Analysis & Synthesis report for DE2_Board_top_level
Mon Mar 02 17:19:54 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for rom_ross_r:rom_ross_r_inst|altsyncram:altsyncram_component|altsyncram_3m71:auto_generated
 15. Source assignments for rom_ross_g:rom_ross_g_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated
 16. Source assignments for rom_ross_b:rom_ross_b_inst|altsyncram:altsyncram_component|altsyncram_0691:auto_generated
 17. Parameter Settings for User Entity Instance: vga_sync_controller:vga_sync_controller_1
 18. Parameter Settings for User Entity Instance: rom_ross_r:rom_ross_r_inst|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: rom_ross_g:rom_ross_g_inst|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: rom_ross_b:rom_ross_b_inst|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 22. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 23. altsyncram Parameter Settings by Entity Instance
 24. altpll Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "pll:pll_inst"
 26. Port Connectivity Checks: "onepulse:onepulse_key1"
 27. Port Connectivity Checks: "clk_div:clk_div_1"
 28. Port Connectivity Checks: "vga_sync_controller:vga_sync_controller_1"
 29. SignalTap II Logic Analyzer Settings
 30. Elapsed Time Per Partition
 31. Connections to In-System Debugging Instance "auto_signaltap_0"
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 02 17:19:54 2015            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; DE2_Board_top_level                              ;
; Top-level Entity Name              ; DE2_Board_top_level                              ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 1,134                                            ;
;     Total combinational functions  ; 761                                              ;
;     Dedicated logic registers      ; 810                                              ;
; Total registers                    ; 810                                              ;
; Total pins                         ; 422                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 386,016                                          ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 1                                                ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                     ; Setting             ; Default Value       ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                     ; EP2C35F672C6        ;                     ;
; Top-level entity name                                                      ; DE2_Board_top_level ; DE2_Board_top_level ;
; Family name                                                                ; Cyclone II          ; Cyclone IV GX       ;
; Use smart compilation                                                      ; Off                 ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                                ; Off                 ; Off                 ;
; Restructure Multiplexers                                                   ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                 ;
; Preserve fewer node names                                                  ; On                  ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                 ; Off                 ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto                ; Auto                ;
; Safe State Machine                                                         ; Off                 ; Off                 ;
; Extract Verilog State Machines                                             ; On                  ; On                  ;
; Extract VHDL State Machines                                                ; On                  ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                                  ; On                  ; On                  ;
; Parallel Synthesis                                                         ; On                  ; On                  ;
; DSP Block Balancing                                                        ; Auto                ; Auto                ;
; NOT Gate Push-Back                                                         ; On                  ; On                  ;
; Power-Up Don't Care                                                        ; On                  ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                 ; On                  ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                 ;
; Optimization Technique                                                     ; Balanced            ; Balanced            ;
; Carry Chain Length                                                         ; 70                  ; 70                  ;
; Auto Carry Chains                                                          ; On                  ; On                  ;
; Auto Open-Drain Pins                                                       ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                 ;
; Auto ROM Replacement                                                       ; On                  ; On                  ;
; Auto RAM Replacement                                                       ; On                  ; On                  ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                  ; On                  ;
; Strict RAM Replacement                                                     ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                      ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                                    ; Off                 ; Off                 ;
; Report Parameter Settings                                                  ; On                  ; On                  ;
; Report Source Assignments                                                  ; On                  ; On                  ;
; Report Connectivity Checks                                                 ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                   ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                          ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                 ;
; Clock MUX Protection                                                       ; On                  ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                 ;
; Block Design Naming                                                        ; Auto                ; Auto                ;
; SDC constraint protection                                                  ; Off                 ; Off                 ;
; Synthesis Effort                                                           ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                  ;
; Synthesis Seed                                                             ; 1                   ; 1                   ;
+----------------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+-------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ; Library ;
+-------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; vhdl source/vga_sync_controller.vhd ; yes             ; User VHDL File                         ; C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/vga_sync_controller.vhd  ;         ;
; vhdl source/ONEPULSE.VHD            ; yes             ; User VHDL File                         ; C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/ONEPULSE.VHD             ;         ;
; vhdl source/DEBOUNCE.VHD            ; yes             ; User VHDL File                         ; C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/DEBOUNCE.VHD             ;         ;
; vhdl source/DE2_Board_top_level.vhd ; yes             ; User VHDL File                         ; C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd  ;         ;
; vhdl source/CLK_DIV.VHD             ; yes             ; User VHDL File                         ; C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/CLK_DIV.VHD              ;         ;
; output_files/rom_ross_r.vhd         ; yes             ; User Wizard-Generated File             ; C:/Users/w92p177/Documents/GitHub/EELE466/output_files/rom_ross_r.vhd          ;         ;
; output_files/rom_ross_g.vhd         ; yes             ; User Wizard-Generated File             ; C:/Users/w92p177/Documents/GitHub/EELE466/output_files/rom_ross_g.vhd          ;         ;
; output_files/rom_ross_b.vhd         ; yes             ; User Wizard-Generated File             ; C:/Users/w92p177/Documents/GitHub/EELE466/output_files/rom_ross_b.vhd          ;         ;
; pll.vhd                             ; yes             ; User Wizard-Generated File             ; C:/Users/w92p177/Documents/GitHub/EELE466/pll.vhd                              ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal130.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_3m71.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/w92p177/Documents/GitHub/EELE466/db/altsyncram_3m71.tdf               ;         ;
; rom_ross_r.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/w92p177/Documents/GitHub/EELE466/rom_ross_r.mif                       ;         ;
; db/decode_4oa.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/w92p177/Documents/GitHub/EELE466/db/decode_4oa.tdf                    ;         ;
; db/mux_kib.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/w92p177/Documents/GitHub/EELE466/db/mux_kib.tdf                       ;         ;
; db/altsyncram_5691.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/w92p177/Documents/GitHub/EELE466/db/altsyncram_5691.tdf               ;         ;
; python source/rom_ross_g.mif        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/w92p177/Documents/GitHub/EELE466/python source/rom_ross_g.mif         ;         ;
; db/altsyncram_0691.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/w92p177/Documents/GitHub/EELE466/db/altsyncram_0691.tdf               ;         ;
; python source/rom_ross_b.mif        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/w92p177/Documents/GitHub/EELE466/python source/rom_ross_b.mif         ;         ;
; altpll.tdf                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; stratix_pll.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; sld_signaltap.vhd                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd              ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                 ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                       ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd        ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd              ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_gs14.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/w92p177/Documents/GitHub/EELE466/db/altsyncram_gs14.tdf               ;         ;
; db/altsyncram_ogq1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/w92p177/Documents/GitHub/EELE466/db/altsyncram_ogq1.tdf               ;         ;
; altdpram.tdf                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_9oc.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/w92p177/Documents/GitHub/EELE466/db/mux_9oc.tdf                       ;         ;
; lpm_decode.tdf                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/w92p177/Documents/GitHub/EELE466/db/decode_rqf.tdf                    ;         ;
; lpm_counter.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_vbi.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/w92p177/Documents/GitHub/EELE466/db/cntr_vbi.tdf                      ;         ;
; db/cmpr_acc.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/w92p177/Documents/GitHub/EELE466/db/cmpr_acc.tdf                      ;         ;
; db/cntr_u4j.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/w92p177/Documents/GitHub/EELE466/db/cntr_u4j.tdf                      ;         ;
; db/cntr_sbi.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/w92p177/Documents/GitHub/EELE466/db/cntr_sbi.tdf                      ;         ;
; db/cmpr_9cc.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/w92p177/Documents/GitHub/EELE466/db/cmpr_9cc.tdf                      ;         ;
; db/cntr_gui.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/w92p177/Documents/GitHub/EELE466/db/cntr_gui.tdf                      ;         ;
; db/cmpr_5cc.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/w92p177/Documents/GitHub/EELE466/db/cmpr_5cc.tdf                      ;         ;
; sld_rom_sr.vhd                      ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                         ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                    ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+-------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,134       ;
;                                             ;             ;
; Total combinational functions               ; 761         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 294         ;
;     -- 3 input functions                    ; 198         ;
;     -- <=2 input functions                  ; 269         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 599         ;
;     -- arithmetic mode                      ; 162         ;
;                                             ;             ;
; Total registers                             ; 810         ;
;     -- Dedicated logic registers            ; 810         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 422         ;
; Total memory bits                           ; 386016      ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; CLOCK_25MHz ;
; Maximum fan-out                             ; 401         ;
; Total fan-out                               ; 6911        ;
; Average fan-out                             ; 3.23        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_Board_top_level                                                                                    ; 761 (204)         ; 810 (88)     ; 386016      ; 0            ; 0       ; 0         ; 422  ; 0            ; |DE2_Board_top_level                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |clk_div:clk_div_1|                                                                                  ; 27 (27)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|clk_div:clk_div_1                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |debounce:debounce_key1|                                                                             ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|debounce:debounce_key1                                                                                                                                                                                                                                                                                                              ; work         ;
;    |debounce:debounce_key2|                                                                             ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|debounce:debounce_key2                                                                                                                                                                                                                                                                                                              ; work         ;
;    |debounce:debounce_key3|                                                                             ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|debounce:debounce_key3                                                                                                                                                                                                                                                                                                              ; work         ;
;    |onepulse:onepulse_key1|                                                                             ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|onepulse:onepulse_key1                                                                                                                                                                                                                                                                                                              ; work         ;
;    |onepulse:onepulse_key2|                                                                             ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|onepulse:onepulse_key2                                                                                                                                                                                                                                                                                                              ; work         ;
;    |onepulse:onepulse_key3|                                                                             ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|onepulse:onepulse_key3                                                                                                                                                                                                                                                                                                              ; work         ;
;    |pll:pll_inst|                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|pll:pll_inst                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                ; work         ;
;    |rom_ross_b:rom_ross_b_inst|                                                                         ; 20 (0)            ; 4 (0)        ; 100000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|rom_ross_b:rom_ross_b_inst                                                                                                                                                                                                                                                                                                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 20 (0)            ; 4 (0)        ; 100000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|rom_ross_b:rom_ross_b_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                          ; work         ;
;          |altsyncram_0691:auto_generated|                                                               ; 20 (0)            ; 4 (4)        ; 100000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|rom_ross_b:rom_ross_b_inst|altsyncram:altsyncram_component|altsyncram_0691:auto_generated                                                                                                                                                                                                                                           ; work         ;
;             |decode_4oa:deep_decode|                                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|rom_ross_b:rom_ross_b_inst|altsyncram:altsyncram_component|altsyncram_0691:auto_generated|decode_4oa:deep_decode                                                                                                                                                                                                                    ; work         ;
;             |mux_kib:mux2|                                                                              ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|rom_ross_b:rom_ross_b_inst|altsyncram:altsyncram_component|altsyncram_0691:auto_generated|mux_kib:mux2                                                                                                                                                                                                                              ; work         ;
;    |rom_ross_g:rom_ross_g_inst|                                                                         ; 16 (0)            ; 0 (0)        ; 100000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|rom_ross_g:rom_ross_g_inst                                                                                                                                                                                                                                                                                                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 16 (0)            ; 0 (0)        ; 100000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|rom_ross_g:rom_ross_g_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                          ; work         ;
;          |altsyncram_5691:auto_generated|                                                               ; 16 (0)            ; 0 (0)        ; 100000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|rom_ross_g:rom_ross_g_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated                                                                                                                                                                                                                                           ; work         ;
;             |mux_kib:mux2|                                                                              ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|rom_ross_g:rom_ross_g_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated|mux_kib:mux2                                                                                                                                                                                                                              ; work         ;
;    |rom_ross_r:rom_ross_r_inst|                                                                         ; 16 (0)            ; 0 (0)        ; 100000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|rom_ross_r:rom_ross_r_inst                                                                                                                                                                                                                                                                                                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 16 (0)            ; 0 (0)        ; 100000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|rom_ross_r:rom_ross_r_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                          ; work         ;
;          |altsyncram_3m71:auto_generated|                                                               ; 16 (0)            ; 0 (0)        ; 100000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|rom_ross_r:rom_ross_r_inst|altsyncram:altsyncram_component|altsyncram_3m71:auto_generated                                                                                                                                                                                                                                           ; work         ;
;             |mux_kib:mux2|                                                                              ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|rom_ross_r:rom_ross_r_inst|altsyncram:altsyncram_component|altsyncram_3m71:auto_generated|mux_kib:mux2                                                                                                                                                                                                                              ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 118 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 117 (79)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                               ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                             ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 300 (1)           ; 547 (43)     ; 86016       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 299 (0)           ; 504 (0)      ; 86016       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 299 (20)          ; 504 (202)    ; 86016       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                            ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ; work         ;
;                   |mux_9oc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_9oc:auto_generated                                                                                                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 86016       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ; work         ;
;                |altsyncram_gs14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 86016       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gs14:auto_generated                                                                                                                                          ; work         ;
;                   |altsyncram_ogq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 86016       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gs14:auto_generated|altsyncram_ogq1:altsyncram1                                                                                                              ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 86 (86)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 4 (1)             ; 21 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 2 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 128 (11)          ; 111 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ; work         ;
;                   |cntr_vbi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vbi:auto_generated                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_u4j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_u4j:auto_generated                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ; work         ;
;                   |cntr_sbi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 42 (42)           ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ; work         ;
;    |vga_sync_controller:vga_sync_controller_1|                                                          ; 51 (51)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|vga_sync_controller:vga_sync_controller_1                                                                                                                                                                                                                                                                                           ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; rom_ross_b:rom_ross_b_inst|altsyncram:altsyncram_component|altsyncram_0691:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; ROM            ; 12500        ; 8            ; --           ; --           ; 100000 ; ../Python Source/rom_ross_b.mif ;
; rom_ross_g:rom_ross_g_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; ROM            ; 12500        ; 8            ; --           ; --           ; 100000 ; ../Python Source/rom_ross_g.mif ;
; rom_ross_r:rom_ross_r_inst|altsyncram:altsyncram_component|altsyncram_3m71:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; ROM            ; 12500        ; 8            ; --           ; --           ; 100000 ; rom_ross_r.mif                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gs14:auto_generated|altsyncram_ogq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 2048         ; 42           ; 2048         ; 42           ; 86016  ; None                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |DE2_Board_top_level|pll:pll_inst               ; C:/Users/w92p177/Documents/GitHub/EELE466/pll.vhd                     ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |DE2_Board_top_level|rom_ross_b:rom_ross_b_inst ; C:/Users/w92p177/Documents/GitHub/EELE466/output_files/rom_ross_b.vhd ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |DE2_Board_top_level|rom_ross_g:rom_ross_g_inst ; C:/Users/w92p177/Documents/GitHub/EELE466/output_files/rom_ross_g.vhd ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |DE2_Board_top_level|rom_ross_r:rom_ross_r_inst ; C:/Users/w92p177/Documents/GitHub/EELE466/output_files/rom_ross_r.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                  ; Reason for Removal                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; onepulse:onepulse_key3|Power_on                                                                                ; Stuck at VCC due to stuck port data_in                                                                                     ;
; onepulse:onepulse_key2|Power_on                                                                                ; Stuck at VCC due to stuck port data_in                                                                                     ;
; onepulse:onepulse_key1|Power_on                                                                                ; Stuck at VCC due to stuck port data_in                                                                                     ;
; horizontal_front_porch_pixels[3]                                                                               ; Merged with vertical_front_porch_lines[0]                                                                                  ;
; horizontal_display_pixels[7]                                                                                   ; Merged with vertical_front_porch_lines[1]                                                                                  ;
; vertical_display_lines[7,8]                                                                                    ; Merged with vertical_front_porch_lines[1]                                                                                  ;
; horizontal_sync_pixels[6]                                                                                      ; Merged with vertical_front_porch_lines[1]                                                                                  ;
; vertical_sync_lines[1]                                                                                         ; Merged with vertical_front_porch_lines[1]                                                                                  ;
; vertical_back_porch_lines[5]                                                                                   ; Merged with vertical_front_porch_lines[1]                                                                                  ;
; horizontal_back_porch_pixels[5]                                                                                ; Merged with vertical_front_porch_lines[1]                                                                                  ;
; horizontal_sync_pixels[5]                                                                                      ; Merged with vertical_front_porch_lines[1]                                                                                  ;
; vertical_display_lines[5]                                                                                      ; Merged with vertical_front_porch_lines[1]                                                                                  ;
; vertical_front_porch_lines[3]                                                                                  ; Merged with vertical_front_porch_lines[1]                                                                                  ;
; horizontal_front_porch_pixels[4]                                                                               ; Merged with vertical_front_porch_lines[1]                                                                                  ;
; vertical_sync_lines[6,8,12..15]                                                                                ; Merged with vertical_front_porch_lines[2]                                                                                  ;
; vertical_display_lines[1]                                                                                      ; Merged with vertical_front_porch_lines[2]                                                                                  ;
; horizontal_front_porch_pixels[0,1]                                                                             ; Merged with vertical_front_porch_lines[2]                                                                                  ;
; vertical_front_porch_lines[5]                                                                                  ; Merged with vertical_front_porch_lines[2]                                                                                  ;
; horizontal_front_porch_pixels[6]                                                                               ; Merged with vertical_front_porch_lines[2]                                                                                  ;
; horizontal_back_porch_pixels[2]                                                                                ; Merged with vertical_front_porch_lines[2]                                                                                  ;
; horizontal_front_porch_pixels[8]                                                                               ; Merged with vertical_front_porch_lines[2]                                                                                  ;
; vertical_front_porch_lines[7]                                                                                  ; Merged with vertical_front_porch_lines[2]                                                                                  ;
; horizontal_front_porch_pixels[10]                                                                              ; Merged with vertical_front_porch_lines[2]                                                                                  ;
; horizontal_back_porch_pixels[0]                                                                                ; Merged with vertical_front_porch_lines[2]                                                                                  ;
; vertical_front_porch_lines[13]                                                                                 ; Merged with vertical_front_porch_lines[2]                                                                                  ;
; horizontal_display_pixels[10,12]                                                                               ; Merged with vertical_front_porch_lines[2]                                                                                  ;
; horizontal_front_porch_pixels[2]                                                                               ; Merged with vertical_front_porch_lines[2]                                                                                  ;
; vertical_front_porch_lines[4]                                                                                  ; Merged with vertical_front_porch_lines[2]                                                                                  ;
; horizontal_display_pixels[3]                                                                                   ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_sync_pixels[2]                                                                                      ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_back_porch_pixels[8]                                                                                ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_display_lines[12]                                                                                     ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_front_porch_pixels[11]                                                                              ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_front_porch_lines[12]                                                                                 ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_display_pixels[11]                                                                                  ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_back_porch_pixels[11]                                                                               ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_sync_pixels[10]                                                                                     ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_display_pixels[14]                                                                                  ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_sync_pixels[9]                                                                                      ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_back_porch_lines[8,12]                                                                                ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_sync_pixels[3]                                                                                      ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_back_porch_lines[3]                                                                                   ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_sync_lines[3]                                                                                         ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_front_porch_pixels[7]                                                                               ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_front_porch_lines[8]                                                                                  ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_front_porch_pixels[15]                                                                              ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_display_pixels[0]                                                                                   ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_display_lines[0]                                                                                      ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_display_pixels[15]                                                                                  ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_front_porch_lines[11]                                                                                 ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_back_porch_pixels[7,15]                                                                             ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_sync_pixels[1,14]                                                                                   ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_back_porch_pixels[12]                                                                               ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_display_lines[15]                                                                                     ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_back_porch_lines[10]                                                                                  ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_display_lines[13]                                                                                     ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_back_porch_lines[14]                                                                                  ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_front_porch_lines[15]                                                                                 ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_sync_lines[5,7,9,10]                                                                                  ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_back_porch_lines[6]                                                                                   ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_sync_lines[11]                                                                                        ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_front_porch_pixels[9,13]                                                                            ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_front_porch_lines[10]                                                                                 ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_display_pixels[1]                                                                                   ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_front_porch_pixels[14]                                                                              ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_front_porch_lines[14]                                                                                 ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_display_pixels[2,13]                                                                                ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_display_lines[2]                                                                                      ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_back_porch_pixels[1]                                                                                ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_front_porch_lines[9]                                                                                  ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_back_porch_pixels[9,10,13,14]                                                                       ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_sync_pixels[0]                                                                                      ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_display_pixels[4]                                                                                   ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_sync_pixels[4]                                                                                      ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_display_lines[11]                                                                                     ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_sync_pixels[8,12]                                                                                   ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_display_lines[10]                                                                                     ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_sync_pixels[15]                                                                                     ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_front_porch_pixels[12]                                                                              ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_display_lines[14]                                                                                     ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_back_porch_lines[7,9,11,13]                                                                           ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_sync_pixels[13]                                                                                     ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_back_porch_lines[15]                                                                                  ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_sync_lines[0]                                                                                         ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_sync_pixels[11]                                                                                     ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; horizontal_display_pixels[6]                                                                                   ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_sync_lines[4]                                                                                         ; Merged with vertical_front_porch_lines[6]                                                                                  ;
; vertical_display_lines[4]                                                                                      ; Merged with vertical_display_lines[3]                                                                                      ;
; horizontal_back_porch_pixels[3]                                                                                ; Merged with vertical_display_lines[3]                                                                                      ;
; vertical_back_porch_lines[4]                                                                                   ; Merged with vertical_display_lines[3]                                                                                      ;
; vertical_display_lines[9]                                                                                      ; Merged with vertical_display_lines[3]                                                                                      ;
; vertical_sync_polarity                                                                                         ; Merged with vertical_display_lines[3]                                                                                      ;
; horizontal_sync_pixels[7]                                                                                      ; Merged with vertical_display_lines[3]                                                                                      ;
; vertical_back_porch_lines[2]                                                                                   ; Merged with vertical_display_lines[3]                                                                                      ;
; horizontal_front_porch_pixels[5]                                                                               ; Merged with vertical_display_lines[3]                                                                                      ;
; horizontal_display_pixels[5]                                                                                   ; Merged with vertical_display_lines[3]                                                                                      ;
; horizontal_sync_polarity                                                                                       ; Merged with vertical_display_lines[3]                                                                                      ;
; horizontal_display_pixels[8]                                                                                   ; Merged with vertical_display_lines[3]                                                                                      ;
; horizontal_back_porch_pixels[6]                                                                                ; Merged with vertical_display_lines[3]                                                                                      ;
; vertical_back_porch_lines[1]                                                                                   ; Merged with vertical_display_lines[3]                                                                                      ;
; vertical_sync_lines[2]                                                                                         ; Merged with vertical_display_lines[3]                                                                                      ;
; horizontal_back_porch_pixels[4]                                                                                ; Merged with vertical_display_lines[6]                                                                                      ;
; horizontal_display_pixels[9]                                                                                   ; Merged with vertical_display_lines[6]                                                                                      ;
; vertical_back_porch_lines[0]                                                                                   ; Merged with vertical_display_lines[6]                                                                                      ;
; rom_ross_r:rom_ross_r_inst|altsyncram:altsyncram_component|altsyncram_3m71:auto_generated|address_reg_a[1]     ; Merged with rom_ross_b:rom_ross_b_inst|altsyncram:altsyncram_component|altsyncram_0691:auto_generated|address_reg_a[1]     ;
; rom_ross_g:rom_ross_g_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated|address_reg_a[1]     ; Merged with rom_ross_b:rom_ross_b_inst|altsyncram:altsyncram_component|altsyncram_0691:auto_generated|address_reg_a[1]     ;
; rom_ross_r:rom_ross_r_inst|altsyncram:altsyncram_component|altsyncram_3m71:auto_generated|address_reg_a[0]     ; Merged with rom_ross_b:rom_ross_b_inst|altsyncram:altsyncram_component|altsyncram_0691:auto_generated|address_reg_a[0]     ;
; rom_ross_g:rom_ross_g_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated|address_reg_a[0]     ; Merged with rom_ross_b:rom_ross_b_inst|altsyncram:altsyncram_component|altsyncram_0691:auto_generated|address_reg_a[0]     ;
; rom_ross_r:rom_ross_r_inst|altsyncram:altsyncram_component|altsyncram_3m71:auto_generated|out_address_reg_a[1] ; Merged with rom_ross_b:rom_ross_b_inst|altsyncram:altsyncram_component|altsyncram_0691:auto_generated|out_address_reg_a[1] ;
; rom_ross_g:rom_ross_g_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated|out_address_reg_a[1] ; Merged with rom_ross_b:rom_ross_b_inst|altsyncram:altsyncram_component|altsyncram_0691:auto_generated|out_address_reg_a[1] ;
; rom_ross_r:rom_ross_r_inst|altsyncram:altsyncram_component|altsyncram_3m71:auto_generated|out_address_reg_a[0] ; Merged with rom_ross_b:rom_ross_b_inst|altsyncram:altsyncram_component|altsyncram_0691:auto_generated|out_address_reg_a[0] ;
; rom_ross_g:rom_ross_g_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated|out_address_reg_a[0] ; Merged with rom_ross_b:rom_ross_b_inst|altsyncram:altsyncram_component|altsyncram_0691:auto_generated|out_address_reg_a[0] ;
; vertical_display_lines[3]                                                                                      ; Merged with vertical_front_porch_lines[0]                                                                                  ;
; vertical_front_porch_lines[6]                                                                                  ; Merged with vertical_front_porch_lines[2]                                                                                  ;
; vertical_front_porch_lines[2]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                     ;
; end_rectangle_v[0]                                                                                             ; Merged with end_rectangle_h[0]                                                                                             ;
; begin_rectangle_h[0]                                                                                           ; Merged with end_rectangle_h[0]                                                                                             ;
; begin_rectangle_h[1]                                                                                           ; Merged with end_rectangle_h[1]                                                                                             ;
; vertical_display_lines[6]                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                     ;
; vertical_front_porch_lines[1]                                                                                  ; Merged with vertical_front_porch_lines[0]                                                                                  ;
; Total Number of Removed Registers = 143                                                                        ;                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 810   ;
; Number of registers using Synchronous Clear  ; 65    ;
; Number of registers using Synchronous Load   ; 33    ;
; Number of registers using Asynchronous Clear ; 217   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 297   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; begin_rectangle_h[2]                                                                                                                                                           ; 5       ;
; begin_rectangle_h[4]                                                                                                                                                           ; 5       ;
; begin_rectangle_h[5]                                                                                                                                                           ; 5       ;
; begin_rectangle_h[6]                                                                                                                                                           ; 5       ;
; begin_rectangle_h[7]                                                                                                                                                           ; 5       ;
; begin_rectangle_v[0]                                                                                                                                                           ; 4       ;
; begin_rectangle_v[1]                                                                                                                                                           ; 4       ;
; begin_rectangle_v[2]                                                                                                                                                           ; 4       ;
; begin_rectangle_v[7]                                                                                                                                                           ; 4       ;
; end_rectangle_h[3]                                                                                                                                                             ; 4       ;
; end_rectangle_h[4]                                                                                                                                                             ; 4       ;
; end_rectangle_h[6]                                                                                                                                                             ; 4       ;
; end_rectangle_h[8]                                                                                                                                                             ; 4       ;
; end_rectangle_v[2]                                                                                                                                                             ; 5       ;
; end_rectangle_v[8]                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 31                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE2_Board_top_level|pixel_number[13]                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_Board_top_level|high_res                                                                                              ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |DE2_Board_top_level|end_rectangle_h[9]                                                                                    ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |DE2_Board_top_level|end_rectangle_v[6]                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE2_Board_top_level|direction2[1]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_Board_top_level|vertical_front_porch_lines[1]                                                                         ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |DE2_Board_top_level|end_rectangle_h[8]                                                                                    ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DE2_Board_top_level|begin_rectangle_v[7]                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_Board_top_level|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_Board_top_level|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE2_Board_top_level|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |DE2_Board_top_level|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |DE2_Board_top_level|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |DE2_Board_top_level|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom_ross_r:rom_ross_r_inst|altsyncram:altsyncram_component|altsyncram_3m71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom_ross_g:rom_ross_g_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom_ross_b:rom_ross_b_inst|altsyncram:altsyncram_component|altsyncram_0691:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_sync_controller:vga_sync_controller_1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; nlinebits      ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_ross_r:rom_ross_r_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 12500                ; Signed Integer                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; rom_ross_r.mif       ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_3m71      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_ross_g:rom_ross_g_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+----------------------------------+
; Parameter Name                     ; Value                           ; Type                             ;
+------------------------------------+---------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                          ;
; OPERATION_MODE                     ; ROM                             ; Untyped                          ;
; WIDTH_A                            ; 8                               ; Signed Integer                   ;
; WIDTHAD_A                          ; 14                              ; Signed Integer                   ;
; NUMWORDS_A                         ; 12500                           ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0                          ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                          ;
; WIDTH_B                            ; 1                               ; Untyped                          ;
; WIDTHAD_B                          ; 1                               ; Untyped                          ;
; NUMWORDS_B                         ; 1                               ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                          ;
; BYTE_SIZE                          ; 8                               ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                          ;
; INIT_FILE                          ; ../Python Source/rom_ross_g.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_5691                 ; Untyped                          ;
+------------------------------------+---------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_ross_b:rom_ross_b_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+----------------------------------+
; Parameter Name                     ; Value                           ; Type                             ;
+------------------------------------+---------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                          ;
; OPERATION_MODE                     ; ROM                             ; Untyped                          ;
; WIDTH_A                            ; 8                               ; Signed Integer                   ;
; WIDTHAD_A                          ; 14                              ; Signed Integer                   ;
; NUMWORDS_A                         ; 12500                           ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0                          ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                          ;
; WIDTH_B                            ; 1                               ; Untyped                          ;
; WIDTHAD_B                          ; 1                               ; Untyped                          ;
; NUMWORDS_B                         ; 1                               ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                          ;
; BYTE_SIZE                          ; 8                               ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                          ;
; INIT_FILE                          ; ../Python Source/rom_ross_b.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_0691                 ; Untyped                          ;
+------------------------------------+---------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Signed Integer            ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Signed Integer            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 4                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 6                     ; Untyped                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone II            ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                 ;
+-------------------------------------------------+------------------------------+----------------+
; Parameter Name                                  ; Value                        ; Type           ;
+-------------------------------------------------+------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                ; String         ;
; sld_node_info                                   ; 805334528                    ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                            ; Signed Integer ;
; sld_data_bits                                   ; 42                           ; Untyped        ;
; sld_trigger_bits                                ; 1                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                           ; Signed Integer ;
; sld_node_crc_hiword                             ; 42449                        ; Untyped        ;
; sld_node_crc_loword                             ; 35187                        ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                            ; Signed Integer ;
; sld_sample_depth                                ; 2048                         ; Untyped        ;
; sld_segment_size                                ; 2048                         ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                         ; String         ;
; sld_state_bits                                  ; 11                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                            ; Signed Integer ;
; sld_trigger_level                               ; 1                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                         ; String         ;
; sld_inversion_mask_length                       ; 28                           ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd    ; String         ;
; sld_state_flow_use_generated                    ; 0                            ; Untyped        ;
; sld_current_resource_width                      ; 1                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                            ; Signed Integer ;
+-------------------------------------------------+------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 3                                                          ;
; Entity Instance                           ; rom_ross_r:rom_ross_r_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 12500                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                     ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; rom_ross_g:rom_ross_g_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 12500                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                     ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; rom_ross_b:rom_ross_b_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 12500                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                     ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "onepulse:onepulse_key1"                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; pb_single_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_div:clk_div_1"                                                                                               ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clock_1mhz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; clock_100khz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; clock_10khz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; clock_1khz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; clock_10hz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; clock_1hz    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; clock_25mhz  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "vga_sync_controller:vga_sync_controller_1" ;
+-------+-------+----------+--------------------------------------------+
; Port  ; Type  ; Severity ; Details                                    ;
+-------+-------+----------+--------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                               ;
+-------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 42               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:00     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                             ;
+----------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------+---------+
; Name                                   ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                      ; Details ;
+----------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------+---------+
; CLOCK_25MHz                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_25MHz                            ; N/A     ;
; KEY[1]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[1]                                 ; N/A     ;
; begin_rectangle_h[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; end_rectangle_h[0]                     ; N/A     ;
; begin_rectangle_h[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; end_rectangle_h[1]                     ; N/A     ;
; begin_rectangle_h[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; begin_rectangle_h[2]~_wirecell         ; N/A     ;
; begin_rectangle_h[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; begin_rectangle_h[3]                   ; N/A     ;
; begin_rectangle_h[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; begin_rectangle_h[4]~_wirecell         ; N/A     ;
; begin_rectangle_h[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; begin_rectangle_h[5]~_wirecell         ; N/A     ;
; begin_rectangle_h[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; begin_rectangle_h[6]~_wirecell         ; N/A     ;
; begin_rectangle_h[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; begin_rectangle_h[7]~_wirecell         ; N/A     ;
; begin_rectangle_h[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; begin_rectangle_h[8]                   ; N/A     ;
; begin_rectangle_h[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; begin_rectangle_h[9]                   ; N/A     ;
; begin_rectangle_v[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; begin_rectangle_v[0]~_wirecell         ; N/A     ;
; begin_rectangle_v[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; begin_rectangle_v[1]~_wirecell         ; N/A     ;
; begin_rectangle_v[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; begin_rectangle_v[2]~_wirecell         ; N/A     ;
; begin_rectangle_v[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; begin_rectangle_v[3]                   ; N/A     ;
; begin_rectangle_v[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; begin_rectangle_v[4]                   ; N/A     ;
; begin_rectangle_v[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; begin_rectangle_v[5]                   ; N/A     ;
; begin_rectangle_v[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; begin_rectangle_v[6]                   ; N/A     ;
; begin_rectangle_v[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; begin_rectangle_v[7]~_wirecell         ; N/A     ;
; begin_rectangle_v[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; begin_rectangle_v[8]                   ; N/A     ;
; begin_rectangle_v[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; begin_rectangle_v[9]                   ; N/A     ;
; end_rectangle_h[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; end_rectangle_h[0]                     ; N/A     ;
; end_rectangle_h[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; end_rectangle_h[1]                     ; N/A     ;
; end_rectangle_h[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; end_rectangle_h[2]                     ; N/A     ;
; end_rectangle_h[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; end_rectangle_h[3]~_wirecell           ; N/A     ;
; end_rectangle_h[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; end_rectangle_h[4]~_wirecell           ; N/A     ;
; end_rectangle_h[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; end_rectangle_h[5]                     ; N/A     ;
; end_rectangle_h[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; end_rectangle_h[6]~_wirecell           ; N/A     ;
; end_rectangle_h[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; end_rectangle_h[7]                     ; N/A     ;
; end_rectangle_h[8]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; end_rectangle_h[8]~_wirecell           ; N/A     ;
; end_rectangle_h[9]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; end_rectangle_h[9]                     ; N/A     ;
; end_rectangle_v[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; end_rectangle_h[0]                     ; N/A     ;
; end_rectangle_v[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; end_rectangle_v[1]                     ; N/A     ;
; end_rectangle_v[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; end_rectangle_v[2]~_wirecell           ; N/A     ;
; end_rectangle_v[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; end_rectangle_v[3]                     ; N/A     ;
; end_rectangle_v[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; end_rectangle_v[4]                     ; N/A     ;
; end_rectangle_v[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; end_rectangle_v[5]                     ; N/A     ;
; end_rectangle_v[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; end_rectangle_v[6]                     ; N/A     ;
; end_rectangle_v[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; end_rectangle_v[7]                     ; N/A     ;
; end_rectangle_v[8]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; end_rectangle_v[8]~_wirecell           ; N/A     ;
; end_rectangle_v[9]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; end_rectangle_v[9]                     ; N/A     ;
; onepulse:onepulse_key1|PB_single_pulse ; pre-synthesis ; connected ; Top            ; post-synthesis    ; onepulse:onepulse_key1|PB_single_pulse ; N/A     ;
; onepulse:onepulse_key1|PB_single_pulse ; pre-synthesis ; connected ; Top            ; post-synthesis    ; onepulse:onepulse_key1|PB_single_pulse ; N/A     ;
+----------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Mar 02 17:19:45 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_System -c DE2_Board_top_level
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file vhdl source/vga_sync_controller.vhd
    Info (12022): Found design unit 1: vga_sync_controller-vga_sync_controller_arch
    Info (12023): Found entity 1: vga_sync_controller
Info (12021): Found 2 design units, including 1 entities, in source file vhdl source/bit8_to_3xbcd.vhd
    Info (12022): Found design unit 1: bit8_to_3xBCD-bit8_to_3xBCD_arch
    Info (12023): Found entity 1: bit8_to_3xBCD
Info (12021): Found 2 design units, including 1 entities, in source file vhdl source/onepulse.vhd
    Info (12022): Found design unit 1: onepulse-a
    Info (12023): Found entity 1: onepulse
Info (12021): Found 2 design units, including 1 entities, in source file vhdl source/lcd_display.vhd
    Info (12022): Found design unit 1: LCD_Display-a
    Info (12023): Found entity 1: LCD_Display
Info (12021): Found 2 design units, including 1 entities, in source file vhdl source/debounce.vhd
    Info (12022): Found design unit 1: debounce-debounce_arch
    Info (12023): Found entity 1: debounce
Info (12021): Found 2 design units, including 1 entities, in source file vhdl source/de2_hex_decoder.vhd
    Info (12022): Found design unit 1: DE2_HEX_DECODER-DE2_HEX_DECODER_arch
    Info (12023): Found entity 1: DE2_HEX_DECODER
Info (12021): Found 2 design units, including 1 entities, in source file vhdl source/de2_board_top_level.vhd
    Info (12022): Found design unit 1: DE2_Board_top_level-behavioral
    Info (12023): Found entity 1: DE2_Board_top_level
Info (12021): Found 2 design units, including 1 entities, in source file vhdl source/clk_div.vhd
    Info (12022): Found design unit 1: clk_div-a
    Info (12023): Found entity 1: clk_div
Info (12021): Found 2 design units, including 1 entities, in source file vhdl source/lcd_sram.vhd
    Info (12022): Found design unit 1: lcd_sram-SYN
    Info (12023): Found entity 1: LCD_SRAM
Info (12021): Found 2 design units, including 1 entities, in source file vhdl source/vga_raster.vhd
    Info (12022): Found design unit 1: vga_raster-rtl
    Info (12023): Found entity 1: vga_raster
Info (12021): Found 2 design units, including 1 entities, in source file output_files/rom_ross_r.vhd
    Info (12022): Found design unit 1: rom_ross_r-SYN
    Info (12023): Found entity 1: rom_ross_r
Info (12021): Found 2 design units, including 1 entities, in source file output_files/rom_ross_g.vhd
    Info (12022): Found design unit 1: rom_ross_g-SYN
    Info (12023): Found entity 1: rom_ross_g
Info (12021): Found 2 design units, including 1 entities, in source file output_files/rom_ross_b.vhd
    Info (12022): Found design unit 1: rom_ross_b-SYN
    Info (12023): Found entity 1: rom_ross_b
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: pll
Info (12127): Elaborating entity "DE2_Board_top_level" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE2_Board_top_level.vhd(193): used implicit default value for signal "DRAM_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_Board_top_level.vhd(195): used implicit default value for signal "DRAM_BA_0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_Board_top_level.vhd(196): used implicit default value for signal "DRAM_BA_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_Board_top_level.vhd(197): used implicit default value for signal "DRAM_LDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_Board_top_level.vhd(198): used implicit default value for signal "DRAM_UDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_Board_top_level.vhd(199): used implicit default value for signal "DRAM_RAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_Board_top_level.vhd(200): used implicit default value for signal "DRAM_CAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_Board_top_level.vhd(201): used implicit default value for signal "DRAM_CKE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_Board_top_level.vhd(202): used implicit default value for signal "DRAM_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_Board_top_level.vhd(203): used implicit default value for signal "DRAM_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_Board_top_level.vhd(204): used implicit default value for signal "DRAM_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(369): object "clock_1MHz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(369): object "clock_100KHz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(369): object "clock_10KHz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(369): object "clock_1KHz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(369): object "clock_10Hz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(369): object "clock_1Hz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(387): object "key1_onepulse" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(397): object "move_sign" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(398): object "direction" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(399): object "step_size" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(406): object "locked_sig" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(407): object "start" assigned a value but never read
Info (12128): Elaborating entity "vga_sync_controller" for hierarchy "vga_sync_controller:vga_sync_controller_1"
Warning (10036): Verilog HDL or VHDL warning at vga_sync_controller.vhd(72): object "vga_hblank" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_sync_controller.vhd(73): object "vga_vblank" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_sync_controller.vhd(88): object "RECTANGLE_HSTART" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_sync_controller.vhd(89): object "RECTANGLE_HEND" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_sync_controller.vhd(90): object "RECTANGLE_VSTART" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_sync_controller.vhd(91): object "RECTANGLE_VEND" assigned a value but never read
Info (12128): Elaborating entity "rom_ross_r" for hierarchy "rom_ross_r:rom_ross_r_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom_ross_r:rom_ross_r_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "rom_ross_r:rom_ross_r_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "rom_ross_r:rom_ross_r_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom_ross_r.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "12500"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3m71.tdf
    Info (12023): Found entity 1: altsyncram_3m71
Info (12128): Elaborating entity "altsyncram_3m71" for hierarchy "rom_ross_r:rom_ross_r_inst|altsyncram:altsyncram_component|altsyncram_3m71:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf
    Info (12023): Found entity 1: decode_4oa
Info (12128): Elaborating entity "decode_4oa" for hierarchy "rom_ross_r:rom_ross_r_inst|altsyncram:altsyncram_component|altsyncram_3m71:auto_generated|decode_4oa:deep_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kib.tdf
    Info (12023): Found entity 1: mux_kib
Info (12128): Elaborating entity "mux_kib" for hierarchy "rom_ross_r:rom_ross_r_inst|altsyncram:altsyncram_component|altsyncram_3m71:auto_generated|mux_kib:mux2"
Info (12128): Elaborating entity "rom_ross_g" for hierarchy "rom_ross_g:rom_ross_g_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom_ross_g:rom_ross_g_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "rom_ross_g:rom_ross_g_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "rom_ross_g:rom_ross_g_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Python Source/rom_ross_g.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "12500"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5691.tdf
    Info (12023): Found entity 1: altsyncram_5691
Info (12128): Elaborating entity "altsyncram_5691" for hierarchy "rom_ross_g:rom_ross_g_inst|altsyncram:altsyncram_component|altsyncram_5691:auto_generated"
Info (12128): Elaborating entity "rom_ross_b" for hierarchy "rom_ross_b:rom_ross_b_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom_ross_b:rom_ross_b_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "rom_ross_b:rom_ross_b_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "rom_ross_b:rom_ross_b_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Python Source/rom_ross_b.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "12500"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0691.tdf
    Info (12023): Found entity 1: altsyncram_0691
Info (12128): Elaborating entity "altsyncram_0691" for hierarchy "rom_ross_b:rom_ross_b_inst|altsyncram:altsyncram_component|altsyncram_0691:auto_generated"
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:debounce_key1"
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:clk_div_1"
Warning (10541): VHDL Signal Declaration warning at CLK_DIV.VHD(11): used implicit default value for signal "clock_25MHz" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "onepulse" for hierarchy "onepulse:onepulse_key1"
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gs14.tdf
    Info (12023): Found entity 1: altsyncram_gs14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ogq1.tdf
    Info (12023): Found entity 1: altsyncram_ogq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf
    Info (12023): Found entity 1: mux_9oc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vbi.tdf
    Info (12023): Found entity 1: cntr_vbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf
    Info (12023): Found entity 1: cmpr_acc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u4j.tdf
    Info (12023): Found entity 1: cntr_u4j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer pixel_clock
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[0]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO_0[1]" has no driver
    Warning (13040): Bidir "GPIO_0[2]" has no driver
    Warning (13040): Bidir "GPIO_0[3]" has no driver
    Warning (13040): Bidir "GPIO_0[4]" has no driver
    Warning (13040): Bidir "GPIO_0[5]" has no driver
    Warning (13040): Bidir "GPIO_0[6]" has no driver
    Warning (13040): Bidir "GPIO_0[7]" has no driver
    Warning (13040): Bidir "GPIO_0[8]" has no driver
    Warning (13040): Bidir "GPIO_0[9]" has no driver
    Warning (13040): Bidir "GPIO_0[10]" has no driver
    Warning (13040): Bidir "GPIO_0[11]" has no driver
    Warning (13040): Bidir "GPIO_0[12]" has no driver
    Warning (13040): Bidir "GPIO_0[13]" has no driver
    Warning (13040): Bidir "GPIO_0[14]" has no driver
    Warning (13040): Bidir "GPIO_0[15]" has no driver
    Warning (13040): Bidir "GPIO_0[16]" has no driver
    Warning (13040): Bidir "GPIO_0[17]" has no driver
    Warning (13040): Bidir "GPIO_0[18]" has no driver
    Warning (13040): Bidir "GPIO_0[19]" has no driver
    Warning (13040): Bidir "GPIO_0[20]" has no driver
    Warning (13040): Bidir "GPIO_0[21]" has no driver
    Warning (13040): Bidir "GPIO_0[22]" has no driver
    Warning (13040): Bidir "GPIO_0[23]" has no driver
    Warning (13040): Bidir "GPIO_0[24]" has no driver
    Warning (13040): Bidir "GPIO_0[25]" has no driver
    Warning (13040): Bidir "GPIO_0[26]" has no driver
    Warning (13040): Bidir "GPIO_0[27]" has no driver
    Warning (13040): Bidir "GPIO_0[28]" has no driver
    Warning (13040): Bidir "GPIO_0[29]" has no driver
    Warning (13040): Bidir "GPIO_0[30]" has no driver
    Warning (13040): Bidir "GPIO_0[31]" has no driver
    Warning (13040): Bidir "GPIO_0[32]" has no driver
    Warning (13040): Bidir "GPIO_0[33]" has no driver
    Warning (13040): Bidir "GPIO_0[34]" has no driver
    Warning (13040): Bidir "GPIO_0[35]" has no driver
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_1[0]" is fed by GND
    Warning (13033): The pin "GPIO_1[1]" is fed by GND
    Warning (13033): The pin "GPIO_1[2]" is fed by GND
    Warning (13033): The pin "GPIO_1[3]" is fed by GND
    Warning (13033): The pin "GPIO_1[4]" is fed by GND
    Warning (13033): The pin "GPIO_1[5]" is fed by GND
    Warning (13033): The pin "GPIO_1[6]" is fed by GND
    Warning (13033): The pin "GPIO_1[7]" is fed by GND
    Warning (13033): The pin "GPIO_1[8]" is fed by GND
    Warning (13033): The pin "GPIO_1[9]" is fed by GND
    Warning (13033): The pin "GPIO_1[10]" is fed by GND
    Warning (13033): The pin "GPIO_1[11]" is fed by GND
    Warning (13033): The pin "GPIO_1[12]" is fed by GND
    Warning (13033): The pin "GPIO_1[13]" is fed by GND
    Warning (13033): The pin "GPIO_1[14]" is fed by GND
    Warning (13033): The pin "GPIO_1[15]" is fed by GND
    Warning (13033): The pin "GPIO_1[16]" is fed by GND
    Warning (13033): The pin "GPIO_1[17]" is fed by GND
    Warning (13033): The pin "GPIO_1[18]" is fed by GND
    Warning (13033): The pin "GPIO_1[19]" is fed by GND
    Warning (13033): The pin "GPIO_1[20]" is fed by GND
    Warning (13033): The pin "GPIO_1[21]" is fed by GND
    Warning (13033): The pin "GPIO_1[22]" is fed by GND
    Warning (13033): The pin "GPIO_1[23]" is fed by GND
    Warning (13033): The pin "GPIO_1[24]" is fed by GND
    Warning (13033): The pin "GPIO_1[25]" is fed by GND
    Warning (13033): The pin "GPIO_1[26]" is fed by GND
    Warning (13033): The pin "GPIO_1[27]" is fed by GND
    Warning (13033): The pin "GPIO_1[28]" is fed by GND
    Warning (13033): The pin "GPIO_1[29]" is fed by GND
    Warning (13033): The pin "GPIO_1[30]" is fed by GND
    Warning (13033): The pin "GPIO_1[31]" is fed by GND
    Warning (13033): The pin "GPIO_1[32]" is fed by GND
    Warning (13033): The pin "GPIO_1[33]" is fed by GND
    Warning (13033): The pin "GPIO_1[34]" is fed by GND
    Warning (13033): The pin "GPIO_1[35]" is fed by GND
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[0]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC
    Warning (13410): Pin "HEX0[1]" is stuck at VCC
    Warning (13410): Pin "HEX0[2]" is stuck at VCC
    Warning (13410): Pin "HEX0[3]" is stuck at VCC
    Warning (13410): Pin "HEX0[4]" is stuck at VCC
    Warning (13410): Pin "HEX0[5]" is stuck at VCC
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at VCC
    Warning (13410): Pin "HEX1[1]" is stuck at VCC
    Warning (13410): Pin "HEX1[2]" is stuck at VCC
    Warning (13410): Pin "HEX1[3]" is stuck at VCC
    Warning (13410): Pin "HEX1[4]" is stuck at VCC
    Warning (13410): Pin "HEX1[5]" is stuck at VCC
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at VCC
    Warning (13410): Pin "HEX2[1]" is stuck at VCC
    Warning (13410): Pin "HEX2[2]" is stuck at VCC
    Warning (13410): Pin "HEX2[3]" is stuck at VCC
    Warning (13410): Pin "HEX2[4]" is stuck at VCC
    Warning (13410): Pin "HEX2[5]" is stuck at VCC
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at VCC
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at VCC
    Warning (13410): Pin "HEX4[1]" is stuck at VCC
    Warning (13410): Pin "HEX4[2]" is stuck at VCC
    Warning (13410): Pin "HEX4[3]" is stuck at VCC
    Warning (13410): Pin "HEX4[4]" is stuck at VCC
    Warning (13410): Pin "HEX4[5]" is stuck at VCC
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at VCC
    Warning (13410): Pin "HEX5[1]" is stuck at VCC
    Warning (13410): Pin "HEX5[2]" is stuck at VCC
    Warning (13410): Pin "HEX5[3]" is stuck at VCC
    Warning (13410): Pin "HEX5[4]" is stuck at VCC
    Warning (13410): Pin "HEX5[5]" is stuck at VCC
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at VCC
    Warning (13410): Pin "HEX6[1]" is stuck at VCC
    Warning (13410): Pin "HEX6[2]" is stuck at VCC
    Warning (13410): Pin "HEX6[3]" is stuck at VCC
    Warning (13410): Pin "HEX6[4]" is stuck at VCC
    Warning (13410): Pin "HEX6[5]" is stuck at VCC
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at VCC
    Warning (13410): Pin "HEX7[1]" is stuck at VCC
    Warning (13410): Pin "HEX7[2]" is stuck at VCC
    Warning (13410): Pin "HEX7[3]" is stuck at VCC
    Warning (13410): Pin "HEX7[4]" is stuck at VCC
    Warning (13410): Pin "HEX7[5]" is stuck at VCC
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at VCC
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at VCC
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "AUD_BCLK" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_DACLRCK" is stuck at GND
    Warning (13410): Pin "AUD_ADCLRCL" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "PS2_CLK" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET_CLK" is stuck at GND
    Warning (13410): Pin "ENET_CMD" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at GND
    Warning (13410): Pin "ENET_RD_N" is stuck at GND
    Warning (13410): Pin "ENET_WR_N" is stuck at GND
    Warning (13410): Pin "ENET_RST_N" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "IRDA_TXD" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "SD_DAT3" is stuck at GND
    Warning (13410): Pin "SD_CMD" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 44 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 40 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
Info (21057): Implemented 1716 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 47 input pins
    Info (21059): Implemented 222 output pins
    Info (21060): Implemented 157 bidirectional pins
    Info (21061): Implemented 1150 logic cells
    Info (21064): Implemented 138 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 357 warnings
    Info: Peak virtual memory: 558 megabytes
    Info: Processing ended: Mon Mar 02 17:19:54 2015
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


