<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="CommandRefTopic" />
<meta name="DC.Title" content="signal_force" />
<meta name="abstract" content="The signal_force() call forces the value specified onto an existing VHDL signal, Verilog register/register bit/net, or SystemC signal (called the dest_object). This allows you to force signals, registers, bits of registers, or nets at any level of the design hierarchy from within a VHDL architecture or Verilog or SystemC module (for example, a test bench)." />
<meta name="description" content="The signal_force() call forces the value specified onto an existing VHDL signal, Verilog register/register bit/net, or SystemC signal (called the dest_object). This allows you to force signals, registers, bits of registers, or nets at any level of the design hierarchy from within a VHDL architecture or Verilog or SystemC module (for example, a test bench)." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id9aef5b06-89a9-42b7-9965-86d4c81b2074" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>signal_force</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="signal_force" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="syn-arg" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">signal_force</h1>
<div class="body refbody CommandRefBody"><div class="abstract CommandRefAbstract"><p class="p ContextMGC">This reference
section describes the following:</p>
<ul class="ul"><li class="li" id="id8253ed35-ae6c-4d25-a266-6f589cf4d442"><p class="p"><span class="ph FontProperty HeadingLabel">VHDL Procedure</span> — signal_force()</p>
</li>
<li class="li" id="id4b1f788d-2350-4457-bb00-121e54c8760d"><p class="p"><span class="ph FontProperty HeadingLabel">Verilog Task</span> — $signal_force()</p>
</li>
<li class="li" id="id22ecf9e3-2a0f-4d0a-8cf2-dc74a6482817"><p class="p"><span class="ph FontProperty HeadingLabel">SystemC Function</span> — signal_force()</p>
</li>
</ul>
<p class="shortdesc">The signal_force() call forces
the value specified onto an existing VHDL signal, Verilog register/register
bit/net, or SystemC signal (called the dest_object). This allows
you to force signals, registers, bits of registers, or nets at any
level of the design hierarchy from within a VHDL architecture or
Verilog or SystemC module (for example, a test bench). </p>
</div>
<div class="section Usages"><h2 class="title Subheading sectiontitle">Syntax</h2><div class="section UsageSet"><h2 class="title Subheading sectiontitle">VHDL Syntax</h2><p class="lines UsageLine">signal_force(&lt;dest_object&gt;, &lt;value&gt;, &lt;rel_time&gt;, &lt;force_type&gt;, &lt;cancel_period&gt;, &lt;verbose&gt;)</p>
</div>
<div class="section UsageSet"><h2 class="title Subheading sectiontitle">Verilog Syntax</h2><p class="lines UsageLine">$signal_force(&lt;dest_object&gt;, &lt;value&gt;, &lt;rel_time&gt;, &lt;force_type&gt;, &lt;cancel_period&gt;, &lt;verbose&gt;)</p>
</div>
<div class="section UsageSet"><h2 class="title Subheading sectiontitle">SystemC Syntax</h2><p class="lines UsageLine">signal_force(&lt;dest_object&gt;, &lt;value&gt;, &lt;rel_time&gt;, &lt;force_type&gt;, &lt;cancel_period&gt;, &lt;verbose&gt;)</p>
</div>
</div>
<div class="section Arguments"><h2 class="title Subheading sectiontitle">Arguments</h2><div class="section ArgumentSet"><dl class="dl ArgumentList"><dt class="dt ArgumentName dlterm" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__idb885c65a-1e1c-4f6b-a0ce-4ea02295cdc9">dest_object</dt>
<dd class="dd ArgumentDescription"><p class="p">Required string. A full hierarchical
path (or relative downward path with reference to the calling block)
to an existing VHDL signal, SystemVerilog or Verilog register/bit
of a register/net or SystemC signal. Use the path separator to which
your simulation is set (for example, “/” or “.”). A full hierarchical
path must begin with a “/” or “.”. The path must be contained within
double quotes. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__ide28f1a77-6463-43c4-b4a2-7e8bbfe5be04">value</dt>
<dd class="dd ArgumentDescription"><p class="p">Required string. Specifies the
value to which the dest_object is to be forced. The specified value
must be appropriate for the type. </p>
<p class="p">Where <span class="keyword ParameterName OptionalReplaceable">value</span> can
be:</p>
<ul class="ul"><li class="li" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__ida52309d3-5173-4bdf-b677-cd09d433cc37"><p class="p">a sequence of character literals
or as a based number with a radix of 2, 8, 10 or 16. For example,
the following values are equivalent for a signal of type bit_vector
(0 to 3):</p>
<ul class="ul"><li class="li" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__id64f14639-2f4c-4435-9873-d06a86905ff1"><p class="p">1111 — character literal sequence</p>
</li>
<li class="li" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__id4821a521-3053-4649-bef8-0cea36824162"><p class="p">2#1111 —binary radix</p>
</li>
<li class="li" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__id72234dc2-5fb0-46a1-b287-96da1edb086d"><p class="p">10#15— decimal radix</p>
</li>
<li class="li" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__ide575920f-e15f-4046-b831-43ffcb59d8c2"><p class="p">16#F — hexadecimal radix</p>
</li>
</ul>
</li>
<li class="li" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__idfba99b88-5163-490e-87c9-ab623d11b599"><p class="p">a reference to a Verilog object
by name. This is a direct reference or hierarchical reference, and
is not enclosed in quotation marks. The syntax for this named object
should follow standard Verilog syntax rules. </p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__id8b8d44c0-1f50-4f99-a405-e3a435f1483b">rel_time</dt>
<dd class="dd ArgumentDescription"><p class="p">Optional time. Specifies a time
relative to the current simulation time for the force to occur.
The default is 0.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__id44a4ba22-8231-4769-aca5-63b5cb928ce9">force_type</dt>
<dd class="dd ArgumentDescription"><p class="p">Optional forcetype or integer.
Specifies the type of force that will be applied. </p>
<p class="p">For the VHDL procedure, the
value must be one of the following; </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__idafbe5462-b02a-4baf-9454-b970b10227c5"><p class="p Opt">default
— which is “freeze” for unresolved objects or “drive” for resolved
objects</p>
</li>
<li class="li ArgOption" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__id73eab09b-55c4-4550-9611-707e5072707a"><p class="p Opt">deposit</p>
</li>
<li class="li ArgOption" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__iddb5ad381-22cc-41f5-bd79-f0ecacd15d18"><p class="p Opt">drive</p>
</li>
<li class="li ArgOption" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__id247e1ea7-520f-4ce1-b38a-3927dda964d0"><p class="p Opt">freeze</p>
</li>
</ul>
<p class="p">For the Verilog task, the value
must be one of the following; </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__idfe10c10e-63f5-465d-a573-211b3161eea1"><p class="p Opt">0
— default, which is “freeze” for unresolved objects or “drive” for
resolved objects</p>
</li>
<li class="li ArgOption" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__idd69ae104-83b1-47ff-8374-0f74ccfc148e"><p class="p Opt">1
— deposit</p>
</li>
<li class="li ArgOption" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__id69f123e5-8277-4bc7-859f-93061fb28a3a"><p class="p Opt">2
— drive</p>
</li>
<li class="li ArgOption" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__id85e6ef34-ef83-4057-bb22-8c407c7fda24"><p class="p Opt">3
— freeze</p>
</li>
</ul>
<p class="p">For the SystemC function, the
value must be one of the following; </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__idc5af50b5-8dc1-4348-9ff5-51045b3af2ed"><p class="p Opt">0
— default, which is “freeze” for unresolved objects or “drive” for
resolved objects</p>
</li>
<li class="li ArgOption" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__id5f78b5c7-698a-4ec3-b65b-d6dc29fd13c2"><p class="p Opt">1
— deposit</p>
</li>
<li class="li ArgOption" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__id0e0c8a70-6045-4f1e-951d-ad6d514992fc"><p class="p Opt">2
— drive</p>
</li>
<li class="li ArgOption" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__id8ca826e7-057a-4515-b3d2-18601e6afc1f"><p class="p Opt">3
— freeze</p>
</li>
</ul>
<p class="p">See the force command for further
details on force type.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__id23930695-e480-4ac2-8753-d2cafa27a6aa">cancel_period</dt>
<dd class="dd ArgumentDescription"><p class="p">Optional time or integer. Cancels
the signal_force command after the specified period of time units.
Cancellation occurs at the last simulation delta cycle of a time
unit. </p>
<p class="p">For the VHDL procedure, a value
of zero cancels the force at the end of the current time period.
Default is -1 ms. A negative value means that the force will not
be canceled.</p>
<p class="p">For the Verilog task, A value
of zero cancels the force at the end of the current time period.
Default is -1. A negative value means that the force will not be
canceled.</p>
<p class="p">For the SystemC function, A
value of zero cancels the force at the end of the current time period.
Default is -1. A negative value means that the force will not be canceled.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__id775378de-73b2-478b-8125-9ba920b1d316">verbose</dt>
<dd class="dd ArgumentDescription"><p class="p">Optional integer. Possible values
are 0 or 1. Specifies whether you want a message reported in the
Transcript stating that the value is being forced on the dest_object
at the specified time.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__id41701338-ccec-4dd8-828a-b78ace2ced4d"><p class="p Opt">0
— Does not report a message. Default.</p>
</li>
<li class="li ArgOption" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__id14f4ea1b-3d72-4ebc-ae82-d9a1b66d9e7e"><p class="p Opt">1
— Reports a message.</p>
</li>
</ul>
</dd>
</dl>
</div>
</div>
<div class="section ReturnedValues"><h2 class="title Subheading sectiontitle">Return Values</h2><p class="p">Nothing</p>
</div>
<div class="section Descriptions"><h2 class="title Subheading sectiontitle">Description</h2><p class="p">A signal_force works the same
as the <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'force', 'questa_sim_ref'); return false;">force</a> command
with the exceptions that you cannot issue a repeating force. The
force will remain on the signal until a signal_release, a force
or noforce command, or a subsequent signal_force is issued. Signal_force
can be called concurrently or sequentially in a process.</p>
<p class="p">This command displays any signals using your <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'radix', 'questa_sim_ref'); return false;">radix</a> setting
(either the default, or as you specify) unless you specify the radix
in the <span class="keyword ParameterName OptionalReplaceable">value</span> you
set.</p>
<p class="p">By default this command uses a forward slash (/) as a path separator.
You can change this behavior with the <a class="xref fm:HeadingOnly" href="Command_Signalspypathseparator_idb52157d3.html#idb52157d3-3406-486d-96c4-4c88516e4c2f__Command_Signalspypathseparator_idb52157d3.xml#idb52157d3-3406-486d-96c4-4c88516e4c2f" title="This variable specifies a unique path separator for the Signal Spy functions. The argument to SignalSpyPathSeparator must not be the same character as the DatasetSeparator variable.">SignalSpyPathSeparator</a> variable in the <span class="ph filepath">modelsim.ini</span> file.</p>
<div class="section Subsection" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__id8418133a-8797-4679-9eeb-777c947556bd"><h2 class="title Subheading sectiontitle">Limitations</h2><ul class="ul"><li class="li" id="id9aef5b06-89a9-42b7-9965-86d4c81b2074__idb0764f63-e8ed-4f72-8fe2-5dee57e8d6d9"><p class="p">Verilog memories (arrays
of registers) are not supported.</p>
</li>
</ul>
</div>
</div>
<div class="section Examples"><h2 class="title Subheading sectiontitle">Examples</h2><p class="p">This example forces <span class="ph FontProperty emphasis">reset</span> to
a “1” from time 0 ns to 40 ns. At 40 ns, <span class="ph FontProperty emphasis">reset</span> is
forced to a “0”, 200000 ns after the second $signal_force call was
executed.</p>
<pre class="pre codeblock leveled"><code>`timescale 1 ns / 1 ns

module testbench;

initial
  begin
   $signal_force("/testbench/uut/blk1/reset", "1", 0, 3, , 1);
   $signal_force("/testbench/uut/blk1/reset", "0", 40, 3, 200000, 1);
  end

...

endmodule
</code></pre><p class="p">This example forces <span class="ph FontProperty emphasis">reset</span> to
a “1” from time 0 ns to 40 ns. At 40 ns, <span class="ph FontProperty emphasis">reset</span> is
forced to a “0”, 2 ms after the second signal_force call was executed. </p>
<p class="p">If you want to skip parameters so
that you can specify subsequent parameters, you need to use the
keyword “open” as a placeholder for the skipped parameter(s). The
first signal_force procedure illustrates this, where an “open” for
the cancel_period parameter means that the default value of -1 ms
is used.</p>
<pre class="pre codeblock leveled"><code>library IEEE, modelsim_lib;
use IEEE.std_logic_1164.all;
use modelsim_lib.util.all;

entity testbench is
end;

architecture only of testbench is
begin

  force_process : process
  begin
    signal_force("/testbench/uut/blk1/reset", "1", 0 ns, freeze, open, 1);
    signal_force("/testbench/uut/blk1/reset", "0", 40 ns, freeze, 2 ms, 1);
    wait;
  end process force_process;

  ...

end;
</code></pre></div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_SignalSpyReference_idc6cd7bde.html" title="The signal spy calls enumerated below include the syntax and arguments for the VHDL procedure, the Verilog task, and the SystemC function for each call.">Signal Spy Reference</a></div>
</div>

<div class="linklist linklist relinfo"><strong>Related Topics</strong><br />

<div><a class="link" href="../topics/Command_InitSignalDriver_idc16cf7db.html#idc16cf7db-712f-4907-8763-c5411d635f8e__" title="The init_signal_driver() call drives the value of a VHDL signal, Verilog net, or SystemC (called the src_object) onto an existing VHDL signal or Verilog net (called the dest_object). This allows you to drive signals or nets at any level of the design hierarchy from within a VHDL architecture or Verilog or SystemC module (for example, a test bench).">init_signal_driver</a></div>
<div><a class="link" href="../topics/Command_InitSignalSpy_id3a4f8e72.html#id3a4f8e72-7ed5-48dd-bc95-2fad3e50ada0__" title="The init_signal_spy() call mirrors the value of a VHDL signal, SystemVerilog or Verilog register/net, or SystemC signal (called the src_object) onto an existing VHDL signal, Verilog register, or SystemC signal (called the dest_object). This allows you to reference signals, registers, or nets at any level of hierarchy from within a VHDL architecture or Verilog or SystemC module (for example, a test bench).">init_signal_spy</a></div>
<div><a class="link" href="../topics/Command_SignalRelease_id1ba5515f.html#id1ba5515f-cd20-46b8-a3c3-f66451c8f459__" title="The signal_release() call releases any force that was applied to an existing VHDL signal, SystemVerilog or Verilog register/register bit/net, or SystemC signal (called the dest_object). This allows you to release signals, registers, bits of registers, or nets at any level of the design hierarchy from within a VHDL architecture or Verilog or SystemC module (for example, a test bench).">signal_release</a></div></div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "signal_force"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Command_SignalForce_id9aef5b06.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>