Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: TopModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopModule"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : TopModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.3\ipcore_dir\StartScreenRom.vhd" into library work
Parsing entity <StartScreenRom>.
Parsing architecture <StartScreenRom_a> of entity <startscreenrom>.
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.3\SpaceInvadersPackage.vhd" into library work
Parsing package <SpaceInvadersPackage>.
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.3\VGA_Internal.vhd" into library work
Parsing entity <VGA_Internal>.
Parsing architecture <logic> of entity <vga_internal>.
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.3\rocketManager.vhd" into library work
Parsing entity <rocketManager>.
Parsing architecture <Behavioral> of entity <rocketmanager>.
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.3\Input.vhd" into library work
Parsing entity <Input>.
Parsing architecture <Behavioral> of entity <input>.
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.3\Display.vhd" into library work
Parsing entity <Display>.
Parsing architecture <logic> of entity <display>.
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.3\DCM.vhd" into library work
Parsing entity <DCM>.
Parsing architecture <xilinx> of entity <dcm>.
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.3\TopModule.vhd" into library work
Parsing entity <TopModule>.
Parsing architecture <Behavioral> of entity <topmodule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TopModule> (architecture <Behavioral>) from library <work>.

Elaborating entity <StartScreenRom> (architecture <StartScreenRom_a>) from library <work>.

Elaborating entity <DCM> (architecture <xilinx>) from library <work>.

Elaborating entity <VGA_Internal> (architecture <logic>) from library <work>.

Elaborating entity <Display> (architecture <logic>) from library <work>.

Elaborating entity <Input> (architecture <Behavioral>) from library <work>.

Elaborating entity <rocketManager> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopModule>.
    Related source file is "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.3\TopModule.vhd".
INFO:Xst:3210 - "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.3\TopModule.vhd" line 136: Output port <LOCKED> of the instance <DCM_map> is unconnected or connected to loadless signal.
    Found 17-bit adder for signal <n0012> created at line 127.
    Found 8x9-bit multiplier for signal <n0015> created at line 127.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
Unit <TopModule> synthesized.

Synthesizing Unit <DCM>.
    Related source file is "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.3\DCM.vhd".
    Summary:
	no macro.
Unit <DCM> synthesized.

Synthesizing Unit <VGA_Internal>.
    Related source file is "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.3\VGA_Internal.vhd".
    Found 1-bit register for signal <blank>.
    Found 10-bit register for signal <vcounter>.
    Found 11-bit register for signal <hcounter>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 11-bit adder for signal <hcounter[10]_GND_16_o_add_4_OUT> created at line 50.
    Found 10-bit adder for signal <vcounter[9]_GND_16_o_add_8_OUT> created at line 65.
    Found 11-bit comparator lessequal for signal <n0011> created at line 77
    Found 11-bit comparator greater for signal <hcounter[10]_GND_16_o_LessThan_14_o> created at line 77
    Found 10-bit comparator lessequal for signal <n0016> created at line 91
    Found 10-bit comparator greater for signal <vcounter[9]_PWR_11_o_LessThan_16_o> created at line 91
    Found 11-bit comparator greater for signal <hcounter[10]_GND_16_o_LessThan_17_o> created at line 105
    Found 10-bit comparator greater for signal <vcounter[9]_PWR_11_o_LessThan_18_o> created at line 105
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <VGA_Internal> synthesized.

Synthesizing Unit <Display>.
    Related source file is "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.3\Display.vhd".
    Found 12-bit subtractor for signal <GND_18_o_GND_18_o_sub_48_OUT> created at line 81.
    Found 12-bit subtractor for signal <GND_18_o_GND_18_o_sub_72_OUT> created at line 81.
    Found 11-bit adder for signal <n0122> created at line 71.
    Found 11-bit adder for signal <n0127> created at line 78.
    Found 11-bit adder for signal <n0130> created at line 78.
    Found 11-bit adder for signal <n0140> created at line 88.
    Found 6-bit subtractor for signal <GND_18_o_GND_18_o_sub_14_OUT<5:0>> created at line 72.
    Found 5-bit subtractor for signal <GND_18_o_GND_18_o_sub_39_OUT<4:0>> created at line 72.
    Found 32x89-bit Read Only RAM for signal <_n0264>
    Found 11-bit comparator lessequal for signal <n0011> created at line 71
    Found 11-bit comparator greater for signal <hcounter[10]_BUS_0001_LessThan_12_o> created at line 71
    Found 11-bit comparator greater for signal <GND_18_o_vcounter[10]_LessThan_13_o> created at line 71
    Found 11-bit comparator lessequal for signal <n0031> created at line 78
    Found 11-bit comparator greater for signal <hcounter[10]_BUS_0002_LessThan_44_o> created at line 78
    Found 11-bit comparator lessequal for signal <n0035> created at line 78
    Found 11-bit comparator greater for signal <vcounter[10]_BUS_0003_LessThan_47_o> created at line 78
    Found 11-bit comparator greater for signal <GND_18_o_vcounter[10]_LessThan_77_o> created at line 88
    Found 11-bit comparator greater for signal <vcounter[10]_BUS_0004_LessThan_79_o> created at line 88
    Summary:
	inferred   1 RAM(s).
	inferred   8 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <Display> synthesized.

Synthesizing Unit <mod_12s_6s>.
    Related source file is "".
    Found 12-bit subtractor for signal <a[11]_unary_minus_1_OUT> created at line 0.
    Found 6-bit subtractor for signal <b[5]_unary_minus_3_OUT> created at line 0.
    Found 18-bit adder for signal <n0505> created at line 0.
    Found 18-bit adder for signal <GND_20_o_b[5]_add_5_OUT> created at line 0.
    Found 17-bit adder for signal <n0509> created at line 0.
    Found 17-bit adder for signal <GND_20_o_b[5]_add_7_OUT> created at line 0.
    Found 16-bit adder for signal <n0513> created at line 0.
    Found 16-bit adder for signal <GND_20_o_b[5]_add_9_OUT> created at line 0.
    Found 15-bit adder for signal <n0517> created at line 0.
    Found 15-bit adder for signal <GND_20_o_b[5]_add_11_OUT> created at line 0.
    Found 14-bit adder for signal <n0521> created at line 0.
    Found 14-bit adder for signal <GND_20_o_b[5]_add_13_OUT> created at line 0.
    Found 13-bit adder for signal <n0525> created at line 0.
    Found 13-bit adder for signal <GND_20_o_b[5]_add_15_OUT> created at line 0.
    Found 12-bit adder for signal <n0529> created at line 0.
    Found 12-bit adder for signal <a[11]_b[5]_add_17_OUT> created at line 0.
    Found 12-bit adder for signal <n0533> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_20_o_add_19_OUT> created at line 0.
    Found 12-bit adder for signal <n0537> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_20_o_add_21_OUT> created at line 0.
    Found 12-bit adder for signal <n0541> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_20_o_add_23_OUT> created at line 0.
    Found 12-bit adder for signal <n0545> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_20_o_add_25_OUT> created at line 0.
    Found 12-bit adder for signal <n0549> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_20_o_add_27_OUT> created at line 0.
    Found 12-bit adder for signal <n0553> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_20_o_add_29_OUT> created at line 0.
    Found 6-bit adder for signal <n0557> created at line 0.
    Found 6-bit adder for signal <b[5]_a[11]_add_31_OUT> created at line 0.
    Found 6-bit adder for signal <GND_20_o_a[11]_add_32_OUT[5:0]> created at line 0.
    Found 18-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0013> created at line 0
    Summary:
	inferred  31 Adder/Subtractor(s).
	inferred  13 Comparator(s).
	inferred 159 Multiplexer(s).
Unit <mod_12s_6s> synthesized.

Synthesizing Unit <Input>.
    Related source file is "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.3\Input.vhd".
    Found 9-bit register for signal <alienXX>.
    Found 10-bit register for signal <shipPos>.
    Found 23-bit register for signal <alienTimer>.
    Found 17-bit register for signal <shipTimer>.
    Found 20-bit register for signal <fireTimer>.
    Found 3-bit register for signal <alienDirection>.
    Found 4-bit register for signal <alienJump>.
    Found 8-bit register for signal <alienYY>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <newMissile>.
    Found 20-bit adder for signal <fireTimer[19]_GND_23_o_add_6_OUT> created at line 82.
    Found 10-bit adder for signal <shipPos[9]_GND_23_o_add_14_OUT> created at line 96.
    Found 17-bit adder for signal <shipTimer[16]_GND_23_o_add_18_OUT> created at line 100.
    Found 18-bit adder for signal <n0157> created at line 124.
    Found 21-bit adder for signal <n0156> created at line 130.
    Found 9-bit adder for signal <alienXX[8]_GND_23_o_add_57_OUT> created at line 139.
    Found 18-bit adder for signal <n0164> created at line 146.
    Found 8-bit adder for signal <alienYY[7]_GND_23_o_add_71_OUT> created at line 151.
    Found 21-bit adder for signal <n0166> created at line 152.
    Found 23-bit adder for signal <alienTimer[22]_GND_23_o_add_79_OUT> created at line 156.
    Found 3-bit adder for signal <alienDirection[2]_GND_23_o_add_90_OUT> created at line 171.
    Found 4-bit adder for signal <alienJump[3]_GND_23_o_add_93_OUT> created at line 177.
    Found 10-bit subtractor for signal <GND_23_o_GND_23_o_sub_12_OUT<9:0>> created at line 92.
    Found 8-bit subtractor for signal <GND_23_o_GND_23_o_sub_46_OUT<7:0>> created at line 129.
    Found 9-bit subtractor for signal <GND_23_o_GND_23_o_sub_71_OUT<8:0>> created at line 150.
    Found 21-bit 8-to-1 multiplexer for signal <alienDirection[2]_GND_23_o_wide_mux_77_OUT> created at line 109.
    Found 20-bit comparator greater for signal <n0003> created at line 69
    Found 17-bit comparator greater for signal <n0012> created at line 88
    Found 10-bit comparator lessequal for signal <GND_23_o_shipPos[9]_LessThan_11_o> created at line 91
    Found 10-bit comparator lessequal for signal <shipPos[9]_PWR_19_o_LessThan_14_o> created at line 95
    Found 23-bit comparator greater for signal <n0027> created at line 107
    Found 8-bit comparator greater for signal <GND_23_o_alienYY[7]_LessThan_44_o> created at line 127
    Found 9-bit comparator greater for signal <alienXX[8]_PWR_19_o_LessThan_56_o> created at line 138
    Found 9-bit comparator greater for signal <GND_23_o_alienXX[8]_LessThan_69_o> created at line 149
    Found 8-bit comparator greater for signal <alienYY[7]_PWR_19_o_LessThan_70_o> created at line 149
    Found 3-bit comparator lessequal for signal <n0080> created at line 168
    Found 4-bit comparator lessequal for signal <n0084> created at line 174
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred  20 Multiplexer(s).
Unit <Input> synthesized.

Synthesizing Unit <rocketManager>.
    Related source file is "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.3\rocketManager.vhd".
    Found 10-bit register for signal <rocketY>.
    Found 16-bit register for signal <missileTimer>.
    Found 16-bit adder for signal <missileTimer[15]_GND_25_o_add_5_OUT> created at line 57.
    Found 10-bit subtractor for signal <GND_25_o_GND_25_o_sub_5_OUT<9:0>> created at line 55.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <rocketManager> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x89-bit single-port Read Only RAM                   : 1
# Multipliers                                          : 1
 9x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 88
 10-bit adder                                          : 1
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 5
 12-bit adder                                          : 28
 12-bit subtractor                                     : 4
 13-bit adder                                          : 4
 14-bit adder                                          : 4
 15-bit adder                                          : 4
 16-bit adder                                          : 5
 17-bit adder                                          : 6
 18-bit adder                                          : 6
 20-bit adder                                          : 1
 21-bit adder                                          : 2
 23-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 6
 6-bit subtractor                                      : 3
 8-bit addsub                                          : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 17
 1-bit register                                        : 5
 10-bit register                                       : 3
 11-bit register                                       : 1
 16-bit register                                       : 1
 17-bit register                                       : 1
 20-bit register                                       : 1
 23-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 52
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 3
 11-bit comparator greater                             : 8
 11-bit comparator lessequal                           : 4
 12-bit comparator lessequal                           : 14
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 17-bit comparator greater                             : 1
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 20-bit comparator greater                             : 1
 23-bit comparator greater                             : 1
 3-bit comparator lessequal                            : 1
 4-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 2
 9-bit comparator greater                              : 2
# Multiplexers                                         : 378
 1-bit 2-to-1 multiplexer                              : 315
 10-bit 2-to-1 multiplexer                             : 3
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 2
 18-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 4
 21-bit 8-to-1 multiplexer                             : 1
 23-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 31
 9-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/StartScreenRom.ngc>.
Loading core <StartScreenRom> for timing and area information for instance <StartScreenRom_map>.

Synthesizing (advanced) Unit <Display>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0264> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 89-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0101>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Display> synthesized (advanced).

Synthesizing (advanced) Unit <Input>.
The following registers are absorbed into counter <alienTimer>: 1 register on signal <alienTimer>.
The following registers are absorbed into counter <fireTimer>: 1 register on signal <fireTimer>.
The following registers are absorbed into counter <alienDirection>: 1 register on signal <alienDirection>.
Unit <Input> synthesized (advanced).

Synthesizing (advanced) Unit <TopModule>.
	Multiplier <Mmult_n0015> in block <TopModule> and adder/subtractor <Madd_n0012_Madd> in block <TopModule> are combined into a MAC<Maddsub_n0015>.
Unit <TopModule> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_Internal>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <VGA_Internal> synthesized (advanced).

Synthesizing (advanced) Unit <rocketManager>.
The following registers are absorbed into counter <missileTimer>: 1 register on signal <missileTimer>.
Unit <rocketManager> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x89-bit single-port distributed Read Only RAM       : 1
# MACs                                                 : 1
 9x8-to-15-bit MAC                                     : 1
# Adders/Subtractors                                   : 53
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 4
 12-bit adder carry in                                 : 24
 12-bit subtractor                                     : 4
 17-bit adder                                          : 1
 18-bit adder                                          : 2
 21-bit adder                                          : 2
 4-bit adder                                           : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 2
 6-bit adder carry in                                  : 4
 6-bit subtractor                                      : 3
 8-bit addsub                                          : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 6
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 16-bit up counter                                     : 1
 20-bit up counter                                     : 1
 23-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 63
 Flip-Flops                                            : 63
# Comparators                                          : 52
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 3
 11-bit comparator greater                             : 8
 11-bit comparator lessequal                           : 4
 12-bit comparator lessequal                           : 14
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 17-bit comparator greater                             : 1
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 20-bit comparator greater                             : 1
 23-bit comparator greater                             : 1
 3-bit comparator lessequal                            : 1
 4-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 2
 9-bit comparator greater                              : 2
# Multiplexers                                         : 372
 1-bit 2-to-1 multiplexer                              : 315
 10-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 2
 18-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 1
 21-bit 2-to-1 multiplexer                             : 4
 21-bit 8-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 31
 9-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TopModule> ...

Optimizing unit <VGA_Internal> ...

Optimizing unit <Input> ...

Optimizing unit <rocketManager> ...

Optimizing unit <Display> ...
INFO:Xst:3203 - The FF/Latch <Input_Map/alienDirection_0> in Unit <TopModule> is the opposite to the following FF/Latch, which will be removed : <Input_Map/alienJump_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopModule, actual ratio is 14.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 145
 Flip-Flops                                            : 145

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TopModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1665
#      GND                         : 2
#      INV                         : 44
#      LUT1                        : 76
#      LUT2                        : 107
#      LUT3                        : 169
#      LUT4                        : 146
#      LUT5                        : 180
#      LUT6                        : 191
#      MUXCY                       : 376
#      MUXF7                       : 8
#      VCC                         : 2
#      XORCY                       : 364
# FlipFlops/Latches                : 149
#      FDC                         : 80
#      FDCE                        : 51
#      FDE                         : 4
#      FDP                         : 1
#      FDPE                        : 13
# RAMS                             : 15
#      RAMB16BWER                  : 15
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 15
#      IBUF                        : 4
#      IBUFG                       : 1
#      OBUF                        : 10
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             149  out of  18224     0%  
 Number of Slice LUTs:                  913  out of   9112    10%  
    Number used as Logic:               913  out of   9112    10%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    921
   Number with an unused Flip Flop:     772  out of    921    83%  
   Number with an unused LUT:             8  out of    921     0%  
   Number of fully used LUT-FF pairs:   141  out of    921    15%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               15  out of     32    46%  
    Number using Block RAM only:         15
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                       | Load  |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------+
fpga_clk                           | DCM_SP:CLKFX                                                                                                                                | 164   |
StartScreenRom_map/N1              | NONE(StartScreenRom_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 15    |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.194ns (Maximum Frequency: 313.067MHz)
   Minimum input arrival time before clock: 4.496ns
   Maximum output required time after clock: 38.606ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_clk'
  Clock period: 3.194ns (frequency: 313.067MHz)
  Total number of paths / destination ports: 59910 / 426
-------------------------------------------------------------------------
Delay:               7.985ns (Levels of Logic = 3)
  Source:            VGA/hcounter_5 (FF)
  Destination:       StartScreenRom_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      fpga_clk rising 0.4X
  Destination Clock: fpga_clk rising 0.4X

  Data Path: VGA/hcounter_5 to StartScreenRom_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.447   1.004  VGA/hcounter_5 (VGA/hcounter_5)
     DSP48A1:B3->P13      12   4.394   1.137  Maddsub_n0015 (n0012<13>)
     begin scope: 'StartScreenRom_map:addra<13>'
     LUT4:I1->O            1   0.205   0.579  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[3]_PWR_16_o_equal_15_o<3>1 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<14>)
     RAMB16BWER:ENA            0.220          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      7.985ns (5.266ns logic, 2.720ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_clk'
  Total number of paths / destination ports: 185 / 166
-------------------------------------------------------------------------
Offset:              4.496ns (Levels of Logic = 4)
  Source:            left (PAD)
  Destination:       Input_Map/shipPos_9 (FF)
  Destination Clock: fpga_clk rising 0.4X

  Data Path: left to Input_Map/shipPos_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   0.909  left_IBUF (left_IBUF)
     LUT3:I2->O            2   0.205   0.864  Input_Map/Maddsub_shipPos[9]_shipPos[9]_mux_17_OUT_cy<2>11 (Input_Map/Maddsub_shipPos[9]_shipPos[9]_mux_17_OUT_cy<2>1)
     LUT6:I2->O            4   0.203   0.788  Input_Map/Maddsub_shipPos[9]_shipPos[9]_mux_17_OUT_cy<5>12 (Input_Map/Maddsub_shipPos[9]_shipPos[9]_mux_17_OUT_cy<5>)
     LUT6:I4->O            1   0.203   0.000  Input_Map/Maddsub_shipPos[9]_shipPos[9]_mux_17_OUT_xor<9>11 (Input_Map/shipPos[9]_shipPos[9]_mux_17_OUT<9>)
     FDCE:D                    0.102          Input_Map/shipPos_9
    ----------------------------------------
    Total                      4.496ns (1.935ns logic, 2.561ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_clk'
  Total number of paths / destination ports: 26286691939114 / 10
-------------------------------------------------------------------------
Offset:              38.606ns (Levels of Logic = 43)
  Source:            VGA/hcounter_0 (FF)
  Destination:       red<2> (PAD)
  Source Clock:      fpga_clk rising 0.4X

  Data Path: VGA/hcounter_0 to red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.447   1.062  VGA/hcounter_0 (VGA/hcounter_0)
     LUT2:I0->O            1   0.203   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_lut<0> (Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_cy<0> (Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_cy<1> (Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_cy<2> (Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_cy<3> (Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_cy<4> (Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_cy<5> (Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_cy<6> (Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_cy<7> (Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_cy<8> (Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_cy<9> (Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_cy<10> (Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_cy<10>)
     XORCY:CI->O          46   0.180   1.490  Display_Map/Msub_GND_18_o_GND_18_o_sub_48_OUT_xor<11> (Display_Map/GND_18_o_GND_18_o_sub_48_OUT<11>)
     INV:I->O              0   0.206   0.000  Display_Map/GND_18_o_GND_18_o_mod_48/Msub_a[11]_unary_minus_1_OUT_lut<11>_INV_0 (Display_Map/GND_18_o_GND_18_o_mod_48/Msub_a[11]_unary_minus_1_OUT_lut<11>)
     XORCY:LI->O           9   0.136   1.077  Display_Map/GND_18_o_GND_18_o_mod_48/Msub_a[11]_unary_minus_1_OUT_xor<11> (Display_Map/GND_18_o_GND_18_o_mod_48/a[11]_unary_minus_1_OUT<11>)
     LUT6:I2->O            5   0.203   1.059  Display_Map/GND_18_o_GND_18_o_mod_48/Mmux_a[11]_GND_20_o_MUX_342_o111 (Display_Map/GND_18_o_GND_18_o_mod_48/Madd_a[11]_b[5]_add_17_OUT_Madd_lut<10>)
     LUT5:I0->O           12   0.203   1.253  Display_Map/GND_18_o_GND_18_o_mod_48/BUS_0007_INV_135_o (Display_Map/GND_18_o_GND_18_o_mod_48/BUS_0007_INV_135_o)
     LUT5:I0->O            5   0.203   0.943  Display_Map/GND_18_o_GND_18_o_mod_48/Mmux_a[11]_a[11]_MUX_366_o141 (Display_Map/GND_18_o_GND_18_o_mod_48/Madd_a[11]_GND_20_o_add_19_OUT_Madd_lut<7>)
     LUT6:I3->O           19   0.205   1.416  Display_Map/GND_18_o_GND_18_o_mod_48/BUS_0008_INV_148_o1 (Display_Map/GND_18_o_GND_18_o_mod_48/BUS_0008_INV_148_o)
     LUT5:I0->O            5   0.203   1.059  Display_Map/GND_18_o_GND_18_o_mod_48/Mmux_a[11]_a[11]_MUX_378_o121 (Display_Map/GND_18_o_GND_18_o_mod_48/a[11]_a[11]_MUX_380_o)
     LUT5:I0->O            1   0.203   0.580  Display_Map/GND_18_o_GND_18_o_mod_48/BUS_0009_INV_161_o1_SW1 (N144)
     LUT6:I5->O           26   0.205   1.551  Display_Map/GND_18_o_GND_18_o_mod_48/BUS_0009_INV_161_o1 (Display_Map/GND_18_o_GND_18_o_mod_48/BUS_0009_INV_161_o)
     LUT5:I0->O            5   0.203   1.059  Display_Map/GND_18_o_GND_18_o_mod_48/Mmux_a[11]_a[11]_MUX_390_o151 (Display_Map/GND_18_o_GND_18_o_mod_48/Madd_a[11]_GND_20_o_add_23_OUT_Madd_lut<6>)
     LUT5:I0->O            2   0.203   0.845  Display_Map/GND_18_o_GND_18_o_mod_48/BUS_0010_INV_174_o1_SW0 (N30)
     LUT5:I2->O            1   0.205   0.000  Display_Map/GND_18_o_GND_18_o_mod_48/BUS_0010_INV_174_o1_F (N158)
     MUXF7:I0->O          29   0.131   1.594  Display_Map/GND_18_o_GND_18_o_mod_48/BUS_0010_INV_174_o1 (Display_Map/GND_18_o_GND_18_o_mod_48/BUS_0010_INV_174_o)
     LUT5:I0->O            5   0.203   1.079  Display_Map/GND_18_o_GND_18_o_mod_48/Mmux_a[11]_a[11]_MUX_402_o181 (Display_Map/GND_18_o_GND_18_o_mod_48/Madd_a[11]_GND_20_o_add_25_OUT_Madd_lut<3>)
     LUT6:I0->O            1   0.203   0.580  Display_Map/GND_18_o_GND_18_o_mod_48/BUS_0011_INV_187_o1_SW0 (N26)
     LUT6:I5->O           24   0.205   1.517  Display_Map/GND_18_o_GND_18_o_mod_48/BUS_0011_INV_187_o1 (Display_Map/GND_18_o_GND_18_o_mod_48/BUS_0011_INV_187_o)
     LUT5:I0->O            5   0.203   0.962  Display_Map/GND_18_o_GND_18_o_mod_48/Mmux_a[11]_a[11]_MUX_414_o191 (Display_Map/GND_18_o_GND_18_o_mod_48/Madd_a[11]_GND_20_o_add_27_OUT_Madd_lut<2>)
     LUT5:I1->O            1   0.203   0.580  Display_Map/GND_18_o_GND_18_o_mod_48/BUS_0012_INV_200_o1_SW0 (N22)
     LUT6:I5->O           14   0.205   1.302  Display_Map/GND_18_o_GND_18_o_mod_48/BUS_0012_INV_200_o1 (Display_Map/GND_18_o_GND_18_o_mod_48/BUS_0012_INV_200_o)
     LUT5:I0->O            2   0.203   0.981  Display_Map/GND_18_o_GND_18_o_mod_48/Mmux_a[11]_a[11]_MUX_426_o1101 (Display_Map/GND_18_o_GND_18_o_mod_48/Madd_a[11]_GND_20_o_add_29_OUT_Madd_Madd_lut<1>)
     LUT6:I0->O            1   0.203   0.580  Display_Map/GND_18_o_GND_18_o_mod_48/BUS_0013_INV_213_o12 (Display_Map/GND_18_o_GND_18_o_mod_48/BUS_0013_INV_213_o11)
     LUT6:I5->O            6   0.205   1.089  Display_Map/GND_18_o_GND_18_o_mod_48/BUS_0013_INV_213_o14 (Display_Map/GND_18_o_GND_18_o_mod_48/BUS_0013_INV_213_o)
     LUT5:I0->O            7   0.203   1.118  Display_Map/GND_18_o_GND_18_o_mod_48/Mmux_a[11]_a[11]_MUX_444_o151 (Display_Map/GND_18_o_GND_18_o_mod_48/a[11]_a[11]_MUX_449_o)
     LUT6:I1->O            2   0.203   0.981  Display_Map/GND_18_o_GND_18_o_mod_48/a[11]_a[11]_AND_95_o (Display_Map/GND_18_o_GND_18_o_mod_48/a[11]_a[11]_AND_95_o)
     LUT6:I0->O            6   0.203   1.109  Display_Map/GND_18_o_GND_18_o_mod_48/Mmux_a[11]_b[5]_MUX_450_o110 (Display_Map/n0101<4>)
     LUT6:I0->O            1   0.203   0.000  Display_Map/Mmux_blue12114_F (N152)
     MUXF7:I0->O           1   0.131   0.808  Display_Map/Mmux_blue12114 (Display_Map/Mmux_blue12114)
     LUT6:I3->O            3   0.205   0.898  Display_Map/Mmux_blue121110 (Display_Map/Mmux_blue1211)
     LUT5:I1->O            1   0.203   0.579  Display_Map/Mmux_blue121 (green_1_OBUF)
     OBUF:I->O                 2.571          green_1_OBUF (green<1>)
    ----------------------------------------
    Total                     38.606ns (9.456ns logic, 29.150ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fpga_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk       |    7.985|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.23 secs
 
--> 

Total memory usage is 286944 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    4 (   0 filtered)

