# Prime Time Suite Variables
## U
UITE-663
## a
arch
attributes
auto_fixable_violations
auto_link_disable
auto_wire_load_selection
## b
boundary_ideal_network_violations
boundary_logic_value_violations
bus_naming_style
## c
case_analysis_log_file
case_analysis_propagate_through_icg
case_analysis_sequential_propagation
clock_attributes_violations
clock_latency_violations
clock_mapping_violations
clock_relations_violations
clock_skew_with_uncertainty_violations
clock_uncertainty_violations
collection_result_display_limit
constraint_analysis_violation_limit
create_clock_no_input_delay
## d
data_arrival_violations
dbr_ignore_external_links
default_oc_per_lib
delay_calc_enhanced_ccsn_waveform_analysis
delay_calc_waveform_analysis_constraint_arcs_compatibility
delay_calc_waveform_analysis_mode
disable_case_analysis
disable_case_analysis_ti_hi_lo
disable_missing_object_errors_in_golden_constraints_reader
distributed_cleanup_variables_for_swap
distributed_custom_protocol_error_detection_timeout
distributed_enable_analysis
distributed_enable_mim_aware_partitioning
distributed_farm_check_pending_workers_interval
distributed_farm_protocol_error_detection_timeout
distributed_farm_submit_timeout
distributed_heartbeat_period
distributed_heartbeat_timeout
distributed_logging
distributed_sh_protocol_error_detection_timeout
distributed_show_task_timestamp
distributed_worker_exit_action
distributed_working_directory
## e
eco_allow_filler_cells_as_open_sites
eco_allow_insert_buffer_always_on_cells
eco_allow_insert_buffer_mixed_ao_regular_nets
eco_allow_sizing_with_lib_cell_attributes
eco_alternative_area_ratio_threshold
eco_alternative_cell_attribute_restrictions
eco_alternative_cell_instance_based_restrictions
eco_enable_fixing_clock_used_as_data
eco_enable_graph_based_refinement
eco_enable_mim
eco_enable_overwrite_physical_design_path
eco_enable_report_unfixed_reason_stdout
eco_endpoint_merge_session_list
eco_estimation_output_columns
eco_insert_buffer_search_distance_in_site_rows
eco_instance_name_prefix
eco_leakage_exclude_unconstrained_cells
eco_mim_preserve
eco_net_name_prefix
eco_physical_disable_eco_on_fixed_cells
eco_physical_enable_route_preservation
eco_physical_match_site_row_names
eco_power_exclude_unconstrained_cells
eco_power_report_max_unusable_cells
eco_print_unfixed_reason_to_stdout_in_csv_or_txt_format
eco_report_unfixed_reason_max_endpoints
eco_save_session_data_type
eco_strict_lib_arc_equivalence
eco_strict_pin_name_equivalence
eco_update_path_timing
eco_voltage_slack_target
eco_write_changes_prepend_libfile_to_libcell
eco_write_changes_prepend_libname_to_libcell
eco_write_twf_enable_graph_based_refinement
enable_golden_constraints_reader
enable_golden_upf
enable_license_auto_reduction
enable_page_mode
enable_path_tagging
enable_rule_based_query
env_variables_violations
extract_model_capacitance_limit
extract_model_ccs_keep_voltage_corner
extract_model_clock_latency_arcs_include_all_registers
extract_model_clock_transition_limit
extract_model_create_variation_tables
extract_model_data_transition_limit
extract_model_db_naming_compatibility
extract_model_enable_extract_attribute_is_unconstrained
extract_model_enable_report_delay_calculation
extract_model_exclude_output_transition_constraint
extract_model_gating_as_nochange
extract_model_include_clock_tree_pulse_width
extract_model_include_ideal_clock_network_latency
extract_model_include_mcp_in_arc_value
extract_model_include_noise_immunity_attributes
extract_model_include_power_ground_data
extract_model_include_transparent_latch_constraints
extract_model_include_upf_data
extract_model_keep_inferred_nochange_arcs
extract_model_lib_format_with_check_pins
extract_model_noise_iv_index_lower_factor
extract_model_noise_iv_index_upper_factor
extract_model_noise_width_points
extract_model_num_capacitance_points
extract_model_num_clock_transition_points
extract_model_num_data_transition_points
extract_model_num_noise_iv_points
extract_model_num_noise_width_points
extract_model_pg_pin_direction_precedence
extract_model_short_syntax_compatibility
extract_model_single_pin_cap
extract_model_single_pin_cap_max
extract_model_split_partial_clock_gating_arcs
extract_model_status_level
extract_model_suppress_three_state
extract_model_upf_supply_precedence
extract_model_use_context_delta_delay
extract_model_with_3d_arcs
extract_model_with_ccs_timing
extract_model_with_clock_latency_arcs
extract_model_with_non_sequential_arcs
extract_model_write_case_values_to_constraint_file
extract_model_write_verilog_format_wrapper
## f
filter_collection_extended_syntax
## g
gca_setup_file
global_timing_derate_violations
golden_upf_report_missing_objects
gui_build_query_data_table
gui_custom_setup_files
gui_default_window_type
gui_disable_custom_setup
gui_online_browser
gui_selection_stack_depth
gui_suppress_auto_layout
h
hier_block_interface_arc_trace_mode
hier_block_interface_model_latch_level
hier_characterize_context_mode
hier_clock_mapping_period_percent_tolerance
hier_clock_mapping_uncertainty_percent_tolerance
hier_constraint_output_compressed
hier_constraint_write_context
hier_constraints_include_cross_boundary_exceptions
hier_context_exclude_sub_block
hier_context_merge_clock_latency_mode
hier_context_merge_static_clock_latency_mode
hier_context_merge_strict_clock_equivalence
hier_create_template_scripts
hier_data_version
hier_disable_auto_clock_mapping
hier_disable_auto_multi_clock_mapping
hier_distributed_working_directory
hier_duplicate_internal_aggressor_timing_windows
hier_enable_analysis
hier_enable_ascii_context_writing_output_folder
hier_enable_detailed_side_input_path_timing
hier_enable_detailed_stub_path_timing
hier_enable_distributed_analysis
hier_enable_pba_clock_latency_context
hier_enable_release_resources_in_top_only_flow
hier_keep_required_time_mode
hier_merge_match_clock_with_constant
hier_model_enable_unconstrained_port_abstraction
hier_model_port_abstraction_ignore_register_count
hier_model_port_abstraction_ignore_register_percentage
hier_modeling_version
hier_override_clock_sense_from_context
hier_pp_report_limit
hierarchy_separator
## i
ilm_ignore_percentage
imsa_save_eco_data
imsa_save_reporting_attributes
in_gui_session
input_slews_violations
interactive_multi_scenario_analysis_enabled
interconnect_skew_allow_positive_slack_shift
interconnect_skew_analysis_mode
interconnect_skew_enable_bounding_analysis
interconnect_skew_enable_path_analysis
interconnect_skew_enable_single_minmax_layer_sensitivity
interconnect_skew_save_net_delay_shift
## l
library_mapping_violations
library_pg_file_pattern
link_allow_design_mismatch
link_create_black_boxes
link_force_case
link_keep_cells_with_pg_only_connection
link_keep_pg_connectivity
link_keep_unconnected_cells
link_library
link_path
link_path_per_instance
link_use_only_master_cells_for_linking
lp_default_ground_pin_name
lp_default_power_pin_name
## m
merge_model_allow_generated_clock_renaming
merge_model_ignore_pin_function_check
model_validation_capacitance_tolerance
model_validation_check_design
model_validation_ignore_pass
model_validation_output_file
model_validation_pba_clock_path
model_validation_percent_tolerance
model_validation_reanalyze_max_paths
model_validation_report_split
model_validation_save_session
model_validation_section
model_validation_significant_digits
model_validation_sort_by_worst
model_validation_timing_tolerance
model_validation_verbose
multi_core_allow_overthreading
multi_scenario_enable_analysis
multi_scenario_fault_handling
multi_scenario_license_mode
multi_scenario_merged_error_limit
multi_scenario_merged_error_log
multi_scenario_message_verbosity_level
multi_scenario_working_directory
multi_user_access_group
multi_user_logging_level
mv_allow_pg_pin_reconnection
mv_input_enforce_simple_names
mv_upf_allow_negative_voltage
mw_design_library
mw_logic0_net
mw_logic1_net
## n
non_auto_fixable_violations
## o
old_port_voltage_assignment
operating_conditions_violations
## p
parasitic_corner_name
parasitic_explorer_enable_analysis
parasitics_cap_warning_threshold
parasitics_enable_multiple_physical_pins
parasitics_enable_tail_annotation
parasitics_log_file
parasitics_rejection_net_size
parasitics_res_warning_threshold
parasitics_warning_net_size
partition
pba_derate_only_mode
pba_enable_mis_delay_ocv_pessimism_reduction
pba_enable_path_based_physical_exclusivity
pba_enable_xtalk_delay_ocv_pessimism_reduction
pba_exhaustive_any_slack_lesser_than
pba_exhaustive_endpoint_path_limit
pba_exhaustive_endpoint_time_limit
pba_exhaustive_memory_limit
pba_exhaustive_slack_tolerance_percentage
pba_exhaustive_timeout_mode
pba_path_mode_enumerate_by_gba_slack
pba_path_mode_sort_by_gba_slack
pba_path_recalculation_limit_compatibility
pba_recalculate_clock_path_from_common_point
pba_recalculate_full_path
pg_allow_pg_pin_reconnection
port_search_in_current_instance
power_activity_file_precedence_over_sca
power_activity_precedence_over_force_implied
power_analysis_mode
power_calc_use_ceff_for_internal_power
power_capp_edge_triggered_propagation
power_capp_levelization_log_file
power_check_defaults
power_clock_network_include_clock_gating_network
power_clock_network_include_register_clock_pin_power
power_concurrent_event_analysis_work_dir
power_default_base_clock
power_default_static_probability
power_default_toggle_rate
power_default_toggle_rate_reference_clock
power_disable_cell_sdpd_activity_estimation
power_disable_exact_built_in_name_mapping
power_disable_exact_name_match_to_hier_pin
power_disable_exact_name_match_to_net
power_disable_sdpd_estimation
power_disable_switch_cell_internal_ground_pin_check
power_distributed_work_dir
power_dump_multi_rail_total_waveform
power_em_disable_extrapolation
power_enable_advanced_cycle_power_analysis
power_enable_advanced_fsdb_reader
power_enable_advanced_sv_name_mapping
power_enable_analysis
power_enable_annotation_precedence_over_implied
power_enable_background_when_tree_creation
power_enable_capp_backward_implication
power_enable_clock_cycle_based_glitch
power_enable_clock_domain_based_glitch
power_enable_clock_scaling
power_enable_concurrent_event_analysis
power_enable_concurrent_hybrid_analysis
power_enable_constant_init_on_rtl
power_enable_cycle_based_power_analysis
power_enable_delay_shifted_event_analysis
power_enable_distributed_analysis
power_enable_em_analysis
power_enable_exclude_output_port_capacitance
power_enable_feedthrough_in_empty_cell
power_enable_full_range_c1cn_wavg
power_enable_glitch_calculation
power_enable_glitch_detection_with_scaled_slew
power_enable_glitch_estimation
power_enable_ignore_create_generated_clock
power_enable_instantiated_switch_cell
power_enable_internal_pin_propagation
power_enable_low_effort_activity_propagation
power_enable_merged_fsdb
power_enable_mode_support
power_enable_mt_namemapping
power_enable_multi_rail_analysis
power_enable_multi_rtl_to_gate_mapping
power_enable_name_mapping_case_precedence
power_enable_new_rrm_view
power_enable_nldm_cap
power_enable_non_mission_mode_leakage
power_enable_parallel_sdpd_estimation
power_enable_parallel_when_tree_creation
power_enable_pin_internal_power
power_enable_pin_power_to_receiver_mode
power_enable_power_only_cap
power_enable_rtl_advanced_cycle_power_analysis
power_enable_rtl_analysis
power_enable_rtl_save_restore_variables
power_enable_saif_all_state_static_probability
power_enable_saif_estimated_toggle_count
power_enable_separate_glitch_report
power_enable_show_strip_path_warning
power_enable_signal_em_analysis
power_enable_time_based_ignore_huge_cell_delay
power_enable_timing_analysis
power_enable_use_all_simulation_clock_sources
power_enable_write_clock_activity_in_power_waveform
power_estimate_power_for_unmatched_event
power_filter_glitch_pulse_width
power_full_transition_glitch_scaling
power_include_driverless_net_switching_power
power_include_initial_x_transitions
power_include_tiecell_power
power_keep_vcd_event_order
power_limit_extrapolation_range
power_match_state_for_logic_x
power_match_value_for_logic_x
power_order_clock_events
power_rail_output_file
power_read_activity_ignore_case
power_read_unique_net_activity
power_read_vcd_ignore_case
power_report_leakage_breakdowns
power_reset_negative_extrapolation_value
power_reset_negative_internal_power
power_rtl_enable_cycle_accurate_metrics
power_rtl_memory_use_previous_cycle_value
power_rtl_report_register_use_cg_logic_clustering
power_scale_dynamic_power_at_power_off
power_scale_internal_arc
power_ssa_force_override_register_user_ssa
power_table_include_switching_power
power_use_c1cn_pin_capacitance
power_use_ccsp_pin_capacitance
power_use_file_simulation_time
power_x_transition_derate_factor
ps_cell_robustness_cap_filter_ratio
ps_cell_robustness_cell_loss_threshold
ps_cell_robustness_clock_period_ratio
ps_cell_robustness_delay_analysis_mode
ps_cell_robustness_skip_cell_pin_limit
ps_cell_robustness_tran_filter_ratio
ps_enable_analysis
ps_enable_pvt_explorer_analysis
ps_enable_save_timing_slack_data
ps_enable_spice2design_analysis
ps_enable_timing_analysis
ps_path_sensitivity_analysis_type
ps_path_sensitivity_enable_analysis
ps_path_sensitivity_loadcap_shift_ratio
ps_path_sensitivity_tran_shift_ratio
ps_path_sensitivity_wirecap_shift_ratio
ps_pvt_explorer_pba_only_mode
pt_ilm_dir
pt_model_dir
pt_shell_mode
pt_tmp_dir
ptxr_root
ptxr_setup_file
## q
query_objects_format
## r
rc_adjust_rd_when_less_than_rnet
rc_always_use_max_pin_cap
rc_cache_min_max_rise_fall_ceff
rc_ccs_extrapolation_range_compatibility
rc_ccsn_dc_current_limit_in_ma
rc_ccsn_enable_library_error_reporting
rc_ceff_use_delay_reference_at_cpin
rc_degrade_min_slew_when_rd_less_than_rnet
rc_degrade_wlm_net_slew_based_on_delay
rc_driver_model_mode
rc_fallback_coupling_cap_multiplier
rc_filter_rd_less_than_rnet
rc_rd_less_than_rnet_threshold
rc_receiver_disable_cond_default_arcs
rc_receiver_enable_error_reporting
rc_receiver_enable_library_error_reporting
rc_receiver_model_mode
rc_receiver_modeling_effort
read_parasitics_load_locations
report_capacitance_use_ccs_receiver_model
report_default_significant_digits
report_use_out_of_table_range
## s
scaling_allow_pre_link
scaling_calculation_compatibility
scaling_disable_arc_consistency_check_for_exact_match
scaling_enable_performance_mode
sdc_name_map
sdc_save_source_file_information
sdc_version
sdc_write_unambiguous_names
sdf_align_multi_drive_cell_arcs
sdf_align_multi_drive_cell_arcs_threshold
sdf_always_include_preset_clear_arcs
sdf_enable_cond_start_end
sdf_enable_port_construct
sdf_enable_port_construct_threshold
search_path
selection_logging_no_core_action
selection_logging_too_many_objects_action
sh_allow_tcl_with_set_app_var
sh_allow_tcl_with_set_app_var_no_message_list
sh_arch
sh_command_abbrev_mode
sh_command_abbrev_options
sh_command_log_file
sh_continue_on_error
sh_deprecated_is_error
sh_dev_null
sh_disabled_is_error
sh_enable_constraint_analysis_mode
sh_enable_line_editing
sh_enable_page_mode
sh_enable_stdout_redirect
sh_enable_system_monitoring
sh_fast_analysis_mode_enabled
sh_flow_summary_file
sh_global_per_message_limit
sh_help_shows_group_overview
sh_high_capacity_effort
sh_high_capacity_enabled
sh_host_mode
sh_language
sh_launch_dir
sh_limited_messages
sh_line_editing_mode
sh_message_limit
sh_mm_resolve_clockdata
sh_new_variable_message
sh_new_variable_message_in_proc
sh_new_variable_message_in_script
sh_obsolete_is_error
sh_output_log_file
sh_product_version
sh_program_mode
sh_pt_tmp_dir_unique_mode
sh_script_stop_severity
sh_source_emits_line_numbers
sh_source_logging
sh_source_uses_search_path
sh_tcllib_app_dirname
sh_user_man_path
si_analysis_logical_correlation_mode
si_ccs_aggressor_alignment_mode
si_enable_analysis
si_enable_multi_input_switching_analysis
si_enable_multi_input_switching_timing_window_filter
si_filter_keep_all_port_aggressors
si_filter_per_aggr_noise_peak_ratio
si_ilm_keep_si_user_excluded_aggressors
si_multi_input_switching_analysis_mode
si_multi_input_switching_derate_scaling_for_library_cells_compatibility
si_multi_input_switching_display_derate
si_multi_input_switching_precedence
si_multi_input_switching_tied_input_filter
si_noise_composite_aggr_mode
si_noise_endpoint_height_threshold_ratio
si_noise_immunity_default_height_ratio
si_noise_limit_propagation_ratio
si_noise_skip_update_for_report_attribute
si_noise_slack_skip_disabled_arcs
si_noise_update_status_level
si_use_driving_cell_derate_for_delta_delay
si_xtalk_composite_aggr_mode
si_xtalk_composite_aggr_noise_peak_ratio
si_xtalk_composite_aggr_quantile_high_pct
si_xtalk_delay_analysis_mode
si_xtalk_double_switching_mode
si_xtalk_exit_on_max_iteration_count
si_xtalk_exit_on_max_iteration_count_incr
si_xtalk_library_consistency_compatibility
si_xtalk_max_transition_mode
si_xtalk_use_physical_exclusivity_on_ignore_arrival_nets
simlink_enable_fast_monte_carlo
simlink_include_generated_clock_on_internal_pin
simlink_report_default_significant_digits
simlink_training_data_directory
svr_enable_ansi_style_port_declarations
svr_enable_vpp
svr_keep_unconnected_nets
synopsys_program_name
synopsys_root
## t
tcl_interactive
tcl_library
tcl_pkgPath
timing_all_clocks_propagated
timing_allow_short_path_borrowing
timing_aocvm_analysis_mode
timing_aocvm_enable_analysis
timing_aocvm_enable_clock_network_only
timing_aocvm_enable_single_path_metrics
timing_aocvm_ocv_precedence_compatibility
timing_arrival_attribute_filter
timing_avoid_internal_pins_as_latch_loop_breaker
timing_bidirectional_pin_max_transition_checks
timing_calculation_across_broken_hierarchy_compatibility
timing_check_defaults
timing_check_include_constant_loop_compatibility
timing_clock_gating_check_fanout_compatibility
timing_clock_gating_propagate_enable
timing_clock_reconvergence_pessimism
timing_continue_on_scaling_error
timing_cross_voltage_domain_analysis_mode
timing_crpr_different_transition_derate
timing_crpr_different_transition_variation_derate
timing_crpr_remove_clock_to_data_crp
timing_crpr_remove_muxed_clock_crp
timing_crpr_threshold_ps
timing_disable_bus_contention_check
timing_disable_clock_gating_checks
timing_disable_cond_default_arcs
timing_disable_floating_bus_check
timing_disable_internal_inout_cell_paths
timing_disable_internal_inout_net_arcs
timing_disable_recovery_removal_checks
timing_early_launch_at_borrowing_latches
timing_enable_advanced_data_management
timing_enable_auto_mux_clock_exclusivity
timing_enable_clock_propagation_through_preset_clear
timing_enable_clock_propagation_through_three_state_enable_pins
timing_enable_constraint_variation
timing_enable_cross_voltage_domain_analysis
timing_enable_cumulative_incremental_derate
timing_enable_cumulative_incremental_path_margin
timing_enable_data_check_default_group
timing_enable_derate_multi_dimension_interpolation
timing_enable_derate_scaling_for_library_cells_compatibility
timing_enable_derate_scaling_interpolation_for_library_cells
timing_enable_dvd_analysis
timing_enable_from_clock_to_dangling_load_endpoints
timing_enable_graph_based_refinement
timing_enable_hier_boundary_checks
timing_enable_independent_crosstalk_in_data_network
timing_enable_library_max_cap_lookup_table
timing_enable_max_cap_precedence
timing_enable_max_capacitance_set_case_analysis
timing_enable_max_slew_precedence
timing_enable_max_transition_set_case_analysis
timing_enable_min_pulse_width_waveform_adjustment
timing_enable_native_vt_mistracking_analysis
timing_enable_normalized_slack
timing_enable_override_default_groups
timing_enable_preset_clear_arcs
timing_enable_pulse_clock_constraints
timing_enable_slew_variation
timing_enable_through_paths
timing_enable_transition_derate_exclude_mshift
timing_enable_unit_delay
timing_enable_via_variation
timing_enable_voltage_swing
timing_exception_preserve_user_object_order
timing_filter_arcs_for_crossing
timing_gclock_expand_odd_period_edge_list
timing_gclock_source_network_num_master_registers
timing_ideal_clock_zero_default_transition
timing_include_available_borrow_in_slack
timing_include_uncertainty_for_pulse_checks
timing_input_port_default_clock
timing_is_clock_pin_attribute_on_clock_source_compatibility
timing_keep_loop_breaking_disabled_arcs
timing_keep_waveform_on_points
timing_lib_cell_derived_clock_name_compatibility
timing_library_max_cap_from_lookup_table
timing_max_capacitance_derate
timing_max_capacitance_limit_from_library_only
timing_max_normalization_cycles
timing_max_transition_derate
timing_max_transition_limit_from_library_only
timing_min_pulse_width_high_pulse_threshold
timing_min_pulse_width_low_pulse_threshold
timing_ocvm_enable_distance_analysis
timing_ocvm_precedence_compatibility
timing_parallel_constraint_arcs_compatibility
timing_path_arrival_required_attribute_include_clock_edge
timing_path_signature_type
timing_pocvm_corner_sigma
timing_pocvm_enable_analysis
timing_pocvm_enable_delay_slew_correlation
timing_pocvm_enable_extended_moments
timing_pocvm_enable_extrapolation_warning
timing_pocvm_max_transition_clock_sigma
timing_pocvm_max_transition_sequential_sigma
timing_pocvm_max_transition_sigma
timing_pocvm_precedence
timing_pocvm_report_sigma
timing_point_arrival_attribute_compatibility
timing_prelayout_scaling
timing_propagate_interclock_uncertainty
timing_propagate_through_non_latch_d_pin_arcs
timing_reduce_multi_drive_net_arcs
timing_reduce_multi_drive_net_arcs_threshold
timing_refinement_max_slack_threshold
timing_refinement_maximum_critical_pin_percentage
timing_refinement_min_slack_threshold
timing_remove_clock_reconvergence_pessimism
timing_report_always_use_valid_start_end_points
timing_report_attribute_csv_delimiter
timing_report_attribute_skip_table_header
timing_report_fixed_width_columns_on_left
timing_report_hier_stub_pin_paths
timing_report_include_eco_attributes
timing_report_invert_clock_min_pulse_width_constraints
timing_report_min_pulse_width_show_clock_compatibility
timing_report_output_delay_on_clock_source
timing_report_pin_names_in_header
timing_report_recalculation_status
timing_report_skip_early_paths_at_intermediate_latches
timing_report_status_level
timing_report_trace_ideal_clocks
timing_report_unconstrained_paths
timing_report_unconstrained_paths_from_nontimed_startpoints
timing_report_union_tns
timing_report_use_worst_parallel_cell_arc
timing_save_block_level_reporting_data
timing_save_hier_context_data
timing_save_hier_model_data
timing_save_pin_arrival_and_required
timing_save_pin_arrival_and_slack
timing_separate_hier_side_inputs
timing_simultaneous_clock_data_port_compatibility
timing_single_edge_clock_gating_backward_compatibility
timing_through_path_max_segments
timing_update_effort
timing_update_include_graph_based_refinement
timing_update_status_level
timing_use_constraint_derates_for_pulse_checks
timing_use_link_library_on_best_match_failure
timing_use_slew_variation_in_constraint_arcs
timing_use_zero_slew_for_annotated_arcs
timing_voltage_swing_high_pulse_threshold
timing_voltage_swing_low_pulse_threshold
timing_vt_mistracking_monte_carlo_sample_size
training_data_directory
## u
upf_allow_DD_primary_with_supply_sets
upf_allow_net_voltage_override
upf_create_implicit_supply_sets
upf_enable_pst
upf_name_map
upf_port_voltage_precedence_over_netlist
upf_power_switches_always_on
upf_relax_association_checks
upf_use_driver_receiver_for_io_voltages
upf_wscript_retain_object_name_scope
## v
var_enable_bounding_mixed_vt_derate
variation_derived_scalar_attribute_mode
variation_report_timing_increment_format
vsa_bounding_target_voltage_slack
vsa_enable_bounding_analysis
vsa_non_dslg_cell_threshold
vsa_voltage_slack_search_limit
vt_mistracking_analysis_mode
vt_mistracking_enable_bounding_analysis
vt_mistracking_enable_path_analysis
vt_mistracking_monte_carlo_sample_size
vt_mistracking_partial_correlation_factor
vt_skew_analysis_mode
vt_skew_enable_bounding_analysis
vt_skew_enable_path_analysis
vt_skew_monte_carlo_sample_size
vt_skew_partial_correlation_factor
## w
wildcards
write_script_include_library_constraints
write_script_output_lumped_net_annotation
## y
yield_enable_analysis
yield_enable_timing_analysis

# PrimeTime Suite Attributes
## c
category_node_attributes
category_tree_attributes
cell_attributes
clock_attributes
correlation_attributes
coupling_capacitor_attributes
## d
design_attributes
## g
ground_capacitor_attributes
gui_annotation_attributes
gui_object_attributes
## l
lib_attributes
lib_cell_attributes
lib_pg_pin_info_attributes
lib_pin_attributes
lib_timing_arc_attributes
## m
mode_attributes
## n
net_attributes
## p
path_group_attributes
pg_pin_info_attributes
pin_attributes
port_attributes
## r
resistor_attributes
## s
scenario_attributes
## t
timing_arc_attributes
timing_path_attributes
timing_point_attributes
## u
upf_attributes
upf_power_domain_attributes
upf_power_switch_attributes
upf_supply_net_attributes
upf_supply_port_attributes
upf_supply_set_attributes
## v
variation_attributes
