m255
K3
13
cModel Technology
Z0 dC:\altera\13.0sp1
vModelSimTest
Z1 !s100 PWX1df_:5[XmITmoTeF3=2
Z2 IPX;NM9fmh=1oialIYOBhb0
Z3 VWg7U@fZZ]ASK>n7S?@S]61
Z4 dF:\VerilogHDL\ModelSimTest\simulation\modelsim
Z5 w1604075339
Z6 8F:/VerilogHDL/ModelSimTest/simulation/modelsim/ModelSimTest.vo
Z7 FF:/VerilogHDL/ModelSimTest/simulation/modelsim/ModelSimTest.vo
L0 31
Z8 OV;L;10.1d;51
r1
31
Z9 !s90 -reportprogress|300|-work|work|F:/VerilogHDL/ModelSimTest/simulation/modelsim/ModelSimTest.vo|
Z10 o-work work -O0
Z11 n@model@sim@test
!i10b 1
!s85 0
Z12 !s108 1604079478.441000
Z13 !s107 F:/VerilogHDL/ModelSimTest/simulation/modelsim/ModelSimTest.vo|
!s101 -O0
vTestbench
!i10b 1
!s100 ]zSQI2A0:ilZi?e@[Em211
I=UN=lIlhi77BacPN`0`HD3
Z14 VGdUiEZgaMiVEi@bgHJeE13
R4
Z15 w1604078464
8F:/VerilogHDL/ModelSimTest/simulation/modelsim/Testbench.v
FF:/VerilogHDL/ModelSimTest/simulation/modelsim/Testbench.v
L0 2
R8
r1
!s85 0
31
!s108 1604079478.651000
!s107 F:/VerilogHDL/ModelSimTest/simulation/modelsim/Testbench.v|
!s90 -reportprogress|300|-work|work|F:/VerilogHDL/ModelSimTest/simulation/modelsim/Testbench.v|
!s101 -O0
R10
Z16 n@testbench
