INFO-FLOW: Workspace /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1 opened at Wed Nov 10 00:38:24 PST 2021
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.3 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.17 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.56 sec.
Execute     create_clock -period 10 -name default 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_test.cpp 
Execute       is_xip /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_test.cpp 
Execute       is_encrypted /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/firmware/myproject.cpp 
Execute       is_xip /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/firmware/myproject.cpp 
Execute       is_encrypted /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/firmware/myproject_axi.cpp 
Execute       is_xip /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/firmware/myproject_axi.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 46.38 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 55.17 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/data/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.51 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 6.69 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: child killed: interrupt
Command         clang done; error code: 2; 3.62 sec.
Command       elaborate done; error code: 2; 12.86 sec.
Command     csynth_design done; error code: 2; 12.86 sec.
Command   ap_source done; error code: 1; 69.6 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1 opened at Wed Nov 10 00:43:11 PST 2021
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 1.62 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.12 sec.
Command           ap_source done; 0.12 sec.
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.16 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 1.89 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 2.09 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.27 sec.
Execute     create_clock -period 10 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_test.cpp 
Execute       is_xip /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_test.cpp 
Execute       is_encrypted /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/firmware/myproject.cpp 
Execute       is_xip /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/firmware/myproject.cpp 
Execute       is_encrypted /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/firmware/myproject_axi.cpp 
Execute       is_xip /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/firmware/myproject_axi.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 8.98 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 17.35 sec.
Command   ap_source done; error code: 1; 19.73 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1 opened at Wed Nov 10 00:45:12 PST 2021
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 1.6 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.12 sec.
Command           ap_source done; 0.12 sec.
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.17 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 1.87 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 2.07 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.17 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.29 sec.
Execute     create_clock -period 10 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_test.cpp 
Execute       is_xip /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_test.cpp 
Execute       is_encrypted /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/firmware/myproject.cpp 
Execute       is_xip /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/firmware/myproject.cpp 
Execute       is_encrypted /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/firmware/myproject_axi.cpp 
Execute       is_xip /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/firmware/myproject_axi.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 45.33 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 53.45 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/data/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.44 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 5.93 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:12:
In file included from firmware/nnet_utils/nnet_conv2d_stream.h:6:
firmware/nnet_utils/nnet_conv_stream.h:19:10: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
 if (idx < K - S) {
     ~~~ ^ ~~~~~
firmware/nnet_utils/nnet_conv_stream.h:64:16: note: in instantiation of function template specialization 'nnet::scale_index_K_gte_S<1, 1, 32>' requested here
        return scale_index_K_gte_S<K, S, W>(idx);
               ^
firmware/nnet_utils/nnet_conv2d_stream.h:17:29: note: in instantiation of function template specialization 'nnet::scale_index<1, 1, 32>' requested here
    const unsigned sh_idx = scale_index<CONFIG_T::filt_height, CONFIG_T::stride_height, CONFIG_T::in_height>(h_idx);
                            ^
firmware/nnet_utils/nnet_conv2d_stream.h:59:13: note: in instantiation of function template specialization 'nnet::compute_scaled_indices_2d<nnet::array<ap_ufixed<8, 0, 5, 3, 0>, 3>, config2>' requested here
            compute_scaled_indices_2d<data_T, CONFIG_T>(i_ih, i_iw, pixel_idx);
            ^
firmware/nnet_utils/nnet_conv2d_stream.h:106:13: note: in instantiation of function template specialization 'nnet::conv_2d_encoded_cl<nnet::array<ap_ufixed<8, 0, 5, 3, 0>, 3>, nnet::array<ap_fixed<9, 6, 5, 3, 0>, 32>, config2>' requested here
            conv_2d_encoded_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
            ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, 5, 3, 0>, 3>, nnet::array<ap_fixed<9, 6, 5, 3, 0>, 32>, config2>' requested here
 nnet::conv_2d_cl<input_t, layer2_t, config2>(input_1, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:12:
In file included from firmware/nnet_utils/nnet_conv2d_stream.h:6:
firmware/nnet_utils/nnet_conv_stream.h:41:10: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
 if (idx < S - K) {
     ~~~ ^ ~~~~~
firmware/nnet_utils/nnet_conv_stream.h:66:16: note: in instantiation of function template specialization 'nnet::scale_index_K_lt_S<1, 1, 32>' requested here
        return scale_index_K_lt_S<K, S, W>(idx);
               ^
firmware/nnet_utils/nnet_conv2d_stream.h:17:29: note: in instantiation of function template specialization 'nnet::scale_index<1, 1, 32>' requested here
    const unsigned sh_idx = scale_index<CONFIG_T::filt_height, CONFIG_T::stride_height, CONFIG_T::in_height>(h_idx);
                            ^
firmware/nnet_utils/nnet_conv2d_stream.h:59:13: note: in instantiation of function template specialization 'nnet::compute_scaled_indices_2d<nnet::array<ap_ufixed<8, 0, 5, 3, 0>, 3>, config2>' requested here
            compute_scaled_indices_2d<data_T, CONFIG_T>(i_ih, i_iw, pixel_idx);
            ^
firmware/nnet_utils/nnet_conv2d_stream.h:106:13: note: in instantiation of function template specialization 'nnet::conv_2d_encoded_cl<nnet::array<ap_ufixed<8, 0, 5, 3, 0>, 3>, nnet::array<ap_fixed<9, 6, 5, 3, 0>, 32>, config2>' requested here
            conv_2d_encoded_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
            ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, 5, 3, 0>, 3>, nnet::array<ap_fixed<9, 6, 5, 3, 0>, 32>, config2>' requested here
 nnet::conv_2d_cl<input_t, layer2_t, config2>(input_1, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:12:
In file included from firmware/nnet_utils/nnet_conv2d_stream.h:6:
firmware/nnet_utils/nnet_conv_stream.h:19:10: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
 if (idx < K - S) {
     ~~~ ^ ~~~~~
firmware/nnet_utils/nnet_conv_stream.h:64:16: note: in instantiation of function template specialization 'nnet::scale_index_K_gte_S<4, 4, 32>' requested here
        return scale_index_K_gte_S<K, S, W>(idx);
               ^
firmware/nnet_utils/nnet_conv2d_stream.h:17:29: note: in instantiation of function template specialization 'nnet::scale_index<4, 4, 32>' requested here
    const unsigned sh_idx = scale_index<CONFIG_T::filt_height, CONFIG_T::stride_height, CONFIG_T::in_height>(h_idx);
                            ^
firmware/nnet_utils/nnet_conv2d_stream.h:59:13: note: in instantiation of function template specialization 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<8, 3, 0, 0, 0>, 32>, config11>' requested here
            compute_scaled_indices_2d<data_T, CONFIG_T>(i_ih, i_iw, pixel_idx);
            ^
firmware/nnet_utils/nnet_conv2d_stream.h:106:13: note: in instantiation of function template specialization 'nnet::conv_2d_encoded_cl<nnet::array<ap_fixed<8, 3, 0, 0, 0>, 32>, nnet::array<ap_fixed<9, 6, 5, 3, 0>, 32>, config11>' requested here
            conv_2d_encoded_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
            ^
firmware/myproject.cpp:102:2: note: in instantiation of function template specialization 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, 0, 0, 0>, 32>, nnet::array<ap_fixed<9, 6, 5, 3, 0>, 32>, config11>' requested here
 nnet::conv_2d_cl<layer22_t, layer11_t, config11>(layer22_out, layer11_out, w11, b11);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:12:
In file included from firmware/nnet_utils/nnet_conv2d_stream.h:6:
firmware/nnet_utils/nnet_conv_stream.h:41:10: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
 if (idx < S - K) {
     ~~~ ^ ~~~~~
firmware/nnet_utils/nnet_conv_stream.h:66:16: note: in instantiation of function template specialization 'nnet::scale_index_K_lt_S<4, 4, 32>' requested here
        return scale_index_K_lt_S<K, S, W>(idx);
               ^
firmware/nnet_utils/nnet_conv2d_stream.h:17:29: note: in instantiation of function template specialization 'nnet::scale_index<4, 4, 32>' requested here
    const unsigned sh_idx = scale_index<CONFIG_T::filt_height, CONFIG_T::stride_height, CONFIG_T::in_height>(h_idx);
                            ^
firmware/nnet_utils/nnet_conv2d_stream.h:59:13: note: in instantiation of function template specialization 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<8, 3, 0, 0, 0>, 32>, config11>' requested here
            compute_scaled_indices_2d<data_T, CONFIG_T>(i_ih, i_iw, pixel_idx);
            ^
firmware/nnet_utils/nnet_conv2d_stream.h:106:13: note: in instantiation of function template specialization 'nnet::conv_2d_encoded_cl<nnet::array<ap_fixed<8, 3, 0, 0, 0>, 32>, nnet::array<ap_fixed<9, 6, 5, 3, 0>, 32>, config11>' requested here
            conv_2d_encoded_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
            ^
firmware/myproject.cpp:102:2: note: in instantiation of function template specialization 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, 0, 0, 0>, 32>, nnet::array<ap_fixed<9, 6, 5, 3, 0>, 32>, config11>' requested here
 nnet::conv_2d_cl<layer22_t, layer11_t, config11>(layer22_out, layer11_out, w11, b11);
 ^
4 warnings generated.
Command         clang done; 5.95 sec.
INFO-FLOW: Done: GCC PP time: 14.3 seconds per iteration
Execute         source /data/opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /data/opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /data/opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 5.41 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 5.2 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 6.05 sec.
Execute         source /data/opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /data/opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:66:68
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:66:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:78:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:78:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:90:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:90:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:102:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:102:82
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:114:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:114:82
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:120:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:120:80
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:36:5
Execute         send_msg_by_id WARNING @200-471@%s%s 17 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 17 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 7 sec.
Execute           ap_eval exec -ignorestderr /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 4.4 sec.
Command         tidy_31 done; 11.47 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 22.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 7.65 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 6.07 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject_axi.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject_axi.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/data/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject_axi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp" 
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject_axi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp
Command         clang done; 2.52 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.13 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp"  -o "/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.03 sec.
INFO-FLOW: Done: GCC PP time: 6.7 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.19 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.86 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.diag.yml /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.out.log 2> /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; 1.16 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:23:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:35:5
Execute         send_msg_by_id WARNING @200-471@%s%s 2 firmware/myproject_axi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.out.log 2> /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 1.56 sec.
Execute           ap_eval exec -ignorestderr /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.out.log 2> /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 0.87 sec.
Command         tidy_31 done; 2.44 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.79 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.bc" 
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /data/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.bc
Command         clang done; 2.86 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.g.bc /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.g.bc -hls-opt -except-internalize myproject_axi -L/data/opt/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.89 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:10 ; elapsed = 00:02:13 . Memory (MB): peak = 1666.879 ; gain = 1230.750 ; free physical = 22719 ; free virtual = 392785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:10 ; elapsed = 00:02:13 . Memory (MB): peak = 1666.879 ; gain = 1230.750 ; free physical = 22719 ; free virtual = 392785
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.41 sec.
Execute           llvm-ld /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/opt/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.21 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject_axi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:158) in function 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:158) in function 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:158) in function 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:158) in function 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:158) in function 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:158) in function 'void nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'myproject_axi' (firmware/myproject_axi.cpp:27).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::kernel_shift_1d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:174).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_1d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' into 'nnet::compute_output_buffer_1d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:338).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:160).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::compute_output_buffer_1d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:354).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:284).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' (firmware/nnet_utils/nnet_conv_stream.h:284).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:284).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config16>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config16>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_1d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:348).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_1d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::fill_zero<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:14).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config22>' (firmware/nnet_utils/nnet_padding_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config22>' (firmware/nnet_utils/nnet_padding_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config23>' (firmware/nnet_utils/nnet_padding_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config23>' (firmware/nnet_utils/nnet_padding_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::fill_zero<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config23>' (firmware/nnet_utils/nnet_padding_stream.h:14).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config20>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:75).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config20>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config20>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:63).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config20>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config20>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:66).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:223).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config11>' (firmware/nnet_utils/nnet_conv_stream.h:223).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:223).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:234).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:160).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' (firmware/nnet_utils/nnet_dense_resource.h:160).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' (firmware/nnet_utils/nnet_dense_resource.h:160).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' (firmware/nnet_utils/nnet_dense_resource.h:160).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:284).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:278).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:85).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' (firmware/nnet_utils/nnet_padding_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' (firmware/nnet_utils/nnet_padding_stream.h:26).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::fill_zero<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' (firmware/nnet_utils/nnet_padding_stream.h:14).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' (firmware/nnet_utils/nnet_padding_stream.h:75).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' (firmware/nnet_utils/nnet_padding_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' (firmware/nnet_utils/nnet_padding_stream.h:63).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' (firmware/nnet_utils/nnet_padding_stream.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' (firmware/nnet_utils/nnet_padding_stream.h:66).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:223).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config8>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:234).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' (firmware/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:278).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:85).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config22>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config22>' (firmware/nnet_utils/nnet_padding_stream.h:66).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config11>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config11>' (firmware/nnet_utils/nnet_conv_stream.h:234).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' into 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' (firmware/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' (firmware/nnet_utils/nnet_conv_stream.h:278).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' (firmware/nnet_utils/nnet_conv2d_stream.h:85).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config23>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config23>' (firmware/nnet_utils/nnet_padding_stream.h:75).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config23>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config23>' (firmware/nnet_utils/nnet_padding_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config23>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config23>' (firmware/nnet_utils/nnet_padding_stream.h:63).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config23>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config23>' (firmware/nnet_utils/nnet_padding_stream.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config23>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config23>' (firmware/nnet_utils/nnet_padding_stream.h:66).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config14>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:234).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' into 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' (firmware/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:278).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (firmware/nnet_utils/nnet_conv2d_stream.h:85).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config16>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config16>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_resource.h:160).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_resource<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_wrapper<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:39).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:62).
Command           transform done; 87.8 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:38 ; elapsed = 00:03:43 . Memory (MB): peak = 5188.785 ; gain = 4752.656 ; free physical = 18455 ; free virtual = 388530
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:348->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_wrapper<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.
Command           transform done; 10.97 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:49 ; elapsed = 00:03:54 . Memory (MB): peak = 5188.785 ; gain = 4752.656 ; free physical = 18497 ; free virtual = 388574
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res_stream.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:32:1) on argument 'input_1.V.data.V' (firmware/myproject.cpp:25). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:32:94) on argument 'layer18_out.V.data.V' (firmware/myproject.cpp:26). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:5).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:4).
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:334) into a 288-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:264) into a 288-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:264) into a 36-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:264) into a 288-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:264) into a 288-bit variable.
INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:24) into a 24-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config7>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config16>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:41) in function 'nnet::dense<nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:187:82).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:187) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config11>' (firmware/nnet_utils/nnet_conv_stream.h:187:82).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:187) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:187:82).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:187) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:187:82).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:187) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (firmware/nnet_utils/nnet_padding_stream.h:24) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config23>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config23>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (firmware/nnet_utils/nnet_padding_stream.h:24) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config23>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config23>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config23>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_padding_stream.h:24) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config22>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config20>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config20>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (firmware/nnet_utils/nnet_padding_stream.h:24) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config20>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config20>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config20>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config16>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:162) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:172) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:130) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:176) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:352) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:130) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:176) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:282) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:130) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:176) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:282) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:130) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:176) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:282) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:130) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:176) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:282) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:130) in function 'nnet::dense_wrapper<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:176) in function 'nnet::dense_wrapper<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:219) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:226) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config14>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:187) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config14>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config14>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config14>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:201) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:219) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:226) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config11>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:187) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config11>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config11>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config11>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:201) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:219) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:226) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:187) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:201) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:219) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:226) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:187) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:201) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.16' (firmware/nnet_utils/nnet_padding_stream.h:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.4' (firmware/nnet_utils/nnet_padding_stream.h:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V' (firmware/nnet_utils/nnet_padding_stream.h:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.3' (firmware/nnet_utils/nnet_padding_stream.h:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.5' (firmware/nnet_utils/nnet_padding_stream.h:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.6' (firmware/nnet_utils/nnet_padding_stream.h:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V' (firmware/nnet_utils/nnet_padding_stream.h:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.10' (firmware/nnet_utils/nnet_padding_stream.h:23) automatically.
WARNING: [XFORM 203-135] Cannot reshape array 'w2.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w8.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w5.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w14.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w11.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w18.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w2.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w8.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w5.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w14.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w11.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w18.V' : incorrect reshape factor 1.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:80) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer21_out.V.data.V' (firmware/myproject.cpp:84) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:104) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer23_out.V.data.V' (firmware/myproject.cpp:108) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:92) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer22_out.V.data.V' (firmware/myproject.cpp:96) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:68) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer20_out.V.data.V' (firmware/myproject.cpp:72) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:76) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out.V.data.V' (firmware/myproject.cpp:112) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.data.V' (firmware/myproject.cpp:116) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:64) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:100) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:88) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' (firmware/myproject_axi.cpp:17) .
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:48:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:126) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'kernel_data.V.4'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:160:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:126) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'kernel_data.V.3'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:160:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:261) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:126) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'kernel_data.V.2'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:160:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:126) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'kernel_data.V.1'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:160:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:126) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:126) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:216) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:216) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:216) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:216) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:80) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer21_out.V.data.V' (firmware/myproject.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer23_out.V.data.V' (firmware/myproject.cpp:108) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer22_out.V.data.V' (firmware/myproject.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer20_out.V.data.V' (firmware/myproject.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer14_out.V.data.V' (firmware/myproject.cpp:112) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer16_out.V.data.V' (firmware/myproject.cpp:116) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:100) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' (firmware/myproject_axi.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:216) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:216) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:216) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:216) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:160:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:348->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_wrapper<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject_axi.cpp:23) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:37) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 16 process function(s): 
	 'myproject_Block__proc'
	 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>'
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config20>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>'
	 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config7>'
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>'
	 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>'
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config22>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>'
	 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>'
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config23>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>'
	 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config16>'
	 'nnet::dense<nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 5 process function(s): 
	 'Block_codeRepl51_proc'
	 'Loop_1_proc366'
	 'myproject'
	 'Block_myproject_axi_.exit52_proc'
	 'Loop_2_proc'.
Command           transform done; 138.94 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config7>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config16>'... converting 97 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>'... converting 97 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>'... converting 97 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>'... converting 97 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:38:91) to (firmware/myproject_axi.cpp:37:50) in function 'Loop_2_proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:28:25) to (firmware/myproject_axi.cpp:26:41) in function 'Loop_1_proc366'... converting 10 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i8P.i2' into 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:348->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i8P.i6' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:1:20)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:78:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:78:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' (firmware/nnet_utils/nnet_conv_stream.h:78:5)...3 expression(s) balanced.
Command           transform done; 78.32 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:07:26 ; elapsed = 00:07:31 . Memory (MB): peak = 5188.789 ; gain = 4752.660 ; free physical = 18390 ; free virtual = 388476
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:79:85) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:78:80) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:79:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:78:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:79:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:78:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:79:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:78:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:79:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:78:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config21>' to 'zeropad2d_cl<array,array<ap_fixed,4u>,config21>' (firmware/nnet_utils/nnet_padding_stream.h:16:60)
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config23>' to 'zeropad2d_cl<array,array<ap_fixed,32u>,config23>' (firmware/nnet_utils/nnet_padding_stream.h:16:60)
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config22>' to 'zeropad2d_cl<array,array<ap_fixed,32u>,config22>' (firmware/nnet_utils/nnet_padding_stream.h:22:59)
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config20>' to 'zeropad2d_cl<array,array<ap_fixed,32u>,config20>' (firmware/nnet_utils/nnet_padding_stream.h:16:60)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, config8>' to 'shift_line_buffer<array<ap_fixed,4u>,config8>' (firmware/nnet_utils/nnet_conv_stream.h:213:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' to 'shift_line_buffer<array<ap_fixed,32u>,config5>' (firmware/nnet_utils/nnet_conv_stream.h:213:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config14>' to 'shift_line_buffer<array<ap_fixed,32u>,config14>' (firmware/nnet_utils/nnet_conv_stream.h:213:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config11>' to 'shift_line_buffer<array<ap_fixed,32u>,config11>' (firmware/nnet_utils/nnet_conv_stream.h:213:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config7>' to 'relu<array,array<ap_fixed,4u>,relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config16>' to 'relu<array,array<ap_fixed,32u>,relu_config16>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' to 'relu<array,array<ap_fixed,32u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config13>' to 'relu<array,array<ap_fixed,32u>,relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' to 'relu<array,array<ap_fixed,32u>,relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' to 'dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18>' (firmware/nnet_utils/nnet_dense_resource.h:24:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>' to 'dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18>' (firmware/nnet_utils/nnet_dense_stream.h:41:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' to 'conv_2d_cl<array,array<ap_fixed,32u>,config2>' (firmware/nnet_utils/nnet_dense_resource.h:1:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' to 'conv_2d_cl<array,array<ap_fixed,32u>,config8>' (firmware/nnet_utils/nnet_dense_resource.h:1:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' to 'conv_2d_cl<array,array<ap_fixed,4u>,config5>' (firmware/nnet_utils/nnet_conv_stream.h:78:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' to 'conv_2d_cl<array,array<ap_fixed,32u>,config14>' (firmware/nnet_utils/nnet_conv_stream.h:78:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config11>' to 'conv_2d_cl<array,array<ap_fixed,32u>,config11>' (firmware/nnet_utils/nnet_conv_stream.h:78:5)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,4u>,config5>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,32u>,config8>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,32u>,config2>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,32u>,config14>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,32u>,config11>'.
INFO: [HLS 200-472] Inferring partial write operation for 'outidx.1' (firmware/nnet_utils/nnet_dense_resource.h:144:9)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18>' (firmware/nnet_utils/nnet_dense_stream.h:24:1) contains multiple loops.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,4u>,config5>': loop nest is not flattened.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,32u>,config8>': loop nest is not flattened.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,32u>,config2>': loop nest is not flattened.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,32u>,config14>': loop nest is not flattened.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,32u>,config11>': loop nest is not flattened.
Command           transform done; 184.29 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:29 ; elapsed = 00:10:36 . Memory (MB): peak = 5188.789 ; gain = 4752.660 ; free physical = 18513 ; free virtual = 388603
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 503.12 sec.
Command       elaborate done; 579.61 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...
Execute         ap_set_top_model myproject_axi 
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,32u>,config2>' to 'conv_2d_cl_array_array_ap_fixed_32u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,32u>,relu_config4>' to 'relu_array_array_ap_fixed_32u_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,32u>,config20>' to 'zeropad2d_cl_array_array_ap_fixed_32u_config20_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed,32u>,config5>' to 'shift_line_buffer_array_ap_fixed_32u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,4u>,config5>' to 'conv_2d_cl_array_array_ap_fixed_4u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,4u>,relu_config7>' to 'relu_array_array_ap_fixed_4u_relu_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,4u>,config21>' to 'zeropad2d_cl_array_array_ap_fixed_4u_config21_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed,4u>,config8>' to 'shift_line_buffer_array_ap_fixed_4u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,32u>,config8>' to 'conv_2d_cl_array_array_ap_fixed_32u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,32u>,relu_config10>' to 'relu_array_array_ap_fixed_32u_relu_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,32u>,config22>' to 'zeropad2d_cl_array_array_ap_fixed_32u_config22_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed,32u>,config11>' to 'shift_line_buffer_array_ap_fixed_32u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,32u>,config11>' to 'conv_2d_cl_array_array_ap_fixed_32u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,32u>,relu_config13>' to 'relu_array_array_ap_fixed_32u_relu_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,32u>,config23>' to 'zeropad2d_cl_array_array_ap_fixed_32u_config23_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed,32u>,config14>' to 'shift_line_buffer_array_ap_fixed_32u_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,32u>,config14>' to 'conv_2d_cl_array_array_ap_fixed_32u_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,32u>,relu_config16>' to 'relu_array_array_ap_fixed_32u_relu_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18>' to 'dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18>' to 'dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit52_proc' to 'Block_myproject_axi_exit52_proc'.
Execute         get_model_list myproject_axi -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject_axi 
Execute         preproc_iomode -model Loop_2_proc 
Execute         preproc_iomode -model Block_myproject_axi_.exit52_proc 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,32u>,relu_config16> 
Execute         preproc_iomode -model conv_2d_cl<array,array<ap_fixed,32u>,config14> 
Execute         preproc_iomode -model shift_line_buffer<array<ap_fixed,32u>,config14> 
Execute         preproc_iomode -model zeropad2d_cl<array,array<ap_fixed,32u>,config23> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,32u>,relu_config13> 
Execute         preproc_iomode -model conv_2d_cl<array,array<ap_fixed,32u>,config11> 
Execute         preproc_iomode -model shift_line_buffer<array<ap_fixed,32u>,config11> 
Execute         preproc_iomode -model zeropad2d_cl<array,array<ap_fixed,32u>,config22> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,32u>,relu_config10> 
Execute         preproc_iomode -model conv_2d_cl<array,array<ap_fixed,32u>,config8> 
Execute         preproc_iomode -model shift_line_buffer<array<ap_fixed,4u>,config8> 
Execute         preproc_iomode -model zeropad2d_cl<array,array<ap_fixed,4u>,config21> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,4u>,relu_config7> 
Execute         preproc_iomode -model conv_2d_cl<array,array<ap_fixed,4u>,config5> 
Execute         preproc_iomode -model shift_line_buffer<array<ap_fixed,32u>,config5> 
Execute         preproc_iomode -model zeropad2d_cl<array,array<ap_fixed,32u>,config20> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,32u>,relu_config4> 
Execute         preproc_iomode -model conv_2d_cl<array,array<ap_fixed,32u>,config2> 
Execute         preproc_iomode -model Loop_1_proc366 
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Model list for configure: Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi
INFO-FLOW: Configuring Module : Loop_1_proc366 ...
Execute         set_default_model Loop_1_proc366 
Execute         apply_spec_resource_limit Loop_1_proc366 
INFO-FLOW: Configuring Module : conv_2d_cl<array,array<ap_fixed,32u>,config2> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,32u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array,array<ap_fixed,32u>,config2> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,32u>,relu_config4> ...
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config4> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,32u>,relu_config4> 
INFO-FLOW: Configuring Module : zeropad2d_cl<array,array<ap_fixed,32u>,config20> ...
Execute         set_default_model zeropad2d_cl<array,array<ap_fixed,32u>,config20> 
Execute         apply_spec_resource_limit zeropad2d_cl<array,array<ap_fixed,32u>,config20> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_fixed,32u>,config5> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed,32u>,config5> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_fixed,32u>,config5> 
INFO-FLOW: Configuring Module : conv_2d_cl<array,array<ap_fixed,4u>,config5> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,4u>,config5> 
Execute         apply_spec_resource_limit conv_2d_cl<array,array<ap_fixed,4u>,config5> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,4u>,relu_config7> ...
Execute         set_default_model relu<array,array<ap_fixed,4u>,relu_config7> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,4u>,relu_config7> 
INFO-FLOW: Configuring Module : zeropad2d_cl<array,array<ap_fixed,4u>,config21> ...
Execute         set_default_model zeropad2d_cl<array,array<ap_fixed,4u>,config21> 
Execute         apply_spec_resource_limit zeropad2d_cl<array,array<ap_fixed,4u>,config21> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_fixed,4u>,config8> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed,4u>,config8> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_fixed,4u>,config8> 
INFO-FLOW: Configuring Module : conv_2d_cl<array,array<ap_fixed,32u>,config8> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,32u>,config8> 
Execute         apply_spec_resource_limit conv_2d_cl<array,array<ap_fixed,32u>,config8> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,32u>,relu_config10> ...
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config10> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,32u>,relu_config10> 
INFO-FLOW: Configuring Module : zeropad2d_cl<array,array<ap_fixed,32u>,config22> ...
Execute         set_default_model zeropad2d_cl<array,array<ap_fixed,32u>,config22> 
Execute         apply_spec_resource_limit zeropad2d_cl<array,array<ap_fixed,32u>,config22> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_fixed,32u>,config11> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed,32u>,config11> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_fixed,32u>,config11> 
INFO-FLOW: Configuring Module : conv_2d_cl<array,array<ap_fixed,32u>,config11> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,32u>,config11> 
Execute         apply_spec_resource_limit conv_2d_cl<array,array<ap_fixed,32u>,config11> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,32u>,relu_config13> ...
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config13> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,32u>,relu_config13> 
INFO-FLOW: Configuring Module : zeropad2d_cl<array,array<ap_fixed,32u>,config23> ...
Execute         set_default_model zeropad2d_cl<array,array<ap_fixed,32u>,config23> 
Execute         apply_spec_resource_limit zeropad2d_cl<array,array<ap_fixed,32u>,config23> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_fixed,32u>,config14> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed,32u>,config14> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_fixed,32u>,config14> 
INFO-FLOW: Configuring Module : conv_2d_cl<array,array<ap_fixed,32u>,config14> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,32u>,config14> 
Execute         apply_spec_resource_limit conv_2d_cl<array,array<ap_fixed,32u>,config14> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,32u>,relu_config16> ...
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config16> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,32u>,relu_config16> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> ...
Execute         set_default_model dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> 
Execute         apply_spec_resource_limit dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Configuring Module : Block_myproject_axi_.exit52_proc ...
Execute         set_default_model Block_myproject_axi_.exit52_proc 
Execute         apply_spec_resource_limit Block_myproject_axi_.exit52_proc 
INFO-FLOW: Configuring Module : Loop_2_proc ...
Execute         set_default_model Loop_2_proc 
Execute         apply_spec_resource_limit Loop_2_proc 
INFO-FLOW: Configuring Module : myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         apply_spec_resource_limit myproject_axi 
INFO-FLOW: Model list for preprocess: Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi
INFO-FLOW: Preprocessing Module: Loop_1_proc366 ...
Execute         set_default_model Loop_1_proc366 
Execute         cdfg_preprocess -model Loop_1_proc366 
Execute         rtl_gen_preprocess Loop_1_proc366 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array,array<ap_fixed,32u>,config2> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,32u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array,array<ap_fixed,32u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,32u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,32u>,relu_config4> ...
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config4> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,32u>,relu_config4> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,32u>,relu_config4> 
INFO-FLOW: Preprocessing Module: zeropad2d_cl<array,array<ap_fixed,32u>,config20> ...
Execute         set_default_model zeropad2d_cl<array,array<ap_fixed,32u>,config20> 
Execute         cdfg_preprocess -model zeropad2d_cl<array,array<ap_fixed,32u>,config20> 
Execute         rtl_gen_preprocess zeropad2d_cl<array,array<ap_fixed,32u>,config20> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_fixed,32u>,config5> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed,32u>,config5> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_fixed,32u>,config5> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed,32u>,config5> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array,array<ap_fixed,4u>,config5> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,4u>,config5> 
Execute         cdfg_preprocess -model conv_2d_cl<array,array<ap_fixed,4u>,config5> 
Command         cdfg_preprocess done; 0.73 sec.
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,4u>,config5> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,4u>,relu_config7> ...
Execute         set_default_model relu<array,array<ap_fixed,4u>,relu_config7> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,4u>,relu_config7> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,4u>,relu_config7> 
INFO-FLOW: Preprocessing Module: zeropad2d_cl<array,array<ap_fixed,4u>,config21> ...
Execute         set_default_model zeropad2d_cl<array,array<ap_fixed,4u>,config21> 
Execute         cdfg_preprocess -model zeropad2d_cl<array,array<ap_fixed,4u>,config21> 
Execute         rtl_gen_preprocess zeropad2d_cl<array,array<ap_fixed,4u>,config21> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_fixed,4u>,config8> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed,4u>,config8> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_fixed,4u>,config8> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed,4u>,config8> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array,array<ap_fixed,32u>,config8> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,32u>,config8> 
Execute         cdfg_preprocess -model conv_2d_cl<array,array<ap_fixed,32u>,config8> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,32u>,config8> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,32u>,relu_config10> ...
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config10> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,32u>,relu_config10> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,32u>,relu_config10> 
INFO-FLOW: Preprocessing Module: zeropad2d_cl<array,array<ap_fixed,32u>,config22> ...
Execute         set_default_model zeropad2d_cl<array,array<ap_fixed,32u>,config22> 
Execute         cdfg_preprocess -model zeropad2d_cl<array,array<ap_fixed,32u>,config22> 
Execute         rtl_gen_preprocess zeropad2d_cl<array,array<ap_fixed,32u>,config22> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_fixed,32u>,config11> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed,32u>,config11> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_fixed,32u>,config11> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed,32u>,config11> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array,array<ap_fixed,32u>,config11> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,32u>,config11> 
Execute         cdfg_preprocess -model conv_2d_cl<array,array<ap_fixed,32u>,config11> 
Command         cdfg_preprocess done; 0.74 sec.
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,32u>,config11> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,32u>,relu_config13> ...
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config13> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,32u>,relu_config13> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,32u>,relu_config13> 
INFO-FLOW: Preprocessing Module: zeropad2d_cl<array,array<ap_fixed,32u>,config23> ...
Execute         set_default_model zeropad2d_cl<array,array<ap_fixed,32u>,config23> 
Execute         cdfg_preprocess -model zeropad2d_cl<array,array<ap_fixed,32u>,config23> 
Execute         rtl_gen_preprocess zeropad2d_cl<array,array<ap_fixed,32u>,config23> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_fixed,32u>,config14> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed,32u>,config14> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_fixed,32u>,config14> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed,32u>,config14> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array,array<ap_fixed,32u>,config14> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,32u>,config14> 
Execute         cdfg_preprocess -model conv_2d_cl<array,array<ap_fixed,32u>,config14> 
Command         cdfg_preprocess done; 0.76 sec.
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,32u>,config14> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,32u>,relu_config16> ...
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config16> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,32u>,relu_config16> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,32u>,relu_config16> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> ...
Execute         set_default_model dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> 
Execute         cdfg_preprocess -model dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> 
Command         cdfg_preprocess done; 4.72 sec.
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Preprocessing Module: Block_myproject_axi_.exit52_proc ...
Execute         set_default_model Block_myproject_axi_.exit52_proc 
Execute         cdfg_preprocess -model Block_myproject_axi_.exit52_proc 
Execute         rtl_gen_preprocess Block_myproject_axi_.exit52_proc 
INFO-FLOW: Preprocessing Module: Loop_2_proc ...
Execute         set_default_model Loop_2_proc 
Execute         cdfg_preprocess -model Loop_2_proc 
Execute         rtl_gen_preprocess Loop_2_proc 
INFO-FLOW: Preprocessing Module: myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         cdfg_preprocess -model myproject_axi 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for synthesis: Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_1_proc366 
Execute         schedule -model Loop_1_proc366 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 643.35 seconds; current allocated memory: 1.013 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_1_proc366.verbose.sched.rpt 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_1_proc366.sched.adb -f 
Command         db_write done; 0.31 sec.
INFO-FLOW: Finish scheduling Loop_1_proc366.
Execute         set_default_model Loop_1_proc366 
Execute         bind -model Loop_1_proc366 
BIND OPTION: model=Loop_1_proc366
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.013 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_1_proc366.verbose.bind.rpt 
Command         syn_report done; 0.38 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_1_proc366.bind.adb -f 
Command         db_write done; 0.3 sec.
INFO-FLOW: Finish binding Loop_1_proc366.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,32u>,config2> 
Execute         schedule -model conv_2d_cl<array,array<ap_fixed,32u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.25 sec.
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 1.014 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.verbose.sched.rpt 
Command         syn_report done; 0.72 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.sched.adb -f 
Command         db_write done; 0.64 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array,array<ap_fixed,32u>,config2>.
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,32u>,config2> 
Execute         bind -model conv_2d_cl<array,array<ap_fixed,32u>,config2> 
BIND OPTION: model=conv_2d_cl<array,array<ap_fixed,32u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 1.017 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.67 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.bind.adb -f 
Command         db_write done; 0.66 sec.
INFO-FLOW: Finish binding conv_2d_cl<array,array<ap_fixed,32u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_32u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config4> 
Execute         schedule -model relu<array,array<ap_fixed,32u>,relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 1.018 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config4_s.verbose.sched.rpt 
Command         syn_report done; 1.17 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config4_s.sched.adb -f 
Command         db_write done; 1.16 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,32u>,relu_config4>.
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config4> 
Execute         bind -model relu<array,array<ap_fixed,32u>,relu_config4> 
BIND OPTION: model=relu<array,array<ap_fixed,32u>,relu_config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 2.44 seconds; current allocated memory: 1.020 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config4_s.verbose.bind.rpt 
Command         syn_report done; 1.45 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config4_s.bind.adb -f 
Command         db_write done; 1.28 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,32u>,relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_32u_config20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model zeropad2d_cl<array,array<ap_fixed,32u>,config20> 
Execute         schedule -model zeropad2d_cl<array,array<ap_fixed,32u>,config20> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 2.86 seconds; current allocated memory: 1.021 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config20_s.verbose.sched.rpt 
Command         syn_report done; 0.42 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config20_s.sched.adb -f 
Command         db_write done; 0.44 sec.
INFO-FLOW: Finish scheduling zeropad2d_cl<array,array<ap_fixed,32u>,config20>.
Execute         set_default_model zeropad2d_cl<array,array<ap_fixed,32u>,config20> 
Execute         bind -model zeropad2d_cl<array,array<ap_fixed,32u>,config20> 
BIND OPTION: model=zeropad2d_cl<array,array<ap_fixed,32u>,config20>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 1.022 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config20_s.verbose.bind.rpt 
Command         syn_report done; 0.45 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config20_s.bind.adb -f 
Command         db_write done; 0.44 sec.
INFO-FLOW: Finish binding zeropad2d_cl<array,array<ap_fixed,32u>,config20>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_32u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_fixed,32u>,config5> 
Execute         schedule -model shift_line_buffer<array<ap_fixed,32u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed,32u>,config5>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.64 sec.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 1.025 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config5_s.verbose.sched.rpt 
Command         syn_report done; 2.77 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config5_s.sched.adb -f 
Command         db_write done; 2.81 sec.
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_fixed,32u>,config5>.
Execute         set_default_model shift_line_buffer<array<ap_fixed,32u>,config5> 
Execute         bind -model shift_line_buffer<array<ap_fixed,32u>,config5> 
BIND OPTION: model=shift_line_buffer<array<ap_fixed,32u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 5.87 seconds; current allocated memory: 1.029 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config5_s.verbose.bind.rpt 
Command         syn_report done; 2.92 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config5_s.bind.adb -f 
Command         db_write done; 2.9 sec.
INFO-FLOW: Finish binding shift_line_buffer<array<ap_fixed,32u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_4u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,4u>,config5> 
Execute         schedule -model conv_2d_cl<array,array<ap_fixed,4u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.85 sec.
INFO: [HLS 200-111]  Elapsed time: 6.71 seconds; current allocated memory: 1.036 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config5_s.verbose.sched.rpt 
Command         syn_report done; 5.83 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config5_s.sched.adb -f 
Command         db_write done; 5.53 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array,array<ap_fixed,4u>,config5>.
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,4u>,config5> 
Execute         bind -model conv_2d_cl<array,array<ap_fixed,4u>,config5> 
BIND OPTION: model=conv_2d_cl<array,array<ap_fixed,4u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.92 sec.
INFO: [HLS 200-111]  Elapsed time: 12.3 seconds; current allocated memory: 1.042 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config5_s.verbose.bind.rpt 
Command         syn_report done; 5.5 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config5_s.bind.adb -f 
Command         db_write done; 5.5 sec.
INFO-FLOW: Finish binding conv_2d_cl<array,array<ap_fixed,4u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_4u_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,4u>,relu_config7> 
Execute         schedule -model relu<array,array<ap_fixed,4u>,relu_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.09 seconds; current allocated memory: 1.042 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config7_s.verbose.sched.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config7_s.sched.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,4u>,relu_config7>.
Execute         set_default_model relu<array,array<ap_fixed,4u>,relu_config7> 
Execute         bind -model relu<array,array<ap_fixed,4u>,relu_config7> 
BIND OPTION: model=relu<array,array<ap_fixed,4u>,relu_config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.042 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config7_s.verbose.bind.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config7_s.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,4u>,relu_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_4u_config21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model zeropad2d_cl<array,array<ap_fixed,4u>,config21> 
Execute         schedule -model zeropad2d_cl<array,array<ap_fixed,4u>,config21> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.043 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_4u_config21_s.verbose.sched.rpt 
Command         syn_report done; 0.25 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_4u_config21_s.sched.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish scheduling zeropad2d_cl<array,array<ap_fixed,4u>,config21>.
Execute         set_default_model zeropad2d_cl<array,array<ap_fixed,4u>,config21> 
Execute         bind -model zeropad2d_cl<array,array<ap_fixed,4u>,config21> 
BIND OPTION: model=zeropad2d_cl<array,array<ap_fixed,4u>,config21>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 1.043 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_4u_config21_s.verbose.bind.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_4u_config21_s.bind.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish binding zeropad2d_cl<array,array<ap_fixed,4u>,config21>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_4u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_fixed,4u>,config8> 
Execute         schedule -model shift_line_buffer<array<ap_fixed,4u>,config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed,4u>,config8>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 1.043 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_4u_config8_s.verbose.sched.rpt 
Command         syn_report done; 0.37 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_4u_config8_s.sched.adb -f 
Command         db_write done; 0.35 sec.
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_fixed,4u>,config8>.
Execute         set_default_model shift_line_buffer<array<ap_fixed,4u>,config8> 
Execute         bind -model shift_line_buffer<array<ap_fixed,4u>,config8> 
BIND OPTION: model=shift_line_buffer<array<ap_fixed,4u>,config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 1.044 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_4u_config8_s.verbose.bind.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_4u_config8_s.bind.adb -f 
Command         db_write done; 0.38 sec.
INFO-FLOW: Finish binding shift_line_buffer<array<ap_fixed,4u>,config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_32u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,32u>,config8> 
Execute         schedule -model conv_2d_cl<array,array<ap_fixed,32u>,config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.87 sec.
INFO: [HLS 200-111]  Elapsed time: 2.6 seconds; current allocated memory: 1.046 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config8_s.verbose.sched.rpt 
Command         syn_report done; 1.54 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config8_s.sched.adb -f 
Command         db_write done; 1.51 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array,array<ap_fixed,32u>,config8>.
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,32u>,config8> 
Execute         bind -model conv_2d_cl<array,array<ap_fixed,32u>,config8> 
BIND OPTION: model=conv_2d_cl<array,array<ap_fixed,32u>,config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 3.19 seconds; current allocated memory: 1.051 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config8_s.verbose.bind.rpt 
Command         syn_report done; 1.53 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config8_s.bind.adb -f 
Command         db_write done; 1.73 sec.
INFO-FLOW: Finish binding conv_2d_cl<array,array<ap_fixed,32u>,config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_32u_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config10> 
Execute         schedule -model relu<array,array<ap_fixed,32u>,relu_config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 3.43 seconds; current allocated memory: 1.052 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.verbose.sched.rpt 
Command         syn_report done; 1.24 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.sched.adb -f 
Command         db_write done; 1.14 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,32u>,relu_config10>.
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config10> 
Execute         bind -model relu<array,array<ap_fixed,32u>,relu_config10> 
BIND OPTION: model=relu<array,array<ap_fixed,32u>,relu_config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 2.5 seconds; current allocated memory: 1.054 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.verbose.bind.rpt 
Command         syn_report done; 1.39 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.bind.adb -f 
Command         db_write done; 1.13 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,32u>,relu_config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_32u_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model zeropad2d_cl<array,array<ap_fixed,32u>,config22> 
Execute         schedule -model zeropad2d_cl<array,array<ap_fixed,32u>,config22> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.6 seconds; current allocated memory: 1.055 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config22_s.verbose.sched.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config22_s.sched.adb -f 
Command         db_write done; 0.31 sec.
INFO-FLOW: Finish scheduling zeropad2d_cl<array,array<ap_fixed,32u>,config22>.
Execute         set_default_model zeropad2d_cl<array,array<ap_fixed,32u>,config22> 
Execute         bind -model zeropad2d_cl<array,array<ap_fixed,32u>,config22> 
BIND OPTION: model=zeropad2d_cl<array,array<ap_fixed,32u>,config22>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.055 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config22_s.verbose.bind.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config22_s.bind.adb -f 
Command         db_write done; 0.33 sec.
INFO-FLOW: Finish binding zeropad2d_cl<array,array<ap_fixed,32u>,config22>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_32u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_fixed,32u>,config11> 
Execute         schedule -model shift_line_buffer<array<ap_fixed,32u>,config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed,32u>,config11>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.59 sec.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 1.058 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config11_s.verbose.sched.rpt 
Command         syn_report done; 2.78 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config11_s.sched.adb -f 
Command         db_write done; 2.75 sec.
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_fixed,32u>,config11>.
Execute         set_default_model shift_line_buffer<array<ap_fixed,32u>,config11> 
Execute         bind -model shift_line_buffer<array<ap_fixed,32u>,config11> 
BIND OPTION: model=shift_line_buffer<array<ap_fixed,32u>,config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 5.75 seconds; current allocated memory: 1.062 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config11_s.verbose.bind.rpt 
Command         syn_report done; 2.69 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config11_s.bind.adb -f 
Command         db_write done; 2.73 sec.
INFO-FLOW: Finish binding shift_line_buffer<array<ap_fixed,32u>,config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_32u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,32u>,config11> 
Execute         schedule -model conv_2d_cl<array,array<ap_fixed,32u>,config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.09 sec.
INFO: [HLS 200-111]  Elapsed time: 8.54 seconds; current allocated memory: 1.069 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config11_s.verbose.sched.rpt 
Command         syn_report done; 6.11 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config11_s.sched.adb -f 
Command         db_write done; 5.93 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array,array<ap_fixed,32u>,config11>.
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,32u>,config11> 
Execute         bind -model conv_2d_cl<array,array<ap_fixed,32u>,config11> 
BIND OPTION: model=conv_2d_cl<array,array<ap_fixed,32u>,config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.95 sec.
INFO: [HLS 200-111]  Elapsed time: 13 seconds; current allocated memory: 1.078 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config11_s.verbose.bind.rpt 
Command         syn_report done; 5.88 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config11_s.bind.adb -f 
Command         db_write done; 5.91 sec.
INFO-FLOW: Finish binding conv_2d_cl<array,array<ap_fixed,32u>,config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_32u_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config13> 
Execute         schedule -model relu<array,array<ap_fixed,32u>,relu_config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 11.96 seconds; current allocated memory: 1.079 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.verbose.sched.rpt 
Command         syn_report done; 1.21 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.sched.adb -f 
Command         db_write done; 1.14 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,32u>,relu_config13>.
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config13> 
Execute         bind -model relu<array,array<ap_fixed,32u>,relu_config13> 
BIND OPTION: model=relu<array,array<ap_fixed,32u>,relu_config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 2.46 seconds; current allocated memory: 1.081 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.verbose.bind.rpt 
Command         syn_report done; 1.37 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.bind.adb -f 
Command         db_write done; 1.15 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,32u>,relu_config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_32u_config23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model zeropad2d_cl<array,array<ap_fixed,32u>,config23> 
Execute         schedule -model zeropad2d_cl<array,array<ap_fixed,32u>,config23> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 1.082 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config23_s.verbose.sched.rpt 
Command         syn_report done; 0.4 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config23_s.sched.adb -f 
Command         db_write done; 0.41 sec.
INFO-FLOW: Finish scheduling zeropad2d_cl<array,array<ap_fixed,32u>,config23>.
Execute         set_default_model zeropad2d_cl<array,array<ap_fixed,32u>,config23> 
Execute         bind -model zeropad2d_cl<array,array<ap_fixed,32u>,config23> 
BIND OPTION: model=zeropad2d_cl<array,array<ap_fixed,32u>,config23>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 1.083 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config23_s.verbose.bind.rpt 
Command         syn_report done; 0.46 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config23_s.bind.adb -f 
Command         db_write done; 0.4 sec.
INFO-FLOW: Finish binding zeropad2d_cl<array,array<ap_fixed,32u>,config23>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_32u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_fixed,32u>,config14> 
Execute         schedule -model shift_line_buffer<array<ap_fixed,32u>,config14> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed,32u>,config14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.6 sec.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 1.086 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config14_s.verbose.sched.rpt 
Command         syn_report done; 2.78 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config14_s.sched.adb -f 
Command         db_write done; 2.66 sec.
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_fixed,32u>,config14>.
Execute         set_default_model shift_line_buffer<array<ap_fixed,32u>,config14> 
Execute         bind -model shift_line_buffer<array<ap_fixed,32u>,config14> 
BIND OPTION: model=shift_line_buffer<array<ap_fixed,32u>,config14>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 5.76 seconds; current allocated memory: 1.089 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config14_s.verbose.bind.rpt 
Command         syn_report done; 2.95 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config14_s.bind.adb -f 
Command         db_write done; 2.78 sec.
INFO-FLOW: Finish binding shift_line_buffer<array<ap_fixed,32u>,config14>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_32u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,32u>,config14> 
Execute         schedule -model conv_2d_cl<array,array<ap_fixed,32u>,config14> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.11 sec.
INFO: [HLS 200-111]  Elapsed time: 8.87 seconds; current allocated memory: 1.097 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config14_s.verbose.sched.rpt 
Command         syn_report done; 6.17 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config14_s.sched.adb -f 
Command         db_write done; 5.99 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array,array<ap_fixed,32u>,config14>.
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,32u>,config14> 
Execute         bind -model conv_2d_cl<array,array<ap_fixed,32u>,config14> 
BIND OPTION: model=conv_2d_cl<array,array<ap_fixed,32u>,config14>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.95 sec.
INFO: [HLS 200-111]  Elapsed time: 13.13 seconds; current allocated memory: 1.105 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config14_s.verbose.bind.rpt 
Command         syn_report done; 5.91 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config14_s.bind.adb -f 
Command         db_write done; 5.91 sec.
INFO-FLOW: Finish binding conv_2d_cl<array,array<ap_fixed,32u>,config14>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_32u_relu_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config16> 
Execute         schedule -model relu<array,array<ap_fixed,32u>,relu_config16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 11.95 seconds; current allocated memory: 1.106 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config16_s.verbose.sched.rpt 
Command         syn_report done; 0.58 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config16_s.sched.adb -f 
Command         db_write done; 0.53 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,32u>,relu_config16>.
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config16> 
Execute         bind -model relu<array,array<ap_fixed,32u>,relu_config16> 
BIND OPTION: model=relu<array,array<ap_fixed,32u>,relu_config16>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 1.107 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config16_s.verbose.bind.rpt 
Command         syn_report done; 0.67 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config16_s.bind.adb -f 
Command         db_write done; 0.53 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,32u>,relu_config16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> 
Execute         schedule -model dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.36 sec.
INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 1.112 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s.verbose.sched.rpt 
Command         syn_report done; 5.76 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s.sched.adb -f 
Command         db_write done; 5.74 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18>.
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> 
Execute         bind -model dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> 
BIND OPTION: model=dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.9 sec.
INFO: [HLS 200-111]  Elapsed time: 12.4 seconds; current allocated memory: 1.126 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s.verbose.bind.rpt 
Command         syn_report done; 6.08 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s.bind.adb -f 
Command         db_write done; 5.78 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> 
Execute         schedule -model dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 326.89 sec.
INFO: [HLS 200-111]  Elapsed time: 338.77 seconds; current allocated memory: 1.151 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s.verbose.sched.rpt 
Command         syn_report done; 22.15 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s.sched.adb -f 
Command         db_write done; 23.01 sec.
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18>.
Execute         set_default_model dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> 
Execute         bind -model dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> 
BIND OPTION: model=dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 6.69 sec.
INFO: [HLS 200-111]  Elapsed time: 51.86 seconds; current allocated memory: 1.176 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s.verbose.bind.rpt 
Command         syn_report done; 24.23 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s.bind.adb -f 
Command         db_write done; 22.25 sec.
INFO-FLOW: Finish binding dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.62 sec.
INFO: [HLS 200-111]  Elapsed time: 47.17 seconds; current allocated memory: 1.179 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 3.18 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 3 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 4.49 sec.
INFO: [HLS 200-111]  Elapsed time: 10.73 seconds; current allocated memory: 1.192 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 6.26 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command         db_write done; 3.05 sec.
INFO-FLOW: Finish binding myproject.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_myproject_axi_.exit52_proc 
Execute         schedule -model Block_myproject_axi_.exit52_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.36 seconds; current allocated memory: 1.193 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit52_proc.verbose.sched.rpt 
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit52_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_myproject_axi_.exit52_proc.
Execute         set_default_model Block_myproject_axi_.exit52_proc 
Execute         bind -model Block_myproject_axi_.exit52_proc 
BIND OPTION: model=Block_myproject_axi_.exit52_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.193 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit52_proc.verbose.bind.rpt 
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit52_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_myproject_axi_.exit52_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_2_proc 
Execute         schedule -model Loop_2_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.193 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.sched.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_2_proc.sched.adb -f 
Command         db_write done; 0.22 sec.
INFO-FLOW: Finish scheduling Loop_2_proc.
Execute         set_default_model Loop_2_proc 
Execute         bind -model Loop_2_proc 
BIND OPTION: model=Loop_2_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.193 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.bind.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_2_proc.bind.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish binding Loop_2_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject_axi 
Execute         schedule -model myproject_axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.194 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.sched.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.sched.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling myproject_axi.
Execute         set_default_model myproject_axi 
Execute         bind -model myproject_axi 
BIND OPTION: model=myproject_axi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.55 sec.
INFO: [HLS 200-111]  Elapsed time: 3.99 seconds; current allocated memory: 1.199 GB.
Execute         syn_report -verbosereport -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.bind.rpt 
Command         syn_report done; 3.84 sec.
Execute         db_write -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.bind.adb -f 
Command         db_write done; 0.24 sec.
INFO-FLOW: Finish binding myproject_axi.
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Loop_1_proc366 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,32u>,config2> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,32u>,relu_config4> 
Execute         rtl_gen_preprocess zeropad2d_cl<array,array<ap_fixed,32u>,config20> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed,32u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,4u>,config5> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,4u>,relu_config7> 
Execute         rtl_gen_preprocess zeropad2d_cl<array,array<ap_fixed,4u>,config21> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed,4u>,config8> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,32u>,config8> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,32u>,relu_config10> 
Execute         rtl_gen_preprocess zeropad2d_cl<array,array<ap_fixed,32u>,config22> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed,32u>,config11> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,32u>,config11> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,32u>,relu_config13> 
Execute         rtl_gen_preprocess zeropad2d_cl<array,array<ap_fixed,32u>,config23> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed,32u>,config14> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,32u>,config14> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,32u>,relu_config16> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> 
Execute         rtl_gen_preprocess myproject 
Execute         rtl_gen_preprocess Block_myproject_axi_.exit52_proc 
Execute         rtl_gen_preprocess Loop_2_proc 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for RTL generation: Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_1_proc366 -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_1_proc366.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc366'.
INFO: [HLS 200-111]  Elapsed time: 4.17 seconds; current allocated memory: 1.201 GB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_1_proc366 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/Loop_1_proc366 -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Loop_1_proc366 -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/Loop_1_proc366 
Execute         gen_rtl Loop_1_proc366 -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/Loop_1_proc366 
Execute         syn_report -csynth -model Loop_1_proc366 -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/Loop_1_proc366_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_1_proc366 -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/Loop_1_proc366_csynth.xml 
Execute         syn_report -verbosereport -model Loop_1_proc366 -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_1_proc366.verbose.rpt 
Command         syn_report done; 0.41 sec.
Execute         db_write -model Loop_1_proc366 -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_1_proc366.adb 
Command         db_write done; 0.35 sec.
Execute         gen_tb_info Loop_1_proc366 -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_1_proc366 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array,array<ap_fixed,32u>,config2> -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_325_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_32u_config2_s'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 1.207 GB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,32u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_array_ap_fixed_32u_config2_s -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,32u>,config2> -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,32u>,config2> -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_array_ap_fixed_32u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array,array<ap_fixed,32u>,config2> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_32u_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model conv_2d_cl<array,array<ap_fixed,32u>,config2> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_32u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array,array<ap_fixed,32u>,config2> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.verbose.rpt 
Command         syn_report done; 0.77 sec.
Execute         db_write -model conv_2d_cl<array,array<ap_fixed,32u>,config2> -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.adb 
Command         db_write done; 0.72 sec.
Execute         gen_tb_info conv_2d_cl<array,array<ap_fixed,32u>,config2> -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_32u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,32u>,relu_config4> -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_32u_relu_config4_s'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 1.217 GB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,32u>,relu_config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_32u_relu_config4_s -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array,array<ap_fixed,32u>,relu_config4> -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_32u_relu_config4_s 
Execute         gen_rtl relu<array,array<ap_fixed,32u>,relu_config4> -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_32u_relu_config4_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,32u>,relu_config4> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_32u_relu_config4_s_csynth.rpt 
Command         syn_report done; 0.19 sec.
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,32u>,relu_config4> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_32u_relu_config4_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,32u>,relu_config4> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config4_s.verbose.rpt 
Command         syn_report done; 1.51 sec.
Execute         db_write -model relu<array,array<ap_fixed,32u>,relu_config4> -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config4_s.adb 
Command         db_write done; 1.37 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,32u>,relu_config4> -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_32u_config20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model zeropad2d_cl<array,array<ap_fixed,32u>,config20> -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config20_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_32u_config20_s'.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 1.226 GB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl zeropad2d_cl<array,array<ap_fixed,32u>,config20> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/zeropad2d_cl_array_array_ap_fixed_32u_config20_s -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl zeropad2d_cl<array,array<ap_fixed,32u>,config20> -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/zeropad2d_cl_array_array_ap_fixed_32u_config20_s 
Execute         gen_rtl zeropad2d_cl<array,array<ap_fixed,32u>,config20> -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_fixed_32u_config20_s 
Execute         syn_report -csynth -model zeropad2d_cl<array,array<ap_fixed,32u>,config20> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/zeropad2d_cl_array_array_ap_fixed_32u_config20_s_csynth.rpt 
Execute         syn_report -rtlxml -model zeropad2d_cl<array,array<ap_fixed,32u>,config20> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/zeropad2d_cl_array_array_ap_fixed_32u_config20_s_csynth.xml 
Execute         syn_report -verbosereport -model zeropad2d_cl<array,array<ap_fixed,32u>,config20> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config20_s.verbose.rpt 
Command         syn_report done; 0.5 sec.
Execute         db_write -model zeropad2d_cl<array,array<ap_fixed,32u>,config20> -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config20_s.adb 
Command         db_write done; 0.62 sec.
Execute         gen_tb_info zeropad2d_cl<array,array<ap_fixed,32u>,config20> -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config20_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_32u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model shift_line_buffer<array<ap_fixed,32u>,config5> -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config5_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_0' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebkb' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_0' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffecud' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_0' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffedEe' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_1' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeeOg' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_1' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffefYi' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_1' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeg8j' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_2' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffehbi' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_2' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeibs' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_2' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffejbC' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_3' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffekbM' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_3' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffelbW' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_3' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffemb6' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_4' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffencg' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_4' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeocq' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_4' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffepcA' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_5' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeqcK' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_5' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffercU' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_5' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffesc4' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_6' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffetde' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_6' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeudo' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_6' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffevdy' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_7' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffewdI' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_7' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffexdS' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_7' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeyd2' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_8' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffezec' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_8' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeAem' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_8' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeBew' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_9' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeCeG' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_9' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeDeQ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_9' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeEe0' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_10' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeFfa' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_10' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeGfk' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_10' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeHfu' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_11' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeIfE' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_11' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeJfO' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_11' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeKfY' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_12' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeLf8' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_12' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeMgi' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_12' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeNgs' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_13' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeOgC' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_13' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffePgM' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_13' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeQgW' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_14' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeRg6' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_14' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeShg' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_14' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeThq' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_15' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeUhA' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_15' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeVhK' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_15' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeWhU' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_16' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeXh4' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_16' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeYie' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_16' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffeZio' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_17' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffe0iy' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_17' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffe1iI' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_17' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffe2iS' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_18' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffe3i2' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_18' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffe4jc' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_18' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffe5jm' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_19' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffe6jw' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_19' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffe7jG' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_19' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffe8jQ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_20' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffe9j0' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_20' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebak' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_20' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebbk' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_21' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebck' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_21' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebdk' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_21' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebek' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_22' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebfk' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_22' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebgk' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_22' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebhl' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_23' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebil' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_23' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebjl' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_23' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebkl' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_24' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebll' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_24' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebml' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_24' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebnm' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_25' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebom' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_25' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebpm' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_25' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebqm' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_26' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebrm' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_26' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebsm' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_26' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebtn' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_27' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebun' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_27' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebvn' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_27' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebwn' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_28' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebxn' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_28' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebyn' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_28' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebzo' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_29' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebAo' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_29' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebBo' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_29' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebCo' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_30' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebDo' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_30' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebEo' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_30' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebFp' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_0_31' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebGp' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_1_31' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebHp' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffer_Array_V_2_2_31' to 'shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebIp' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_32u_config5_s'.
Command         create_rtl_model done; 19.33 sec.
INFO: [HLS 200-111]  Elapsed time: 20.61 seconds; current allocated memory: 1.807 GB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_fixed,32u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/shift_line_buffer_array_ap_fixed_32u_config5_s -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl shift_line_buffer<array<ap_fixed,32u>,config5> -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_32u_config5_s 
Execute         gen_rtl shift_line_buffer<array<ap_fixed,32u>,config5> -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_32u_config5_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_fixed,32u>,config5> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_32u_config5_s_csynth.rpt 
Command         syn_report done; 0.22 sec.
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_fixed,32u>,config5> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_32u_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_fixed,32u>,config5> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config5_s.verbose.rpt 
Command         syn_report done; 2.91 sec.
Execute         db_write -model shift_line_buffer<array<ap_fixed,32u>,config5> -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config5_s.adb 
Command         db_write done; 2.99 sec.
Execute         gen_tb_info shift_line_buffer<array<ap_fixed,32u>,config5> -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_4u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array,array<ap_fixed,4u>,config5> -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config5_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_380' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_391' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_392' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_393' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_394' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_395' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_396' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_397' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_398' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_399' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_400' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_401' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_402' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_403' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_404' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_405' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_406' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_407' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_408' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_409' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_410' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_411' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_412' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_413' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_414' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_415' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_416' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_417' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_418' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_419' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_420' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_421' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_422' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_423' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_424' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_425' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_426' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_427' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_428' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_429' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_430' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_431' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_432' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_433' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_434' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_435' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_436' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_437' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_438' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_439' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_440' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_441' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_442' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_443' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_444' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_445' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_446' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_447' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_448' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_449' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_450' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_451' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_452' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_453' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_454' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_455' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_456' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_457' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_458' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_459' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_460' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_461' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_462' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_463' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_464' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_465' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_466' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_467' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_468' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_469' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_470' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_471' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_472' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_473' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_474' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_475' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_476' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_477' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_478' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_479' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_480' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_481' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_482' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_483' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_484' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_485' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_486' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_487' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_488' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_489' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_490' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_491' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_492' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_493' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_494' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_495' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_496' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_497' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_498' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_499' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_500' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_501' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_502' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_503' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_504' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_505' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_506' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_507' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_508' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_509' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_510' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_511' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_5129_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_4u_config5_s'.
Command         create_rtl_model done; 16.47 sec.
INFO: [HLS 200-111]  Elapsed time: 22.97 seconds; current allocated memory: 2.139 GB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,4u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_array_ap_fixed_4u_config5_s -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,4u>,config5> -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_4u_config5_s 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,4u>,config5> -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_array_ap_fixed_4u_config5_s 
Execute         syn_report -csynth -model conv_2d_cl<array,array<ap_fixed,4u>,config5> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_4u_config5_s_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array,array<ap_fixed,4u>,config5> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_4u_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array,array<ap_fixed,4u>,config5> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config5_s.verbose.rpt 
Command         syn_report done; 5.66 sec.
Execute         db_write -model conv_2d_cl<array,array<ap_fixed,4u>,config5> -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config5_s.adb 
Command         db_write done; 5.84 sec.
Execute         gen_tb_info conv_2d_cl<array,array<ap_fixed,4u>,config5> -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_4u_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,4u>,relu_config7> -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config7_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_4u_relu_config7_s'.
INFO: [HLS 200-111]  Elapsed time: 12.24 seconds; current allocated memory: 2.153 GB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,4u>,relu_config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_4u_relu_config7_s -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array,array<ap_fixed,4u>,relu_config7> -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_4u_relu_config7_s 
Execute         gen_rtl relu<array,array<ap_fixed,4u>,relu_config7> -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_4u_relu_config7_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,4u>,relu_config7> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_4u_relu_config7_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,4u>,relu_config7> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_4u_relu_config7_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,4u>,relu_config7> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config7_s.verbose.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -model relu<array,array<ap_fixed,4u>,relu_config7> -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config7_s.adb 
Command         db_write done; 0.35 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,4u>,relu_config7> -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_4u_config21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model zeropad2d_cl<array,array<ap_fixed,4u>,config21> -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_4u_config21_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_4u_config21_s'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 2.154 GB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl zeropad2d_cl<array,array<ap_fixed,4u>,config21> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/zeropad2d_cl_array_array_ap_fixed_4u_config21_s -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl zeropad2d_cl<array,array<ap_fixed,4u>,config21> -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/zeropad2d_cl_array_array_ap_fixed_4u_config21_s 
Execute         gen_rtl zeropad2d_cl<array,array<ap_fixed,4u>,config21> -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_fixed_4u_config21_s 
Execute         syn_report -csynth -model zeropad2d_cl<array,array<ap_fixed,4u>,config21> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/zeropad2d_cl_array_array_ap_fixed_4u_config21_s_csynth.rpt 
Execute         syn_report -rtlxml -model zeropad2d_cl<array,array<ap_fixed,4u>,config21> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/zeropad2d_cl_array_array_ap_fixed_4u_config21_s_csynth.xml 
Execute         syn_report -verbosereport -model zeropad2d_cl<array,array<ap_fixed,4u>,config21> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_4u_config21_s.verbose.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -model zeropad2d_cl<array,array<ap_fixed,4u>,config21> -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_4u_config21_s.adb 
Command         db_write done; 0.37 sec.
Execute         gen_tb_info zeropad2d_cl<array,array<ap_fixed,4u>,config21> -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_4u_config21_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_4u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model shift_line_buffer<array<ap_fixed,4u>,config8> -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_4u_config8_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_buffer_Array_V_3_0_0' to 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_bufferbJp' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_buffer_Array_V_3_1_0' to 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_bufferbKp' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_buffer_Array_V_3_2_0' to 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_bufferbLp' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_buffer_Array_V_3_0_1' to 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_bufferbMq' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_buffer_Array_V_3_1_1' to 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_bufferbNq' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_buffer_Array_V_3_2_1' to 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_bufferbOq' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_buffer_Array_V_3_0_2' to 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_bufferbPq' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_buffer_Array_V_3_1_2' to 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_bufferbQq' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_buffer_Array_V_3_2_2' to 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_bufferbRq' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_buffer_Array_V_3_0_3' to 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_bufferbSr' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_buffer_Array_V_3_1_3' to 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_bufferbTr' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_buffer_Array_V_3_2_3' to 'shift_line_buffer_array_ap_fixed_4u_config8_s_line_bufferbUr' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_4u_config8_s'.
Command         create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 2.165 GB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_fixed,4u>,config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/shift_line_buffer_array_ap_fixed_4u_config8_s -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl shift_line_buffer<array<ap_fixed,4u>,config8> -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_4u_config8_s 
Execute         gen_rtl shift_line_buffer<array<ap_fixed,4u>,config8> -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_4u_config8_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_fixed,4u>,config8> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_4u_config8_s_csynth.rpt 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_fixed,4u>,config8> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_4u_config8_s_csynth.xml 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_fixed,4u>,config8> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_4u_config8_s.verbose.rpt 
Command         syn_report done; 0.34 sec.
Execute         db_write -model shift_line_buffer<array<ap_fixed,4u>,config8> -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_4u_config8_s.adb 
Command         db_write done; 0.52 sec.
Execute         gen_tb_info shift_line_buffer<array<ap_fixed,4u>,config8> -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_4u_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_32u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array,array<ap_fixed,32u>,config8> -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config8_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_325_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_32u_config8_s'.
Command         create_rtl_model done; 1.29 sec.
INFO: [HLS 200-111]  Elapsed time: 2.28 seconds; current allocated memory: 2.178 GB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,32u>,config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_array_ap_fixed_32u_config8_s -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,32u>,config8> -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config8_s 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,32u>,config8> -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_array_ap_fixed_32u_config8_s 
Execute         syn_report -csynth -model conv_2d_cl<array,array<ap_fixed,32u>,config8> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_32u_config8_s_csynth.rpt 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array,array<ap_fixed,32u>,config8> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_32u_config8_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array,array<ap_fixed,32u>,config8> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config8_s.verbose.rpt 
Command         syn_report done; 1.59 sec.
Execute         db_write -model conv_2d_cl<array,array<ap_fixed,32u>,config8> -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config8_s.adb 
Command         db_write done; 1.8 sec.
Execute         gen_tb_info conv_2d_cl<array,array<ap_fixed,32u>,config8> -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_32u_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,32u>,relu_config10> -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_32u_relu_config10_s'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 3.95 seconds; current allocated memory: 2.193 GB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,32u>,relu_config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_32u_relu_config10_s -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array,array<ap_fixed,32u>,relu_config10> -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_32u_relu_config10_s 
Execute         gen_rtl relu<array,array<ap_fixed,32u>,relu_config10> -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_32u_relu_config10_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,32u>,relu_config10> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_32u_relu_config10_s_csynth.rpt 
Command         syn_report done; 0.16 sec.
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,32u>,relu_config10> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_32u_relu_config10_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,32u>,relu_config10> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.verbose.rpt 
Command         syn_report done; 1.51 sec.
Execute         db_write -model relu<array,array<ap_fixed,32u>,relu_config10> -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.adb 
Command         db_write done; 1.48 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,32u>,relu_config10> -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_32u_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model zeropad2d_cl<array,array<ap_fixed,32u>,config22> -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config22_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_32u_config22_s'.
INFO: [HLS 200-111]  Elapsed time: 3.46 seconds; current allocated memory: 2.202 GB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl zeropad2d_cl<array,array<ap_fixed,32u>,config22> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/zeropad2d_cl_array_array_ap_fixed_32u_config22_s -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl zeropad2d_cl<array,array<ap_fixed,32u>,config22> -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/zeropad2d_cl_array_array_ap_fixed_32u_config22_s 
Execute         gen_rtl zeropad2d_cl<array,array<ap_fixed,32u>,config22> -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_fixed_32u_config22_s 
Execute         syn_report -csynth -model zeropad2d_cl<array,array<ap_fixed,32u>,config22> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/zeropad2d_cl_array_array_ap_fixed_32u_config22_s_csynth.rpt 
Execute         syn_report -rtlxml -model zeropad2d_cl<array,array<ap_fixed,32u>,config22> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/zeropad2d_cl_array_array_ap_fixed_32u_config22_s_csynth.xml 
Execute         syn_report -verbosereport -model zeropad2d_cl<array,array<ap_fixed,32u>,config22> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config22_s.verbose.rpt 
Command         syn_report done; 0.34 sec.
Execute         db_write -model zeropad2d_cl<array,array<ap_fixed,32u>,config22> -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config22_s.adb 
Command         db_write done; 0.59 sec.
Execute         gen_tb_info zeropad2d_cl<array,array<ap_fixed,32u>,config22> -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config22_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_32u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model shift_line_buffer<array<ap_fixed,32u>,config11> -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config11_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_0' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffbVr' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_0' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffbWr' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_0' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffbXr' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_1' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffbYs' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_1' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffbZs' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_1' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffb0s' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_2' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffb1s' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_2' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffb2s' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_2' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffb3s' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_3' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffb4t' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_3' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffb5t' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_3' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffb6t' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_4' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffb7t' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_4' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffb8t' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_4' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffb9t' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_5' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcau' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_5' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcbu' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_5' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffccu' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_6' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcdu' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_6' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffceu' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_6' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcfu' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_7' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcgu' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_7' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffchv' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_7' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffciv' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_8' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcjv' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_8' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffckv' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_8' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffclv' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_9' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcmv' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_9' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcnw' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_9' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcow' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_10' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcpw' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_10' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcqw' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_10' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcrw' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_11' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcsw' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_11' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffctx' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_11' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcux' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_12' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcvx' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_12' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcwx' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_12' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcxx' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_13' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcyx' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_13' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffczy' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_13' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcAy' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_14' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcBy' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_14' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcCy' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_14' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcDy' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_15' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcEy' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_15' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcFz' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_15' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcGz' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_16' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcHz' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_16' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcIz' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_16' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcJz' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_17' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcKz' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_17' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcLz' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_17' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcMA' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_18' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcNA' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_18' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcOA' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_18' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcPA' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_19' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcQA' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_19' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcRA' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_19' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcSB' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_20' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcTB' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_20' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcUB' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_20' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcVB' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_21' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcWB' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_21' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcXB' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_21' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcYC' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_22' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffcZC' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_22' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffc0C' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_22' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffc1C' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_23' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffc2C' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_23' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffc3C' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_23' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffc4D' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_24' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffc5D' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_24' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffc6D' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_24' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffc7D' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_25' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffc8D' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_25' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffc9D' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_25' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffdaE' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_26' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffdbE' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_26' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffdcE' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_26' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffddE' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_27' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffdeE' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_27' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffdfE' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_27' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffdgE' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_28' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffdhF' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_28' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffdiF' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_28' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffdjF' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_29' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffdkF' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_29' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffdlF' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_29' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffdmF' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_30' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffdnG' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_30' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffdoG' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_30' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffdpG' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_0_31' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffdqG' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_1302_31' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffdrG' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffer_Array_V_2303_31' to 'shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffdsG' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_32u_config11_s'.
Command         create_rtl_model done; 19.3 sec.
INFO: [HLS 200-111]  Elapsed time: 20.35 seconds; current allocated memory: 2.778 GB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_fixed,32u>,config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/shift_line_buffer_array_ap_fixed_32u_config11_s -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl shift_line_buffer<array<ap_fixed,32u>,config11> -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_32u_config11_s 
Execute         gen_rtl shift_line_buffer<array<ap_fixed,32u>,config11> -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_32u_config11_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_fixed,32u>,config11> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_32u_config11_s_csynth.rpt 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_fixed,32u>,config11> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_32u_config11_s_csynth.xml 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_fixed,32u>,config11> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config11_s.verbose.rpt 
Command         syn_report done; 2.82 sec.
Execute         db_write -model shift_line_buffer<array<ap_fixed,32u>,config11> -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config11_s.adb 
Command         db_write done; 3.13 sec.
Execute         gen_tb_info shift_line_buffer<array<ap_fixed,32u>,config11> -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_32u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array,array<ap_fixed,32u>,config11> -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config11_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_380' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_391' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_392' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_393' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_394' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_395' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_396' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_397' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_398' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_399' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_400' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_401' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_402' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_403' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_404' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_405' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_406' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_407' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_408' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_409' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_410' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_411' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_412' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_413' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_414' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_415' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_416' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_417' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_418' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_419' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_420' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_421' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_422' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_423' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_424' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_425' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_426' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_427' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_428' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_429' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_430' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_431' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_432' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_433' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_434' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_435' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_436' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_437' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_438' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_439' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_440' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_441' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_442' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_443' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_444' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_445' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_446' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_447' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_448' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_449' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_450' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_451' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_452' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_453' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_454' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_455' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_456' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_457' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_458' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_459' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_460' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_461' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_462' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_463' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_464' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_465' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_466' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_467' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_468' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_469' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_470' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_471' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_472' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_473' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_474' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_475' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_476' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_477' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_478' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_479' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_480' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_481' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_482' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_483' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_484' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_485' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_486' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_487' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_488' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_489' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_490' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_491' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_492' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_493' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_494' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_495' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_496' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_497' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_498' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_499' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_500' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_501' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_502' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_503' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_504' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_505' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_506' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_507' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_508' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_509' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_510' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_511' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_325_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_5129_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_32u_config11_s'.
Command         create_rtl_model done; 19.98 sec.
INFO: [HLS 200-111]  Elapsed time: 26.47 seconds; current allocated memory: 3.113 GB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,32u>,config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_array_ap_fixed_32u_config11_s -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,32u>,config11> -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config11_s 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,32u>,config11> -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_array_ap_fixed_32u_config11_s 
Execute         syn_report -csynth -model conv_2d_cl<array,array<ap_fixed,32u>,config11> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_32u_config11_s_csynth.rpt 
Command         syn_report done; 0.21 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array,array<ap_fixed,32u>,config11> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_32u_config11_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array,array<ap_fixed,32u>,config11> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config11_s.verbose.rpt 
Command         syn_report done; 6.02 sec.
Execute         db_write -model conv_2d_cl<array,array<ap_fixed,32u>,config11> -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config11_s.adb 
Command         db_write done; 6.39 sec.
Execute         gen_tb_info conv_2d_cl<array,array<ap_fixed,32u>,config11> -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_32u_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,32u>,relu_config13> -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_32u_relu_config13_s'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 13.41 seconds; current allocated memory: 3.136 GB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,32u>,relu_config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_32u_relu_config13_s -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array,array<ap_fixed,32u>,relu_config13> -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_32u_relu_config13_s 
Execute         gen_rtl relu<array,array<ap_fixed,32u>,relu_config13> -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_32u_relu_config13_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,32u>,relu_config13> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_32u_relu_config13_s_csynth.rpt 
Command         syn_report done; 0.17 sec.
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,32u>,relu_config13> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_32u_relu_config13_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,32u>,relu_config13> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.verbose.rpt 
Command         syn_report done; 1.46 sec.
Execute         db_write -model relu<array,array<ap_fixed,32u>,relu_config13> -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.adb 
Command         db_write done; 1.6 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,32u>,relu_config13> -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_32u_config23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model zeropad2d_cl<array,array<ap_fixed,32u>,config23> -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config23_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_32u_config23_s'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 3.59 seconds; current allocated memory: 3.145 GB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl zeropad2d_cl<array,array<ap_fixed,32u>,config23> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/zeropad2d_cl_array_array_ap_fixed_32u_config23_s -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl zeropad2d_cl<array,array<ap_fixed,32u>,config23> -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/zeropad2d_cl_array_array_ap_fixed_32u_config23_s 
Execute         gen_rtl zeropad2d_cl<array,array<ap_fixed,32u>,config23> -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_fixed_32u_config23_s 
Execute         syn_report -csynth -model zeropad2d_cl<array,array<ap_fixed,32u>,config23> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/zeropad2d_cl_array_array_ap_fixed_32u_config23_s_csynth.rpt 
Execute         syn_report -rtlxml -model zeropad2d_cl<array,array<ap_fixed,32u>,config23> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/zeropad2d_cl_array_array_ap_fixed_32u_config23_s_csynth.xml 
Execute         syn_report -verbosereport -model zeropad2d_cl<array,array<ap_fixed,32u>,config23> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config23_s.verbose.rpt 
Command         syn_report done; 0.49 sec.
Execute         db_write -model zeropad2d_cl<array,array<ap_fixed,32u>,config23> -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config23_s.adb 
Command         db_write done; 0.82 sec.
Execute         gen_tb_info zeropad2d_cl<array,array<ap_fixed,32u>,config23> -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config23_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_32u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model shift_line_buffer<array<ap_fixed,32u>,config14> -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config14_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_0' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdtH' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_0' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffduH' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_0' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdvH' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_1' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdwH' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_1' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdxH' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_1' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdyH' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_2' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdzI' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_2' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdAI' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_2' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdBI' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_3' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdCI' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_3' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdDI' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_3' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdEI' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_4' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdFJ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_4' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdGJ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_4' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdHJ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_5' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdIJ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_5' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdJJ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_5' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdKJ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_6' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdLJ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_6' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdMK' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_6' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdNK' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_7' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdOK' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_7' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdPK' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_7' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdQK' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_8' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdRK' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_8' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdSL' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_8' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdTL' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_9' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdUL' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_9' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdVL' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_9' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdWL' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_10' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdXL' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_10' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdYM' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_10' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdZM' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_11' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffd0M' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_11' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffd1M' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_11' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffd2M' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_12' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffd3M' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_12' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffd4N' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_12' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffd5N' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_13' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffd6N' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_13' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffd7N' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_13' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffd8N' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_14' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffd9N' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_14' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeaO' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_14' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffebO' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_15' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffecO' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_15' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffedO' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_15' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeeO' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_16' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffefO' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_16' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffegO' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_16' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffehP' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_17' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeiP' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_17' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffejP' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_17' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffekP' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_18' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffelP' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_18' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffemP' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_18' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffenQ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_19' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeoQ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_19' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffepQ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_19' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeqQ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_20' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_bufferQ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_20' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffesQ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_20' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffetR' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_21' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeuR' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_21' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffevR' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_21' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffewR' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_22' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffexR' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_22' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeyR' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_22' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffezS' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_23' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeAS' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_23' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeBS' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_23' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeCS' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_24' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeDS' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_24' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeES' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_24' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeFT' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_25' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeGT' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_25' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeHT' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_25' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeIT' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_26' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeJT' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_26' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeKT' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_26' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeLT' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_27' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeMU' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_27' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeNU' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_27' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeOU' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_28' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffePU' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_28' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeQU' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_28' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeRU' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_29' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeSV' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_29' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeTV' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_29' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeUV' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_30' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeVV' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_30' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeWV' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_30' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeXV' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_0_31' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeYW' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_1_31' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffeZW' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffer_Array_V_1_2_31' to 'shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffe0W' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_32u_config14_s'.
Command         create_rtl_model done; 20.33 sec.
INFO: [HLS 200-111]  Elapsed time: 21.83 seconds; current allocated memory: 3.722 GB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_fixed,32u>,config14> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/shift_line_buffer_array_ap_fixed_32u_config14_s -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl shift_line_buffer<array<ap_fixed,32u>,config14> -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_32u_config14_s 
Execute         gen_rtl shift_line_buffer<array<ap_fixed,32u>,config14> -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_32u_config14_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_fixed,32u>,config14> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_32u_config14_s_csynth.rpt 
Command         syn_report done; 0.21 sec.
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_fixed,32u>,config14> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_32u_config14_s_csynth.xml 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_fixed,32u>,config14> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config14_s.verbose.rpt 
Command         syn_report done; 2.85 sec.
Execute         db_write -model shift_line_buffer<array<ap_fixed,32u>,config14> -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config14_s.adb 
Command         db_write done; 3.28 sec.
Execute         gen_tb_info shift_line_buffer<array<ap_fixed,32u>,config14> -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config14_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_32u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array,array<ap_fixed,32u>,config14> -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config14_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_380' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_391' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_392' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_393' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_394' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_395' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_396' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_397' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_398' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_399' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_400' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_401' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_402' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_403' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_404' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_405' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_406' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_407' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_408' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_409' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_410' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_411' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_412' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_413' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_414' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_415' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_416' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_417' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_418' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_419' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_420' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_421' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_422' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_423' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_424' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_425' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_426' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_427' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_428' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_429' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_430' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_431' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_432' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_433' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_434' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_435' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_436' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_437' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_438' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_439' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_440' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_441' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_442' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_443' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_444' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_445' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_446' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_447' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_448' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_449' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_450' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_451' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_452' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_453' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_454' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_455' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_456' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_457' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_458' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_459' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_460' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_461' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_462' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_463' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_464' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_465' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_466' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_467' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_468' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_469' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_470' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_471' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_472' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_473' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_474' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_475' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_476' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_477' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_478' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_479' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_480' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_481' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_482' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_483' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_484' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_485' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_486' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_487' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_488' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_489' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_490' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_491' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_492' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_493' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_494' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_495' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_496' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_497' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_498' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_499' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_500' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_501' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_502' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_503' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_504' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_505' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_506' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_507' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_508' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_509' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_510' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_511' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_325_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_5129_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_32u_config14_s'.
Command         create_rtl_model done; 21.9 sec.
INFO: [HLS 200-111]  Elapsed time: 28.66 seconds; current allocated memory: 58.711 MB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,32u>,config14> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_array_ap_fixed_32u_config14_s -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,32u>,config14> -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config14_s 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,32u>,config14> -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_array_ap_fixed_32u_config14_s 
Execute         syn_report -csynth -model conv_2d_cl<array,array<ap_fixed,32u>,config14> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_32u_config14_s_csynth.rpt 
Command         syn_report done; 0.21 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array,array<ap_fixed,32u>,config14> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_32u_config14_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array,array<ap_fixed,32u>,config14> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config14_s.verbose.rpt 
Command         syn_report done; 6.16 sec.
Execute         db_write -model conv_2d_cl<array,array<ap_fixed,32u>,config14> -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config14_s.adb 
Command         db_write done; 6.71 sec.
Execute         gen_tb_info conv_2d_cl<array,array<ap_fixed,32u>,config14> -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config14_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_32u_relu_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,32u>,relu_config16> -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_32u_relu_config16_s'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 13.93 seconds; current allocated memory: 80.820 MB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,32u>,relu_config16> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_32u_relu_config16_s -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array,array<ap_fixed,32u>,relu_config16> -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_32u_relu_config16_s 
Execute         gen_rtl relu<array,array<ap_fixed,32u>,relu_config16> -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_32u_relu_config16_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,32u>,relu_config16> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_32u_relu_config16_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,32u>,relu_config16> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_32u_relu_config16_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,32u>,relu_config16> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config16_s.verbose.rpt 
Command         syn_report done; 0.7 sec.
Execute         db_write -model relu<array,array<ap_fixed,32u>,relu_config16> -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config16_s.adb 
Command         db_write done; 1.11 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,32u>,relu_config16> -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s_outidx_1' to 'dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s_outie1W' due to the length limit 60
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_204811_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s'.
Command         create_rtl_model done; 0.93 sec.
INFO: [HLS 200-111]  Elapsed time: 3.1 seconds; current allocated memory: 101.850 MB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s_csynth.rpt 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s.verbose.rpt 
Command         syn_report done; 6.01 sec.
Execute         db_write -model dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s.adb 
Command         db_write done; 6.34 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s'.
Command         create_rtl_model done; 12.32 sec.
INFO: [HLS 200-111]  Elapsed time: 25.47 seconds; current allocated memory: 169.486 MB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s 
Execute         gen_rtl dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s 
Execute         syn_report -csynth -model dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s_csynth.rpt 
Command         syn_report done; 0.28 sec.
Execute         syn_report -rtlxml -model dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s_csynth.xml 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s.verbose.rpt 
Command         syn_report done; 24.52 sec.
Execute         db_write -model dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s.adb 
Command         db_write done; 23 sec.
Execute         gen_tb_info dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_U0' to 'start_for_dense_array_array_ap_fixed_8_6_5_3_0_10u_confige2W' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 2.62 sec.
INFO: [HLS 200-111]  Elapsed time: 52.17 seconds; current allocated memory: 297.379 MB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/myproject -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl myproject -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command         syn_report done; 1.1 sec.
Execute         syn_report -rtlxml -model myproject -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command         syn_report done; 0.54 sec.
Execute         syn_report -verbosereport -model myproject -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 7.15 sec.
Execute         db_write -model myproject -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 4.33 sec.
Execute         gen_tb_info myproject -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_myproject_axi_.exit52_proc -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit52_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_exit52_proc'.
INFO: [HLS 200-111]  Elapsed time: 13.52 seconds; current allocated memory: 313.731 MB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_myproject_axi_.exit52_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/Block_myproject_axi_exit52_proc -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Block_myproject_axi_.exit52_proc -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/Block_myproject_axi_exit52_proc 
Execute         gen_rtl Block_myproject_axi_.exit52_proc -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/Block_myproject_axi_exit52_proc 
Execute         syn_report -csynth -model Block_myproject_axi_.exit52_proc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/Block_myproject_axi_exit52_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Block_myproject_axi_.exit52_proc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/Block_myproject_axi_exit52_proc_csynth.xml 
Execute         syn_report -verbosereport -model Block_myproject_axi_.exit52_proc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit52_proc.verbose.rpt 
Execute         db_write -model Block_myproject_axi_.exit52_proc -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit52_proc.adb 
Command         db_write done; 0.6 sec.
Execute         gen_tb_info Block_myproject_axi_.exit52_proc -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit52_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_2_proc -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 314.922 MB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_2_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/Loop_2_proc -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Loop_2_proc -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/Loop_2_proc 
Execute         gen_rtl Loop_2_proc -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/Loop_2_proc 
Execute         syn_report -csynth -model Loop_2_proc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/Loop_2_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_2_proc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/Loop_2_proc_csynth.xml 
Execute         syn_report -verbosereport -model Loop_2_proc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.rpt 
Command         syn_report done; 0.3 sec.
Execute         db_write -model Loop_2_proc -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_2_proc.adb 
Command         db_write done; 0.97 sec.
Execute         gen_tb_info Loop_2_proc -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_2_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject_axi -vendor xilinx -mg_file /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d10000_A' is changed to 'fifo_w8_d10000_A_x' due to conflict.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for myproject_axi due to Block_myproject_axi_.exit52_proc with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 317.323 MB.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject_axi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/systemc/myproject_axi -synmodules Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vhdl -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/vhdl/myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vlog -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/verilog/myproject_axi 
Execute         syn_report -csynth -model myproject_axi -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/myproject_axi_csynth.rpt 
Execute         syn_report -rtlxml -model myproject_axi -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/syn/report/myproject_axi_csynth.xml 
Execute         syn_report -verbosereport -model myproject_axi -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.rpt 
Command         syn_report done; 4.16 sec.
Execute         db_write -model myproject_axi -f -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.adb 
Command         db_write done; 0.95 sec.
Execute         gen_tb_info myproject_axi -p /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi 
Command         gen_tb_info done; 0.13 sec.
Execute         export_constraint_db -f -tool general -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         syn_report -designview -model myproject_axi -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.design.xml 
Command         syn_report done; 3.81 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject_axi -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject_axi -o /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject_axi 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject_axi 
INFO-FLOW: Model list for RTL component generation: Loop_1_proc366 conv_2d_cl<array,array<ap_fixed,32u>,config2> relu<array,array<ap_fixed,32u>,relu_config4> zeropad2d_cl<array,array<ap_fixed,32u>,config20> shift_line_buffer<array<ap_fixed,32u>,config5> conv_2d_cl<array,array<ap_fixed,4u>,config5> relu<array,array<ap_fixed,4u>,relu_config7> zeropad2d_cl<array,array<ap_fixed,4u>,config21> shift_line_buffer<array<ap_fixed,4u>,config8> conv_2d_cl<array,array<ap_fixed,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> zeropad2d_cl<array,array<ap_fixed,32u>,config22> shift_line_buffer<array<ap_fixed,32u>,config11> conv_2d_cl<array,array<ap_fixed,32u>,config11> relu<array,array<ap_fixed,32u>,relu_config13> zeropad2d_cl<array,array<ap_fixed,32u>,config23> shift_line_buffer<array<ap_fixed,32u>,config14> conv_2d_cl<array,array<ap_fixed,32u>,config14> relu<array,array<ap_fixed,32u>,relu_config16> dense_wrapper<ap_fixed,ap_fixed<8,6,5,3,0>,config18> dense<array,array<ap_fixed<8,6,5,3,0>,10u>,config18> myproject Block_myproject_axi_.exit52_proc Loop_2_proc myproject_axi
INFO-FLOW: Handling components in module [Loop_1_proc366] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_1_proc366.compgen.tcl 
INFO-FLOW: Found component myproject_axi_fpext_32ns_64_2_1.
INFO-FLOW: Append model myproject_axi_fpext_32ns_64_2_1
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [conv_2d_cl_array_array_ap_fixed_32u_config2_s] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_325_14_1_1.
INFO-FLOW: Append model myproject_axi_mux_325_14_1_1
INFO-FLOW: Found component conv_2d_cl_array_array_ap_fixed_32u_config2_s_outidx7.
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_32u_config2_s_outidx7
INFO-FLOW: Found component conv_2d_cl_array_array_ap_fixed_32u_config2_s_w2_V.
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_32u_config2_s_w2_V
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_32u_relu_config4_s] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [zeropad2d_cl_array_array_ap_fixed_32u_config20_s] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config20_s.compgen.tcl 
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_fixed_32u_config5_s] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config5_s.compgen.tcl 
INFO-FLOW: Found component shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebkb.
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebkb
INFO-FLOW: Handling components in module [conv_2d_cl_array_array_ap_fixed_4u_config5_s] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_5129_8_1_1.
INFO-FLOW: Append model myproject_axi_mux_5129_8_1_1
INFO-FLOW: Found component myproject_axi_mux_42_14_1_1.
INFO-FLOW: Append model myproject_axi_mux_42_14_1_1
INFO-FLOW: Found component conv_2d_cl_array_array_ap_fixed_4u_config5_s_outidx5.
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_4u_config5_s_outidx5
INFO-FLOW: Found component conv_2d_cl_array_array_ap_fixed_4u_config5_s_w5_V.
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_4u_config5_s_w5_V
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_4u_relu_config7_s] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config7_s.compgen.tcl 
INFO-FLOW: Handling components in module [zeropad2d_cl_array_array_ap_fixed_4u_config21_s] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_4u_config21_s.compgen.tcl 
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_fixed_4u_config8_s] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_4u_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_array_ap_fixed_32u_config8_s] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config8_s.compgen.tcl 
INFO-FLOW: Found component conv_2d_cl_array_array_ap_fixed_32u_config8_s_outidx4.
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_32u_config8_s_outidx4
INFO-FLOW: Found component conv_2d_cl_array_array_ap_fixed_32u_config8_s_w8_V.
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_32u_config8_s_w8_V
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_32u_relu_config10_s] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
INFO-FLOW: Handling components in module [zeropad2d_cl_array_array_ap_fixed_32u_config22_s] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config22_s.compgen.tcl 
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_fixed_32u_config11_s] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config11_s.compgen.tcl 
INFO-FLOW: Found component shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffbVr.
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffbVr
INFO-FLOW: Handling components in module [conv_2d_cl_array_array_ap_fixed_32u_config11_s] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config11_s.compgen.tcl 
INFO-FLOW: Found component conv_2d_cl_array_array_ap_fixed_32u_config11_s_outidx2.
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_32u_config11_s_outidx2
INFO-FLOW: Found component conv_2d_cl_array_array_ap_fixed_32u_config11_s_w11_V.
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_32u_config11_s_w11_V
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_32u_relu_config13_s] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [zeropad2d_cl_array_array_ap_fixed_32u_config23_s] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config23_s.compgen.tcl 
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_fixed_32u_config14_s] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config14_s.compgen.tcl 
INFO-FLOW: Found component shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdtH.
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdtH
INFO-FLOW: Handling components in module [conv_2d_cl_array_array_ap_fixed_32u_config14_s] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config14_s.compgen.tcl 
INFO-FLOW: Found component conv_2d_cl_array_array_ap_fixed_32u_config14_s_w14_V.
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_32u_config14_s_w14_V
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_32u_relu_config16_s] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config16_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_204811_8_1_1.
INFO-FLOW: Append model myproject_axi_mux_204811_8_1_1
INFO-FLOW: Found component myproject_axi_mux_104_12_1_1.
INFO-FLOW: Append model myproject_axi_mux_104_12_1_1
INFO-FLOW: Found component dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s_w18_V.
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s_w18_V
INFO-FLOW: Found component dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s_outie1W.
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s_outie1W
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w9_d10000_A.
INFO-FLOW: Append model fifo_w9_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component fifo_w8_d10000_A.
INFO-FLOW: Append model fifo_w8_d10000_A
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_32u_relu_config4_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_32u_relu_config4_U0
INFO-FLOW: Found component start_for_zeropad2d_cl_array_array_ap_fixed_32u_config20_U0.
INFO-FLOW: Append model start_for_zeropad2d_cl_array_array_ap_fixed_32u_config20_U0
INFO-FLOW: Found component start_for_conv_2d_cl_array_array_ap_fixed_4u_config5_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_array_ap_fixed_4u_config5_U0
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_4u_relu_config7_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_4u_relu_config7_U0
INFO-FLOW: Found component start_for_zeropad2d_cl_array_array_ap_fixed_4u_config21_U0.
INFO-FLOW: Append model start_for_zeropad2d_cl_array_array_ap_fixed_4u_config21_U0
INFO-FLOW: Found component start_for_conv_2d_cl_array_array_ap_fixed_32u_config8_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_array_ap_fixed_32u_config8_U0
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_32u_relu_config10_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_32u_relu_config10_U0
INFO-FLOW: Found component start_for_zeropad2d_cl_array_array_ap_fixed_32u_config22_U0.
INFO-FLOW: Append model start_for_zeropad2d_cl_array_array_ap_fixed_32u_config22_U0
INFO-FLOW: Found component start_for_conv_2d_cl_array_array_ap_fixed_32u_config11_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_array_ap_fixed_32u_config11_U0
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_32u_relu_config13_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_32u_relu_config13_U0
INFO-FLOW: Found component start_for_zeropad2d_cl_array_array_ap_fixed_32u_config23_U0.
INFO-FLOW: Append model start_for_zeropad2d_cl_array_array_ap_fixed_32u_config23_U0
INFO-FLOW: Found component start_for_conv_2d_cl_array_array_ap_fixed_32u_config14_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_array_ap_fixed_32u_config14_U0
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_32u_relu_config16_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_32u_relu_config16_U0
INFO-FLOW: Found component start_for_dense_array_array_ap_fixed_8_6_5_3_0_10u_confige2W.
INFO-FLOW: Append model start_for_dense_array_array_ap_fixed_8_6_5_3_0_10u_confige2W
INFO-FLOW: Handling components in module [Block_myproject_axi_exit52_proc] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit52_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_2_proc] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_104_8_1_1.
INFO-FLOW: Append model myproject_axi_mux_104_8_1_1
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject_axi] ... 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d10000_A_x.
INFO-FLOW: Append model fifo_w8_d10000_A_x
INFO-FLOW: Found component fifo_w8_d10000_A_x.
INFO-FLOW: Append model fifo_w8_d10000_A_x
INFO-FLOW: Found component fifo_w8_d10000_A_x.
INFO-FLOW: Append model fifo_w8_d10000_A_x
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w8_d10000_A_x.
INFO-FLOW: Append model fifo_w8_d10000_A_x
INFO-FLOW: Found component fifo_w8_d10000_A_x.
INFO-FLOW: Append model fifo_w8_d10000_A_x
INFO-FLOW: Found component fifo_w8_d10000_A_x.
INFO-FLOW: Append model fifo_w8_d10000_A_x
INFO-FLOW: Found component fifo_w8_d10000_A_x.
INFO-FLOW: Append model fifo_w8_d10000_A_x
INFO-FLOW: Found component fifo_w8_d10000_A_x.
INFO-FLOW: Append model fifo_w8_d10000_A_x
INFO-FLOW: Found component fifo_w8_d10000_A_x.
INFO-FLOW: Append model fifo_w8_d10000_A_x
INFO-FLOW: Found component fifo_w8_d10000_A_x.
INFO-FLOW: Append model fifo_w8_d10000_A_x
INFO-FLOW: Found component fifo_w8_d10000_A_x.
INFO-FLOW: Append model fifo_w8_d10000_A_x
INFO-FLOW: Found component fifo_w8_d10000_A_x.
INFO-FLOW: Append model fifo_w8_d10000_A_x
INFO-FLOW: Found component fifo_w8_d10000_A_x.
INFO-FLOW: Append model fifo_w8_d10000_A_x
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_myproject_U0.
INFO-FLOW: Append model start_for_myproject_U0
INFO-FLOW: Found component start_for_Block_myproject_axi_exit52_proc_U0.
INFO-FLOW: Append model start_for_Block_myproject_axi_exit52_proc_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Loop_1_proc366
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_32u_config2_s
INFO-FLOW: Append model relu_array_array_ap_fixed_32u_relu_config4_s
INFO-FLOW: Append model zeropad2d_cl_array_array_ap_fixed_32u_config20_s
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_32u_config5_s
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_4u_config5_s
INFO-FLOW: Append model relu_array_array_ap_fixed_4u_relu_config7_s
INFO-FLOW: Append model zeropad2d_cl_array_array_ap_fixed_4u_config21_s
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_4u_config8_s
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_32u_config8_s
INFO-FLOW: Append model relu_array_array_ap_fixed_32u_relu_config10_s
INFO-FLOW: Append model zeropad2d_cl_array_array_ap_fixed_32u_config22_s
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_32u_config11_s
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_32u_config11_s
INFO-FLOW: Append model relu_array_array_ap_fixed_32u_relu_config13_s
INFO-FLOW: Append model zeropad2d_cl_array_array_ap_fixed_32u_config23_s
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_32u_config14_s
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_32u_config14_s
INFO-FLOW: Append model relu_array_array_ap_fixed_32u_relu_config16_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s
INFO-FLOW: Append model dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s
INFO-FLOW: Append model myproject
INFO-FLOW: Append model Block_myproject_axi_exit52_proc
INFO-FLOW: Append model Loop_2_proc
INFO-FLOW: Append model myproject_axi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_axi_fpext_32ns_64_2_1 regslice_core myproject_axi_mux_325_14_1_1 conv_2d_cl_array_array_ap_fixed_32u_config2_s_outidx7 conv_2d_cl_array_array_ap_fixed_32u_config2_s_w2_V shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebkb myproject_axi_mux_5129_8_1_1 myproject_axi_mux_42_14_1_1 conv_2d_cl_array_array_ap_fixed_4u_config5_s_outidx5 conv_2d_cl_array_array_ap_fixed_4u_config5_s_w5_V conv_2d_cl_array_array_ap_fixed_32u_config8_s_outidx4 conv_2d_cl_array_array_ap_fixed_32u_config8_s_w8_V shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffbVr conv_2d_cl_array_array_ap_fixed_32u_config11_s_outidx2 conv_2d_cl_array_array_ap_fixed_32u_config11_s_w11_V shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdtH conv_2d_cl_array_array_ap_fixed_32u_config14_s_w14_V myproject_axi_mux_204811_8_1_1 myproject_axi_mux_104_12_1_1 dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s_w18_V dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s_outie1W fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w9_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A fifo_w8_d10000_A start_for_relu_array_array_ap_fixed_32u_relu_config4_U0 start_for_zeropad2d_cl_array_array_ap_fixed_32u_config20_U0 start_for_conv_2d_cl_array_array_ap_fixed_4u_config5_U0 start_for_relu_array_array_ap_fixed_4u_relu_config7_U0 start_for_zeropad2d_cl_array_array_ap_fixed_4u_config21_U0 start_for_conv_2d_cl_array_array_ap_fixed_32u_config8_U0 start_for_relu_array_array_ap_fixed_32u_relu_config10_U0 start_for_zeropad2d_cl_array_array_ap_fixed_32u_config22_U0 start_for_conv_2d_cl_array_array_ap_fixed_32u_config11_U0 start_for_relu_array_array_ap_fixed_32u_relu_config13_U0 start_for_zeropad2d_cl_array_array_ap_fixed_32u_config23_U0 start_for_conv_2d_cl_array_array_ap_fixed_32u_config14_U0 start_for_relu_array_array_ap_fixed_32u_relu_config16_U0 start_for_dense_array_array_ap_fixed_8_6_5_3_0_10u_confige2W myproject_axi_mux_104_8_1_1 regslice_core fifo_w8_d10000_A_x fifo_w8_d10000_A_x fifo_w8_d10000_A_x fifo_w1_d2_A fifo_w8_d10000_A_x fifo_w8_d10000_A_x fifo_w8_d10000_A_x fifo_w8_d10000_A_x fifo_w8_d10000_A_x fifo_w8_d10000_A_x fifo_w8_d10000_A_x fifo_w8_d10000_A_x fifo_w8_d10000_A_x fifo_w8_d10000_A_x fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A start_for_myproject_U0 start_for_Block_myproject_axi_exit52_proc_U0 regslice_core Loop_1_proc366 conv_2d_cl_array_array_ap_fixed_32u_config2_s relu_array_array_ap_fixed_32u_relu_config4_s zeropad2d_cl_array_array_ap_fixed_32u_config20_s shift_line_buffer_array_ap_fixed_32u_config5_s conv_2d_cl_array_array_ap_fixed_4u_config5_s relu_array_array_ap_fixed_4u_relu_config7_s zeropad2d_cl_array_array_ap_fixed_4u_config21_s shift_line_buffer_array_ap_fixed_4u_config8_s conv_2d_cl_array_array_ap_fixed_32u_config8_s relu_array_array_ap_fixed_32u_relu_config10_s zeropad2d_cl_array_array_ap_fixed_32u_config22_s shift_line_buffer_array_ap_fixed_32u_config11_s conv_2d_cl_array_array_ap_fixed_32u_config11_s relu_array_array_ap_fixed_32u_relu_config13_s zeropad2d_cl_array_array_ap_fixed_32u_config23_s shift_line_buffer_array_ap_fixed_32u_config14_s conv_2d_cl_array_array_ap_fixed_32u_config14_s relu_array_array_ap_fixed_32u_relu_config16_s dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s myproject Block_myproject_axi_exit52_proc Loop_2_proc myproject_axi
INFO-FLOW: To file: write model myproject_axi_fpext_32ns_64_2_1
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model myproject_axi_mux_325_14_1_1
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_32u_config2_s_outidx7
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_32u_config2_s_w2_V
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_32u_config5_s_line_buffebkb
INFO-FLOW: To file: write model myproject_axi_mux_5129_8_1_1
INFO-FLOW: To file: write model myproject_axi_mux_42_14_1_1
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_4u_config5_s_outidx5
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_4u_config5_s_w5_V
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_32u_config8_s_outidx4
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_32u_config8_s_w8_V
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_32u_config11_s_line_buffbVr
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_32u_config11_s_outidx2
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_32u_config11_s_w11_V
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_32u_config14_s_line_buffdtH
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_32u_config14_s_w14_V
INFO-FLOW: To file: write model myproject_axi_mux_204811_8_1_1
INFO-FLOW: To file: write model myproject_axi_mux_104_12_1_1
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s_w18_V
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s_outie1W
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w9_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model fifo_w8_d10000_A
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_32u_relu_config4_U0
INFO-FLOW: To file: write model start_for_zeropad2d_cl_array_array_ap_fixed_32u_config20_U0
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_array_ap_fixed_4u_config5_U0
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_4u_relu_config7_U0
INFO-FLOW: To file: write model start_for_zeropad2d_cl_array_array_ap_fixed_4u_config21_U0
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_array_ap_fixed_32u_config8_U0
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_32u_relu_config10_U0
INFO-FLOW: To file: write model start_for_zeropad2d_cl_array_array_ap_fixed_32u_config22_U0
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_array_ap_fixed_32u_config11_U0
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_32u_relu_config13_U0
INFO-FLOW: To file: write model start_for_zeropad2d_cl_array_array_ap_fixed_32u_config23_U0
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_array_ap_fixed_32u_config14_U0
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_32u_relu_config16_U0
INFO-FLOW: To file: write model start_for_dense_array_array_ap_fixed_8_6_5_3_0_10u_confige2W
INFO-FLOW: To file: write model myproject_axi_mux_104_8_1_1
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w8_d10000_A_x
INFO-FLOW: To file: write model fifo_w8_d10000_A_x
INFO-FLOW: To file: write model fifo_w8_d10000_A_x
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w8_d10000_A_x
INFO-FLOW: To file: write model fifo_w8_d10000_A_x
INFO-FLOW: To file: write model fifo_w8_d10000_A_x
INFO-FLOW: To file: write model fifo_w8_d10000_A_x
INFO-FLOW: To file: write model fifo_w8_d10000_A_x
INFO-FLOW: To file: write model fifo_w8_d10000_A_x
INFO-FLOW: To file: write model fifo_w8_d10000_A_x
INFO-FLOW: To file: write model fifo_w8_d10000_A_x
INFO-FLOW: To file: write model fifo_w8_d10000_A_x
INFO-FLOW: To file: write model fifo_w8_d10000_A_x
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_myproject_U0
INFO-FLOW: To file: write model start_for_Block_myproject_axi_exit52_proc_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Loop_1_proc366
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_32u_config2_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_32u_relu_config4_s
INFO-FLOW: To file: write model zeropad2d_cl_array_array_ap_fixed_32u_config20_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_32u_config5_s
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_4u_config5_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_4u_relu_config7_s
INFO-FLOW: To file: write model zeropad2d_cl_array_array_ap_fixed_4u_config21_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_4u_config8_s
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_32u_config8_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_32u_relu_config10_s
INFO-FLOW: To file: write model zeropad2d_cl_array_array_ap_fixed_32u_config22_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_32u_config11_s
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_32u_config11_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_32u_relu_config13_s
INFO-FLOW: To file: write model zeropad2d_cl_array_array_ap_fixed_32u_config23_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_32u_config14_s
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_32u_config14_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_32u_relu_config16_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: To file: write model Block_myproject_axi_exit52_proc
INFO-FLOW: To file: write model Loop_2_proc
INFO-FLOW: To file: write model myproject_axi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject_axi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_1_proc366.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_32u_config2_s_outidx7_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_32u_config2_s_w2_V_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config4_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config20_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config5_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_4u_config5_s_outidx5_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_4u_config5_s_w5_V_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.23 sec.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config7_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_4u_config21_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_4u_config8_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config8_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_32u_config8_s_outidx4_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_32u_config8_s_w8_V_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.16 sec.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config22_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config11_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config11_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_32u_config11_s_outidx2_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_32u_config11_s_w11_V_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.69 sec.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config23_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config14_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config14_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_32u_config14_s_w14_V_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.45 sec.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config16_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s_w18_V_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s_outie1W_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.87 sec.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_10_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_11_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_12_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_13_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_14_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_15_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_16_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_17_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_18_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_19_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_20_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_21_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_22_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_23_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_24_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_25_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_26_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_27_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_28_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_29_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_30_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_31_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_8_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_9_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_10_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_11_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_12_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_13_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_14_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_15_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_16_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_17_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_18_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_19_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_20_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_21_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_22_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_23_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_24_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_25_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_26_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_27_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_28_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_29_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_30_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_31_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_0_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_1_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_2_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_3_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_4_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_5_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_6_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_7_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_8_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_9_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_10_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_11_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_12_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_13_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_14_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_15_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_16_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_17_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_18_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_19_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_20_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_21_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_22_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_23_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_24_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_25_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_26_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_27_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_28_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_29_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_30_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_31_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer21_out_V_data_0_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer21_out_V_data_1_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer21_out_V_data_2_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer21_out_V_data_3_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_4_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_5_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_6_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_7_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_8_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_9_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_10_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_11_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_12_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_13_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_14_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_15_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_16_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_17_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_18_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_19_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_20_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_21_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_22_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_23_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_24_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_25_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_26_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_27_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_28_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_29_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_30_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_31_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_0_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_1_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_2_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_3_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_4_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_5_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_6_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_7_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_8_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_9_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_10_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_11_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_12_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_13_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_14_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_15_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_16_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_17_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_18_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_19_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_20_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_21_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_22_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_23_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_24_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_25_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_26_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_27_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_28_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_29_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_30_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_31_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_0_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_1_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_2_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_3_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_4_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_5_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_6_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_7_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_8_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_9_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_10_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_11_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_12_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_13_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_14_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_15_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_16_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_17_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_18_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_19_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_20_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_21_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_22_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_23_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_24_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_25_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_26_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_27_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_28_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_29_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_30_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_V_data_31_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_0_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_1_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_2_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_3_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_4_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_5_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_6_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_7_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_8_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_9_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_10_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_11_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_12_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_13_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_14_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_15_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_16_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_17_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_18_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_19_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_20_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_21_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_22_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_23_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_24_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_25_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_26_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_27_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_28_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_29_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_30_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_31_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_0_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_1_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_2_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_3_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_4_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_5_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_6_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_7_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_8_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_9_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_10_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_11_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_12_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_13_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_14_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_15_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_16_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_17_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_18_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_19_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_20_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_21_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_22_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_23_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_24_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_25_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_26_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_27_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_28_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_29_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_30_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_31_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_0_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_1_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_2_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_3_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_4_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_5_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_6_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_7_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_8_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_9_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_10_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_11_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_12_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_13_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_14_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_15_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_16_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_17_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_18_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_19_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_20_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_21_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_22_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_23_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_24_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_25_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_26_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_27_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_28_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_29_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_30_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_V_data_31_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_0_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_1_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_2_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_3_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_4_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_5_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_6_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_7_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_8_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_9_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_10_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_11_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_12_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_13_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_14_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_15_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_16_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_17_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_18_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_19_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_20_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_21_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_22_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_23_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_24_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_25_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_26_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_27_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_28_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_29_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_30_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_31_V_U(fifo_w9_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_0_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_1_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_2_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_3_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_4_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_5_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_6_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_7_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_8_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_9_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_10_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_11_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_12_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_13_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_14_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_15_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_16_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_17_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_18_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_19_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_20_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_21_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_22_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_23_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_24_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_25_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_26_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_27_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_28_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_29_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_30_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_31_V_U(fifo_w8_d10000_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_32u_relu_config4_U0_U(start_for_relu_array_array_ap_fixed_32u_relu_config4_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_array_ap_fixed_32u_config20_U0_U(start_for_zeropad2d_cl_array_array_ap_fixed_32u_config20_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_4u_config5_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_4u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_4u_relu_config7_U0_U(start_for_relu_array_array_ap_fixed_4u_relu_config7_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_array_ap_fixed_4u_config21_U0_U(start_for_zeropad2d_cl_array_array_ap_fixed_4u_config21_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_32u_config8_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_32u_config8_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_32u_relu_config10_U0_U(start_for_relu_array_array_ap_fixed_32u_relu_config10_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_array_ap_fixed_32u_config22_U0_U(start_for_zeropad2d_cl_array_array_ap_fixed_32u_config22_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_32u_config11_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_32u_config11_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_32u_relu_config13_U0_U(start_for_relu_array_array_ap_fixed_32u_relu_config13_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_array_ap_fixed_32u_config23_U0_U(start_for_zeropad2d_cl_array_array_ap_fixed_32u_config23_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_32u_config14_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_32u_config14_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_32u_relu_config16_U0_U(start_for_relu_array_array_ap_fixed_32u_relu_config16_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_8_6_5_3_0_10u_confige2W_U(start_for_dense_array_array_ap_fixed_8_6_5_3_0_10u_confige2W)' using Shift Registers.
Command         ap_source done; 16.87 sec.
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit52_proc.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_0_V_U(fifo_w8_d10000_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_1_V_U(fifo_w8_d10000_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_2_V_U(fifo_w8_d10000_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'is_last_0_i_loc_channel_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_0_V_U(fifo_w8_d10000_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_1_V_U(fifo_w8_d10000_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_2_V_U(fifo_w8_d10000_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_3_V_U(fifo_w8_d10000_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_4_V_U(fifo_w8_d10000_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_5_V_U(fifo_w8_d10000_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_6_V_U(fifo_w8_d10000_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_7_V_U(fifo_w8_d10000_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_8_V_U(fifo_w8_d10000_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_9_V_U(fifo_w8_d10000_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_0_U(fifo_w8_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_4_U(fifo_w8_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_5_U(fifo_w8_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_6_U(fifo_w8_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_7_U(fifo_w8_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_8_U(fifo_w8_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_9_U(fifo_w8_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_myproject_axi_exit52_proc_U0_U(start_for_Block_myproject_axi_exit52_proc_U0)' using Shift Registers.
Command         ap_source done; 1.46 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject_axi xml_exists=0
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_1_proc366.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config4_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config20_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config5_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config7_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_4u_config21_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_4u_config8_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config8_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config22_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config11_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config11_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config23_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config14_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config14_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config16_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit52_proc.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_1_proc366.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config4_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config20_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config5_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config5_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config7_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_4u_config21_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_4u_config8_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config8_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config22_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config11_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config11_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config23_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config14_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config14_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config16_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit52_proc.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_1_proc366.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config4_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config20_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config5_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config5_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config7_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_4u_config21_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_4u_config8_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config8_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config22_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config11_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config11_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config23_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config14_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config14_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config16_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit52_proc.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=453 #gSsdmPorts=8
Execute         source /data/opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         sc_get_clocks myproject_axi 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/impl/misc/myproject_axi_ap_fpext_0_no_dsp_32_ip.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_1_proc366.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config4_s.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config20_s.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config5_s.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config5_s.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config7_s.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_4u_config21_s.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_4u_config8_s.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config8_s.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config22_s.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config11_s.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config11_s.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config13_s.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_32u_config23_s.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_32u_config14_s.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config14_s.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config16_s.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config18_s.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_6_5_3_0_10u_config18_s.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit52_proc.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/Loop_2_proc.tbgen.tcl 
Execute         source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:26:25 ; elapsed = 00:26:53 . Memory (MB): peak = 5316.785 ; gain = 4880.656 ; free physical = 17882 ; free virtual = 388435
INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.
Command       autosyn done; 977.44 sec.
Command     csynth_design done; 1557.06 sec.
Execute     add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute     cosim_design -trace_level all -setup 
Execute       source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /data/opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       is_encrypted /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_test.cpp 
Execute       is_encrypted /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/firmware/myproject.cpp 
Execute       is_encrypted /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/firmware/myproject_axi.cpp 
Execute       source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_test.cpp /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.08 sec.
Execute       tidy_31 xilinx-tb31-process /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.14 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/firmware/myproject.cpp /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.33 sec.
Execute       tidy_31 xilinx-tb31-process /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.96 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/firmware/myproject_axi.cpp /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/./sim/autowrap/testbench/myproject_axi.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/./sim/autowrap/testbench/myproject_axi.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/./sim/autowrap/testbench/myproject_axi.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.17 sec.
Execute       tidy_31 xilinx-tb31-process /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/./sim/autowrap/testbench/myproject_axi.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /data/opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/./sim/autowrap/testbench/myproject_axi.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.77 sec.
Execute       source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /data/armita/Andy/platform_ml_models/eembc/CIFAR10_ResNetv1/my-hls-test-quantized-tiny2/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
Command     cosim_design done; error code: 2; 112.04 sec.
Command   ap_source done; error code: 1; 1724.97 sec.
Execute   cleanup_all 
Command   cleanup_all done; 3.59 sec.
