
BTL_Danhiem_EDF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a350  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000260  0800a460  0800a460  0000b460  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a6c0  0800a6c0  0000c0e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a6c0  0800a6c0  0000b6c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a6c8  0800a6c8  0000c0e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a6c8  0800a6c8  0000b6c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a6cc  0800a6cc  0000b6cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000e8  20000000  0800a6d0  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019c8  200000e8  0800a7b8  0000c0e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001ab0  0800a7b8  0000cab0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c0e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001824f  00000000  00000000  0000c111  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b59  00000000  00000000  00024360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001740  00000000  00000000  00027ec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001229  00000000  00000000  00029600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b1ba  00000000  00000000  0002a829  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b7fc  00000000  00000000  000459e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ba11  00000000  00000000  000611df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fcbf0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b74  00000000  00000000  000fcc34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  001037a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000e8 	.word	0x200000e8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a448 	.word	0x0800a448

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000ec 	.word	0x200000ec
 800014c:	0800a448 	.word	0x0800a448

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <CCS811_ReadReg>:
extern I2C_HandleTypeDef hi2c2;

#define hi2cxc hi2c2
// Hàm đọc từ 1 thanh ghi (1byte)
uint8_t CCS811_ReadReg(uint8_t addr)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b088      	sub	sp, #32
 8000d48:	af04      	add	r7, sp, #16
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	71fb      	strb	r3, [r7, #7]
    uint8_t result = 0;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Read(&hi2cxc, CCS811_ADDR, addr, I2C_MEMADD_SIZE_8BIT, &result, 1, 100);
 8000d52:	79fb      	ldrb	r3, [r7, #7]
 8000d54:	b29a      	uxth	r2, r3
 8000d56:	2364      	movs	r3, #100	@ 0x64
 8000d58:	9302      	str	r3, [sp, #8]
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	9301      	str	r3, [sp, #4]
 8000d5e:	f107 030f 	add.w	r3, r7, #15
 8000d62:	9300      	str	r3, [sp, #0]
 8000d64:	2301      	movs	r3, #1
 8000d66:	21b4      	movs	r1, #180	@ 0xb4
 8000d68:	4803      	ldr	r0, [pc, #12]	@ (8000d78 <CCS811_ReadReg+0x34>)
 8000d6a:	f002 fcd5 	bl	8003718 <HAL_I2C_Mem_Read>
    return result;
 8000d6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d70:	4618      	mov	r0, r3
 8000d72:	3710      	adds	r7, #16
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	200003dc 	.word	0x200003dc

08000d7c <CCS811_ReadRegMulti>:
// hàm đọc nhiều byte từ thanh ghi
void CCS811_ReadRegMulti(uint8_t addr, uint8_t * val,uint8_t size)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b086      	sub	sp, #24
 8000d80:	af04      	add	r7, sp, #16
 8000d82:	4603      	mov	r3, r0
 8000d84:	6039      	str	r1, [r7, #0]
 8000d86:	71fb      	strb	r3, [r7, #7]
 8000d88:	4613      	mov	r3, r2
 8000d8a:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Read( &hi2cxc, CCS811_ADDR, ( uint8_t )addr, I2C_MEMADD_SIZE_8BIT, val, size,100 );
 8000d8c:	79fb      	ldrb	r3, [r7, #7]
 8000d8e:	b29a      	uxth	r2, r3
 8000d90:	79bb      	ldrb	r3, [r7, #6]
 8000d92:	b29b      	uxth	r3, r3
 8000d94:	2164      	movs	r1, #100	@ 0x64
 8000d96:	9102      	str	r1, [sp, #8]
 8000d98:	9301      	str	r3, [sp, #4]
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	9300      	str	r3, [sp, #0]
 8000d9e:	2301      	movs	r3, #1
 8000da0:	21b4      	movs	r1, #180	@ 0xb4
 8000da2:	4803      	ldr	r0, [pc, #12]	@ (8000db0 <CCS811_ReadRegMulti+0x34>)
 8000da4:	f002 fcb8 	bl	8003718 <HAL_I2C_Mem_Read>
}
 8000da8:	bf00      	nop
 8000daa:	3708      	adds	r7, #8
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	200003dc 	.word	0x200003dc

08000db4 <CCS811_WriteReg>:

// Hàm viết vào 1 thanh ghi 1byte
void CCS811_WriteReg(uint8_t addr, uint8_t val)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b086      	sub	sp, #24
 8000db8:	af04      	add	r7, sp, #16
 8000dba:	4603      	mov	r3, r0
 8000dbc:	460a      	mov	r2, r1
 8000dbe:	71fb      	strb	r3, [r7, #7]
 8000dc0:	4613      	mov	r3, r2
 8000dc2:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2cxc, CCS811_ADDR, addr, I2C_MEMADD_SIZE_8BIT, &val, 1, 100);
 8000dc4:	79fb      	ldrb	r3, [r7, #7]
 8000dc6:	b29a      	uxth	r2, r3
 8000dc8:	2364      	movs	r3, #100	@ 0x64
 8000dca:	9302      	str	r3, [sp, #8]
 8000dcc:	2301      	movs	r3, #1
 8000dce:	9301      	str	r3, [sp, #4]
 8000dd0:	1dbb      	adds	r3, r7, #6
 8000dd2:	9300      	str	r3, [sp, #0]
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	21b4      	movs	r1, #180	@ 0xb4
 8000dd8:	4803      	ldr	r0, [pc, #12]	@ (8000de8 <CCS811_WriteReg+0x34>)
 8000dda:	f002 fba3 	bl	8003524 <HAL_I2C_Mem_Write>
}
 8000dde:	bf00      	nop
 8000de0:	3708      	adds	r7, #8
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	200003dc 	.word	0x200003dc

08000dec <CCS811_Init>:
void CCS811_WriteRegMulti(uint8_t addr, uint8_t *data, uint8_t length)
{
    HAL_I2C_Mem_Write(&hi2cxc, CCS811_ADDR, addr, I2C_MEMADD_SIZE_8BIT, data, length, 100);
}
// Hàm khởi tạo CCS811
void CCS811_Init() {
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b086      	sub	sp, #24
 8000df0:	af02      	add	r7, sp, #8
    uint8_t status[1] = {0};
 8000df2:	2300      	movs	r3, #0
 8000df4:	723b      	strb	r3, [r7, #8]
    int Init_OK = 0;
 8000df6:	2300      	movs	r3, #0
 8000df8:	60fb      	str	r3, [r7, #12]
    while(!Init_OK)
 8000dfa:	e026      	b.n	8000e4a <CCS811_Init+0x5e>
    {
		// Kiểm tra trạng thái cảm biến
    	status[0]=CCS811_ReadReg(CCS811_STATUS);
 8000dfc:	2000      	movs	r0, #0
 8000dfe:	f7ff ffa1 	bl	8000d44 <CCS811_ReadReg>
 8000e02:	4603      	mov	r3, r0
 8000e04:	723b      	strb	r3, [r7, #8]
		if ((status[0] & 0x10) == 0)
 8000e06:	7a3b      	ldrb	r3, [r7, #8]
 8000e08:	f003 0310 	and.w	r3, r3, #16
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d102      	bne.n	8000e16 <CCS811_Init+0x2a>
		{  // Kiểm tra nếu chưa sẵn sàng (bit 4 là 0)
			Init_OK = 0;
 8000e10:	2300      	movs	r3, #0
 8000e12:	60fb      	str	r3, [r7, #12]
 8000e14:	e019      	b.n	8000e4a <CCS811_Init+0x5e>
		}
		else
		{
			// Gửi lệnh bắt đầu ứng dụng
			uint8_t app_start = CCS811_APP_START;
 8000e16:	23f4      	movs	r3, #244	@ 0xf4
 8000e18:	71fb      	strb	r3, [r7, #7]
			HAL_I2C_Master_Transmit(&hi2cxc, CCS811_ADDR, &app_start, 1, HAL_MAX_DELAY);
 8000e1a:	1dfa      	adds	r2, r7, #7
 8000e1c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e20:	9300      	str	r3, [sp, #0]
 8000e22:	2301      	movs	r3, #1
 8000e24:	21b4      	movs	r1, #180	@ 0xb4
 8000e26:	480d      	ldr	r0, [pc, #52]	@ (8000e5c <CCS811_Init+0x70>)
 8000e28:	f002 fa7e 	bl	8003328 <HAL_I2C_Master_Transmit>
			// Kiểm tra lại trạng thái
			status[0]=CCS811_ReadReg(CCS811_STATUS);
 8000e2c:	2000      	movs	r0, #0
 8000e2e:	f7ff ff89 	bl	8000d44 <CCS811_ReadReg>
 8000e32:	4603      	mov	r3, r0
 8000e34:	723b      	strb	r3, [r7, #8]
			if ((status[0] & 0x90) != 0x90) //bit 7 và 4=1
 8000e36:	7a3b      	ldrb	r3, [r7, #8]
 8000e38:	f003 0390 	and.w	r3, r3, #144	@ 0x90
 8000e3c:	2b90      	cmp	r3, #144	@ 0x90
 8000e3e:	d002      	beq.n	8000e46 <CCS811_Init+0x5a>
			{  // Kiểm tra nếu sẵn sàng và không có lỗi
				Init_OK = 0;
 8000e40:	2300      	movs	r3, #0
 8000e42:	60fb      	str	r3, [r7, #12]
 8000e44:	e001      	b.n	8000e4a <CCS811_Init+0x5e>
			}
			else
			{
				Init_OK = 1;
 8000e46:	2301      	movs	r3, #1
 8000e48:	60fb      	str	r3, [r7, #12]
    while(!Init_OK)
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d0d5      	beq.n	8000dfc <CCS811_Init+0x10>
			}

		}
    }
}
 8000e50:	bf00      	nop
 8000e52:	bf00      	nop
 8000e54:	3710      	adds	r7, #16
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	200003dc 	.word	0x200003dc

08000e60 <CCS811_Set_Mode>:
void CCS811_Set_Mode(uint8_t mode)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	71fb      	strb	r3, [r7, #7]
   // Chế độ đo
	mode = mode <<4;
 8000e6a:	79fb      	ldrb	r3, [r7, #7]
 8000e6c:	011b      	lsls	r3, r3, #4
 8000e6e:	71fb      	strb	r3, [r7, #7]
    CCS811_WriteReg(CCS811_MEAS_MODE, mode);
 8000e70:	79fb      	ldrb	r3, [r7, #7]
 8000e72:	4619      	mov	r1, r3
 8000e74:	2001      	movs	r0, #1
 8000e76:	f7ff ff9d 	bl	8000db4 <CCS811_WriteReg>
}
 8000e7a:	bf00      	nop
 8000e7c:	3708      	adds	r7, #8
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
	...

08000e84 <CCS811_Reset>:
	    //Mode 2 = every 10s
	    //Mode 3 = every 60s
	    //Mode 4 = RAW mode.
 */
void CCS811_Reset(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, 0);
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e8e:	4805      	ldr	r0, [pc, #20]	@ (8000ea4 <CCS811_Reset+0x20>)
 8000e90:	f002 f8ee 	bl	8003070 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, 1);
 8000e94:	2201      	movs	r2, #1
 8000e96:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e9a:	4802      	ldr	r0, [pc, #8]	@ (8000ea4 <CCS811_Reset+0x20>)
 8000e9c:	f002 f8e8 	bl	8003070 <HAL_GPIO_WritePin>
}
 8000ea0:	bf00      	nop
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	40011000 	.word	0x40011000

08000ea8 <CCS811_Read_Co2>:
//Hàm đọc giá trị Co2
void CCS811_Read_Co2(uint16_t *eCO2)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
    uint8_t buf[8]={0};
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	60bb      	str	r3, [r7, #8]
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	60fb      	str	r3, [r7, #12]
    CCS811_ReadRegMulti(CCS811_ALG_RESULT_DATA, buf, 8);
 8000eb8:	f107 0308 	add.w	r3, r7, #8
 8000ebc:	2208      	movs	r2, #8
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	2002      	movs	r0, #2
 8000ec2:	f7ff ff5b 	bl	8000d7c <CCS811_ReadRegMulti>
    // Ghép hai byte đầu để lấy giá trị eCO2
    *eCO2 = (buf[0] << 8) | buf[1];
 8000ec6:	7a3b      	ldrb	r3, [r7, #8]
 8000ec8:	021b      	lsls	r3, r3, #8
 8000eca:	b21a      	sxth	r2, r3
 8000ecc:	7a7b      	ldrb	r3, [r7, #9]
 8000ece:	b21b      	sxth	r3, r3
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	b21b      	sxth	r3, r3
 8000ed4:	b29a      	uxth	r2, r3
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	801a      	strh	r2, [r3, #0]
}
 8000eda:	bf00      	nop
 8000edc:	3710      	adds	r7, #16
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}

08000ee2 <CCS811_Read_TVOC>:

void CCS811_Read_TVOC(uint16_t *Tvoc)
{
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	b084      	sub	sp, #16
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	6078      	str	r0, [r7, #4]
    uint8_t buf[8]={0};
 8000eea:	2300      	movs	r3, #0
 8000eec:	60bb      	str	r3, [r7, #8]
 8000eee:	2300      	movs	r3, #0
 8000ef0:	60fb      	str	r3, [r7, #12]
    CCS811_ReadRegMulti(CCS811_ALG_RESULT_DATA, buf, 8);
 8000ef2:	f107 0308 	add.w	r3, r7, #8
 8000ef6:	2208      	movs	r2, #8
 8000ef8:	4619      	mov	r1, r3
 8000efa:	2002      	movs	r0, #2
 8000efc:	f7ff ff3e 	bl	8000d7c <CCS811_ReadRegMulti>
    // Ghép hai byte đầu để lấy giá trị eCO2
    *Tvoc = (buf[2] << 8) | buf[3];
 8000f00:	7abb      	ldrb	r3, [r7, #10]
 8000f02:	021b      	lsls	r3, r3, #8
 8000f04:	b21a      	sxth	r2, r3
 8000f06:	7afb      	ldrb	r3, [r7, #11]
 8000f08:	b21b      	sxth	r3, r3
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	b21b      	sxth	r3, r3
 8000f0e:	b29a      	uxth	r2, r3
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	801a      	strh	r2, [r3, #0]
}
 8000f14:	bf00      	nop
 8000f16:	3710      	adds	r7, #16
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}

08000f1c <CCS811_EnableInt>:
    }
}

//Enable the nINT signal
void CCS811_EnableInt(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
	uint8_t setting = CCS811_ReadReg(CCS811_MEAS_MODE); //đọc giá trị lúc trước
 8000f22:	2001      	movs	r0, #1
 8000f24:	f7ff ff0e 	bl	8000d44 <CCS811_ReadReg>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	71fb      	strb	r3, [r7, #7]
	setting |= (1 << 3); //Set INTERRUPT bit ( chế độ khi có giá trị mới sẽ ngắt)
 8000f2c:	79fb      	ldrb	r3, [r7, #7]
 8000f2e:	f043 0308 	orr.w	r3, r3, #8
 8000f32:	71fb      	strb	r3, [r7, #7]
	CCS811_WriteReg(CCS811_MEAS_MODE, setting);
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	4619      	mov	r1, r3
 8000f38:	2001      	movs	r0, #1
 8000f3a:	f7ff ff3b 	bl	8000db4 <CCS811_WriteReg>
}
 8000f3e:	bf00      	nop
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
	...

08000f48 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b085      	sub	sp, #20
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	60f8      	str	r0, [r7, #12]
 8000f50:	60b9      	str	r1, [r7, #8]
 8000f52:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	4a06      	ldr	r2, [pc, #24]	@ (8000f70 <vApplicationGetIdleTaskMemory+0x28>)
 8000f58:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000f5a:	68bb      	ldr	r3, [r7, #8]
 8000f5c:	4a05      	ldr	r2, [pc, #20]	@ (8000f74 <vApplicationGetIdleTaskMemory+0x2c>)
 8000f5e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2280      	movs	r2, #128	@ 0x80
 8000f64:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000f66:	bf00      	nop
 8000f68:	3714      	adds	r7, #20
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bc80      	pop	{r7}
 8000f6e:	4770      	bx	lr
 8000f70:	20000104 	.word	0x20000104
 8000f74:	20000158 	.word	0x20000158

08000f78 <lcd_send_cmd>:
/* vì chỉ dùng 4 bit cao làm 4 bit truyền dữ liệu nên phải truyền mỗi byte thành 2 lần */
/* 3 bit thấp là các chân En, RW, RS nên cũng cần phải đặt luôn trong mỗi lần truyền */

// hàm truyền lệnh, rs=0 để truyền lệnh
void lcd_send_cmd (char cmd)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af02      	add	r7, sp, #8
 8000f7e:	4603      	mov	r3, r0
 8000f80:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd & 0xf0);
 8000f82:	79fb      	ldrb	r3, [r7, #7]
 8000f84:	f023 030f 	bic.w	r3, r3, #15
 8000f88:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd << 4) & 0xf0);
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	011b      	lsls	r3, r3, #4
 8000f8e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u | 0x0C;  // en=1, rs=0
 8000f90:	7bfb      	ldrb	r3, [r7, #15]
 8000f92:	f043 030c 	orr.w	r3, r3, #12
 8000f96:	b2db      	uxtb	r3, r3
 8000f98:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u | 0x08;  // en=0, rs=0
 8000f9a:	7bfb      	ldrb	r3, [r7, #15]
 8000f9c:	f043 0308 	orr.w	r3, r3, #8
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l | 0x0C;  // en=1, rs=0
 8000fa4:	7bbb      	ldrb	r3, [r7, #14]
 8000fa6:	f043 030c 	orr.w	r3, r3, #12
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l | 0x08;  // en=0, rs=0
 8000fae:	7bbb      	ldrb	r3, [r7, #14]
 8000fb0:	f043 0308 	orr.w	r3, r3, #8
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD, (uint8_t *) data_t, 4, 100);
 8000fb8:	f107 0208 	add.w	r2, r7, #8
 8000fbc:	2364      	movs	r3, #100	@ 0x64
 8000fbe:	9300      	str	r3, [sp, #0]
 8000fc0:	2304      	movs	r3, #4
 8000fc2:	214e      	movs	r1, #78	@ 0x4e
 8000fc4:	4803      	ldr	r0, [pc, #12]	@ (8000fd4 <lcd_send_cmd+0x5c>)
 8000fc6:	f002 f9af 	bl	8003328 <HAL_I2C_Master_Transmit>
}
 8000fca:	bf00      	nop
 8000fcc:	3710      	adds	r7, #16
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	20000388 	.word	0x20000388

08000fd8 <lcd_send_data>:

// hàm truyền dữ liệu, 1 byte, rs=1 để truyền dữ liệu
void lcd_send_data (char data)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b086      	sub	sp, #24
 8000fdc:	af02      	add	r7, sp, #8
 8000fde:	4603      	mov	r3, r0
 8000fe0:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data & 0xf0);
 8000fe2:	79fb      	ldrb	r3, [r7, #7]
 8000fe4:	f023 030f 	bic.w	r3, r3, #15
 8000fe8:	73fb      	strb	r3, [r7, #15]
	data_l = ((data << 4) & 0xf0);
 8000fea:	79fb      	ldrb	r3, [r7, #7]
 8000fec:	011b      	lsls	r3, r3, #4
 8000fee:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u | 0x0D;  // en=1, rs=1
 8000ff0:	7bfb      	ldrb	r3, [r7, #15]
 8000ff2:	f043 030d 	orr.w	r3, r3, #13
 8000ff6:	b2db      	uxtb	r3, r3
 8000ff8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u | 0x09;  // en=0, rs=1
 8000ffa:	7bfb      	ldrb	r3, [r7, #15]
 8000ffc:	f043 0309 	orr.w	r3, r3, #9
 8001000:	b2db      	uxtb	r3, r3
 8001002:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l | 0x0D;  // en=1, rs=1
 8001004:	7bbb      	ldrb	r3, [r7, #14]
 8001006:	f043 030d 	orr.w	r3, r3, #13
 800100a:	b2db      	uxtb	r3, r3
 800100c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l | 0x09;  // en=0, rs=1
 800100e:	7bbb      	ldrb	r3, [r7, #14]
 8001010:	f043 0309 	orr.w	r3, r3, #9
 8001014:	b2db      	uxtb	r3, r3
 8001016:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD, (uint8_t *) data_t, 4, 100);
 8001018:	f107 0208 	add.w	r2, r7, #8
 800101c:	2364      	movs	r3, #100	@ 0x64
 800101e:	9300      	str	r3, [sp, #0]
 8001020:	2304      	movs	r3, #4
 8001022:	214e      	movs	r1, #78	@ 0x4e
 8001024:	4803      	ldr	r0, [pc, #12]	@ (8001034 <lcd_send_data+0x5c>)
 8001026:	f002 f97f 	bl	8003328 <HAL_I2C_Master_Transmit>
}
 800102a:	bf00      	nop
 800102c:	3710      	adds	r7, #16
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	20000388 	.word	0x20000388

08001038 <lcd_clear>:

void lcd_clear (void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x80);
 800103e:	2080      	movs	r0, #128	@ 0x80
 8001040:	f7ff ff9a 	bl	8000f78 <lcd_send_cmd>
	for (int i = 0; i < 70; i++)
 8001044:	2300      	movs	r3, #0
 8001046:	607b      	str	r3, [r7, #4]
 8001048:	e005      	b.n	8001056 <lcd_clear+0x1e>
	{
		lcd_send_data(' ');
 800104a:	2020      	movs	r0, #32
 800104c:	f7ff ffc4 	bl	8000fd8 <lcd_send_data>
	for (int i = 0; i < 70; i++)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	3301      	adds	r3, #1
 8001054:	607b      	str	r3, [r7, #4]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2b45      	cmp	r3, #69	@ 0x45
 800105a:	ddf6      	ble.n	800104a <lcd_clear+0x12>
	}
}
 800105c:	bf00      	nop
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8001066:	b580      	push	{r7, lr}
 8001068:	b082      	sub	sp, #8
 800106a:	af00      	add	r7, sp, #0
 800106c:	6078      	str	r0, [r7, #4]
 800106e:	6039      	str	r1, [r7, #0]
    switch (row)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d003      	beq.n	800107e <lcd_put_cur+0x18>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2b01      	cmp	r3, #1
 800107a:	d005      	beq.n	8001088 <lcd_put_cur+0x22>
 800107c:	e009      	b.n	8001092 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001084:	603b      	str	r3, [r7, #0]
            break;
 8001086:	e004      	b.n	8001092 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800108e:	603b      	str	r3, [r7, #0]
            break;
 8001090:	bf00      	nop
    }

    lcd_send_cmd(col);
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	b2db      	uxtb	r3, r3
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff ff6e 	bl	8000f78 <lcd_send_cmd>
}
 800109c:	bf00      	nop
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <lcd_init>:

void lcd_init (void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
	// khởi tạo 4 bit
	HAL_Delay(50);  // đợi >40ms
 80010a8:	2032      	movs	r0, #50	@ 0x32
 80010aa:	f001 f981 	bl	80023b0 <HAL_Delay>
	lcd_send_cmd(0x30);
 80010ae:	2030      	movs	r0, #48	@ 0x30
 80010b0:	f7ff ff62 	bl	8000f78 <lcd_send_cmd>
	HAL_Delay(5);  // đợi >4.1ms
 80010b4:	2005      	movs	r0, #5
 80010b6:	f001 f97b 	bl	80023b0 <HAL_Delay>
	lcd_send_cmd(0x30);
 80010ba:	2030      	movs	r0, #48	@ 0x30
 80010bc:	f7ff ff5c 	bl	8000f78 <lcd_send_cmd>
	HAL_Delay(1);  // đợi >100us
 80010c0:	2001      	movs	r0, #1
 80010c2:	f001 f975 	bl	80023b0 <HAL_Delay>
	lcd_send_cmd(0x30);
 80010c6:	2030      	movs	r0, #48	@ 0x30
 80010c8:	f7ff ff56 	bl	8000f78 <lcd_send_cmd>
	HAL_Delay(10);
 80010cc:	200a      	movs	r0, #10
 80010ce:	f001 f96f 	bl	80023b0 <HAL_Delay>
	lcd_send_cmd(0x20);  // chế độ 4 bit
 80010d2:	2020      	movs	r0, #32
 80010d4:	f7ff ff50 	bl	8000f78 <lcd_send_cmd>
	HAL_Delay(10);
 80010d8:	200a      	movs	r0, #10
 80010da:	f001 f969 	bl	80023b0 <HAL_Delay>

  // khởi tạo hiển thị
	lcd_send_cmd(0x28); // Cài đặt chức năng --> DL=0 (chế độ 4 bit), N=1 (hiển thị 2 dòng), F=0 (ký tự 5x8)
 80010de:	2028      	movs	r0, #40	@ 0x28
 80010e0:	f7ff ff4a 	bl	8000f78 <lcd_send_cmd>
	HAL_Delay(1);
 80010e4:	2001      	movs	r0, #1
 80010e6:	f001 f963 	bl	80023b0 <HAL_Delay>
	lcd_send_cmd(0x08); // Điều khiển bật/tắt hiển thị --> D=0, C=0, B=0 ---> tắt hiển thị
 80010ea:	2008      	movs	r0, #8
 80010ec:	f7ff ff44 	bl	8000f78 <lcd_send_cmd>
	HAL_Delay(1);
 80010f0:	2001      	movs	r0, #1
 80010f2:	f001 f95d 	bl	80023b0 <HAL_Delay>
	lcd_send_cmd(0x01);  // xóa màn hình
 80010f6:	2001      	movs	r0, #1
 80010f8:	f7ff ff3e 	bl	8000f78 <lcd_send_cmd>
	HAL_Delay(1);
 80010fc:	2001      	movs	r0, #1
 80010fe:	f001 f957 	bl	80023b0 <HAL_Delay>
	HAL_Delay(1);
 8001102:	2001      	movs	r0, #1
 8001104:	f001 f954 	bl	80023b0 <HAL_Delay>
	lcd_send_cmd(0x06); // Cài đặt chế độ nhập --> I/D=1 (tăng con trỏ) & S=0 (không dịch chuyển)
 8001108:	2006      	movs	r0, #6
 800110a:	f7ff ff35 	bl	8000f78 <lcd_send_cmd>
	HAL_Delay(1);
 800110e:	2001      	movs	r0, #1
 8001110:	f001 f94e 	bl	80023b0 <HAL_Delay>
	lcd_send_cmd(0x0C); // Điều khiển bật/tắt hiển thị --> D=1, C và B=0. (Con trỏ và nhấp nháy, hai bit cuối)
 8001114:	200c      	movs	r0, #12
 8001116:	f7ff ff2f 	bl	8000f78 <lcd_send_cmd>
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}

0800111e <lcd_send_string>:

void lcd_send_string (char *str)
{
 800111e:	b580      	push	{r7, lr}
 8001120:	b082      	sub	sp, #8
 8001122:	af00      	add	r7, sp, #0
 8001124:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data(*str++);
 8001126:	e006      	b.n	8001136 <lcd_send_string+0x18>
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	1c5a      	adds	r2, r3, #1
 800112c:	607a      	str	r2, [r7, #4]
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff ff51 	bl	8000fd8 <lcd_send_data>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d1f4      	bne.n	8001128 <lcd_send_string+0xa>
}
 800113e:	bf00      	nop
 8001140:	bf00      	nop
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}

08001148 <CO_ppm_convert>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int CO_ppm_convert(float CO_vol) {
 8001148:	b5b0      	push	{r4, r5, r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
    float a = ((5.0 - CO_vol) / CO_vol) * (10/10);
 8001150:	6878      	ldr	r0, [r7, #4]
 8001152:	f7ff f969 	bl	8000428 <__aeabi_f2d>
 8001156:	4602      	mov	r2, r0
 8001158:	460b      	mov	r3, r1
 800115a:	f04f 0000 	mov.w	r0, #0
 800115e:	491e      	ldr	r1, [pc, #120]	@ (80011d8 <CO_ppm_convert+0x90>)
 8001160:	f7ff f802 	bl	8000168 <__aeabi_dsub>
 8001164:	4602      	mov	r2, r0
 8001166:	460b      	mov	r3, r1
 8001168:	4614      	mov	r4, r2
 800116a:	461d      	mov	r5, r3
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f7ff f95b 	bl	8000428 <__aeabi_f2d>
 8001172:	4602      	mov	r2, r0
 8001174:	460b      	mov	r3, r1
 8001176:	4620      	mov	r0, r4
 8001178:	4629      	mov	r1, r5
 800117a:	f7ff fad7 	bl	800072c <__aeabi_ddiv>
 800117e:	4602      	mov	r2, r0
 8001180:	460b      	mov	r3, r1
 8001182:	4610      	mov	r0, r2
 8001184:	4619      	mov	r1, r3
 8001186:	f7ff fc7f 	bl	8000a88 <__aeabi_d2f>
 800118a:	4603      	mov	r3, r0
 800118c:	60fb      	str	r3, [r7, #12]
    return (int)round(100 * pow(a, -1.559));
 800118e:	68f8      	ldr	r0, [r7, #12]
 8001190:	f7ff f94a 	bl	8000428 <__aeabi_f2d>
 8001194:	a30e      	add	r3, pc, #56	@ (adr r3, 80011d0 <CO_ppm_convert+0x88>)
 8001196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800119a:	f008 fa01 	bl	80095a0 <pow>
 800119e:	f04f 0200 	mov.w	r2, #0
 80011a2:	4b0e      	ldr	r3, [pc, #56]	@ (80011dc <CO_ppm_convert+0x94>)
 80011a4:	f7ff f998 	bl	80004d8 <__aeabi_dmul>
 80011a8:	4602      	mov	r2, r0
 80011aa:	460b      	mov	r3, r1
 80011ac:	4610      	mov	r0, r2
 80011ae:	4619      	mov	r1, r3
 80011b0:	f008 fa64 	bl	800967c <round>
 80011b4:	4602      	mov	r2, r0
 80011b6:	460b      	mov	r3, r1
 80011b8:	4610      	mov	r0, r2
 80011ba:	4619      	mov	r1, r3
 80011bc:	f7ff fc3c 	bl	8000a38 <__aeabi_d2iz>
 80011c0:	4603      	mov	r3, r0
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3710      	adds	r7, #16
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bdb0      	pop	{r4, r5, r7, pc}
 80011ca:	bf00      	nop
 80011cc:	f3af 8000 	nop.w
 80011d0:	fbe76c8b 	.word	0xfbe76c8b
 80011d4:	bff8f1a9 	.word	0xbff8f1a9
 80011d8:	40140000 	.word	0x40140000
 80011dc:	40590000 	.word	0x40590000

080011e0 <CO_measure>:
void CO_measure()
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
	CO_adc_val = HAL_ADC_GetValue(&hadc1);
 80011e4:	481a      	ldr	r0, [pc, #104]	@ (8001250 <CO_measure+0x70>)
 80011e6:	f001 fa8d 	bl	8002704 <HAL_ADC_GetValue>
 80011ea:	4603      	mov	r3, r0
 80011ec:	4a19      	ldr	r2, [pc, #100]	@ (8001254 <CO_measure+0x74>)
 80011ee:	6013      	str	r3, [r2, #0]
	CO_vol = ((float)CO_adc_val / 4095.0) * 5;
 80011f0:	4b18      	ldr	r3, [pc, #96]	@ (8001254 <CO_measure+0x74>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff fd4d 	bl	8000c94 <__aeabi_ui2f>
 80011fa:	4603      	mov	r3, r0
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff f913 	bl	8000428 <__aeabi_f2d>
 8001202:	a311      	add	r3, pc, #68	@ (adr r3, 8001248 <CO_measure+0x68>)
 8001204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001208:	f7ff fa90 	bl	800072c <__aeabi_ddiv>
 800120c:	4602      	mov	r2, r0
 800120e:	460b      	mov	r3, r1
 8001210:	4610      	mov	r0, r2
 8001212:	4619      	mov	r1, r3
 8001214:	f04f 0200 	mov.w	r2, #0
 8001218:	4b0f      	ldr	r3, [pc, #60]	@ (8001258 <CO_measure+0x78>)
 800121a:	f7ff f95d 	bl	80004d8 <__aeabi_dmul>
 800121e:	4602      	mov	r2, r0
 8001220:	460b      	mov	r3, r1
 8001222:	4610      	mov	r0, r2
 8001224:	4619      	mov	r1, r3
 8001226:	f7ff fc2f 	bl	8000a88 <__aeabi_d2f>
 800122a:	4603      	mov	r3, r0
 800122c:	4a0b      	ldr	r2, [pc, #44]	@ (800125c <CO_measure+0x7c>)
 800122e:	6013      	str	r3, [r2, #0]
	CO_ppm = (uint16_t)(CO_ppm_convert(CO_vol));
 8001230:	4b0a      	ldr	r3, [pc, #40]	@ (800125c <CO_measure+0x7c>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff ff87 	bl	8001148 <CO_ppm_convert>
 800123a:	4603      	mov	r3, r0
 800123c:	b29a      	uxth	r2, r3
 800123e:	4b08      	ldr	r3, [pc, #32]	@ (8001260 <CO_measure+0x80>)
 8001240:	801a      	strh	r2, [r3, #0]
}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	00000000 	.word	0x00000000
 800124c:	40affe00 	.word	0x40affe00
 8001250:	20000358 	.word	0x20000358
 8001254:	200004b8 	.word	0x200004b8
 8001258:	40140000 	.word	0x40140000
 800125c:	200004c0 	.word	0x200004c0
 8001260:	200004c4 	.word	0x200004c4

08001264 <TVOC_measure>:
void TVOC_measure()
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
	CCS811_Read_TVOC(&Tvoc);
 8001268:	4804      	ldr	r0, [pc, #16]	@ (800127c <TVOC_measure+0x18>)
 800126a:	f7ff fe3a 	bl	8000ee2 <CCS811_Read_TVOC>
	Tvoc_ppb=Tvoc;
 800126e:	4b03      	ldr	r3, [pc, #12]	@ (800127c <TVOC_measure+0x18>)
 8001270:	881a      	ldrh	r2, [r3, #0]
 8001272:	4b03      	ldr	r3, [pc, #12]	@ (8001280 <TVOC_measure+0x1c>)
 8001274:	801a      	strh	r2, [r3, #0]
}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	200004b4 	.word	0x200004b4
 8001280:	200004b6 	.word	0x200004b6

08001284 <CO2_measure>:
void CO2_measure()
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
	CCS811_Read_Co2(&eCO2);
 8001288:	4804      	ldr	r0, [pc, #16]	@ (800129c <CO2_measure+0x18>)
 800128a:	f7ff fe0d 	bl	8000ea8 <CCS811_Read_Co2>
	CO2_ppm=eCO2;
 800128e:	4b03      	ldr	r3, [pc, #12]	@ (800129c <CO2_measure+0x18>)
 8001290:	881a      	ldrh	r2, [r3, #0]
 8001292:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <CO2_measure+0x1c>)
 8001294:	801a      	strh	r2, [r3, #0]
}
 8001296:	bf00      	nop
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	200004bc 	.word	0x200004bc
 80012a0:	200004be 	.word	0x200004be

080012a4 <LCD_Display>:
void LCD_Display(SensorData data)
{
 80012a4:	b590      	push	{r4, r7, lr}
 80012a6:	b087      	sub	sp, #28
 80012a8:	af02      	add	r7, sp, #8
 80012aa:	463c      	mov	r4, r7
 80012ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	lcd_clear();
 80012b0:	f7ff fec2 	bl	8001038 <lcd_clear>
	lcd_put_cur(0,0);
 80012b4:	2100      	movs	r1, #0
 80012b6:	2000      	movs	r0, #0
 80012b8:	f7ff fed5 	bl	8001066 <lcd_put_cur>
	snprintf(Lcd_buf, sizeof(Lcd_buf), "%s:", data.sensorName);
 80012bc:	463b      	mov	r3, r7
 80012be:	3304      	adds	r3, #4
 80012c0:	4a0e      	ldr	r2, [pc, #56]	@ (80012fc <LCD_Display+0x58>)
 80012c2:	2110      	movs	r1, #16
 80012c4:	480e      	ldr	r0, [pc, #56]	@ (8001300 <LCD_Display+0x5c>)
 80012c6:	f007 fc87 	bl	8008bd8 <sniprintf>
	lcd_send_string (Lcd_buf);
 80012ca:	480d      	ldr	r0, [pc, #52]	@ (8001300 <LCD_Display+0x5c>)
 80012cc:	f7ff ff27 	bl	800111e <lcd_send_string>
	lcd_put_cur(1,0);
 80012d0:	2100      	movs	r1, #0
 80012d2:	2001      	movs	r0, #1
 80012d4:	f7ff fec7 	bl	8001066 <lcd_put_cur>
	snprintf(Lcd_buf, sizeof(Lcd_buf), "%d %s", (int)data.value, data.unit);
 80012d8:	89fb      	ldrh	r3, [r7, #14]
 80012da:	461a      	mov	r2, r3
 80012dc:	463b      	mov	r3, r7
 80012de:	9300      	str	r3, [sp, #0]
 80012e0:	4613      	mov	r3, r2
 80012e2:	4a08      	ldr	r2, [pc, #32]	@ (8001304 <LCD_Display+0x60>)
 80012e4:	2110      	movs	r1, #16
 80012e6:	4806      	ldr	r0, [pc, #24]	@ (8001300 <LCD_Display+0x5c>)
 80012e8:	f007 fc76 	bl	8008bd8 <sniprintf>
	lcd_send_string (Lcd_buf);
 80012ec:	4804      	ldr	r0, [pc, #16]	@ (8001300 <LCD_Display+0x5c>)
 80012ee:	f7ff ff16 	bl	800111e <lcd_send_string>
}
 80012f2:	bf00      	nop
 80012f4:	3714      	adds	r7, #20
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd90      	pop	{r4, r7, pc}
 80012fa:	bf00      	nop
 80012fc:	0800a4b8 	.word	0x0800a4b8
 8001300:	200004c8 	.word	0x200004c8
 8001304:	0800a4bc 	.word	0x0800a4bc

08001308 <Uart_Send>:

void Uart_Send()
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
	sprintf((char*)Uart_TX_Buf, "TVOC:%d ppb\r\n",(int)Tvoc_ppb);
 800130c:	4b23      	ldr	r3, [pc, #140]	@ (800139c <Uart_Send+0x94>)
 800130e:	881b      	ldrh	r3, [r3, #0]
 8001310:	461a      	mov	r2, r3
 8001312:	4923      	ldr	r1, [pc, #140]	@ (80013a0 <Uart_Send+0x98>)
 8001314:	4823      	ldr	r0, [pc, #140]	@ (80013a4 <Uart_Send+0x9c>)
 8001316:	f007 fc93 	bl	8008c40 <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t*) Uart_TX_Buf,strlen((char*)Uart_TX_Buf) , HAL_MAX_DELAY);
 800131a:	4822      	ldr	r0, [pc, #136]	@ (80013a4 <Uart_Send+0x9c>)
 800131c:	f7fe ff18 	bl	8000150 <strlen>
 8001320:	4603      	mov	r3, r0
 8001322:	b29a      	uxth	r2, r3
 8001324:	f04f 33ff 	mov.w	r3, #4294967295
 8001328:	491e      	ldr	r1, [pc, #120]	@ (80013a4 <Uart_Send+0x9c>)
 800132a:	481f      	ldr	r0, [pc, #124]	@ (80013a8 <Uart_Send+0xa0>)
 800132c:	f004 f822 	bl	8005374 <HAL_UART_Transmit>
	sprintf((char*)Uart_TX_Buf, "CO:%d ppm\r\n",(int)CO_ppm);
 8001330:	4b1e      	ldr	r3, [pc, #120]	@ (80013ac <Uart_Send+0xa4>)
 8001332:	881b      	ldrh	r3, [r3, #0]
 8001334:	461a      	mov	r2, r3
 8001336:	491e      	ldr	r1, [pc, #120]	@ (80013b0 <Uart_Send+0xa8>)
 8001338:	481a      	ldr	r0, [pc, #104]	@ (80013a4 <Uart_Send+0x9c>)
 800133a:	f007 fc81 	bl	8008c40 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)Uart_TX_Buf,strlen((char*)Uart_TX_Buf) , HAL_MAX_DELAY);
 800133e:	4819      	ldr	r0, [pc, #100]	@ (80013a4 <Uart_Send+0x9c>)
 8001340:	f7fe ff06 	bl	8000150 <strlen>
 8001344:	4603      	mov	r3, r0
 8001346:	b29a      	uxth	r2, r3
 8001348:	f04f 33ff 	mov.w	r3, #4294967295
 800134c:	4915      	ldr	r1, [pc, #84]	@ (80013a4 <Uart_Send+0x9c>)
 800134e:	4816      	ldr	r0, [pc, #88]	@ (80013a8 <Uart_Send+0xa0>)
 8001350:	f004 f810 	bl	8005374 <HAL_UART_Transmit>
	sprintf((char*)Uart_TX_Buf, "CO2:%d ppm\r\n",(int)CO2_ppm);
 8001354:	4b17      	ldr	r3, [pc, #92]	@ (80013b4 <Uart_Send+0xac>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	461a      	mov	r2, r3
 800135a:	4917      	ldr	r1, [pc, #92]	@ (80013b8 <Uart_Send+0xb0>)
 800135c:	4811      	ldr	r0, [pc, #68]	@ (80013a4 <Uart_Send+0x9c>)
 800135e:	f007 fc6f 	bl	8008c40 <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t*)Uart_TX_Buf,strlen((char*)Uart_TX_Buf) , HAL_MAX_DELAY);
 8001362:	4810      	ldr	r0, [pc, #64]	@ (80013a4 <Uart_Send+0x9c>)
 8001364:	f7fe fef4 	bl	8000150 <strlen>
 8001368:	4603      	mov	r3, r0
 800136a:	b29a      	uxth	r2, r3
 800136c:	f04f 33ff 	mov.w	r3, #4294967295
 8001370:	490c      	ldr	r1, [pc, #48]	@ (80013a4 <Uart_Send+0x9c>)
 8001372:	480d      	ldr	r0, [pc, #52]	@ (80013a8 <Uart_Send+0xa0>)
 8001374:	f003 fffe 	bl	8005374 <HAL_UART_Transmit>
	sprintf((char*)Uart_TX_Buf, "--------\r\n");
 8001378:	4910      	ldr	r1, [pc, #64]	@ (80013bc <Uart_Send+0xb4>)
 800137a:	480a      	ldr	r0, [pc, #40]	@ (80013a4 <Uart_Send+0x9c>)
 800137c:	f007 fc60 	bl	8008c40 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)Uart_TX_Buf, strlen((char*)Uart_TX_Buf), HAL_MAX_DELAY);
 8001380:	4808      	ldr	r0, [pc, #32]	@ (80013a4 <Uart_Send+0x9c>)
 8001382:	f7fe fee5 	bl	8000150 <strlen>
 8001386:	4603      	mov	r3, r0
 8001388:	b29a      	uxth	r2, r3
 800138a:	f04f 33ff 	mov.w	r3, #4294967295
 800138e:	4905      	ldr	r1, [pc, #20]	@ (80013a4 <Uart_Send+0x9c>)
 8001390:	4805      	ldr	r0, [pc, #20]	@ (80013a8 <Uart_Send+0xa0>)
 8001392:	f003 ffef 	bl	8005374 <HAL_UART_Transmit>
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	200004b6 	.word	0x200004b6
 80013a0:	0800a4c4 	.word	0x0800a4c4
 80013a4:	200004d8 	.word	0x200004d8
 80013a8:	20000430 	.word	0x20000430
 80013ac:	200004c4 	.word	0x200004c4
 80013b0:	0800a4d4 	.word	0x0800a4d4
 80013b4:	200004be 	.word	0x200004be
 80013b8:	0800a4e0 	.word	0x0800a4e0
 80013bc:	0800a4f0 	.word	0x0800a4f0

080013c0 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a08      	ldr	r2, [pc, #32]	@ (80013f0 <HAL_UART_RxCpltCallback+0x30>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d104      	bne.n	80013dc <HAL_UART_RxCpltCallback+0x1c>
    {
    	osSemaphoreRelease(BinarySem_ISRHandle);
 80013d2:	4b08      	ldr	r3, [pc, #32]	@ (80013f4 <HAL_UART_RxCpltCallback+0x34>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4618      	mov	r0, r3
 80013d8:	f004 ff1a 	bl	8006210 <osSemaphoreRelease>
    }
    HAL_UART_Receive_IT(&huart1, Uart_RX_Buf, 1);
 80013dc:	2201      	movs	r2, #1
 80013de:	4906      	ldr	r1, [pc, #24]	@ (80013f8 <HAL_UART_RxCpltCallback+0x38>)
 80013e0:	4806      	ldr	r0, [pc, #24]	@ (80013fc <HAL_UART_RxCpltCallback+0x3c>)
 80013e2:	f004 f852 	bl	800548a <HAL_UART_Receive_IT>
}
 80013e6:	bf00      	nop
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40013800 	.word	0x40013800
 80013f4:	20000498 	.word	0x20000498
 80013f8:	20000500 	.word	0x20000500
 80013fc:	20000430 	.word	0x20000430

08001400 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001400:	b5b0      	push	{r4, r5, r7, lr}
 8001402:	b0b8      	sub	sp, #224	@ 0xe0
 8001404:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001406:	f000 ffa1 	bl	800234c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800140a:	f000 f909 	bl	8001620 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800140e:	f000 fa1b 	bl	8001848 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001412:	f000 f955 	bl	80016c0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001416:	f000 f991 	bl	800173c <MX_I2C1_Init>
  MX_I2C2_Init();
 800141a:	f000 f9bd 	bl	8001798 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 800141e:	f000 f9e9 	bl	80017f4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  CCS811_Init();
 8001422:	f7ff fce3 	bl	8000dec <CCS811_Init>
  CCS811_Reset();
 8001426:	f7ff fd2d 	bl	8000e84 <CCS811_Reset>
  CCS811_Set_Mode(CCS811_MODE_1SEC);
 800142a:	2001      	movs	r0, #1
 800142c:	f7ff fd18 	bl	8000e60 <CCS811_Set_Mode>
  CCS811_EnableInt();
 8001430:	f7ff fd74 	bl	8000f1c <CCS811_EnableInt>
  HAL_ADC_Start(&hadc1);
 8001434:	4865      	ldr	r0, [pc, #404]	@ (80015cc <main+0x1cc>)
 8001436:	f001 f8b7 	bl	80025a8 <HAL_ADC_Start>
  lcd_init();
 800143a:	f7ff fe33 	bl	80010a4 <lcd_init>
  HAL_UART_Receive_IT(&huart1, Uart_RX_Buf, 1);
 800143e:	2201      	movs	r2, #1
 8001440:	4963      	ldr	r1, [pc, #396]	@ (80015d0 <main+0x1d0>)
 8001442:	4864      	ldr	r0, [pc, #400]	@ (80015d4 <main+0x1d4>)
 8001444:	f004 f821 	bl	800548a <HAL_UART_Receive_IT>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of BinarySem_ISR */
  osSemaphoreDef(BinarySem_ISR);
 8001448:	2300      	movs	r3, #0
 800144a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800144e:	2300      	movs	r3, #0
 8001450:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  BinarySem_ISRHandle = osSemaphoreCreate(osSemaphore(BinarySem_ISR), 1);
 8001454:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8001458:	2101      	movs	r1, #1
 800145a:	4618      	mov	r0, r3
 800145c:	f004 fe58 	bl	8006110 <osSemaphoreCreate>
 8001460:	4603      	mov	r3, r0
 8001462:	4a5d      	ldr	r2, [pc, #372]	@ (80015d8 <main+0x1d8>)
 8001464:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of LCD_Queue */
  osMessageQDef(LCD_Queue, 16, SensorData);
 8001466:	4b5d      	ldr	r3, [pc, #372]	@ (80015dc <main+0x1dc>)
 8001468:	f107 04c8 	add.w	r4, r7, #200	@ 0xc8
 800146c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800146e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  LCD_QueueHandle = osMessageCreate(osMessageQ(LCD_Queue), NULL);
 8001472:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8001476:	2100      	movs	r1, #0
 8001478:	4618      	mov	r0, r3
 800147a:	f004 feff 	bl	800627c <osMessageCreate>
 800147e:	4603      	mov	r3, r0
 8001480:	4a57      	ldr	r2, [pc, #348]	@ (80015e0 <main+0x1e0>)
 8001482:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of CO_mea */
  osThreadDef(CO_mea, StartCO_mea, osPriorityNormal, 0, 128);
 8001484:	4b57      	ldr	r3, [pc, #348]	@ (80015e4 <main+0x1e4>)
 8001486:	f107 04ac 	add.w	r4, r7, #172	@ 0xac
 800148a:	461d      	mov	r5, r3
 800148c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800148e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001490:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001494:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  CO_meaHandle = osThreadCreate(osThread(CO_mea), NULL);
 8001498:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800149c:	2100      	movs	r1, #0
 800149e:	4618      	mov	r0, r3
 80014a0:	f004 fdc1 	bl	8006026 <osThreadCreate>
 80014a4:	4603      	mov	r3, r0
 80014a6:	4a50      	ldr	r2, [pc, #320]	@ (80015e8 <main+0x1e8>)
 80014a8:	6013      	str	r3, [r2, #0]

  /* definition and creation of Warning */
  osThreadDef(Warning, StartWarning, osPriorityIdle, 0, 128);
 80014aa:	4b50      	ldr	r3, [pc, #320]	@ (80015ec <main+0x1ec>)
 80014ac:	f107 0490 	add.w	r4, r7, #144	@ 0x90
 80014b0:	461d      	mov	r5, r3
 80014b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014b6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80014ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  WarningHandle = osThreadCreate(osThread(Warning), NULL);
 80014be:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80014c2:	2100      	movs	r1, #0
 80014c4:	4618      	mov	r0, r3
 80014c6:	f004 fdae 	bl	8006026 <osThreadCreate>
 80014ca:	4603      	mov	r3, r0
 80014cc:	4a48      	ldr	r2, [pc, #288]	@ (80015f0 <main+0x1f0>)
 80014ce:	6013      	str	r3, [r2, #0]

  /* definition and creation of LCD */
  osThreadDef(LCD, StartLCD, osPriorityIdle, 0, 128);
 80014d0:	4b48      	ldr	r3, [pc, #288]	@ (80015f4 <main+0x1f4>)
 80014d2:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 80014d6:	461d      	mov	r5, r3
 80014d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014dc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80014e0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LCDHandle = osThreadCreate(osThread(LCD), NULL);
 80014e4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80014e8:	2100      	movs	r1, #0
 80014ea:	4618      	mov	r0, r3
 80014ec:	f004 fd9b 	bl	8006026 <osThreadCreate>
 80014f0:	4603      	mov	r3, r0
 80014f2:	4a41      	ldr	r2, [pc, #260]	@ (80015f8 <main+0x1f8>)
 80014f4:	6013      	str	r3, [r2, #0]

  /* definition and creation of CO2_mea */
  osThreadDef(CO2_mea, StartCO2_mea, osPriorityIdle, 0, 128);
 80014f6:	4b41      	ldr	r3, [pc, #260]	@ (80015fc <main+0x1fc>)
 80014f8:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 80014fc:	461d      	mov	r5, r3
 80014fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001500:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001502:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001506:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  CO2_meaHandle = osThreadCreate(osThread(CO2_mea), NULL);
 800150a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800150e:	2100      	movs	r1, #0
 8001510:	4618      	mov	r0, r3
 8001512:	f004 fd88 	bl	8006026 <osThreadCreate>
 8001516:	4603      	mov	r3, r0
 8001518:	4a39      	ldr	r2, [pc, #228]	@ (8001600 <main+0x200>)
 800151a:	6013      	str	r3, [r2, #0]

  /* definition and creation of TVOC_mea */
  osThreadDef(TVOC_mea, StartTVOC_mea, osPriorityIdle, 0, 128);
 800151c:	4b39      	ldr	r3, [pc, #228]	@ (8001604 <main+0x204>)
 800151e:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8001522:	461d      	mov	r5, r3
 8001524:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001526:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001528:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800152c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TVOC_meaHandle = osThreadCreate(osThread(TVOC_mea), NULL);
 8001530:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001534:	2100      	movs	r1, #0
 8001536:	4618      	mov	r0, r3
 8001538:	f004 fd75 	bl	8006026 <osThreadCreate>
 800153c:	4603      	mov	r3, r0
 800153e:	4a32      	ldr	r2, [pc, #200]	@ (8001608 <main+0x208>)
 8001540:	6013      	str	r3, [r2, #0]

  /* definition and creation of UART_Send */
  osThreadDef(UART_Send, StartUART_Send, osPriorityIdle, 0, 128);
 8001542:	4b32      	ldr	r3, [pc, #200]	@ (800160c <main+0x20c>)
 8001544:	f107 0420 	add.w	r4, r7, #32
 8001548:	461d      	mov	r5, r3
 800154a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800154c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800154e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001552:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UART_SendHandle = osThreadCreate(osThread(UART_Send), NULL);
 8001556:	f107 0320 	add.w	r3, r7, #32
 800155a:	2100      	movs	r1, #0
 800155c:	4618      	mov	r0, r3
 800155e:	f004 fd62 	bl	8006026 <osThreadCreate>
 8001562:	4603      	mov	r3, r0
 8001564:	4a2a      	ldr	r2, [pc, #168]	@ (8001610 <main+0x210>)
 8001566:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_ISR */
  osThreadDef(Task_ISR, StartTask_ISR, osPriorityRealtime, 0, 128);
 8001568:	4b2a      	ldr	r3, [pc, #168]	@ (8001614 <main+0x214>)
 800156a:	1d3c      	adds	r4, r7, #4
 800156c:	461d      	mov	r5, r3
 800156e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001570:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001572:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001576:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_ISRHandle = osThreadCreate(osThread(Task_ISR), NULL);
 800157a:	1d3b      	adds	r3, r7, #4
 800157c:	2100      	movs	r1, #0
 800157e:	4618      	mov	r0, r3
 8001580:	f004 fd51 	bl	8006026 <osThreadCreate>
 8001584:	4603      	mov	r3, r0
 8001586:	4a24      	ldr	r2, [pc, #144]	@ (8001618 <main+0x218>)
 8001588:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  task_ids[0] = CO_meaHandle;
 800158a:	4b17      	ldr	r3, [pc, #92]	@ (80015e8 <main+0x1e8>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a23      	ldr	r2, [pc, #140]	@ (800161c <main+0x21c>)
 8001590:	6013      	str	r3, [r2, #0]
  task_ids[1] = CO2_meaHandle;
 8001592:	4b1b      	ldr	r3, [pc, #108]	@ (8001600 <main+0x200>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a21      	ldr	r2, [pc, #132]	@ (800161c <main+0x21c>)
 8001598:	6053      	str	r3, [r2, #4]
  task_ids[2] = TVOC_meaHandle;
 800159a:	4b1b      	ldr	r3, [pc, #108]	@ (8001608 <main+0x208>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a1f      	ldr	r2, [pc, #124]	@ (800161c <main+0x21c>)
 80015a0:	6093      	str	r3, [r2, #8]
  task_ids[3] = WarningHandle;
 80015a2:	4b13      	ldr	r3, [pc, #76]	@ (80015f0 <main+0x1f0>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a1d      	ldr	r2, [pc, #116]	@ (800161c <main+0x21c>)
 80015a8:	60d3      	str	r3, [r2, #12]
  task_ids[4] = LCDHandle;
 80015aa:	4b13      	ldr	r3, [pc, #76]	@ (80015f8 <main+0x1f8>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a1b      	ldr	r2, [pc, #108]	@ (800161c <main+0x21c>)
 80015b0:	6113      	str	r3, [r2, #16]
  task_ids[5] = UART_SendHandle;
 80015b2:	4b17      	ldr	r3, [pc, #92]	@ (8001610 <main+0x210>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a19      	ldr	r2, [pc, #100]	@ (800161c <main+0x21c>)
 80015b8:	6153      	str	r3, [r2, #20]

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80015ba:	f004 fd1d 	bl	8005ff8 <osKernelStart>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	EDFScheduler();
 80015be:	f000 f9b1 	bl	8001924 <EDFScheduler>
	osDelay(100);
 80015c2:	2064      	movs	r0, #100	@ 0x64
 80015c4:	f004 fd90 	bl	80060e8 <osDelay>
	EDFScheduler();
 80015c8:	bf00      	nop
 80015ca:	e7f8      	b.n	80015be <main+0x1be>
 80015cc:	20000358 	.word	0x20000358
 80015d0:	20000500 	.word	0x20000500
 80015d4:	20000430 	.word	0x20000430
 80015d8:	20000498 	.word	0x20000498
 80015dc:	0800a4fc 	.word	0x0800a4fc
 80015e0:	20000494 	.word	0x20000494
 80015e4:	0800a514 	.word	0x0800a514
 80015e8:	20000478 	.word	0x20000478
 80015ec:	0800a538 	.word	0x0800a538
 80015f0:	2000047c 	.word	0x2000047c
 80015f4:	0800a558 	.word	0x0800a558
 80015f8:	20000480 	.word	0x20000480
 80015fc:	0800a57c 	.word	0x0800a57c
 8001600:	20000484 	.word	0x20000484
 8001604:	0800a5a4 	.word	0x0800a5a4
 8001608:	20000488 	.word	0x20000488
 800160c:	0800a5cc 	.word	0x0800a5cc
 8001610:	2000048c 	.word	0x2000048c
 8001614:	0800a5f4 	.word	0x0800a5f4
 8001618:	20000490 	.word	0x20000490
 800161c:	2000049c 	.word	0x2000049c

08001620 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b094      	sub	sp, #80	@ 0x50
 8001624:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001626:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800162a:	2228      	movs	r2, #40	@ 0x28
 800162c:	2100      	movs	r1, #0
 800162e:	4618      	mov	r0, r3
 8001630:	f007 fb26 	bl	8008c80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001634:	f107 0314 	add.w	r3, r7, #20
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	605a      	str	r2, [r3, #4]
 800163e:	609a      	str	r2, [r3, #8]
 8001640:	60da      	str	r2, [r3, #12]
 8001642:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001644:	1d3b      	adds	r3, r7, #4
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]
 800164a:	605a      	str	r2, [r3, #4]
 800164c:	609a      	str	r2, [r3, #8]
 800164e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001650:	2302      	movs	r3, #2
 8001652:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001654:	2301      	movs	r3, #1
 8001656:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001658:	2310      	movs	r3, #16
 800165a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800165c:	2300      	movs	r3, #0
 800165e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001660:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001664:	4618      	mov	r0, r3
 8001666:	f002 ff01 	bl	800446c <HAL_RCC_OscConfig>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8001670:	f000 fbad 	bl	8001dce <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001674:	230f      	movs	r3, #15
 8001676:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001678:	2300      	movs	r3, #0
 800167a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800167c:	2300      	movs	r3, #0
 800167e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001680:	2300      	movs	r3, #0
 8001682:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001684:	2300      	movs	r3, #0
 8001686:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001688:	f107 0314 	add.w	r3, r7, #20
 800168c:	2100      	movs	r1, #0
 800168e:	4618      	mov	r0, r3
 8001690:	f003 f96e 	bl	8004970 <HAL_RCC_ClockConfig>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800169a:	f000 fb98 	bl	8001dce <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800169e:	2302      	movs	r3, #2
 80016a0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80016a2:	2300      	movs	r3, #0
 80016a4:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016a6:	1d3b      	adds	r3, r7, #4
 80016a8:	4618      	mov	r0, r3
 80016aa:	f003 fb1f 	bl	8004cec <HAL_RCCEx_PeriphCLKConfig>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80016b4:	f000 fb8b 	bl	8001dce <Error_Handler>
  }
}
 80016b8:	bf00      	nop
 80016ba:	3750      	adds	r7, #80	@ 0x50
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016c6:	1d3b      	adds	r3, r7, #4
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80016d0:	4b18      	ldr	r3, [pc, #96]	@ (8001734 <MX_ADC1_Init+0x74>)
 80016d2:	4a19      	ldr	r2, [pc, #100]	@ (8001738 <MX_ADC1_Init+0x78>)
 80016d4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80016d6:	4b17      	ldr	r3, [pc, #92]	@ (8001734 <MX_ADC1_Init+0x74>)
 80016d8:	2200      	movs	r2, #0
 80016da:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80016dc:	4b15      	ldr	r3, [pc, #84]	@ (8001734 <MX_ADC1_Init+0x74>)
 80016de:	2201      	movs	r2, #1
 80016e0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80016e2:	4b14      	ldr	r3, [pc, #80]	@ (8001734 <MX_ADC1_Init+0x74>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016e8:	4b12      	ldr	r3, [pc, #72]	@ (8001734 <MX_ADC1_Init+0x74>)
 80016ea:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80016ee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016f0:	4b10      	ldr	r3, [pc, #64]	@ (8001734 <MX_ADC1_Init+0x74>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80016f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001734 <MX_ADC1_Init+0x74>)
 80016f8:	2201      	movs	r2, #1
 80016fa:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016fc:	480d      	ldr	r0, [pc, #52]	@ (8001734 <MX_ADC1_Init+0x74>)
 80016fe:	f000 fe7b 	bl	80023f8 <HAL_ADC_Init>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001708:	f000 fb61 	bl	8001dce <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800170c:	2300      	movs	r3, #0
 800170e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001710:	2301      	movs	r3, #1
 8001712:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001714:	2300      	movs	r3, #0
 8001716:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001718:	1d3b      	adds	r3, r7, #4
 800171a:	4619      	mov	r1, r3
 800171c:	4805      	ldr	r0, [pc, #20]	@ (8001734 <MX_ADC1_Init+0x74>)
 800171e:	f000 fffd 	bl	800271c <HAL_ADC_ConfigChannel>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001728:	f000 fb51 	bl	8001dce <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800172c:	bf00      	nop
 800172e:	3710      	adds	r7, #16
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	20000358 	.word	0x20000358
 8001738:	40012400 	.word	0x40012400

0800173c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001740:	4b12      	ldr	r3, [pc, #72]	@ (800178c <MX_I2C1_Init+0x50>)
 8001742:	4a13      	ldr	r2, [pc, #76]	@ (8001790 <MX_I2C1_Init+0x54>)
 8001744:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001746:	4b11      	ldr	r3, [pc, #68]	@ (800178c <MX_I2C1_Init+0x50>)
 8001748:	4a12      	ldr	r2, [pc, #72]	@ (8001794 <MX_I2C1_Init+0x58>)
 800174a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800174c:	4b0f      	ldr	r3, [pc, #60]	@ (800178c <MX_I2C1_Init+0x50>)
 800174e:	2200      	movs	r2, #0
 8001750:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001752:	4b0e      	ldr	r3, [pc, #56]	@ (800178c <MX_I2C1_Init+0x50>)
 8001754:	2200      	movs	r2, #0
 8001756:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001758:	4b0c      	ldr	r3, [pc, #48]	@ (800178c <MX_I2C1_Init+0x50>)
 800175a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800175e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001760:	4b0a      	ldr	r3, [pc, #40]	@ (800178c <MX_I2C1_Init+0x50>)
 8001762:	2200      	movs	r2, #0
 8001764:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001766:	4b09      	ldr	r3, [pc, #36]	@ (800178c <MX_I2C1_Init+0x50>)
 8001768:	2200      	movs	r2, #0
 800176a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800176c:	4b07      	ldr	r3, [pc, #28]	@ (800178c <MX_I2C1_Init+0x50>)
 800176e:	2200      	movs	r2, #0
 8001770:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001772:	4b06      	ldr	r3, [pc, #24]	@ (800178c <MX_I2C1_Init+0x50>)
 8001774:	2200      	movs	r2, #0
 8001776:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001778:	4804      	ldr	r0, [pc, #16]	@ (800178c <MX_I2C1_Init+0x50>)
 800177a:	f001 fc91 	bl	80030a0 <HAL_I2C_Init>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001784:	f000 fb23 	bl	8001dce <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001788:	bf00      	nop
 800178a:	bd80      	pop	{r7, pc}
 800178c:	20000388 	.word	0x20000388
 8001790:	40005400 	.word	0x40005400
 8001794:	000186a0 	.word	0x000186a0

08001798 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800179c:	4b12      	ldr	r3, [pc, #72]	@ (80017e8 <MX_I2C2_Init+0x50>)
 800179e:	4a13      	ldr	r2, [pc, #76]	@ (80017ec <MX_I2C2_Init+0x54>)
 80017a0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80017a2:	4b11      	ldr	r3, [pc, #68]	@ (80017e8 <MX_I2C2_Init+0x50>)
 80017a4:	4a12      	ldr	r2, [pc, #72]	@ (80017f0 <MX_I2C2_Init+0x58>)
 80017a6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017a8:	4b0f      	ldr	r3, [pc, #60]	@ (80017e8 <MX_I2C2_Init+0x50>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80017ae:	4b0e      	ldr	r3, [pc, #56]	@ (80017e8 <MX_I2C2_Init+0x50>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017b4:	4b0c      	ldr	r3, [pc, #48]	@ (80017e8 <MX_I2C2_Init+0x50>)
 80017b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80017ba:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017bc:	4b0a      	ldr	r3, [pc, #40]	@ (80017e8 <MX_I2C2_Init+0x50>)
 80017be:	2200      	movs	r2, #0
 80017c0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80017c2:	4b09      	ldr	r3, [pc, #36]	@ (80017e8 <MX_I2C2_Init+0x50>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017c8:	4b07      	ldr	r3, [pc, #28]	@ (80017e8 <MX_I2C2_Init+0x50>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017ce:	4b06      	ldr	r3, [pc, #24]	@ (80017e8 <MX_I2C2_Init+0x50>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80017d4:	4804      	ldr	r0, [pc, #16]	@ (80017e8 <MX_I2C2_Init+0x50>)
 80017d6:	f001 fc63 	bl	80030a0 <HAL_I2C_Init>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80017e0:	f000 faf5 	bl	8001dce <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80017e4:	bf00      	nop
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	200003dc 	.word	0x200003dc
 80017ec:	40005800 	.word	0x40005800
 80017f0:	000186a0 	.word	0x000186a0

080017f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017f8:	4b11      	ldr	r3, [pc, #68]	@ (8001840 <MX_USART1_UART_Init+0x4c>)
 80017fa:	4a12      	ldr	r2, [pc, #72]	@ (8001844 <MX_USART1_UART_Init+0x50>)
 80017fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80017fe:	4b10      	ldr	r3, [pc, #64]	@ (8001840 <MX_USART1_UART_Init+0x4c>)
 8001800:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001804:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001806:	4b0e      	ldr	r3, [pc, #56]	@ (8001840 <MX_USART1_UART_Init+0x4c>)
 8001808:	2200      	movs	r2, #0
 800180a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800180c:	4b0c      	ldr	r3, [pc, #48]	@ (8001840 <MX_USART1_UART_Init+0x4c>)
 800180e:	2200      	movs	r2, #0
 8001810:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001812:	4b0b      	ldr	r3, [pc, #44]	@ (8001840 <MX_USART1_UART_Init+0x4c>)
 8001814:	2200      	movs	r2, #0
 8001816:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001818:	4b09      	ldr	r3, [pc, #36]	@ (8001840 <MX_USART1_UART_Init+0x4c>)
 800181a:	220c      	movs	r2, #12
 800181c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800181e:	4b08      	ldr	r3, [pc, #32]	@ (8001840 <MX_USART1_UART_Init+0x4c>)
 8001820:	2200      	movs	r2, #0
 8001822:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001824:	4b06      	ldr	r3, [pc, #24]	@ (8001840 <MX_USART1_UART_Init+0x4c>)
 8001826:	2200      	movs	r2, #0
 8001828:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800182a:	4805      	ldr	r0, [pc, #20]	@ (8001840 <MX_USART1_UART_Init+0x4c>)
 800182c:	f003 fd52 	bl	80052d4 <HAL_UART_Init>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001836:	f000 faca 	bl	8001dce <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800183a:	bf00      	nop
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	20000430 	.word	0x20000430
 8001844:	40013800 	.word	0x40013800

08001848 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b088      	sub	sp, #32
 800184c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800184e:	f107 0310 	add.w	r3, r7, #16
 8001852:	2200      	movs	r2, #0
 8001854:	601a      	str	r2, [r3, #0]
 8001856:	605a      	str	r2, [r3, #4]
 8001858:	609a      	str	r2, [r3, #8]
 800185a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800185c:	4b2e      	ldr	r3, [pc, #184]	@ (8001918 <MX_GPIO_Init+0xd0>)
 800185e:	699b      	ldr	r3, [r3, #24]
 8001860:	4a2d      	ldr	r2, [pc, #180]	@ (8001918 <MX_GPIO_Init+0xd0>)
 8001862:	f043 0310 	orr.w	r3, r3, #16
 8001866:	6193      	str	r3, [r2, #24]
 8001868:	4b2b      	ldr	r3, [pc, #172]	@ (8001918 <MX_GPIO_Init+0xd0>)
 800186a:	699b      	ldr	r3, [r3, #24]
 800186c:	f003 0310 	and.w	r3, r3, #16
 8001870:	60fb      	str	r3, [r7, #12]
 8001872:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001874:	4b28      	ldr	r3, [pc, #160]	@ (8001918 <MX_GPIO_Init+0xd0>)
 8001876:	699b      	ldr	r3, [r3, #24]
 8001878:	4a27      	ldr	r2, [pc, #156]	@ (8001918 <MX_GPIO_Init+0xd0>)
 800187a:	f043 0320 	orr.w	r3, r3, #32
 800187e:	6193      	str	r3, [r2, #24]
 8001880:	4b25      	ldr	r3, [pc, #148]	@ (8001918 <MX_GPIO_Init+0xd0>)
 8001882:	699b      	ldr	r3, [r3, #24]
 8001884:	f003 0320 	and.w	r3, r3, #32
 8001888:	60bb      	str	r3, [r7, #8]
 800188a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800188c:	4b22      	ldr	r3, [pc, #136]	@ (8001918 <MX_GPIO_Init+0xd0>)
 800188e:	699b      	ldr	r3, [r3, #24]
 8001890:	4a21      	ldr	r2, [pc, #132]	@ (8001918 <MX_GPIO_Init+0xd0>)
 8001892:	f043 0304 	orr.w	r3, r3, #4
 8001896:	6193      	str	r3, [r2, #24]
 8001898:	4b1f      	ldr	r3, [pc, #124]	@ (8001918 <MX_GPIO_Init+0xd0>)
 800189a:	699b      	ldr	r3, [r3, #24]
 800189c:	f003 0304 	and.w	r3, r3, #4
 80018a0:	607b      	str	r3, [r7, #4]
 80018a2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001918 <MX_GPIO_Init+0xd0>)
 80018a6:	699b      	ldr	r3, [r3, #24]
 80018a8:	4a1b      	ldr	r2, [pc, #108]	@ (8001918 <MX_GPIO_Init+0xd0>)
 80018aa:	f043 0308 	orr.w	r3, r3, #8
 80018ae:	6193      	str	r3, [r2, #24]
 80018b0:	4b19      	ldr	r3, [pc, #100]	@ (8001918 <MX_GPIO_Init+0xd0>)
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	f003 0308 	and.w	r3, r3, #8
 80018b8:	603b      	str	r3, [r7, #0]
 80018ba:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CCS_RST_GPIO_Port, CCS_RST_Pin, GPIO_PIN_SET);
 80018bc:	2201      	movs	r2, #1
 80018be:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80018c2:	4816      	ldr	r0, [pc, #88]	@ (800191c <MX_GPIO_Init+0xd4>)
 80018c4:	f001 fbd4 	bl	8003070 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, L1_LED_Pin|L2_LED_Pin|L3_LED_Pin, GPIO_PIN_SET);
 80018c8:	2201      	movs	r2, #1
 80018ca:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 80018ce:	4814      	ldr	r0, [pc, #80]	@ (8001920 <MX_GPIO_Init+0xd8>)
 80018d0:	f001 fbce 	bl	8003070 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CCS_RST_Pin */
  GPIO_InitStruct.Pin = CCS_RST_Pin;
 80018d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80018d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018da:	2301      	movs	r3, #1
 80018dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018de:	2300      	movs	r3, #0
 80018e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e2:	2302      	movs	r3, #2
 80018e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CCS_RST_GPIO_Port, &GPIO_InitStruct);
 80018e6:	f107 0310 	add.w	r3, r7, #16
 80018ea:	4619      	mov	r1, r3
 80018ec:	480b      	ldr	r0, [pc, #44]	@ (800191c <MX_GPIO_Init+0xd4>)
 80018ee:	f001 fa3b 	bl	8002d68 <HAL_GPIO_Init>

  /*Configure GPIO pins : L1_LED_Pin L2_LED_Pin L3_LED_Pin */
  GPIO_InitStruct.Pin = L1_LED_Pin|L2_LED_Pin|L3_LED_Pin;
 80018f2:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 80018f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f8:	2301      	movs	r3, #1
 80018fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fc:	2300      	movs	r3, #0
 80018fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001900:	2302      	movs	r3, #2
 8001902:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001904:	f107 0310 	add.w	r3, r7, #16
 8001908:	4619      	mov	r1, r3
 800190a:	4805      	ldr	r0, [pc, #20]	@ (8001920 <MX_GPIO_Init+0xd8>)
 800190c:	f001 fa2c 	bl	8002d68 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001910:	bf00      	nop
 8001912:	3720      	adds	r7, #32
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	40021000 	.word	0x40021000
 800191c:	40011000 	.word	0x40011000
 8001920:	40010c00 	.word	0x40010c00

08001924 <EDFScheduler>:

/* USER CODE BEGIN 4 */
void EDFScheduler() {
 8001924:	b590      	push	{r4, r7, lr}
 8001926:	b08d      	sub	sp, #52	@ 0x34
 8001928:	af00      	add	r7, sp, #0
    uint32_t current_time = osKernelSysTick(); // Lấy th�?i gian hiện tại
 800192a:	f004 fb6c 	bl	8006006 <osKernelSysTick>
 800192e:	61f8      	str	r0, [r7, #28]

    // Cập nhật deadline nếu đã quá hạn
    for (int i = 0; i < MAX_TASK; i++) {
 8001930:	2300      	movs	r3, #0
 8001932:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001934:	e018      	b.n	8001968 <EDFScheduler+0x44>
        if (current_time >= deadlines[i]) {
 8001936:	4a42      	ldr	r2, [pc, #264]	@ (8001a40 <EDFScheduler+0x11c>)
 8001938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800193a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800193e:	69fa      	ldr	r2, [r7, #28]
 8001940:	429a      	cmp	r2, r3
 8001942:	d30e      	bcc.n	8001962 <EDFScheduler+0x3e>
            deadlines[i] += tasks[i].period; // Reset deadline
 8001944:	4a3e      	ldr	r2, [pc, #248]	@ (8001a40 <EDFScheduler+0x11c>)
 8001946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001948:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800194c:	493d      	ldr	r1, [pc, #244]	@ (8001a44 <EDFScheduler+0x120>)
 800194e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001950:	011b      	lsls	r3, r3, #4
 8001952:	440b      	add	r3, r1
 8001954:	330c      	adds	r3, #12
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	441a      	add	r2, r3
 800195a:	4939      	ldr	r1, [pc, #228]	@ (8001a40 <EDFScheduler+0x11c>)
 800195c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800195e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (int i = 0; i < MAX_TASK; i++) {
 8001962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001964:	3301      	adds	r3, #1
 8001966:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800196a:	2b05      	cmp	r3, #5
 800196c:	dde3      	ble.n	8001936 <EDFScheduler+0x12>
        }
    }

    // Sắp xếp các task theo deadline gần nhất (Bubble Sort)
    for (int i = 0; i < MAX_TASK-1; i++) {
 800196e:	2300      	movs	r3, #0
 8001970:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001972:	e045      	b.n	8001a00 <EDFScheduler+0xdc>
        for (int j = i + 1; j < MAX_TASK; j++) {
 8001974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001976:	3301      	adds	r3, #1
 8001978:	627b      	str	r3, [r7, #36]	@ 0x24
 800197a:	e03b      	b.n	80019f4 <EDFScheduler+0xd0>
            if (deadlines[i] > deadlines[j]) {
 800197c:	4a30      	ldr	r2, [pc, #192]	@ (8001a40 <EDFScheduler+0x11c>)
 800197e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001980:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001984:	492e      	ldr	r1, [pc, #184]	@ (8001a40 <EDFScheduler+0x11c>)
 8001986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001988:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800198c:	429a      	cmp	r2, r3
 800198e:	d92e      	bls.n	80019ee <EDFScheduler+0xca>
                uint32_t temp = deadlines[i];
 8001990:	4a2b      	ldr	r2, [pc, #172]	@ (8001a40 <EDFScheduler+0x11c>)
 8001992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001994:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001998:	617b      	str	r3, [r7, #20]
                deadlines[i] = deadlines[j];
 800199a:	4a29      	ldr	r2, [pc, #164]	@ (8001a40 <EDFScheduler+0x11c>)
 800199c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800199e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80019a2:	4927      	ldr	r1, [pc, #156]	@ (8001a40 <EDFScheduler+0x11c>)
 80019a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                deadlines[j] = temp;
 80019aa:	4925      	ldr	r1, [pc, #148]	@ (8001a40 <EDFScheduler+0x11c>)
 80019ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ae:	697a      	ldr	r2, [r7, #20]
 80019b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                TaskConfig temp_task = tasks[i];
 80019b4:	4a23      	ldr	r2, [pc, #140]	@ (8001a44 <EDFScheduler+0x120>)
 80019b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019b8:	011b      	lsls	r3, r3, #4
 80019ba:	4413      	add	r3, r2
 80019bc:	1d3c      	adds	r4, r7, #4
 80019be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                tasks[i] = tasks[j];
 80019c4:	4a1f      	ldr	r2, [pc, #124]	@ (8001a44 <EDFScheduler+0x120>)
 80019c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019c8:	011b      	lsls	r3, r3, #4
 80019ca:	18d1      	adds	r1, r2, r3
 80019cc:	4a1d      	ldr	r2, [pc, #116]	@ (8001a44 <EDFScheduler+0x120>)
 80019ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d0:	011b      	lsls	r3, r3, #4
 80019d2:	4413      	add	r3, r2
 80019d4:	460c      	mov	r4, r1
 80019d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019d8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                tasks[j] = temp_task;
 80019dc:	4a19      	ldr	r2, [pc, #100]	@ (8001a44 <EDFScheduler+0x120>)
 80019de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e0:	011b      	lsls	r3, r3, #4
 80019e2:	4413      	add	r3, r2
 80019e4:	461c      	mov	r4, r3
 80019e6:	1d3b      	adds	r3, r7, #4
 80019e8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019ea:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        for (int j = i + 1; j < MAX_TASK; j++) {
 80019ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f0:	3301      	adds	r3, #1
 80019f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80019f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f6:	2b05      	cmp	r3, #5
 80019f8:	ddc0      	ble.n	800197c <EDFScheduler+0x58>
    for (int i = 0; i < MAX_TASK-1; i++) {
 80019fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019fc:	3301      	adds	r3, #1
 80019fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a02:	2b04      	cmp	r3, #4
 8001a04:	ddb6      	ble.n	8001974 <EDFScheduler+0x50>
            }
        }
    }
    // Cập nhật độ ưu tiên
    for (int i = 0; i < MAX_TASK; i++) {
 8001a06:	2300      	movs	r3, #0
 8001a08:	623b      	str	r3, [r7, #32]
 8001a0a:	e010      	b.n	8001a2e <EDFScheduler+0x10a>
        osPriority priority = osPriorityIdle + (osPriorityRealtime - i-1);
 8001a0c:	6a3b      	ldr	r3, [r7, #32]
 8001a0e:	b21b      	sxth	r3, r3
 8001a10:	43db      	mvns	r3, r3
 8001a12:	837b      	strh	r3, [r7, #26]
        osThreadSetPriority(task_ids[i], priority);
 8001a14:	4a0c      	ldr	r2, [pc, #48]	@ (8001a48 <EDFScheduler+0x124>)
 8001a16:	6a3b      	ldr	r3, [r7, #32]
 8001a18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a1c:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8001a20:	4611      	mov	r1, r2
 8001a22:	4618      	mov	r0, r3
 8001a24:	f004 fb4b 	bl	80060be <osThreadSetPriority>
    for (int i = 0; i < MAX_TASK; i++) {
 8001a28:	6a3b      	ldr	r3, [r7, #32]
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	623b      	str	r3, [r7, #32]
 8001a2e:	6a3b      	ldr	r3, [r7, #32]
 8001a30:	2b05      	cmp	r3, #5
 8001a32:	ddeb      	ble.n	8001a0c <EDFScheduler+0xe8>
    }
}
 8001a34:	bf00      	nop
 8001a36:	bf00      	nop
 8001a38:	3734      	adds	r7, #52	@ 0x34
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd90      	pop	{r4, r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	20000060 	.word	0x20000060
 8001a44:	20000000 	.word	0x20000000
 8001a48:	2000049c 	.word	0x2000049c

08001a4c <StartCO_mea>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCO_mea */
void StartCO_mea(void const * argument)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b08a      	sub	sp, #40	@ 0x28
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	SensorData data3;
	snprintf(data3.sensorName, sizeof(data3.sensorName), "CO");
 8001a54:	f107 030c 	add.w	r3, r7, #12
 8001a58:	3304      	adds	r3, #4
 8001a5a:	4a19      	ldr	r2, [pc, #100]	@ (8001ac0 <StartCO_mea+0x74>)
 8001a5c:	210a      	movs	r1, #10
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f007 f8ba 	bl	8008bd8 <sniprintf>
	snprintf(data3.unit, sizeof(data3.unit), "ppm");
 8001a64:	f107 030c 	add.w	r3, r7, #12
 8001a68:	4a16      	ldr	r2, [pc, #88]	@ (8001ac4 <StartCO_mea+0x78>)
 8001a6a:	2104      	movs	r1, #4
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f007 f8b3 	bl	8008bd8 <sniprintf>
	uint32_t task_index = 0;
 8001a72:	2300      	movs	r3, #0
 8001a74:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t execution_time = tasks[task_index].execution_time;  // Th ?i gian thực thi của task
 8001a76:	4a14      	ldr	r2, [pc, #80]	@ (8001ac8 <StartCO_mea+0x7c>)
 8001a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a7a:	011b      	lsls	r3, r3, #4
 8001a7c:	4413      	add	r3, r2
 8001a7e:	3304      	adds	r3, #4
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	623b      	str	r3, [r7, #32]
	uint32_t period = tasks[task_index].period;  // Chu kỳ của task
 8001a84:	4a10      	ldr	r2, [pc, #64]	@ (8001ac8 <StartCO_mea+0x7c>)
 8001a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a88:	011b      	lsls	r3, r3, #4
 8001a8a:	4413      	add	r3, r2
 8001a8c:	330c      	adds	r3, #12
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	61fb      	str	r3, [r7, #28]
  /* Infinite loop */
  for(;;)
  {
	  CO_measure();
 8001a92:	f7ff fba5 	bl	80011e0 <CO_measure>
	  data3.value = CO_ppm;
 8001a96:	4b0d      	ldr	r3, [pc, #52]	@ (8001acc <StartCO_mea+0x80>)
 8001a98:	881b      	ldrh	r3, [r3, #0]
 8001a9a:	837b      	strh	r3, [r7, #26]
	  osMessagePut(LCD_QueueHandle, (uint32_t)(uintptr_t)&data3, osWaitForever);
 8001a9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ad0 <StartCO_mea+0x84>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f107 010c 	add.w	r1, r7, #12
 8001aa4:	f04f 32ff 	mov.w	r2, #4294967295
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f004 fc0f 	bl	80062cc <osMessagePut>
	  osDelay(period - execution_time);
 8001aae:	69fa      	ldr	r2, [r7, #28]
 8001ab0:	6a3b      	ldr	r3, [r7, #32]
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f004 fb17 	bl	80060e8 <osDelay>
	  CO_measure();
 8001aba:	bf00      	nop
 8001abc:	e7e9      	b.n	8001a92 <StartCO_mea+0x46>
 8001abe:	bf00      	nop
 8001ac0:	0800a610 	.word	0x0800a610
 8001ac4:	0800a614 	.word	0x0800a614
 8001ac8:	20000000 	.word	0x20000000
 8001acc:	200004c4 	.word	0x200004c4
 8001ad0:	20000494 	.word	0x20000494

08001ad4 <StartWarning>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartWarning */
void StartWarning(void const * argument)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b086      	sub	sp, #24
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartWarning */
	uint32_t task_index = 3;
 8001adc:	2303      	movs	r3, #3
 8001ade:	617b      	str	r3, [r7, #20]
	uint32_t execution_time = tasks[task_index].execution_time;  // Th ?i gian thực thi của task
 8001ae0:	4a0b      	ldr	r2, [pc, #44]	@ (8001b10 <StartWarning+0x3c>)
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	011b      	lsls	r3, r3, #4
 8001ae6:	4413      	add	r3, r2
 8001ae8:	3304      	adds	r3, #4
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	613b      	str	r3, [r7, #16]
	uint32_t period = tasks[task_index].period;  // Chu kỳ của task
 8001aee:	4a08      	ldr	r2, [pc, #32]	@ (8001b10 <StartWarning+0x3c>)
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	011b      	lsls	r3, r3, #4
 8001af4:	4413      	add	r3, r2
 8001af6:	330c      	adds	r3, #12
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	Warning();
 8001afc:	f000 fbd0 	bl	80022a0 <Warning>
    osDelay(period-execution_time);
 8001b00:	68fa      	ldr	r2, [r7, #12]
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	4618      	mov	r0, r3
 8001b08:	f004 faee 	bl	80060e8 <osDelay>
	Warning();
 8001b0c:	bf00      	nop
 8001b0e:	e7f5      	b.n	8001afc <StartWarning+0x28>
 8001b10:	20000000 	.word	0x20000000

08001b14 <StartLCD>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLCD */
void StartLCD(void const * argument)
{
 8001b14:	b590      	push	{r4, r7, lr}
 8001b16:	b08d      	sub	sp, #52	@ 0x34
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLCD */
	osEvent evt;
	SensorData receivedData;
	uint32_t task_index = 4;
 8001b1c:	2304      	movs	r3, #4
 8001b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t execution_time = tasks[task_index].execution_time;  // Th ?i gian thực thi của task
 8001b20:	4a16      	ldr	r2, [pc, #88]	@ (8001b7c <StartLCD+0x68>)
 8001b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b24:	011b      	lsls	r3, r3, #4
 8001b26:	4413      	add	r3, r2
 8001b28:	3304      	adds	r3, #4
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t period = tasks[task_index].period;  // Chu kỳ của task
 8001b2e:	4a13      	ldr	r2, [pc, #76]	@ (8001b7c <StartLCD+0x68>)
 8001b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b32:	011b      	lsls	r3, r3, #4
 8001b34:	4413      	add	r3, r2
 8001b36:	330c      	adds	r3, #12
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Infinite loop */
  for(;;)
  {
	evt = osMessageGet(LCD_QueueHandle, osWaitForever);
 8001b3c:	4b10      	ldr	r3, [pc, #64]	@ (8001b80 <StartLCD+0x6c>)
 8001b3e:	6819      	ldr	r1, [r3, #0]
 8001b40:	f107 0318 	add.w	r3, r7, #24
 8001b44:	f04f 32ff 	mov.w	r2, #4294967295
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f004 fbff 	bl	800634c <osMessageGet>
	if (evt.status == osEventMessage)
 8001b4e:	69bb      	ldr	r3, [r7, #24]
 8001b50:	2b10      	cmp	r3, #16
 8001b52:	d10c      	bne.n	8001b6e <StartLCD+0x5a>
	{
	   receivedData = *(SensorData *)evt.value.p;
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	f107 0408 	add.w	r4, r7, #8
 8001b5a:	6818      	ldr	r0, [r3, #0]
 8001b5c:	6859      	ldr	r1, [r3, #4]
 8001b5e:	689a      	ldr	r2, [r3, #8]
 8001b60:	68db      	ldr	r3, [r3, #12]
 8001b62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
	   LCD_Display(receivedData);
 8001b64:	f107 0308 	add.w	r3, r7, #8
 8001b68:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b6a:	f7ff fb9b 	bl	80012a4 <LCD_Display>
	}
    osDelay(period-execution_time);
 8001b6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b72:	1ad3      	subs	r3, r2, r3
 8001b74:	4618      	mov	r0, r3
 8001b76:	f004 fab7 	bl	80060e8 <osDelay>
	evt = osMessageGet(LCD_QueueHandle, osWaitForever);
 8001b7a:	e7df      	b.n	8001b3c <StartLCD+0x28>
 8001b7c:	20000000 	.word	0x20000000
 8001b80:	20000494 	.word	0x20000494

08001b84 <StartCO2_mea>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCO2_mea */
void StartCO2_mea(void const * argument)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b08a      	sub	sp, #40	@ 0x28
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCO2_mea */
	SensorData data2;
	snprintf(data2.sensorName, sizeof(data2.sensorName), "CO2");
 8001b8c:	f107 030c 	add.w	r3, r7, #12
 8001b90:	3304      	adds	r3, #4
 8001b92:	4a19      	ldr	r2, [pc, #100]	@ (8001bf8 <StartCO2_mea+0x74>)
 8001b94:	210a      	movs	r1, #10
 8001b96:	4618      	mov	r0, r3
 8001b98:	f007 f81e 	bl	8008bd8 <sniprintf>
	snprintf(data2.unit, sizeof(data2.unit), "ppm");
 8001b9c:	f107 030c 	add.w	r3, r7, #12
 8001ba0:	4a16      	ldr	r2, [pc, #88]	@ (8001bfc <StartCO2_mea+0x78>)
 8001ba2:	2104      	movs	r1, #4
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f007 f817 	bl	8008bd8 <sniprintf>
	uint32_t task_index = 1;
 8001baa:	2301      	movs	r3, #1
 8001bac:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t execution_time = tasks[task_index].execution_time;  // Th ?i gian thực thi của task
 8001bae:	4a14      	ldr	r2, [pc, #80]	@ (8001c00 <StartCO2_mea+0x7c>)
 8001bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bb2:	011b      	lsls	r3, r3, #4
 8001bb4:	4413      	add	r3, r2
 8001bb6:	3304      	adds	r3, #4
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	623b      	str	r3, [r7, #32]
	uint32_t period = tasks[task_index].period;  // Chu kỳ của task
 8001bbc:	4a10      	ldr	r2, [pc, #64]	@ (8001c00 <StartCO2_mea+0x7c>)
 8001bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc0:	011b      	lsls	r3, r3, #4
 8001bc2:	4413      	add	r3, r2
 8001bc4:	330c      	adds	r3, #12
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	61fb      	str	r3, [r7, #28]
  /* Infinite loop */
  for(;;)
  {
	CO2_measure();
 8001bca:	f7ff fb5b 	bl	8001284 <CO2_measure>
	data2.value = CO2_ppm;
 8001bce:	4b0d      	ldr	r3, [pc, #52]	@ (8001c04 <StartCO2_mea+0x80>)
 8001bd0:	881b      	ldrh	r3, [r3, #0]
 8001bd2:	837b      	strh	r3, [r7, #26]
	osMessagePut(LCD_QueueHandle, (uint32_t)(uintptr_t)&data2, osWaitForever);
 8001bd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001c08 <StartCO2_mea+0x84>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f107 010c 	add.w	r1, r7, #12
 8001bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8001be0:	4618      	mov	r0, r3
 8001be2:	f004 fb73 	bl	80062cc <osMessagePut>
	osDelay(period - execution_time);
 8001be6:	69fa      	ldr	r2, [r7, #28]
 8001be8:	6a3b      	ldr	r3, [r7, #32]
 8001bea:	1ad3      	subs	r3, r2, r3
 8001bec:	4618      	mov	r0, r3
 8001bee:	f004 fa7b 	bl	80060e8 <osDelay>
	CO2_measure();
 8001bf2:	bf00      	nop
 8001bf4:	e7e9      	b.n	8001bca <StartCO2_mea+0x46>
 8001bf6:	bf00      	nop
 8001bf8:	0800a618 	.word	0x0800a618
 8001bfc:	0800a614 	.word	0x0800a614
 8001c00:	20000000 	.word	0x20000000
 8001c04:	200004be 	.word	0x200004be
 8001c08:	20000494 	.word	0x20000494

08001c0c <StartTVOC_mea>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTVOC_mea */
void StartTVOC_mea(void const * argument)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b08a      	sub	sp, #40	@ 0x28
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTVOC_mea */
	SensorData data1;
	snprintf(data1.sensorName, sizeof(data1.sensorName), "TVOC");
 8001c14:	f107 030c 	add.w	r3, r7, #12
 8001c18:	3304      	adds	r3, #4
 8001c1a:	4a19      	ldr	r2, [pc, #100]	@ (8001c80 <StartTVOC_mea+0x74>)
 8001c1c:	210a      	movs	r1, #10
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f006 ffda 	bl	8008bd8 <sniprintf>
	snprintf(data1.unit, sizeof(data1.unit), "ppb");
 8001c24:	f107 030c 	add.w	r3, r7, #12
 8001c28:	4a16      	ldr	r2, [pc, #88]	@ (8001c84 <StartTVOC_mea+0x78>)
 8001c2a:	2104      	movs	r1, #4
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f006 ffd3 	bl	8008bd8 <sniprintf>
	uint32_t task_index = 2;
 8001c32:	2302      	movs	r3, #2
 8001c34:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t execution_time = tasks[task_index].execution_time;  // Th ?i gian thực thi của task
 8001c36:	4a14      	ldr	r2, [pc, #80]	@ (8001c88 <StartTVOC_mea+0x7c>)
 8001c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c3a:	011b      	lsls	r3, r3, #4
 8001c3c:	4413      	add	r3, r2
 8001c3e:	3304      	adds	r3, #4
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	623b      	str	r3, [r7, #32]
	uint32_t period = tasks[task_index].period;  // Chu kỳ của task
 8001c44:	4a10      	ldr	r2, [pc, #64]	@ (8001c88 <StartTVOC_mea+0x7c>)
 8001c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c48:	011b      	lsls	r3, r3, #4
 8001c4a:	4413      	add	r3, r2
 8001c4c:	330c      	adds	r3, #12
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	61fb      	str	r3, [r7, #28]
  /* Infinite loop */
  for(;;)
  {
	  TVOC_measure();
 8001c52:	f7ff fb07 	bl	8001264 <TVOC_measure>
	  data1.value = Tvoc_ppb;
 8001c56:	4b0d      	ldr	r3, [pc, #52]	@ (8001c8c <StartTVOC_mea+0x80>)
 8001c58:	881b      	ldrh	r3, [r3, #0]
 8001c5a:	837b      	strh	r3, [r7, #26]
	  osMessagePut(LCD_QueueHandle, (uint32_t)(uintptr_t)&data1, osWaitForever);
 8001c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001c90 <StartTVOC_mea+0x84>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f107 010c 	add.w	r1, r7, #12
 8001c64:	f04f 32ff 	mov.w	r2, #4294967295
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f004 fb2f 	bl	80062cc <osMessagePut>
	  osDelay(period - execution_time);
 8001c6e:	69fa      	ldr	r2, [r7, #28]
 8001c70:	6a3b      	ldr	r3, [r7, #32]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	4618      	mov	r0, r3
 8001c76:	f004 fa37 	bl	80060e8 <osDelay>
	  TVOC_measure();
 8001c7a:	bf00      	nop
 8001c7c:	e7e9      	b.n	8001c52 <StartTVOC_mea+0x46>
 8001c7e:	bf00      	nop
 8001c80:	0800a61c 	.word	0x0800a61c
 8001c84:	0800a624 	.word	0x0800a624
 8001c88:	20000000 	.word	0x20000000
 8001c8c:	200004b6 	.word	0x200004b6
 8001c90:	20000494 	.word	0x20000494

08001c94 <StartUART_Send>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUART_Send */
void StartUART_Send(void const * argument)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b086      	sub	sp, #24
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUART_Send */
	uint32_t task_index = 5;
 8001c9c:	2305      	movs	r3, #5
 8001c9e:	617b      	str	r3, [r7, #20]
	uint32_t execution_time = tasks[task_index].execution_time;  // Th ?i gian thực thi của task
 8001ca0:	4a0b      	ldr	r2, [pc, #44]	@ (8001cd0 <StartUART_Send+0x3c>)
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	011b      	lsls	r3, r3, #4
 8001ca6:	4413      	add	r3, r2
 8001ca8:	3304      	adds	r3, #4
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	613b      	str	r3, [r7, #16]
	uint32_t period = tasks[task_index].period;  // Chu kỳ của task
 8001cae:	4a08      	ldr	r2, [pc, #32]	@ (8001cd0 <StartUART_Send+0x3c>)
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	011b      	lsls	r3, r3, #4
 8001cb4:	4413      	add	r3, r2
 8001cb6:	330c      	adds	r3, #12
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	Uart_Send();
 8001cbc:	f7ff fb24 	bl	8001308 <Uart_Send>
    osDelay(period-execution_time);
 8001cc0:	68fa      	ldr	r2, [r7, #12]
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f004 fa0e 	bl	80060e8 <osDelay>
	Uart_Send();
 8001ccc:	bf00      	nop
 8001cce:	e7f5      	b.n	8001cbc <StartUART_Send+0x28>
 8001cd0:	20000000 	.word	0x20000000

08001cd4 <StartTask_ISR>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_ISR */
void StartTask_ISR(void const * argument)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_ISR */
  /* Infinite loop */
	  for(;;)
	  {
		 osSemaphoreWait(BinarySem_ISRHandle,osWaitForever);
 8001cdc:	4b2a      	ldr	r3, [pc, #168]	@ (8001d88 <StartTask_ISR+0xb4>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f004 fa45 	bl	8006174 <osSemaphoreWait>
		 if((char)Uart_RX_Buf[0] == '3')
 8001cea:	4b28      	ldr	r3, [pc, #160]	@ (8001d8c <StartTask_ISR+0xb8>)
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	2b33      	cmp	r3, #51	@ 0x33
 8001cf0:	d114      	bne.n	8001d1c <StartTask_ISR+0x48>
		 {
			TVOC_measure();
 8001cf2:	f7ff fab7 	bl	8001264 <TVOC_measure>
			sprintf((char*)Uart_TX_Buf, "TVOC:%d ppb\r\n",(int)Tvoc_ppb);
 8001cf6:	4b26      	ldr	r3, [pc, #152]	@ (8001d90 <StartTask_ISR+0xbc>)
 8001cf8:	881b      	ldrh	r3, [r3, #0]
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	4925      	ldr	r1, [pc, #148]	@ (8001d94 <StartTask_ISR+0xc0>)
 8001cfe:	4826      	ldr	r0, [pc, #152]	@ (8001d98 <StartTask_ISR+0xc4>)
 8001d00:	f006 ff9e 	bl	8008c40 <siprintf>
			HAL_UART_Transmit(&huart1,(uint8_t*) Uart_TX_Buf,strlen((char*)Uart_TX_Buf) , HAL_MAX_DELAY);
 8001d04:	4824      	ldr	r0, [pc, #144]	@ (8001d98 <StartTask_ISR+0xc4>)
 8001d06:	f7fe fa23 	bl	8000150 <strlen>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	b29a      	uxth	r2, r3
 8001d0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d12:	4921      	ldr	r1, [pc, #132]	@ (8001d98 <StartTask_ISR+0xc4>)
 8001d14:	4821      	ldr	r0, [pc, #132]	@ (8001d9c <StartTask_ISR+0xc8>)
 8001d16:	f003 fb2d 	bl	8005374 <HAL_UART_Transmit>
 8001d1a:	e030      	b.n	8001d7e <StartTask_ISR+0xaa>
		 }
		 else if((char)Uart_RX_Buf[0]  == '2')
 8001d1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001d8c <StartTask_ISR+0xb8>)
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	2b32      	cmp	r3, #50	@ 0x32
 8001d22:	d114      	bne.n	8001d4e <StartTask_ISR+0x7a>
		 {
			CO2_measure();
 8001d24:	f7ff faae 	bl	8001284 <CO2_measure>
			sprintf((char*)Uart_TX_Buf, "CO2:%d ppm\r\n",(int)CO2_ppm);
 8001d28:	4b1d      	ldr	r3, [pc, #116]	@ (8001da0 <StartTask_ISR+0xcc>)
 8001d2a:	881b      	ldrh	r3, [r3, #0]
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	491d      	ldr	r1, [pc, #116]	@ (8001da4 <StartTask_ISR+0xd0>)
 8001d30:	4819      	ldr	r0, [pc, #100]	@ (8001d98 <StartTask_ISR+0xc4>)
 8001d32:	f006 ff85 	bl	8008c40 <siprintf>
			HAL_UART_Transmit(&huart1,(uint8_t*) Uart_TX_Buf,strlen((char*)Uart_TX_Buf) , HAL_MAX_DELAY);
 8001d36:	4818      	ldr	r0, [pc, #96]	@ (8001d98 <StartTask_ISR+0xc4>)
 8001d38:	f7fe fa0a 	bl	8000150 <strlen>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	b29a      	uxth	r2, r3
 8001d40:	f04f 33ff 	mov.w	r3, #4294967295
 8001d44:	4914      	ldr	r1, [pc, #80]	@ (8001d98 <StartTask_ISR+0xc4>)
 8001d46:	4815      	ldr	r0, [pc, #84]	@ (8001d9c <StartTask_ISR+0xc8>)
 8001d48:	f003 fb14 	bl	8005374 <HAL_UART_Transmit>
 8001d4c:	e017      	b.n	8001d7e <StartTask_ISR+0xaa>
		 }
		 else if((char)Uart_RX_Buf[0]  == '1')
 8001d4e:	4b0f      	ldr	r3, [pc, #60]	@ (8001d8c <StartTask_ISR+0xb8>)
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	2b31      	cmp	r3, #49	@ 0x31
 8001d54:	d113      	bne.n	8001d7e <StartTask_ISR+0xaa>
		 {
			CO_measure();
 8001d56:	f7ff fa43 	bl	80011e0 <CO_measure>
			sprintf((char*)Uart_TX_Buf, "CO:%d ppm\r\n",(int)CO_ppm);
 8001d5a:	4b13      	ldr	r3, [pc, #76]	@ (8001da8 <StartTask_ISR+0xd4>)
 8001d5c:	881b      	ldrh	r3, [r3, #0]
 8001d5e:	461a      	mov	r2, r3
 8001d60:	4912      	ldr	r1, [pc, #72]	@ (8001dac <StartTask_ISR+0xd8>)
 8001d62:	480d      	ldr	r0, [pc, #52]	@ (8001d98 <StartTask_ISR+0xc4>)
 8001d64:	f006 ff6c 	bl	8008c40 <siprintf>
			HAL_UART_Transmit(&huart1,(uint8_t*) Uart_TX_Buf,strlen((char*)Uart_TX_Buf) , HAL_MAX_DELAY);
 8001d68:	480b      	ldr	r0, [pc, #44]	@ (8001d98 <StartTask_ISR+0xc4>)
 8001d6a:	f7fe f9f1 	bl	8000150 <strlen>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	b29a      	uxth	r2, r3
 8001d72:	f04f 33ff 	mov.w	r3, #4294967295
 8001d76:	4908      	ldr	r1, [pc, #32]	@ (8001d98 <StartTask_ISR+0xc4>)
 8001d78:	4808      	ldr	r0, [pc, #32]	@ (8001d9c <StartTask_ISR+0xc8>)
 8001d7a:	f003 fafb 	bl	8005374 <HAL_UART_Transmit>
		 }
		 osDelay(1000);
 8001d7e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d82:	f004 f9b1 	bl	80060e8 <osDelay>
		 osSemaphoreWait(BinarySem_ISRHandle,osWaitForever);
 8001d86:	e7a9      	b.n	8001cdc <StartTask_ISR+0x8>
 8001d88:	20000498 	.word	0x20000498
 8001d8c:	20000500 	.word	0x20000500
 8001d90:	200004b6 	.word	0x200004b6
 8001d94:	0800a4c4 	.word	0x0800a4c4
 8001d98:	200004d8 	.word	0x200004d8
 8001d9c:	20000430 	.word	0x20000430
 8001da0:	200004be 	.word	0x200004be
 8001da4:	0800a4e0 	.word	0x0800a4e0
 8001da8:	200004c4 	.word	0x200004c4
 8001dac:	0800a4d4 	.word	0x0800a4d4

08001db0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001dc0:	d101      	bne.n	8001dc6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001dc2:	f000 fad9 	bl	8002378 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001dc6:	bf00      	nop
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dce:	b480      	push	{r7}
 8001dd0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dd2:	b672      	cpsid	i
}
 8001dd4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dd6:	bf00      	nop
 8001dd8:	e7fd      	b.n	8001dd6 <Error_Handler+0x8>
	...

08001ddc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001de2:	4b18      	ldr	r3, [pc, #96]	@ (8001e44 <HAL_MspInit+0x68>)
 8001de4:	699b      	ldr	r3, [r3, #24]
 8001de6:	4a17      	ldr	r2, [pc, #92]	@ (8001e44 <HAL_MspInit+0x68>)
 8001de8:	f043 0301 	orr.w	r3, r3, #1
 8001dec:	6193      	str	r3, [r2, #24]
 8001dee:	4b15      	ldr	r3, [pc, #84]	@ (8001e44 <HAL_MspInit+0x68>)
 8001df0:	699b      	ldr	r3, [r3, #24]
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	60bb      	str	r3, [r7, #8]
 8001df8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dfa:	4b12      	ldr	r3, [pc, #72]	@ (8001e44 <HAL_MspInit+0x68>)
 8001dfc:	69db      	ldr	r3, [r3, #28]
 8001dfe:	4a11      	ldr	r2, [pc, #68]	@ (8001e44 <HAL_MspInit+0x68>)
 8001e00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e04:	61d3      	str	r3, [r2, #28]
 8001e06:	4b0f      	ldr	r3, [pc, #60]	@ (8001e44 <HAL_MspInit+0x68>)
 8001e08:	69db      	ldr	r3, [r3, #28]
 8001e0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e0e:	607b      	str	r3, [r7, #4]
 8001e10:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001e12:	2200      	movs	r2, #0
 8001e14:	210f      	movs	r1, #15
 8001e16:	f06f 0001 	mvn.w	r0, #1
 8001e1a:	f000 fec8 	bl	8002bae <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e48 <HAL_MspInit+0x6c>)
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	60fb      	str	r3, [r7, #12]
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001e32:	60fb      	str	r3, [r7, #12]
 8001e34:	4a04      	ldr	r2, [pc, #16]	@ (8001e48 <HAL_MspInit+0x6c>)
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e3a:	bf00      	nop
 8001e3c:	3710      	adds	r7, #16
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	40021000 	.word	0x40021000
 8001e48:	40010000 	.word	0x40010000

08001e4c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b088      	sub	sp, #32
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e54:	f107 0310 	add.w	r3, r7, #16
 8001e58:	2200      	movs	r2, #0
 8001e5a:	601a      	str	r2, [r3, #0]
 8001e5c:	605a      	str	r2, [r3, #4]
 8001e5e:	609a      	str	r2, [r3, #8]
 8001e60:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a14      	ldr	r2, [pc, #80]	@ (8001eb8 <HAL_ADC_MspInit+0x6c>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d121      	bne.n	8001eb0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e6c:	4b13      	ldr	r3, [pc, #76]	@ (8001ebc <HAL_ADC_MspInit+0x70>)
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	4a12      	ldr	r2, [pc, #72]	@ (8001ebc <HAL_ADC_MspInit+0x70>)
 8001e72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e76:	6193      	str	r3, [r2, #24]
 8001e78:	4b10      	ldr	r3, [pc, #64]	@ (8001ebc <HAL_ADC_MspInit+0x70>)
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e80:	60fb      	str	r3, [r7, #12]
 8001e82:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e84:	4b0d      	ldr	r3, [pc, #52]	@ (8001ebc <HAL_ADC_MspInit+0x70>)
 8001e86:	699b      	ldr	r3, [r3, #24]
 8001e88:	4a0c      	ldr	r2, [pc, #48]	@ (8001ebc <HAL_ADC_MspInit+0x70>)
 8001e8a:	f043 0304 	orr.w	r3, r3, #4
 8001e8e:	6193      	str	r3, [r2, #24]
 8001e90:	4b0a      	ldr	r3, [pc, #40]	@ (8001ebc <HAL_ADC_MspInit+0x70>)
 8001e92:	699b      	ldr	r3, [r3, #24]
 8001e94:	f003 0304 	and.w	r3, r3, #4
 8001e98:	60bb      	str	r3, [r7, #8]
 8001e9a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ea4:	f107 0310 	add.w	r3, r7, #16
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	4805      	ldr	r0, [pc, #20]	@ (8001ec0 <HAL_ADC_MspInit+0x74>)
 8001eac:	f000 ff5c 	bl	8002d68 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001eb0:	bf00      	nop
 8001eb2:	3720      	adds	r7, #32
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	40012400 	.word	0x40012400
 8001ebc:	40021000 	.word	0x40021000
 8001ec0:	40010800 	.word	0x40010800

08001ec4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b08a      	sub	sp, #40	@ 0x28
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ecc:	f107 0318 	add.w	r3, r7, #24
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]
 8001ed4:	605a      	str	r2, [r3, #4]
 8001ed6:	609a      	str	r2, [r3, #8]
 8001ed8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a2b      	ldr	r2, [pc, #172]	@ (8001f8c <HAL_I2C_MspInit+0xc8>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d124      	bne.n	8001f2e <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ee4:	4b2a      	ldr	r3, [pc, #168]	@ (8001f90 <HAL_I2C_MspInit+0xcc>)
 8001ee6:	699b      	ldr	r3, [r3, #24]
 8001ee8:	4a29      	ldr	r2, [pc, #164]	@ (8001f90 <HAL_I2C_MspInit+0xcc>)
 8001eea:	f043 0308 	orr.w	r3, r3, #8
 8001eee:	6193      	str	r3, [r2, #24]
 8001ef0:	4b27      	ldr	r3, [pc, #156]	@ (8001f90 <HAL_I2C_MspInit+0xcc>)
 8001ef2:	699b      	ldr	r3, [r3, #24]
 8001ef4:	f003 0308 	and.w	r3, r3, #8
 8001ef8:	617b      	str	r3, [r7, #20]
 8001efa:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001efc:	23c0      	movs	r3, #192	@ 0xc0
 8001efe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f00:	2312      	movs	r3, #18
 8001f02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f04:	2303      	movs	r3, #3
 8001f06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f08:	f107 0318 	add.w	r3, r7, #24
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4821      	ldr	r0, [pc, #132]	@ (8001f94 <HAL_I2C_MspInit+0xd0>)
 8001f10:	f000 ff2a 	bl	8002d68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f14:	4b1e      	ldr	r3, [pc, #120]	@ (8001f90 <HAL_I2C_MspInit+0xcc>)
 8001f16:	69db      	ldr	r3, [r3, #28]
 8001f18:	4a1d      	ldr	r2, [pc, #116]	@ (8001f90 <HAL_I2C_MspInit+0xcc>)
 8001f1a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f1e:	61d3      	str	r3, [r2, #28]
 8001f20:	4b1b      	ldr	r3, [pc, #108]	@ (8001f90 <HAL_I2C_MspInit+0xcc>)
 8001f22:	69db      	ldr	r3, [r3, #28]
 8001f24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f28:	613b      	str	r3, [r7, #16]
 8001f2a:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001f2c:	e029      	b.n	8001f82 <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a19      	ldr	r2, [pc, #100]	@ (8001f98 <HAL_I2C_MspInit+0xd4>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d124      	bne.n	8001f82 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f38:	4b15      	ldr	r3, [pc, #84]	@ (8001f90 <HAL_I2C_MspInit+0xcc>)
 8001f3a:	699b      	ldr	r3, [r3, #24]
 8001f3c:	4a14      	ldr	r2, [pc, #80]	@ (8001f90 <HAL_I2C_MspInit+0xcc>)
 8001f3e:	f043 0308 	orr.w	r3, r3, #8
 8001f42:	6193      	str	r3, [r2, #24]
 8001f44:	4b12      	ldr	r3, [pc, #72]	@ (8001f90 <HAL_I2C_MspInit+0xcc>)
 8001f46:	699b      	ldr	r3, [r3, #24]
 8001f48:	f003 0308 	and.w	r3, r3, #8
 8001f4c:	60fb      	str	r3, [r7, #12]
 8001f4e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001f50:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001f54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f56:	2312      	movs	r3, #18
 8001f58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f5e:	f107 0318 	add.w	r3, r7, #24
 8001f62:	4619      	mov	r1, r3
 8001f64:	480b      	ldr	r0, [pc, #44]	@ (8001f94 <HAL_I2C_MspInit+0xd0>)
 8001f66:	f000 feff 	bl	8002d68 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001f6a:	4b09      	ldr	r3, [pc, #36]	@ (8001f90 <HAL_I2C_MspInit+0xcc>)
 8001f6c:	69db      	ldr	r3, [r3, #28]
 8001f6e:	4a08      	ldr	r2, [pc, #32]	@ (8001f90 <HAL_I2C_MspInit+0xcc>)
 8001f70:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001f74:	61d3      	str	r3, [r2, #28]
 8001f76:	4b06      	ldr	r3, [pc, #24]	@ (8001f90 <HAL_I2C_MspInit+0xcc>)
 8001f78:	69db      	ldr	r3, [r3, #28]
 8001f7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f7e:	60bb      	str	r3, [r7, #8]
 8001f80:	68bb      	ldr	r3, [r7, #8]
}
 8001f82:	bf00      	nop
 8001f84:	3728      	adds	r7, #40	@ 0x28
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	40005400 	.word	0x40005400
 8001f90:	40021000 	.word	0x40021000
 8001f94:	40010c00 	.word	0x40010c00
 8001f98:	40005800 	.word	0x40005800

08001f9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b088      	sub	sp, #32
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa4:	f107 0310 	add.w	r3, r7, #16
 8001fa8:	2200      	movs	r2, #0
 8001faa:	601a      	str	r2, [r3, #0]
 8001fac:	605a      	str	r2, [r3, #4]
 8001fae:	609a      	str	r2, [r3, #8]
 8001fb0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a20      	ldr	r2, [pc, #128]	@ (8002038 <HAL_UART_MspInit+0x9c>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d139      	bne.n	8002030 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fbc:	4b1f      	ldr	r3, [pc, #124]	@ (800203c <HAL_UART_MspInit+0xa0>)
 8001fbe:	699b      	ldr	r3, [r3, #24]
 8001fc0:	4a1e      	ldr	r2, [pc, #120]	@ (800203c <HAL_UART_MspInit+0xa0>)
 8001fc2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fc6:	6193      	str	r3, [r2, #24]
 8001fc8:	4b1c      	ldr	r3, [pc, #112]	@ (800203c <HAL_UART_MspInit+0xa0>)
 8001fca:	699b      	ldr	r3, [r3, #24]
 8001fcc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fd0:	60fb      	str	r3, [r7, #12]
 8001fd2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fd4:	4b19      	ldr	r3, [pc, #100]	@ (800203c <HAL_UART_MspInit+0xa0>)
 8001fd6:	699b      	ldr	r3, [r3, #24]
 8001fd8:	4a18      	ldr	r2, [pc, #96]	@ (800203c <HAL_UART_MspInit+0xa0>)
 8001fda:	f043 0304 	orr.w	r3, r3, #4
 8001fde:	6193      	str	r3, [r2, #24]
 8001fe0:	4b16      	ldr	r3, [pc, #88]	@ (800203c <HAL_UART_MspInit+0xa0>)
 8001fe2:	699b      	ldr	r3, [r3, #24]
 8001fe4:	f003 0304 	and.w	r3, r3, #4
 8001fe8:	60bb      	str	r3, [r7, #8]
 8001fea:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001fec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ff0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ffa:	f107 0310 	add.w	r3, r7, #16
 8001ffe:	4619      	mov	r1, r3
 8002000:	480f      	ldr	r0, [pc, #60]	@ (8002040 <HAL_UART_MspInit+0xa4>)
 8002002:	f000 feb1 	bl	8002d68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002006:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800200a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800200c:	2300      	movs	r3, #0
 800200e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002010:	2300      	movs	r3, #0
 8002012:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002014:	f107 0310 	add.w	r3, r7, #16
 8002018:	4619      	mov	r1, r3
 800201a:	4809      	ldr	r0, [pc, #36]	@ (8002040 <HAL_UART_MspInit+0xa4>)
 800201c:	f000 fea4 	bl	8002d68 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002020:	2200      	movs	r2, #0
 8002022:	2105      	movs	r1, #5
 8002024:	2025      	movs	r0, #37	@ 0x25
 8002026:	f000 fdc2 	bl	8002bae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800202a:	2025      	movs	r0, #37	@ 0x25
 800202c:	f000 fddb 	bl	8002be6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8002030:	bf00      	nop
 8002032:	3720      	adds	r7, #32
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	40013800 	.word	0x40013800
 800203c:	40021000 	.word	0x40021000
 8002040:	40010800 	.word	0x40010800

08002044 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b08e      	sub	sp, #56	@ 0x38
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800204c:	2300      	movs	r3, #0
 800204e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002050:	2300      	movs	r3, #0
 8002052:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8002054:	2300      	movs	r3, #0
 8002056:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 800205a:	4b34      	ldr	r3, [pc, #208]	@ (800212c <HAL_InitTick+0xe8>)
 800205c:	69db      	ldr	r3, [r3, #28]
 800205e:	4a33      	ldr	r2, [pc, #204]	@ (800212c <HAL_InitTick+0xe8>)
 8002060:	f043 0301 	orr.w	r3, r3, #1
 8002064:	61d3      	str	r3, [r2, #28]
 8002066:	4b31      	ldr	r3, [pc, #196]	@ (800212c <HAL_InitTick+0xe8>)
 8002068:	69db      	ldr	r3, [r3, #28]
 800206a:	f003 0301 	and.w	r3, r3, #1
 800206e:	60fb      	str	r3, [r7, #12]
 8002070:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002072:	f107 0210 	add.w	r2, r7, #16
 8002076:	f107 0314 	add.w	r3, r7, #20
 800207a:	4611      	mov	r1, r2
 800207c:	4618      	mov	r0, r3
 800207e:	f002 fde7 	bl	8004c50 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002082:	6a3b      	ldr	r3, [r7, #32]
 8002084:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002088:	2b00      	cmp	r3, #0
 800208a:	d103      	bne.n	8002094 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800208c:	f002 fdb8 	bl	8004c00 <HAL_RCC_GetPCLK1Freq>
 8002090:	6378      	str	r0, [r7, #52]	@ 0x34
 8002092:	e004      	b.n	800209e <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002094:	f002 fdb4 	bl	8004c00 <HAL_RCC_GetPCLK1Freq>
 8002098:	4603      	mov	r3, r0
 800209a:	005b      	lsls	r3, r3, #1
 800209c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800209e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020a0:	4a23      	ldr	r2, [pc, #140]	@ (8002130 <HAL_InitTick+0xec>)
 80020a2:	fba2 2303 	umull	r2, r3, r2, r3
 80020a6:	0c9b      	lsrs	r3, r3, #18
 80020a8:	3b01      	subs	r3, #1
 80020aa:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80020ac:	4b21      	ldr	r3, [pc, #132]	@ (8002134 <HAL_InitTick+0xf0>)
 80020ae:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80020b2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80020b4:	4b1f      	ldr	r3, [pc, #124]	@ (8002134 <HAL_InitTick+0xf0>)
 80020b6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80020ba:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80020bc:	4a1d      	ldr	r2, [pc, #116]	@ (8002134 <HAL_InitTick+0xf0>)
 80020be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020c0:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 80020c2:	4b1c      	ldr	r3, [pc, #112]	@ (8002134 <HAL_InitTick+0xf0>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002134 <HAL_InitTick+0xf0>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020ce:	4b19      	ldr	r3, [pc, #100]	@ (8002134 <HAL_InitTick+0xf0>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 80020d4:	4817      	ldr	r0, [pc, #92]	@ (8002134 <HAL_InitTick+0xf0>)
 80020d6:	f002 febf 	bl	8004e58 <HAL_TIM_Base_Init>
 80020da:	4603      	mov	r3, r0
 80020dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80020e0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d11b      	bne.n	8002120 <HAL_InitTick+0xdc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80020e8:	4812      	ldr	r0, [pc, #72]	@ (8002134 <HAL_InitTick+0xf0>)
 80020ea:	f002 ff0d 	bl	8004f08 <HAL_TIM_Base_Start_IT>
 80020ee:	4603      	mov	r3, r0
 80020f0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80020f4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d111      	bne.n	8002120 <HAL_InitTick+0xdc>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80020fc:	201c      	movs	r0, #28
 80020fe:	f000 fd72 	bl	8002be6 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2b0f      	cmp	r3, #15
 8002106:	d808      	bhi.n	800211a <HAL_InitTick+0xd6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8002108:	2200      	movs	r2, #0
 800210a:	6879      	ldr	r1, [r7, #4]
 800210c:	201c      	movs	r0, #28
 800210e:	f000 fd4e 	bl	8002bae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002112:	4a09      	ldr	r2, [pc, #36]	@ (8002138 <HAL_InitTick+0xf4>)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6013      	str	r3, [r2, #0]
 8002118:	e002      	b.n	8002120 <HAL_InitTick+0xdc>
      }
      else
      {
        status = HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002120:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002124:	4618      	mov	r0, r3
 8002126:	3738      	adds	r7, #56	@ 0x38
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	40021000 	.word	0x40021000
 8002130:	431bde83 	.word	0x431bde83
 8002134:	20000504 	.word	0x20000504
 8002138:	2000007c 	.word	0x2000007c

0800213c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002140:	bf00      	nop
 8002142:	e7fd      	b.n	8002140 <NMI_Handler+0x4>

08002144 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002148:	bf00      	nop
 800214a:	e7fd      	b.n	8002148 <HardFault_Handler+0x4>

0800214c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800214c:	b480      	push	{r7}
 800214e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002150:	bf00      	nop
 8002152:	e7fd      	b.n	8002150 <MemManage_Handler+0x4>

08002154 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002158:	bf00      	nop
 800215a:	e7fd      	b.n	8002158 <BusFault_Handler+0x4>

0800215c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002160:	bf00      	nop
 8002162:	e7fd      	b.n	8002160 <UsageFault_Handler+0x4>

08002164 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002168:	bf00      	nop
 800216a:	46bd      	mov	sp, r7
 800216c:	bc80      	pop	{r7}
 800216e:	4770      	bx	lr

08002170 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002174:	4802      	ldr	r0, [pc, #8]	@ (8002180 <TIM2_IRQHandler+0x10>)
 8002176:	f002 ff19 	bl	8004fac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800217a:	bf00      	nop
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	20000504 	.word	0x20000504

08002184 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002188:	4802      	ldr	r0, [pc, #8]	@ (8002194 <USART1_IRQHandler+0x10>)
 800218a:	f003 f9a3 	bl	80054d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800218e:	bf00      	nop
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	20000430 	.word	0x20000430

08002198 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021a0:	4a14      	ldr	r2, [pc, #80]	@ (80021f4 <_sbrk+0x5c>)
 80021a2:	4b15      	ldr	r3, [pc, #84]	@ (80021f8 <_sbrk+0x60>)
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021ac:	4b13      	ldr	r3, [pc, #76]	@ (80021fc <_sbrk+0x64>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d102      	bne.n	80021ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021b4:	4b11      	ldr	r3, [pc, #68]	@ (80021fc <_sbrk+0x64>)
 80021b6:	4a12      	ldr	r2, [pc, #72]	@ (8002200 <_sbrk+0x68>)
 80021b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021ba:	4b10      	ldr	r3, [pc, #64]	@ (80021fc <_sbrk+0x64>)
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4413      	add	r3, r2
 80021c2:	693a      	ldr	r2, [r7, #16]
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d207      	bcs.n	80021d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021c8:	f006 fd62 	bl	8008c90 <__errno>
 80021cc:	4603      	mov	r3, r0
 80021ce:	220c      	movs	r2, #12
 80021d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021d2:	f04f 33ff 	mov.w	r3, #4294967295
 80021d6:	e009      	b.n	80021ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021d8:	4b08      	ldr	r3, [pc, #32]	@ (80021fc <_sbrk+0x64>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021de:	4b07      	ldr	r3, [pc, #28]	@ (80021fc <_sbrk+0x64>)
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4413      	add	r3, r2
 80021e6:	4a05      	ldr	r2, [pc, #20]	@ (80021fc <_sbrk+0x64>)
 80021e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021ea:	68fb      	ldr	r3, [r7, #12]
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3718      	adds	r7, #24
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	20005000 	.word	0x20005000
 80021f8:	00000400 	.word	0x00000400
 80021fc:	2000054c 	.word	0x2000054c
 8002200:	20001ab0 	.word	0x20001ab0

08002204 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002208:	bf00      	nop
 800220a:	46bd      	mov	sp, r7
 800220c:	bc80      	pop	{r7}
 800220e:	4770      	bx	lr

08002210 <L1_Warning_On>:
 */

#include "warning.h"

void L1_Warning_On()
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(L1_LED_GPIO_Port,L1_LED_Pin, GPIO_PIN_RESET);
 8002214:	2200      	movs	r2, #0
 8002216:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800221a:	4808      	ldr	r0, [pc, #32]	@ (800223c <L1_Warning_On+0x2c>)
 800221c:	f000 ff28 	bl	8003070 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L2_LED_GPIO_Port,L2_LED_Pin, GPIO_PIN_SET);
 8002220:	2201      	movs	r2, #1
 8002222:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002226:	4805      	ldr	r0, [pc, #20]	@ (800223c <L1_Warning_On+0x2c>)
 8002228:	f000 ff22 	bl	8003070 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L3_LED_GPIO_Port,L3_LED_Pin, GPIO_PIN_SET);
 800222c:	2201      	movs	r2, #1
 800222e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002232:	4802      	ldr	r0, [pc, #8]	@ (800223c <L1_Warning_On+0x2c>)
 8002234:	f000 ff1c 	bl	8003070 <HAL_GPIO_WritePin>
}
 8002238:	bf00      	nop
 800223a:	bd80      	pop	{r7, pc}
 800223c:	40010c00 	.word	0x40010c00

08002240 <L2_Warning_On>:

void L2_Warning_On ()
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(L1_LED_GPIO_Port,L1_LED_Pin, GPIO_PIN_SET);
 8002244:	2201      	movs	r2, #1
 8002246:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800224a:	4808      	ldr	r0, [pc, #32]	@ (800226c <L2_Warning_On+0x2c>)
 800224c:	f000 ff10 	bl	8003070 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L2_LED_GPIO_Port,L2_LED_Pin, GPIO_PIN_RESET);
 8002250:	2200      	movs	r2, #0
 8002252:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002256:	4805      	ldr	r0, [pc, #20]	@ (800226c <L2_Warning_On+0x2c>)
 8002258:	f000 ff0a 	bl	8003070 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L3_LED_GPIO_Port,L3_LED_Pin, GPIO_PIN_SET);
 800225c:	2201      	movs	r2, #1
 800225e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002262:	4802      	ldr	r0, [pc, #8]	@ (800226c <L2_Warning_On+0x2c>)
 8002264:	f000 ff04 	bl	8003070 <HAL_GPIO_WritePin>
}
 8002268:	bf00      	nop
 800226a:	bd80      	pop	{r7, pc}
 800226c:	40010c00 	.word	0x40010c00

08002270 <L3_Warning_On>:

void L3_Warning_On ()
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(L1_LED_GPIO_Port,L1_LED_Pin, GPIO_PIN_SET);
 8002274:	2201      	movs	r2, #1
 8002276:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800227a:	4808      	ldr	r0, [pc, #32]	@ (800229c <L3_Warning_On+0x2c>)
 800227c:	f000 fef8 	bl	8003070 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L2_LED_GPIO_Port,L2_LED_Pin, GPIO_PIN_SET);
 8002280:	2201      	movs	r2, #1
 8002282:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002286:	4805      	ldr	r0, [pc, #20]	@ (800229c <L3_Warning_On+0x2c>)
 8002288:	f000 fef2 	bl	8003070 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L3_LED_GPIO_Port,L3_LED_Pin, GPIO_PIN_RESET);
 800228c:	2200      	movs	r2, #0
 800228e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002292:	4802      	ldr	r0, [pc, #8]	@ (800229c <L3_Warning_On+0x2c>)
 8002294:	f000 feec 	bl	8003070 <HAL_GPIO_WritePin>
}
 8002298:	bf00      	nop
 800229a:	bd80      	pop	{r7, pc}
 800229c:	40010c00 	.word	0x40010c00

080022a0 <Warning>:



void Warning ()
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
	  // khi không ấn nút( cảnh báo tự đông)
	  if(CO2_ppm<=1000 && CO_ppm <= 25 && Tvoc_ppb <=300)
 80022a4:	4b13      	ldr	r3, [pc, #76]	@ (80022f4 <Warning+0x54>)
 80022a6:	881b      	ldrh	r3, [r3, #0]
 80022a8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80022ac:	d80b      	bhi.n	80022c6 <Warning+0x26>
 80022ae:	4b12      	ldr	r3, [pc, #72]	@ (80022f8 <Warning+0x58>)
 80022b0:	881b      	ldrh	r3, [r3, #0]
 80022b2:	2b19      	cmp	r3, #25
 80022b4:	d807      	bhi.n	80022c6 <Warning+0x26>
 80022b6:	4b11      	ldr	r3, [pc, #68]	@ (80022fc <Warning+0x5c>)
 80022b8:	881b      	ldrh	r3, [r3, #0]
 80022ba:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80022be:	d802      	bhi.n	80022c6 <Warning+0x26>
	  {
		  L1_Warning_On();
 80022c0:	f7ff ffa6 	bl	8002210 <L1_Warning_On>
 80022c4:	e013      	b.n	80022ee <Warning+0x4e>
	  }
	  else if((CO2_ppm>=2000) || (CO_ppm>=50) || (Tvoc_ppb>=1000))
 80022c6:	4b0b      	ldr	r3, [pc, #44]	@ (80022f4 <Warning+0x54>)
 80022c8:	881b      	ldrh	r3, [r3, #0]
 80022ca:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80022ce:	d208      	bcs.n	80022e2 <Warning+0x42>
 80022d0:	4b09      	ldr	r3, [pc, #36]	@ (80022f8 <Warning+0x58>)
 80022d2:	881b      	ldrh	r3, [r3, #0]
 80022d4:	2b31      	cmp	r3, #49	@ 0x31
 80022d6:	d804      	bhi.n	80022e2 <Warning+0x42>
 80022d8:	4b08      	ldr	r3, [pc, #32]	@ (80022fc <Warning+0x5c>)
 80022da:	881b      	ldrh	r3, [r3, #0]
 80022dc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80022e0:	d302      	bcc.n	80022e8 <Warning+0x48>
	  {
		  L3_Warning_On();
 80022e2:	f7ff ffc5 	bl	8002270 <L3_Warning_On>
 80022e6:	e002      	b.n	80022ee <Warning+0x4e>
	  }
	  else
	  {
		  L2_Warning_On();
 80022e8:	f7ff ffaa 	bl	8002240 <L2_Warning_On>
	  }
}
 80022ec:	bf00      	nop
 80022ee:	bf00      	nop
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	200004be 	.word	0x200004be
 80022f8:	200004c4 	.word	0x200004c4
 80022fc:	200004b6 	.word	0x200004b6

08002300 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002300:	f7ff ff80 	bl	8002204 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002304:	480b      	ldr	r0, [pc, #44]	@ (8002334 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002306:	490c      	ldr	r1, [pc, #48]	@ (8002338 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002308:	4a0c      	ldr	r2, [pc, #48]	@ (800233c <LoopFillZerobss+0x16>)
  movs r3, #0
 800230a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800230c:	e002      	b.n	8002314 <LoopCopyDataInit>

0800230e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800230e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002310:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002312:	3304      	adds	r3, #4

08002314 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002314:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002316:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002318:	d3f9      	bcc.n	800230e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800231a:	4a09      	ldr	r2, [pc, #36]	@ (8002340 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800231c:	4c09      	ldr	r4, [pc, #36]	@ (8002344 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800231e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002320:	e001      	b.n	8002326 <LoopFillZerobss>

08002322 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002322:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002324:	3204      	adds	r2, #4

08002326 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002326:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002328:	d3fb      	bcc.n	8002322 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800232a:	f006 fcb7 	bl	8008c9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800232e:	f7ff f867 	bl	8001400 <main>
  bx lr
 8002332:	4770      	bx	lr
  ldr r0, =_sdata
 8002334:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002338:	200000e8 	.word	0x200000e8
  ldr r2, =_sidata
 800233c:	0800a6d0 	.word	0x0800a6d0
  ldr r2, =_sbss
 8002340:	200000e8 	.word	0x200000e8
  ldr r4, =_ebss
 8002344:	20001ab0 	.word	0x20001ab0

08002348 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002348:	e7fe      	b.n	8002348 <ADC1_2_IRQHandler>
	...

0800234c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002350:	4b08      	ldr	r3, [pc, #32]	@ (8002374 <HAL_Init+0x28>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a07      	ldr	r2, [pc, #28]	@ (8002374 <HAL_Init+0x28>)
 8002356:	f043 0310 	orr.w	r3, r3, #16
 800235a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800235c:	2003      	movs	r0, #3
 800235e:	f000 fc1b 	bl	8002b98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002362:	200f      	movs	r0, #15
 8002364:	f7ff fe6e 	bl	8002044 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002368:	f7ff fd38 	bl	8001ddc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800236c:	2300      	movs	r3, #0
}
 800236e:	4618      	mov	r0, r3
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	40022000 	.word	0x40022000

08002378 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800237c:	4b05      	ldr	r3, [pc, #20]	@ (8002394 <HAL_IncTick+0x1c>)
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	461a      	mov	r2, r3
 8002382:	4b05      	ldr	r3, [pc, #20]	@ (8002398 <HAL_IncTick+0x20>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4413      	add	r3, r2
 8002388:	4a03      	ldr	r2, [pc, #12]	@ (8002398 <HAL_IncTick+0x20>)
 800238a:	6013      	str	r3, [r2, #0]
}
 800238c:	bf00      	nop
 800238e:	46bd      	mov	sp, r7
 8002390:	bc80      	pop	{r7}
 8002392:	4770      	bx	lr
 8002394:	20000080 	.word	0x20000080
 8002398:	20000550 	.word	0x20000550

0800239c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  return uwTick;
 80023a0:	4b02      	ldr	r3, [pc, #8]	@ (80023ac <HAL_GetTick+0x10>)
 80023a2:	681b      	ldr	r3, [r3, #0]
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bc80      	pop	{r7}
 80023aa:	4770      	bx	lr
 80023ac:	20000550 	.word	0x20000550

080023b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023b8:	f7ff fff0 	bl	800239c <HAL_GetTick>
 80023bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023c8:	d005      	beq.n	80023d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023ca:	4b0a      	ldr	r3, [pc, #40]	@ (80023f4 <HAL_Delay+0x44>)
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	461a      	mov	r2, r3
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	4413      	add	r3, r2
 80023d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023d6:	bf00      	nop
 80023d8:	f7ff ffe0 	bl	800239c <HAL_GetTick>
 80023dc:	4602      	mov	r2, r0
 80023de:	68bb      	ldr	r3, [r7, #8]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	68fa      	ldr	r2, [r7, #12]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d8f7      	bhi.n	80023d8 <HAL_Delay+0x28>
  {
  }
}
 80023e8:	bf00      	nop
 80023ea:	bf00      	nop
 80023ec:	3710      	adds	r7, #16
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	20000080 	.word	0x20000080

080023f8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002400:	2300      	movs	r3, #0
 8002402:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002404:	2300      	movs	r3, #0
 8002406:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002408:	2300      	movs	r3, #0
 800240a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800240c:	2300      	movs	r3, #0
 800240e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d101      	bne.n	800241a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e0be      	b.n	8002598 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002424:	2b00      	cmp	r3, #0
 8002426:	d109      	bne.n	800243c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2200      	movs	r2, #0
 800242c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2200      	movs	r2, #0
 8002432:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f7ff fd08 	bl	8001e4c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	f000 fabf 	bl	80029c0 <ADC_ConversionStop_Disable>
 8002442:	4603      	mov	r3, r0
 8002444:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800244a:	f003 0310 	and.w	r3, r3, #16
 800244e:	2b00      	cmp	r3, #0
 8002450:	f040 8099 	bne.w	8002586 <HAL_ADC_Init+0x18e>
 8002454:	7dfb      	ldrb	r3, [r7, #23]
 8002456:	2b00      	cmp	r3, #0
 8002458:	f040 8095 	bne.w	8002586 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002460:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002464:	f023 0302 	bic.w	r3, r3, #2
 8002468:	f043 0202 	orr.w	r2, r3, #2
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002478:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	7b1b      	ldrb	r3, [r3, #12]
 800247e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002480:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002482:	68ba      	ldr	r2, [r7, #8]
 8002484:	4313      	orrs	r3, r2
 8002486:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002490:	d003      	beq.n	800249a <HAL_ADC_Init+0xa2>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	2b01      	cmp	r3, #1
 8002498:	d102      	bne.n	80024a0 <HAL_ADC_Init+0xa8>
 800249a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800249e:	e000      	b.n	80024a2 <HAL_ADC_Init+0xaa>
 80024a0:	2300      	movs	r3, #0
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	4313      	orrs	r3, r2
 80024a6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	7d1b      	ldrb	r3, [r3, #20]
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d119      	bne.n	80024e4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	7b1b      	ldrb	r3, [r3, #12]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d109      	bne.n	80024cc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	699b      	ldr	r3, [r3, #24]
 80024bc:	3b01      	subs	r3, #1
 80024be:	035a      	lsls	r2, r3, #13
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80024c8:	613b      	str	r3, [r7, #16]
 80024ca:	e00b      	b.n	80024e4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d0:	f043 0220 	orr.w	r2, r3, #32
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024dc:	f043 0201 	orr.w	r2, r3, #1
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	693a      	ldr	r2, [r7, #16]
 80024f4:	430a      	orrs	r2, r1
 80024f6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	689a      	ldr	r2, [r3, #8]
 80024fe:	4b28      	ldr	r3, [pc, #160]	@ (80025a0 <HAL_ADC_Init+0x1a8>)
 8002500:	4013      	ands	r3, r2
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	6812      	ldr	r2, [r2, #0]
 8002506:	68b9      	ldr	r1, [r7, #8]
 8002508:	430b      	orrs	r3, r1
 800250a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002514:	d003      	beq.n	800251e <HAL_ADC_Init+0x126>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	2b01      	cmp	r3, #1
 800251c:	d104      	bne.n	8002528 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	691b      	ldr	r3, [r3, #16]
 8002522:	3b01      	subs	r3, #1
 8002524:	051b      	lsls	r3, r3, #20
 8002526:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800252e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	68fa      	ldr	r2, [r7, #12]
 8002538:	430a      	orrs	r2, r1
 800253a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	689a      	ldr	r2, [r3, #8]
 8002542:	4b18      	ldr	r3, [pc, #96]	@ (80025a4 <HAL_ADC_Init+0x1ac>)
 8002544:	4013      	ands	r3, r2
 8002546:	68ba      	ldr	r2, [r7, #8]
 8002548:	429a      	cmp	r2, r3
 800254a:	d10b      	bne.n	8002564 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002556:	f023 0303 	bic.w	r3, r3, #3
 800255a:	f043 0201 	orr.w	r2, r3, #1
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002562:	e018      	b.n	8002596 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002568:	f023 0312 	bic.w	r3, r3, #18
 800256c:	f043 0210 	orr.w	r2, r3, #16
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002578:	f043 0201 	orr.w	r2, r3, #1
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002584:	e007      	b.n	8002596 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800258a:	f043 0210 	orr.w	r2, r3, #16
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002596:	7dfb      	ldrb	r3, [r7, #23]
}
 8002598:	4618      	mov	r0, r3
 800259a:	3718      	adds	r7, #24
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	ffe1f7fd 	.word	0xffe1f7fd
 80025a4:	ff1f0efe 	.word	0xff1f0efe

080025a8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b084      	sub	sp, #16
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025b0:	2300      	movs	r3, #0
 80025b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d101      	bne.n	80025c2 <HAL_ADC_Start+0x1a>
 80025be:	2302      	movs	r3, #2
 80025c0:	e098      	b.n	80026f4 <HAL_ADC_Start+0x14c>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2201      	movs	r2, #1
 80025c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f000 f99e 	bl	800290c <ADC_Enable>
 80025d0:	4603      	mov	r3, r0
 80025d2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80025d4:	7bfb      	ldrb	r3, [r7, #15]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	f040 8087 	bne.w	80026ea <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80025e4:	f023 0301 	bic.w	r3, r3, #1
 80025e8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a41      	ldr	r2, [pc, #260]	@ (80026fc <HAL_ADC_Start+0x154>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d105      	bne.n	8002606 <HAL_ADC_Start+0x5e>
 80025fa:	4b41      	ldr	r3, [pc, #260]	@ (8002700 <HAL_ADC_Start+0x158>)
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d115      	bne.n	8002632 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800260a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800261c:	2b00      	cmp	r3, #0
 800261e:	d026      	beq.n	800266e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002624:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002628:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002630:	e01d      	b.n	800266e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002636:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a2f      	ldr	r2, [pc, #188]	@ (8002700 <HAL_ADC_Start+0x158>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d004      	beq.n	8002652 <HAL_ADC_Start+0xaa>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a2b      	ldr	r2, [pc, #172]	@ (80026fc <HAL_ADC_Start+0x154>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d10d      	bne.n	800266e <HAL_ADC_Start+0xc6>
 8002652:	4b2b      	ldr	r3, [pc, #172]	@ (8002700 <HAL_ADC_Start+0x158>)
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800265a:	2b00      	cmp	r3, #0
 800265c:	d007      	beq.n	800266e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002662:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002666:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002672:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002676:	2b00      	cmp	r3, #0
 8002678:	d006      	beq.n	8002688 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800267e:	f023 0206 	bic.w	r2, r3, #6
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002686:	e002      	b.n	800268e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2200      	movs	r2, #0
 800268c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f06f 0202 	mvn.w	r2, #2
 800269e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80026aa:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80026ae:	d113      	bne.n	80026d8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80026b4:	4a11      	ldr	r2, [pc, #68]	@ (80026fc <HAL_ADC_Start+0x154>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d105      	bne.n	80026c6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80026ba:	4b11      	ldr	r3, [pc, #68]	@ (8002700 <HAL_ADC_Start+0x158>)
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d108      	bne.n	80026d8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	689a      	ldr	r2, [r3, #8]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80026d4:	609a      	str	r2, [r3, #8]
 80026d6:	e00c      	b.n	80026f2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	689a      	ldr	r2, [r3, #8]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80026e6:	609a      	str	r2, [r3, #8]
 80026e8:	e003      	b.n	80026f2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2200      	movs	r2, #0
 80026ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80026f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3710      	adds	r7, #16
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	40012800 	.word	0x40012800
 8002700:	40012400 	.word	0x40012400

08002704 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002712:	4618      	mov	r0, r3
 8002714:	370c      	adds	r7, #12
 8002716:	46bd      	mov	sp, r7
 8002718:	bc80      	pop	{r7}
 800271a:	4770      	bx	lr

0800271c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800271c:	b480      	push	{r7}
 800271e:	b085      	sub	sp, #20
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002726:	2300      	movs	r3, #0
 8002728:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800272a:	2300      	movs	r3, #0
 800272c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002734:	2b01      	cmp	r3, #1
 8002736:	d101      	bne.n	800273c <HAL_ADC_ConfigChannel+0x20>
 8002738:	2302      	movs	r3, #2
 800273a:	e0dc      	b.n	80028f6 <HAL_ADC_ConfigChannel+0x1da>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2201      	movs	r2, #1
 8002740:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	2b06      	cmp	r3, #6
 800274a:	d81c      	bhi.n	8002786 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	685a      	ldr	r2, [r3, #4]
 8002756:	4613      	mov	r3, r2
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	4413      	add	r3, r2
 800275c:	3b05      	subs	r3, #5
 800275e:	221f      	movs	r2, #31
 8002760:	fa02 f303 	lsl.w	r3, r2, r3
 8002764:	43db      	mvns	r3, r3
 8002766:	4019      	ands	r1, r3
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	6818      	ldr	r0, [r3, #0]
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685a      	ldr	r2, [r3, #4]
 8002770:	4613      	mov	r3, r2
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	4413      	add	r3, r2
 8002776:	3b05      	subs	r3, #5
 8002778:	fa00 f203 	lsl.w	r2, r0, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	430a      	orrs	r2, r1
 8002782:	635a      	str	r2, [r3, #52]	@ 0x34
 8002784:	e03c      	b.n	8002800 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	2b0c      	cmp	r3, #12
 800278c:	d81c      	bhi.n	80027c8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	685a      	ldr	r2, [r3, #4]
 8002798:	4613      	mov	r3, r2
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	4413      	add	r3, r2
 800279e:	3b23      	subs	r3, #35	@ 0x23
 80027a0:	221f      	movs	r2, #31
 80027a2:	fa02 f303 	lsl.w	r3, r2, r3
 80027a6:	43db      	mvns	r3, r3
 80027a8:	4019      	ands	r1, r3
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	6818      	ldr	r0, [r3, #0]
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	685a      	ldr	r2, [r3, #4]
 80027b2:	4613      	mov	r3, r2
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	4413      	add	r3, r2
 80027b8:	3b23      	subs	r3, #35	@ 0x23
 80027ba:	fa00 f203 	lsl.w	r2, r0, r3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	430a      	orrs	r2, r1
 80027c4:	631a      	str	r2, [r3, #48]	@ 0x30
 80027c6:	e01b      	b.n	8002800 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	685a      	ldr	r2, [r3, #4]
 80027d2:	4613      	mov	r3, r2
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	4413      	add	r3, r2
 80027d8:	3b41      	subs	r3, #65	@ 0x41
 80027da:	221f      	movs	r2, #31
 80027dc:	fa02 f303 	lsl.w	r3, r2, r3
 80027e0:	43db      	mvns	r3, r3
 80027e2:	4019      	ands	r1, r3
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	6818      	ldr	r0, [r3, #0]
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685a      	ldr	r2, [r3, #4]
 80027ec:	4613      	mov	r3, r2
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	4413      	add	r3, r2
 80027f2:	3b41      	subs	r3, #65	@ 0x41
 80027f4:	fa00 f203 	lsl.w	r2, r0, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	430a      	orrs	r2, r1
 80027fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2b09      	cmp	r3, #9
 8002806:	d91c      	bls.n	8002842 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	68d9      	ldr	r1, [r3, #12]
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	4613      	mov	r3, r2
 8002814:	005b      	lsls	r3, r3, #1
 8002816:	4413      	add	r3, r2
 8002818:	3b1e      	subs	r3, #30
 800281a:	2207      	movs	r2, #7
 800281c:	fa02 f303 	lsl.w	r3, r2, r3
 8002820:	43db      	mvns	r3, r3
 8002822:	4019      	ands	r1, r3
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	6898      	ldr	r0, [r3, #8]
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	4613      	mov	r3, r2
 800282e:	005b      	lsls	r3, r3, #1
 8002830:	4413      	add	r3, r2
 8002832:	3b1e      	subs	r3, #30
 8002834:	fa00 f203 	lsl.w	r2, r0, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	430a      	orrs	r2, r1
 800283e:	60da      	str	r2, [r3, #12]
 8002840:	e019      	b.n	8002876 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	6919      	ldr	r1, [r3, #16]
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	4613      	mov	r3, r2
 800284e:	005b      	lsls	r3, r3, #1
 8002850:	4413      	add	r3, r2
 8002852:	2207      	movs	r2, #7
 8002854:	fa02 f303 	lsl.w	r3, r2, r3
 8002858:	43db      	mvns	r3, r3
 800285a:	4019      	ands	r1, r3
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	6898      	ldr	r0, [r3, #8]
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	4613      	mov	r3, r2
 8002866:	005b      	lsls	r3, r3, #1
 8002868:	4413      	add	r3, r2
 800286a:	fa00 f203 	lsl.w	r2, r0, r3
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	430a      	orrs	r2, r1
 8002874:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2b10      	cmp	r3, #16
 800287c:	d003      	beq.n	8002886 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002882:	2b11      	cmp	r3, #17
 8002884:	d132      	bne.n	80028ec <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a1d      	ldr	r2, [pc, #116]	@ (8002900 <HAL_ADC_ConfigChannel+0x1e4>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d125      	bne.n	80028dc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d126      	bne.n	80028ec <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	689a      	ldr	r2, [r3, #8]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80028ac:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	2b10      	cmp	r3, #16
 80028b4:	d11a      	bne.n	80028ec <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028b6:	4b13      	ldr	r3, [pc, #76]	@ (8002904 <HAL_ADC_ConfigChannel+0x1e8>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a13      	ldr	r2, [pc, #76]	@ (8002908 <HAL_ADC_ConfigChannel+0x1ec>)
 80028bc:	fba2 2303 	umull	r2, r3, r2, r3
 80028c0:	0c9a      	lsrs	r2, r3, #18
 80028c2:	4613      	mov	r3, r2
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	4413      	add	r3, r2
 80028c8:	005b      	lsls	r3, r3, #1
 80028ca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028cc:	e002      	b.n	80028d4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	3b01      	subs	r3, #1
 80028d2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d1f9      	bne.n	80028ce <HAL_ADC_ConfigChannel+0x1b2>
 80028da:	e007      	b.n	80028ec <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028e0:	f043 0220 	orr.w	r2, r3, #32
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80028f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3714      	adds	r7, #20
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bc80      	pop	{r7}
 80028fe:	4770      	bx	lr
 8002900:	40012400 	.word	0x40012400
 8002904:	20000078 	.word	0x20000078
 8002908:	431bde83 	.word	0x431bde83

0800290c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002914:	2300      	movs	r3, #0
 8002916:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002918:	2300      	movs	r3, #0
 800291a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	f003 0301 	and.w	r3, r3, #1
 8002926:	2b01      	cmp	r3, #1
 8002928:	d040      	beq.n	80029ac <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	689a      	ldr	r2, [r3, #8]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f042 0201 	orr.w	r2, r2, #1
 8002938:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800293a:	4b1f      	ldr	r3, [pc, #124]	@ (80029b8 <ADC_Enable+0xac>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a1f      	ldr	r2, [pc, #124]	@ (80029bc <ADC_Enable+0xb0>)
 8002940:	fba2 2303 	umull	r2, r3, r2, r3
 8002944:	0c9b      	lsrs	r3, r3, #18
 8002946:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002948:	e002      	b.n	8002950 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	3b01      	subs	r3, #1
 800294e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d1f9      	bne.n	800294a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002956:	f7ff fd21 	bl	800239c <HAL_GetTick>
 800295a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800295c:	e01f      	b.n	800299e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800295e:	f7ff fd1d 	bl	800239c <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	2b02      	cmp	r3, #2
 800296a:	d918      	bls.n	800299e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	f003 0301 	and.w	r3, r3, #1
 8002976:	2b01      	cmp	r3, #1
 8002978:	d011      	beq.n	800299e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800297e:	f043 0210 	orr.w	r2, r3, #16
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800298a:	f043 0201 	orr.w	r2, r3, #1
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e007      	b.n	80029ae <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f003 0301 	and.w	r3, r3, #1
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d1d8      	bne.n	800295e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3710      	adds	r7, #16
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	20000078 	.word	0x20000078
 80029bc:	431bde83 	.word	0x431bde83

080029c0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80029c8:	2300      	movs	r3, #0
 80029ca:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	f003 0301 	and.w	r3, r3, #1
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d12e      	bne.n	8002a38 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	689a      	ldr	r2, [r3, #8]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f022 0201 	bic.w	r2, r2, #1
 80029e8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80029ea:	f7ff fcd7 	bl	800239c <HAL_GetTick>
 80029ee:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80029f0:	e01b      	b.n	8002a2a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80029f2:	f7ff fcd3 	bl	800239c <HAL_GetTick>
 80029f6:	4602      	mov	r2, r0
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	d914      	bls.n	8002a2a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f003 0301 	and.w	r3, r3, #1
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d10d      	bne.n	8002a2a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a12:	f043 0210 	orr.w	r2, r3, #16
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a1e:	f043 0201 	orr.w	r2, r3, #1
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e007      	b.n	8002a3a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f003 0301 	and.w	r3, r3, #1
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d0dc      	beq.n	80029f2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
	...

08002a44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b085      	sub	sp, #20
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f003 0307 	and.w	r3, r3, #7
 8002a52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a54:	4b0c      	ldr	r3, [pc, #48]	@ (8002a88 <__NVIC_SetPriorityGrouping+0x44>)
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a5a:	68ba      	ldr	r2, [r7, #8]
 8002a5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a60:	4013      	ands	r3, r2
 8002a62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a6c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a76:	4a04      	ldr	r2, [pc, #16]	@ (8002a88 <__NVIC_SetPriorityGrouping+0x44>)
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	60d3      	str	r3, [r2, #12]
}
 8002a7c:	bf00      	nop
 8002a7e:	3714      	adds	r7, #20
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bc80      	pop	{r7}
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	e000ed00 	.word	0xe000ed00

08002a8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a90:	4b04      	ldr	r3, [pc, #16]	@ (8002aa4 <__NVIC_GetPriorityGrouping+0x18>)
 8002a92:	68db      	ldr	r3, [r3, #12]
 8002a94:	0a1b      	lsrs	r3, r3, #8
 8002a96:	f003 0307 	and.w	r3, r3, #7
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bc80      	pop	{r7}
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	e000ed00 	.word	0xe000ed00

08002aa8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	4603      	mov	r3, r0
 8002ab0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	db0b      	blt.n	8002ad2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002aba:	79fb      	ldrb	r3, [r7, #7]
 8002abc:	f003 021f 	and.w	r2, r3, #31
 8002ac0:	4906      	ldr	r1, [pc, #24]	@ (8002adc <__NVIC_EnableIRQ+0x34>)
 8002ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac6:	095b      	lsrs	r3, r3, #5
 8002ac8:	2001      	movs	r0, #1
 8002aca:	fa00 f202 	lsl.w	r2, r0, r2
 8002ace:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ad2:	bf00      	nop
 8002ad4:	370c      	adds	r7, #12
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bc80      	pop	{r7}
 8002ada:	4770      	bx	lr
 8002adc:	e000e100 	.word	0xe000e100

08002ae0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	6039      	str	r1, [r7, #0]
 8002aea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	db0a      	blt.n	8002b0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	b2da      	uxtb	r2, r3
 8002af8:	490c      	ldr	r1, [pc, #48]	@ (8002b2c <__NVIC_SetPriority+0x4c>)
 8002afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002afe:	0112      	lsls	r2, r2, #4
 8002b00:	b2d2      	uxtb	r2, r2
 8002b02:	440b      	add	r3, r1
 8002b04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b08:	e00a      	b.n	8002b20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	b2da      	uxtb	r2, r3
 8002b0e:	4908      	ldr	r1, [pc, #32]	@ (8002b30 <__NVIC_SetPriority+0x50>)
 8002b10:	79fb      	ldrb	r3, [r7, #7]
 8002b12:	f003 030f 	and.w	r3, r3, #15
 8002b16:	3b04      	subs	r3, #4
 8002b18:	0112      	lsls	r2, r2, #4
 8002b1a:	b2d2      	uxtb	r2, r2
 8002b1c:	440b      	add	r3, r1
 8002b1e:	761a      	strb	r2, [r3, #24]
}
 8002b20:	bf00      	nop
 8002b22:	370c      	adds	r7, #12
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bc80      	pop	{r7}
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop
 8002b2c:	e000e100 	.word	0xe000e100
 8002b30:	e000ed00 	.word	0xe000ed00

08002b34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b089      	sub	sp, #36	@ 0x24
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	60f8      	str	r0, [r7, #12]
 8002b3c:	60b9      	str	r1, [r7, #8]
 8002b3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	f003 0307 	and.w	r3, r3, #7
 8002b46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	f1c3 0307 	rsb	r3, r3, #7
 8002b4e:	2b04      	cmp	r3, #4
 8002b50:	bf28      	it	cs
 8002b52:	2304      	movcs	r3, #4
 8002b54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	3304      	adds	r3, #4
 8002b5a:	2b06      	cmp	r3, #6
 8002b5c:	d902      	bls.n	8002b64 <NVIC_EncodePriority+0x30>
 8002b5e:	69fb      	ldr	r3, [r7, #28]
 8002b60:	3b03      	subs	r3, #3
 8002b62:	e000      	b.n	8002b66 <NVIC_EncodePriority+0x32>
 8002b64:	2300      	movs	r3, #0
 8002b66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b68:	f04f 32ff 	mov.w	r2, #4294967295
 8002b6c:	69bb      	ldr	r3, [r7, #24]
 8002b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b72:	43da      	mvns	r2, r3
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	401a      	ands	r2, r3
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b7c:	f04f 31ff 	mov.w	r1, #4294967295
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	fa01 f303 	lsl.w	r3, r1, r3
 8002b86:	43d9      	mvns	r1, r3
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b8c:	4313      	orrs	r3, r2
         );
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	3724      	adds	r7, #36	@ 0x24
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bc80      	pop	{r7}
 8002b96:	4770      	bx	lr

08002b98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	f7ff ff4f 	bl	8002a44 <__NVIC_SetPriorityGrouping>
}
 8002ba6:	bf00      	nop
 8002ba8:	3708      	adds	r7, #8
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}

08002bae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bae:	b580      	push	{r7, lr}
 8002bb0:	b086      	sub	sp, #24
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	60b9      	str	r1, [r7, #8]
 8002bb8:	607a      	str	r2, [r7, #4]
 8002bba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bc0:	f7ff ff64 	bl	8002a8c <__NVIC_GetPriorityGrouping>
 8002bc4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bc6:	687a      	ldr	r2, [r7, #4]
 8002bc8:	68b9      	ldr	r1, [r7, #8]
 8002bca:	6978      	ldr	r0, [r7, #20]
 8002bcc:	f7ff ffb2 	bl	8002b34 <NVIC_EncodePriority>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bd6:	4611      	mov	r1, r2
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f7ff ff81 	bl	8002ae0 <__NVIC_SetPriority>
}
 8002bde:	bf00      	nop
 8002be0:	3718      	adds	r7, #24
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}

08002be6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002be6:	b580      	push	{r7, lr}
 8002be8:	b082      	sub	sp, #8
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	4603      	mov	r3, r0
 8002bee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f7ff ff57 	bl	8002aa8 <__NVIC_EnableIRQ>
}
 8002bfa:	bf00      	nop
 8002bfc:	3708      	adds	r7, #8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}

08002c02 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c02:	b480      	push	{r7}
 8002c04:	b085      	sub	sp, #20
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d008      	beq.n	8002c2c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2204      	movs	r2, #4
 8002c1e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2200      	movs	r2, #0
 8002c24:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e020      	b.n	8002c6e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f022 020e 	bic.w	r2, r2, #14
 8002c3a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f022 0201 	bic.w	r2, r2, #1
 8002c4a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c54:	2101      	movs	r1, #1
 8002c56:	fa01 f202 	lsl.w	r2, r1, r2
 8002c5a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2201      	movs	r2, #1
 8002c60:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002c6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3714      	adds	r7, #20
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bc80      	pop	{r7}
 8002c76:	4770      	bx	lr

08002c78 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c80:	2300      	movs	r3, #0
 8002c82:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d005      	beq.n	8002c9c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2204      	movs	r2, #4
 8002c94:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	73fb      	strb	r3, [r7, #15]
 8002c9a:	e051      	b.n	8002d40 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f022 020e 	bic.w	r2, r2, #14
 8002caa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f022 0201 	bic.w	r2, r2, #1
 8002cba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a22      	ldr	r2, [pc, #136]	@ (8002d4c <HAL_DMA_Abort_IT+0xd4>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d029      	beq.n	8002d1a <HAL_DMA_Abort_IT+0xa2>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a21      	ldr	r2, [pc, #132]	@ (8002d50 <HAL_DMA_Abort_IT+0xd8>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d022      	beq.n	8002d16 <HAL_DMA_Abort_IT+0x9e>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a1f      	ldr	r2, [pc, #124]	@ (8002d54 <HAL_DMA_Abort_IT+0xdc>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d01a      	beq.n	8002d10 <HAL_DMA_Abort_IT+0x98>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a1e      	ldr	r2, [pc, #120]	@ (8002d58 <HAL_DMA_Abort_IT+0xe0>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d012      	beq.n	8002d0a <HAL_DMA_Abort_IT+0x92>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a1c      	ldr	r2, [pc, #112]	@ (8002d5c <HAL_DMA_Abort_IT+0xe4>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d00a      	beq.n	8002d04 <HAL_DMA_Abort_IT+0x8c>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a1b      	ldr	r2, [pc, #108]	@ (8002d60 <HAL_DMA_Abort_IT+0xe8>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d102      	bne.n	8002cfe <HAL_DMA_Abort_IT+0x86>
 8002cf8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002cfc:	e00e      	b.n	8002d1c <HAL_DMA_Abort_IT+0xa4>
 8002cfe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d02:	e00b      	b.n	8002d1c <HAL_DMA_Abort_IT+0xa4>
 8002d04:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002d08:	e008      	b.n	8002d1c <HAL_DMA_Abort_IT+0xa4>
 8002d0a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d0e:	e005      	b.n	8002d1c <HAL_DMA_Abort_IT+0xa4>
 8002d10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d14:	e002      	b.n	8002d1c <HAL_DMA_Abort_IT+0xa4>
 8002d16:	2310      	movs	r3, #16
 8002d18:	e000      	b.n	8002d1c <HAL_DMA_Abort_IT+0xa4>
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	4a11      	ldr	r2, [pc, #68]	@ (8002d64 <HAL_DMA_Abort_IT+0xec>)
 8002d1e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2201      	movs	r2, #1
 8002d24:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d003      	beq.n	8002d40 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	4798      	blx	r3
    } 
  }
  return status;
 8002d40:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3710      	adds	r7, #16
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	40020008 	.word	0x40020008
 8002d50:	4002001c 	.word	0x4002001c
 8002d54:	40020030 	.word	0x40020030
 8002d58:	40020044 	.word	0x40020044
 8002d5c:	40020058 	.word	0x40020058
 8002d60:	4002006c 	.word	0x4002006c
 8002d64:	40020000 	.word	0x40020000

08002d68 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b08b      	sub	sp, #44	@ 0x2c
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d72:	2300      	movs	r3, #0
 8002d74:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002d76:	2300      	movs	r3, #0
 8002d78:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d7a:	e169      	b.n	8003050 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d80:	fa02 f303 	lsl.w	r3, r2, r3
 8002d84:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	69fa      	ldr	r2, [r7, #28]
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002d90:	69ba      	ldr	r2, [r7, #24]
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	f040 8158 	bne.w	800304a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	4a9a      	ldr	r2, [pc, #616]	@ (8003008 <HAL_GPIO_Init+0x2a0>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d05e      	beq.n	8002e62 <HAL_GPIO_Init+0xfa>
 8002da4:	4a98      	ldr	r2, [pc, #608]	@ (8003008 <HAL_GPIO_Init+0x2a0>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d875      	bhi.n	8002e96 <HAL_GPIO_Init+0x12e>
 8002daa:	4a98      	ldr	r2, [pc, #608]	@ (800300c <HAL_GPIO_Init+0x2a4>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d058      	beq.n	8002e62 <HAL_GPIO_Init+0xfa>
 8002db0:	4a96      	ldr	r2, [pc, #600]	@ (800300c <HAL_GPIO_Init+0x2a4>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d86f      	bhi.n	8002e96 <HAL_GPIO_Init+0x12e>
 8002db6:	4a96      	ldr	r2, [pc, #600]	@ (8003010 <HAL_GPIO_Init+0x2a8>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d052      	beq.n	8002e62 <HAL_GPIO_Init+0xfa>
 8002dbc:	4a94      	ldr	r2, [pc, #592]	@ (8003010 <HAL_GPIO_Init+0x2a8>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d869      	bhi.n	8002e96 <HAL_GPIO_Init+0x12e>
 8002dc2:	4a94      	ldr	r2, [pc, #592]	@ (8003014 <HAL_GPIO_Init+0x2ac>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d04c      	beq.n	8002e62 <HAL_GPIO_Init+0xfa>
 8002dc8:	4a92      	ldr	r2, [pc, #584]	@ (8003014 <HAL_GPIO_Init+0x2ac>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d863      	bhi.n	8002e96 <HAL_GPIO_Init+0x12e>
 8002dce:	4a92      	ldr	r2, [pc, #584]	@ (8003018 <HAL_GPIO_Init+0x2b0>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d046      	beq.n	8002e62 <HAL_GPIO_Init+0xfa>
 8002dd4:	4a90      	ldr	r2, [pc, #576]	@ (8003018 <HAL_GPIO_Init+0x2b0>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d85d      	bhi.n	8002e96 <HAL_GPIO_Init+0x12e>
 8002dda:	2b12      	cmp	r3, #18
 8002ddc:	d82a      	bhi.n	8002e34 <HAL_GPIO_Init+0xcc>
 8002dde:	2b12      	cmp	r3, #18
 8002de0:	d859      	bhi.n	8002e96 <HAL_GPIO_Init+0x12e>
 8002de2:	a201      	add	r2, pc, #4	@ (adr r2, 8002de8 <HAL_GPIO_Init+0x80>)
 8002de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002de8:	08002e63 	.word	0x08002e63
 8002dec:	08002e3d 	.word	0x08002e3d
 8002df0:	08002e4f 	.word	0x08002e4f
 8002df4:	08002e91 	.word	0x08002e91
 8002df8:	08002e97 	.word	0x08002e97
 8002dfc:	08002e97 	.word	0x08002e97
 8002e00:	08002e97 	.word	0x08002e97
 8002e04:	08002e97 	.word	0x08002e97
 8002e08:	08002e97 	.word	0x08002e97
 8002e0c:	08002e97 	.word	0x08002e97
 8002e10:	08002e97 	.word	0x08002e97
 8002e14:	08002e97 	.word	0x08002e97
 8002e18:	08002e97 	.word	0x08002e97
 8002e1c:	08002e97 	.word	0x08002e97
 8002e20:	08002e97 	.word	0x08002e97
 8002e24:	08002e97 	.word	0x08002e97
 8002e28:	08002e97 	.word	0x08002e97
 8002e2c:	08002e45 	.word	0x08002e45
 8002e30:	08002e59 	.word	0x08002e59
 8002e34:	4a79      	ldr	r2, [pc, #484]	@ (800301c <HAL_GPIO_Init+0x2b4>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d013      	beq.n	8002e62 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002e3a:	e02c      	b.n	8002e96 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	623b      	str	r3, [r7, #32]
          break;
 8002e42:	e029      	b.n	8002e98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	3304      	adds	r3, #4
 8002e4a:	623b      	str	r3, [r7, #32]
          break;
 8002e4c:	e024      	b.n	8002e98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	68db      	ldr	r3, [r3, #12]
 8002e52:	3308      	adds	r3, #8
 8002e54:	623b      	str	r3, [r7, #32]
          break;
 8002e56:	e01f      	b.n	8002e98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	330c      	adds	r3, #12
 8002e5e:	623b      	str	r3, [r7, #32]
          break;
 8002e60:	e01a      	b.n	8002e98 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d102      	bne.n	8002e70 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002e6a:	2304      	movs	r3, #4
 8002e6c:	623b      	str	r3, [r7, #32]
          break;
 8002e6e:	e013      	b.n	8002e98 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d105      	bne.n	8002e84 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e78:	2308      	movs	r3, #8
 8002e7a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	69fa      	ldr	r2, [r7, #28]
 8002e80:	611a      	str	r2, [r3, #16]
          break;
 8002e82:	e009      	b.n	8002e98 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e84:	2308      	movs	r3, #8
 8002e86:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	69fa      	ldr	r2, [r7, #28]
 8002e8c:	615a      	str	r2, [r3, #20]
          break;
 8002e8e:	e003      	b.n	8002e98 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002e90:	2300      	movs	r3, #0
 8002e92:	623b      	str	r3, [r7, #32]
          break;
 8002e94:	e000      	b.n	8002e98 <HAL_GPIO_Init+0x130>
          break;
 8002e96:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e98:	69bb      	ldr	r3, [r7, #24]
 8002e9a:	2bff      	cmp	r3, #255	@ 0xff
 8002e9c:	d801      	bhi.n	8002ea2 <HAL_GPIO_Init+0x13a>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	e001      	b.n	8002ea6 <HAL_GPIO_Init+0x13e>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	3304      	adds	r3, #4
 8002ea6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	2bff      	cmp	r3, #255	@ 0xff
 8002eac:	d802      	bhi.n	8002eb4 <HAL_GPIO_Init+0x14c>
 8002eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	e002      	b.n	8002eba <HAL_GPIO_Init+0x152>
 8002eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb6:	3b08      	subs	r3, #8
 8002eb8:	009b      	lsls	r3, r3, #2
 8002eba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	210f      	movs	r1, #15
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec8:	43db      	mvns	r3, r3
 8002eca:	401a      	ands	r2, r3
 8002ecc:	6a39      	ldr	r1, [r7, #32]
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ed4:	431a      	orrs	r2, r3
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	f000 80b1 	beq.w	800304a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ee8:	4b4d      	ldr	r3, [pc, #308]	@ (8003020 <HAL_GPIO_Init+0x2b8>)
 8002eea:	699b      	ldr	r3, [r3, #24]
 8002eec:	4a4c      	ldr	r2, [pc, #304]	@ (8003020 <HAL_GPIO_Init+0x2b8>)
 8002eee:	f043 0301 	orr.w	r3, r3, #1
 8002ef2:	6193      	str	r3, [r2, #24]
 8002ef4:	4b4a      	ldr	r3, [pc, #296]	@ (8003020 <HAL_GPIO_Init+0x2b8>)
 8002ef6:	699b      	ldr	r3, [r3, #24]
 8002ef8:	f003 0301 	and.w	r3, r3, #1
 8002efc:	60bb      	str	r3, [r7, #8]
 8002efe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002f00:	4a48      	ldr	r2, [pc, #288]	@ (8003024 <HAL_GPIO_Init+0x2bc>)
 8002f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f04:	089b      	lsrs	r3, r3, #2
 8002f06:	3302      	adds	r3, #2
 8002f08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f0c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f10:	f003 0303 	and.w	r3, r3, #3
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	220f      	movs	r2, #15
 8002f18:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1c:	43db      	mvns	r3, r3
 8002f1e:	68fa      	ldr	r2, [r7, #12]
 8002f20:	4013      	ands	r3, r2
 8002f22:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	4a40      	ldr	r2, [pc, #256]	@ (8003028 <HAL_GPIO_Init+0x2c0>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d013      	beq.n	8002f54 <HAL_GPIO_Init+0x1ec>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	4a3f      	ldr	r2, [pc, #252]	@ (800302c <HAL_GPIO_Init+0x2c4>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d00d      	beq.n	8002f50 <HAL_GPIO_Init+0x1e8>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	4a3e      	ldr	r2, [pc, #248]	@ (8003030 <HAL_GPIO_Init+0x2c8>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d007      	beq.n	8002f4c <HAL_GPIO_Init+0x1e4>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	4a3d      	ldr	r2, [pc, #244]	@ (8003034 <HAL_GPIO_Init+0x2cc>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d101      	bne.n	8002f48 <HAL_GPIO_Init+0x1e0>
 8002f44:	2303      	movs	r3, #3
 8002f46:	e006      	b.n	8002f56 <HAL_GPIO_Init+0x1ee>
 8002f48:	2304      	movs	r3, #4
 8002f4a:	e004      	b.n	8002f56 <HAL_GPIO_Init+0x1ee>
 8002f4c:	2302      	movs	r3, #2
 8002f4e:	e002      	b.n	8002f56 <HAL_GPIO_Init+0x1ee>
 8002f50:	2301      	movs	r3, #1
 8002f52:	e000      	b.n	8002f56 <HAL_GPIO_Init+0x1ee>
 8002f54:	2300      	movs	r3, #0
 8002f56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f58:	f002 0203 	and.w	r2, r2, #3
 8002f5c:	0092      	lsls	r2, r2, #2
 8002f5e:	4093      	lsls	r3, r2
 8002f60:	68fa      	ldr	r2, [r7, #12]
 8002f62:	4313      	orrs	r3, r2
 8002f64:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002f66:	492f      	ldr	r1, [pc, #188]	@ (8003024 <HAL_GPIO_Init+0x2bc>)
 8002f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f6a:	089b      	lsrs	r3, r3, #2
 8002f6c:	3302      	adds	r3, #2
 8002f6e:	68fa      	ldr	r2, [r7, #12]
 8002f70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d006      	beq.n	8002f8e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002f80:	4b2d      	ldr	r3, [pc, #180]	@ (8003038 <HAL_GPIO_Init+0x2d0>)
 8002f82:	689a      	ldr	r2, [r3, #8]
 8002f84:	492c      	ldr	r1, [pc, #176]	@ (8003038 <HAL_GPIO_Init+0x2d0>)
 8002f86:	69bb      	ldr	r3, [r7, #24]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	608b      	str	r3, [r1, #8]
 8002f8c:	e006      	b.n	8002f9c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002f8e:	4b2a      	ldr	r3, [pc, #168]	@ (8003038 <HAL_GPIO_Init+0x2d0>)
 8002f90:	689a      	ldr	r2, [r3, #8]
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	43db      	mvns	r3, r3
 8002f96:	4928      	ldr	r1, [pc, #160]	@ (8003038 <HAL_GPIO_Init+0x2d0>)
 8002f98:	4013      	ands	r3, r2
 8002f9a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d006      	beq.n	8002fb6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002fa8:	4b23      	ldr	r3, [pc, #140]	@ (8003038 <HAL_GPIO_Init+0x2d0>)
 8002faa:	68da      	ldr	r2, [r3, #12]
 8002fac:	4922      	ldr	r1, [pc, #136]	@ (8003038 <HAL_GPIO_Init+0x2d0>)
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	60cb      	str	r3, [r1, #12]
 8002fb4:	e006      	b.n	8002fc4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002fb6:	4b20      	ldr	r3, [pc, #128]	@ (8003038 <HAL_GPIO_Init+0x2d0>)
 8002fb8:	68da      	ldr	r2, [r3, #12]
 8002fba:	69bb      	ldr	r3, [r7, #24]
 8002fbc:	43db      	mvns	r3, r3
 8002fbe:	491e      	ldr	r1, [pc, #120]	@ (8003038 <HAL_GPIO_Init+0x2d0>)
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d006      	beq.n	8002fde <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002fd0:	4b19      	ldr	r3, [pc, #100]	@ (8003038 <HAL_GPIO_Init+0x2d0>)
 8002fd2:	685a      	ldr	r2, [r3, #4]
 8002fd4:	4918      	ldr	r1, [pc, #96]	@ (8003038 <HAL_GPIO_Init+0x2d0>)
 8002fd6:	69bb      	ldr	r3, [r7, #24]
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	604b      	str	r3, [r1, #4]
 8002fdc:	e006      	b.n	8002fec <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002fde:	4b16      	ldr	r3, [pc, #88]	@ (8003038 <HAL_GPIO_Init+0x2d0>)
 8002fe0:	685a      	ldr	r2, [r3, #4]
 8002fe2:	69bb      	ldr	r3, [r7, #24]
 8002fe4:	43db      	mvns	r3, r3
 8002fe6:	4914      	ldr	r1, [pc, #80]	@ (8003038 <HAL_GPIO_Init+0x2d0>)
 8002fe8:	4013      	ands	r3, r2
 8002fea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d021      	beq.n	800303c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002ff8:	4b0f      	ldr	r3, [pc, #60]	@ (8003038 <HAL_GPIO_Init+0x2d0>)
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	490e      	ldr	r1, [pc, #56]	@ (8003038 <HAL_GPIO_Init+0x2d0>)
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	4313      	orrs	r3, r2
 8003002:	600b      	str	r3, [r1, #0]
 8003004:	e021      	b.n	800304a <HAL_GPIO_Init+0x2e2>
 8003006:	bf00      	nop
 8003008:	10320000 	.word	0x10320000
 800300c:	10310000 	.word	0x10310000
 8003010:	10220000 	.word	0x10220000
 8003014:	10210000 	.word	0x10210000
 8003018:	10120000 	.word	0x10120000
 800301c:	10110000 	.word	0x10110000
 8003020:	40021000 	.word	0x40021000
 8003024:	40010000 	.word	0x40010000
 8003028:	40010800 	.word	0x40010800
 800302c:	40010c00 	.word	0x40010c00
 8003030:	40011000 	.word	0x40011000
 8003034:	40011400 	.word	0x40011400
 8003038:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800303c:	4b0b      	ldr	r3, [pc, #44]	@ (800306c <HAL_GPIO_Init+0x304>)
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	69bb      	ldr	r3, [r7, #24]
 8003042:	43db      	mvns	r3, r3
 8003044:	4909      	ldr	r1, [pc, #36]	@ (800306c <HAL_GPIO_Init+0x304>)
 8003046:	4013      	ands	r3, r2
 8003048:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800304a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800304c:	3301      	adds	r3, #1
 800304e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003056:	fa22 f303 	lsr.w	r3, r2, r3
 800305a:	2b00      	cmp	r3, #0
 800305c:	f47f ae8e 	bne.w	8002d7c <HAL_GPIO_Init+0x14>
  }
}
 8003060:	bf00      	nop
 8003062:	bf00      	nop
 8003064:	372c      	adds	r7, #44	@ 0x2c
 8003066:	46bd      	mov	sp, r7
 8003068:	bc80      	pop	{r7}
 800306a:	4770      	bx	lr
 800306c:	40010400 	.word	0x40010400

08003070 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	460b      	mov	r3, r1
 800307a:	807b      	strh	r3, [r7, #2]
 800307c:	4613      	mov	r3, r2
 800307e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003080:	787b      	ldrb	r3, [r7, #1]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d003      	beq.n	800308e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003086:	887a      	ldrh	r2, [r7, #2]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800308c:	e003      	b.n	8003096 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800308e:	887b      	ldrh	r3, [r7, #2]
 8003090:	041a      	lsls	r2, r3, #16
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	611a      	str	r2, [r3, #16]
}
 8003096:	bf00      	nop
 8003098:	370c      	adds	r7, #12
 800309a:	46bd      	mov	sp, r7
 800309c:	bc80      	pop	{r7}
 800309e:	4770      	bx	lr

080030a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d101      	bne.n	80030b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e12b      	b.n	800330a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d106      	bne.n	80030cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2200      	movs	r2, #0
 80030c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f7fe fefc 	bl	8001ec4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2224      	movs	r2, #36	@ 0x24
 80030d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f022 0201 	bic.w	r2, r2, #1
 80030e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80030f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003102:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003104:	f001 fd7c 	bl	8004c00 <HAL_RCC_GetPCLK1Freq>
 8003108:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	4a81      	ldr	r2, [pc, #516]	@ (8003314 <HAL_I2C_Init+0x274>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d807      	bhi.n	8003124 <HAL_I2C_Init+0x84>
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	4a80      	ldr	r2, [pc, #512]	@ (8003318 <HAL_I2C_Init+0x278>)
 8003118:	4293      	cmp	r3, r2
 800311a:	bf94      	ite	ls
 800311c:	2301      	movls	r3, #1
 800311e:	2300      	movhi	r3, #0
 8003120:	b2db      	uxtb	r3, r3
 8003122:	e006      	b.n	8003132 <HAL_I2C_Init+0x92>
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	4a7d      	ldr	r2, [pc, #500]	@ (800331c <HAL_I2C_Init+0x27c>)
 8003128:	4293      	cmp	r3, r2
 800312a:	bf94      	ite	ls
 800312c:	2301      	movls	r3, #1
 800312e:	2300      	movhi	r3, #0
 8003130:	b2db      	uxtb	r3, r3
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e0e7      	b.n	800330a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	4a78      	ldr	r2, [pc, #480]	@ (8003320 <HAL_I2C_Init+0x280>)
 800313e:	fba2 2303 	umull	r2, r3, r2, r3
 8003142:	0c9b      	lsrs	r3, r3, #18
 8003144:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	68ba      	ldr	r2, [r7, #8]
 8003156:	430a      	orrs	r2, r1
 8003158:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	6a1b      	ldr	r3, [r3, #32]
 8003160:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	4a6a      	ldr	r2, [pc, #424]	@ (8003314 <HAL_I2C_Init+0x274>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d802      	bhi.n	8003174 <HAL_I2C_Init+0xd4>
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	3301      	adds	r3, #1
 8003172:	e009      	b.n	8003188 <HAL_I2C_Init+0xe8>
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800317a:	fb02 f303 	mul.w	r3, r2, r3
 800317e:	4a69      	ldr	r2, [pc, #420]	@ (8003324 <HAL_I2C_Init+0x284>)
 8003180:	fba2 2303 	umull	r2, r3, r2, r3
 8003184:	099b      	lsrs	r3, r3, #6
 8003186:	3301      	adds	r3, #1
 8003188:	687a      	ldr	r2, [r7, #4]
 800318a:	6812      	ldr	r2, [r2, #0]
 800318c:	430b      	orrs	r3, r1
 800318e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	69db      	ldr	r3, [r3, #28]
 8003196:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800319a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	495c      	ldr	r1, [pc, #368]	@ (8003314 <HAL_I2C_Init+0x274>)
 80031a4:	428b      	cmp	r3, r1
 80031a6:	d819      	bhi.n	80031dc <HAL_I2C_Init+0x13c>
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	1e59      	subs	r1, r3, #1
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	005b      	lsls	r3, r3, #1
 80031b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80031b6:	1c59      	adds	r1, r3, #1
 80031b8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80031bc:	400b      	ands	r3, r1
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d00a      	beq.n	80031d8 <HAL_I2C_Init+0x138>
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	1e59      	subs	r1, r3, #1
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	005b      	lsls	r3, r3, #1
 80031cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80031d0:	3301      	adds	r3, #1
 80031d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031d6:	e051      	b.n	800327c <HAL_I2C_Init+0x1dc>
 80031d8:	2304      	movs	r3, #4
 80031da:	e04f      	b.n	800327c <HAL_I2C_Init+0x1dc>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d111      	bne.n	8003208 <HAL_I2C_Init+0x168>
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	1e58      	subs	r0, r3, #1
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6859      	ldr	r1, [r3, #4]
 80031ec:	460b      	mov	r3, r1
 80031ee:	005b      	lsls	r3, r3, #1
 80031f0:	440b      	add	r3, r1
 80031f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80031f6:	3301      	adds	r3, #1
 80031f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	bf0c      	ite	eq
 8003200:	2301      	moveq	r3, #1
 8003202:	2300      	movne	r3, #0
 8003204:	b2db      	uxtb	r3, r3
 8003206:	e012      	b.n	800322e <HAL_I2C_Init+0x18e>
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	1e58      	subs	r0, r3, #1
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6859      	ldr	r1, [r3, #4]
 8003210:	460b      	mov	r3, r1
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	440b      	add	r3, r1
 8003216:	0099      	lsls	r1, r3, #2
 8003218:	440b      	add	r3, r1
 800321a:	fbb0 f3f3 	udiv	r3, r0, r3
 800321e:	3301      	adds	r3, #1
 8003220:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003224:	2b00      	cmp	r3, #0
 8003226:	bf0c      	ite	eq
 8003228:	2301      	moveq	r3, #1
 800322a:	2300      	movne	r3, #0
 800322c:	b2db      	uxtb	r3, r3
 800322e:	2b00      	cmp	r3, #0
 8003230:	d001      	beq.n	8003236 <HAL_I2C_Init+0x196>
 8003232:	2301      	movs	r3, #1
 8003234:	e022      	b.n	800327c <HAL_I2C_Init+0x1dc>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d10e      	bne.n	800325c <HAL_I2C_Init+0x1bc>
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	1e58      	subs	r0, r3, #1
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6859      	ldr	r1, [r3, #4]
 8003246:	460b      	mov	r3, r1
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	440b      	add	r3, r1
 800324c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003250:	3301      	adds	r3, #1
 8003252:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003256:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800325a:	e00f      	b.n	800327c <HAL_I2C_Init+0x1dc>
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	1e58      	subs	r0, r3, #1
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6859      	ldr	r1, [r3, #4]
 8003264:	460b      	mov	r3, r1
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	440b      	add	r3, r1
 800326a:	0099      	lsls	r1, r3, #2
 800326c:	440b      	add	r3, r1
 800326e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003272:	3301      	adds	r3, #1
 8003274:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003278:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800327c:	6879      	ldr	r1, [r7, #4]
 800327e:	6809      	ldr	r1, [r1, #0]
 8003280:	4313      	orrs	r3, r2
 8003282:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	69da      	ldr	r2, [r3, #28]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a1b      	ldr	r3, [r3, #32]
 8003296:	431a      	orrs	r2, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	430a      	orrs	r2, r1
 800329e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80032aa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80032ae:	687a      	ldr	r2, [r7, #4]
 80032b0:	6911      	ldr	r1, [r2, #16]
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	68d2      	ldr	r2, [r2, #12]
 80032b6:	4311      	orrs	r1, r2
 80032b8:	687a      	ldr	r2, [r7, #4]
 80032ba:	6812      	ldr	r2, [r2, #0]
 80032bc:	430b      	orrs	r3, r1
 80032be:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	695a      	ldr	r2, [r3, #20]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	699b      	ldr	r3, [r3, #24]
 80032d2:	431a      	orrs	r2, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	430a      	orrs	r2, r1
 80032da:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f042 0201 	orr.w	r2, r2, #1
 80032ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2220      	movs	r2, #32
 80032f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	3710      	adds	r7, #16
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	000186a0 	.word	0x000186a0
 8003318:	001e847f 	.word	0x001e847f
 800331c:	003d08ff 	.word	0x003d08ff
 8003320:	431bde83 	.word	0x431bde83
 8003324:	10624dd3 	.word	0x10624dd3

08003328 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b088      	sub	sp, #32
 800332c:	af02      	add	r7, sp, #8
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	607a      	str	r2, [r7, #4]
 8003332:	461a      	mov	r2, r3
 8003334:	460b      	mov	r3, r1
 8003336:	817b      	strh	r3, [r7, #10]
 8003338:	4613      	mov	r3, r2
 800333a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800333c:	f7ff f82e 	bl	800239c <HAL_GetTick>
 8003340:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003348:	b2db      	uxtb	r3, r3
 800334a:	2b20      	cmp	r3, #32
 800334c:	f040 80e0 	bne.w	8003510 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	9300      	str	r3, [sp, #0]
 8003354:	2319      	movs	r3, #25
 8003356:	2201      	movs	r2, #1
 8003358:	4970      	ldr	r1, [pc, #448]	@ (800351c <HAL_I2C_Master_Transmit+0x1f4>)
 800335a:	68f8      	ldr	r0, [r7, #12]
 800335c:	f000 fe50 	bl	8004000 <I2C_WaitOnFlagUntilTimeout>
 8003360:	4603      	mov	r3, r0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d001      	beq.n	800336a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003366:	2302      	movs	r3, #2
 8003368:	e0d3      	b.n	8003512 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003370:	2b01      	cmp	r3, #1
 8003372:	d101      	bne.n	8003378 <HAL_I2C_Master_Transmit+0x50>
 8003374:	2302      	movs	r3, #2
 8003376:	e0cc      	b.n	8003512 <HAL_I2C_Master_Transmit+0x1ea>
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0301 	and.w	r3, r3, #1
 800338a:	2b01      	cmp	r3, #1
 800338c:	d007      	beq.n	800339e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f042 0201 	orr.w	r2, r2, #1
 800339c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033ac:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2221      	movs	r2, #33	@ 0x21
 80033b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2210      	movs	r2, #16
 80033ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2200      	movs	r2, #0
 80033c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	687a      	ldr	r2, [r7, #4]
 80033c8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	893a      	ldrh	r2, [r7, #8]
 80033ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033d4:	b29a      	uxth	r2, r3
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	4a50      	ldr	r2, [pc, #320]	@ (8003520 <HAL_I2C_Master_Transmit+0x1f8>)
 80033de:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80033e0:	8979      	ldrh	r1, [r7, #10]
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	6a3a      	ldr	r2, [r7, #32]
 80033e6:	68f8      	ldr	r0, [r7, #12]
 80033e8:	f000 fc0a 	bl	8003c00 <I2C_MasterRequestWrite>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d001      	beq.n	80033f6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e08d      	b.n	8003512 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033f6:	2300      	movs	r3, #0
 80033f8:	613b      	str	r3, [r7, #16]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	695b      	ldr	r3, [r3, #20]
 8003400:	613b      	str	r3, [r7, #16]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	699b      	ldr	r3, [r3, #24]
 8003408:	613b      	str	r3, [r7, #16]
 800340a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800340c:	e066      	b.n	80034dc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800340e:	697a      	ldr	r2, [r7, #20]
 8003410:	6a39      	ldr	r1, [r7, #32]
 8003412:	68f8      	ldr	r0, [r7, #12]
 8003414:	f000 ff0e 	bl	8004234 <I2C_WaitOnTXEFlagUntilTimeout>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d00d      	beq.n	800343a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003422:	2b04      	cmp	r3, #4
 8003424:	d107      	bne.n	8003436 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003434:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e06b      	b.n	8003512 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343e:	781a      	ldrb	r2, [r3, #0]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800344a:	1c5a      	adds	r2, r3, #1
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003454:	b29b      	uxth	r3, r3
 8003456:	3b01      	subs	r3, #1
 8003458:	b29a      	uxth	r2, r3
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003462:	3b01      	subs	r3, #1
 8003464:	b29a      	uxth	r2, r3
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	695b      	ldr	r3, [r3, #20]
 8003470:	f003 0304 	and.w	r3, r3, #4
 8003474:	2b04      	cmp	r3, #4
 8003476:	d11b      	bne.n	80034b0 <HAL_I2C_Master_Transmit+0x188>
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800347c:	2b00      	cmp	r3, #0
 800347e:	d017      	beq.n	80034b0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003484:	781a      	ldrb	r2, [r3, #0]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003490:	1c5a      	adds	r2, r3, #1
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800349a:	b29b      	uxth	r3, r3
 800349c:	3b01      	subs	r3, #1
 800349e:	b29a      	uxth	r2, r3
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034a8:	3b01      	subs	r3, #1
 80034aa:	b29a      	uxth	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034b0:	697a      	ldr	r2, [r7, #20]
 80034b2:	6a39      	ldr	r1, [r7, #32]
 80034b4:	68f8      	ldr	r0, [r7, #12]
 80034b6:	f000 ff05 	bl	80042c4 <I2C_WaitOnBTFFlagUntilTimeout>
 80034ba:	4603      	mov	r3, r0
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d00d      	beq.n	80034dc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c4:	2b04      	cmp	r3, #4
 80034c6:	d107      	bne.n	80034d8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034d6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	e01a      	b.n	8003512 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d194      	bne.n	800340e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	2220      	movs	r2, #32
 80034f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2200      	movs	r2, #0
 8003500:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2200      	movs	r2, #0
 8003508:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800350c:	2300      	movs	r3, #0
 800350e:	e000      	b.n	8003512 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003510:	2302      	movs	r3, #2
  }
}
 8003512:	4618      	mov	r0, r3
 8003514:	3718      	adds	r7, #24
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	00100002 	.word	0x00100002
 8003520:	ffff0000 	.word	0xffff0000

08003524 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b088      	sub	sp, #32
 8003528:	af02      	add	r7, sp, #8
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	4608      	mov	r0, r1
 800352e:	4611      	mov	r1, r2
 8003530:	461a      	mov	r2, r3
 8003532:	4603      	mov	r3, r0
 8003534:	817b      	strh	r3, [r7, #10]
 8003536:	460b      	mov	r3, r1
 8003538:	813b      	strh	r3, [r7, #8]
 800353a:	4613      	mov	r3, r2
 800353c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800353e:	f7fe ff2d 	bl	800239c <HAL_GetTick>
 8003542:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800354a:	b2db      	uxtb	r3, r3
 800354c:	2b20      	cmp	r3, #32
 800354e:	f040 80d9 	bne.w	8003704 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	9300      	str	r3, [sp, #0]
 8003556:	2319      	movs	r3, #25
 8003558:	2201      	movs	r2, #1
 800355a:	496d      	ldr	r1, [pc, #436]	@ (8003710 <HAL_I2C_Mem_Write+0x1ec>)
 800355c:	68f8      	ldr	r0, [r7, #12]
 800355e:	f000 fd4f 	bl	8004000 <I2C_WaitOnFlagUntilTimeout>
 8003562:	4603      	mov	r3, r0
 8003564:	2b00      	cmp	r3, #0
 8003566:	d001      	beq.n	800356c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003568:	2302      	movs	r3, #2
 800356a:	e0cc      	b.n	8003706 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003572:	2b01      	cmp	r3, #1
 8003574:	d101      	bne.n	800357a <HAL_I2C_Mem_Write+0x56>
 8003576:	2302      	movs	r3, #2
 8003578:	e0c5      	b.n	8003706 <HAL_I2C_Mem_Write+0x1e2>
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2201      	movs	r2, #1
 800357e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0301 	and.w	r3, r3, #1
 800358c:	2b01      	cmp	r3, #1
 800358e:	d007      	beq.n	80035a0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f042 0201 	orr.w	r2, r2, #1
 800359e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80035ae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2221      	movs	r2, #33	@ 0x21
 80035b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2240      	movs	r2, #64	@ 0x40
 80035bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2200      	movs	r2, #0
 80035c4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	6a3a      	ldr	r2, [r7, #32]
 80035ca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80035d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035d6:	b29a      	uxth	r2, r3
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	4a4d      	ldr	r2, [pc, #308]	@ (8003714 <HAL_I2C_Mem_Write+0x1f0>)
 80035e0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80035e2:	88f8      	ldrh	r0, [r7, #6]
 80035e4:	893a      	ldrh	r2, [r7, #8]
 80035e6:	8979      	ldrh	r1, [r7, #10]
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	9301      	str	r3, [sp, #4]
 80035ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035ee:	9300      	str	r3, [sp, #0]
 80035f0:	4603      	mov	r3, r0
 80035f2:	68f8      	ldr	r0, [r7, #12]
 80035f4:	f000 fb86 	bl	8003d04 <I2C_RequestMemoryWrite>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d052      	beq.n	80036a4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e081      	b.n	8003706 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003602:	697a      	ldr	r2, [r7, #20]
 8003604:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003606:	68f8      	ldr	r0, [r7, #12]
 8003608:	f000 fe14 	bl	8004234 <I2C_WaitOnTXEFlagUntilTimeout>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d00d      	beq.n	800362e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003616:	2b04      	cmp	r3, #4
 8003618:	d107      	bne.n	800362a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003628:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e06b      	b.n	8003706 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003632:	781a      	ldrb	r2, [r3, #0]
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800363e:	1c5a      	adds	r2, r3, #1
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003648:	3b01      	subs	r3, #1
 800364a:	b29a      	uxth	r2, r3
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003654:	b29b      	uxth	r3, r3
 8003656:	3b01      	subs	r3, #1
 8003658:	b29a      	uxth	r2, r3
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	695b      	ldr	r3, [r3, #20]
 8003664:	f003 0304 	and.w	r3, r3, #4
 8003668:	2b04      	cmp	r3, #4
 800366a:	d11b      	bne.n	80036a4 <HAL_I2C_Mem_Write+0x180>
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003670:	2b00      	cmp	r3, #0
 8003672:	d017      	beq.n	80036a4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003678:	781a      	ldrb	r2, [r3, #0]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003684:	1c5a      	adds	r2, r3, #1
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800368e:	3b01      	subs	r3, #1
 8003690:	b29a      	uxth	r2, r3
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800369a:	b29b      	uxth	r3, r3
 800369c:	3b01      	subs	r3, #1
 800369e:	b29a      	uxth	r2, r3
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d1aa      	bne.n	8003602 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036ac:	697a      	ldr	r2, [r7, #20]
 80036ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80036b0:	68f8      	ldr	r0, [r7, #12]
 80036b2:	f000 fe07 	bl	80042c4 <I2C_WaitOnBTFFlagUntilTimeout>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d00d      	beq.n	80036d8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c0:	2b04      	cmp	r3, #4
 80036c2:	d107      	bne.n	80036d4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036d2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e016      	b.n	8003706 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2220      	movs	r2, #32
 80036ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2200      	movs	r2, #0
 80036f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2200      	movs	r2, #0
 80036fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003700:	2300      	movs	r3, #0
 8003702:	e000      	b.n	8003706 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003704:	2302      	movs	r3, #2
  }
}
 8003706:	4618      	mov	r0, r3
 8003708:	3718      	adds	r7, #24
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	00100002 	.word	0x00100002
 8003714:	ffff0000 	.word	0xffff0000

08003718 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b08c      	sub	sp, #48	@ 0x30
 800371c:	af02      	add	r7, sp, #8
 800371e:	60f8      	str	r0, [r7, #12]
 8003720:	4608      	mov	r0, r1
 8003722:	4611      	mov	r1, r2
 8003724:	461a      	mov	r2, r3
 8003726:	4603      	mov	r3, r0
 8003728:	817b      	strh	r3, [r7, #10]
 800372a:	460b      	mov	r3, r1
 800372c:	813b      	strh	r3, [r7, #8]
 800372e:	4613      	mov	r3, r2
 8003730:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003732:	2300      	movs	r3, #0
 8003734:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003736:	f7fe fe31 	bl	800239c <HAL_GetTick>
 800373a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003742:	b2db      	uxtb	r3, r3
 8003744:	2b20      	cmp	r3, #32
 8003746:	f040 8250 	bne.w	8003bea <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800374a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800374c:	9300      	str	r3, [sp, #0]
 800374e:	2319      	movs	r3, #25
 8003750:	2201      	movs	r2, #1
 8003752:	4982      	ldr	r1, [pc, #520]	@ (800395c <HAL_I2C_Mem_Read+0x244>)
 8003754:	68f8      	ldr	r0, [r7, #12]
 8003756:	f000 fc53 	bl	8004000 <I2C_WaitOnFlagUntilTimeout>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d001      	beq.n	8003764 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003760:	2302      	movs	r3, #2
 8003762:	e243      	b.n	8003bec <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800376a:	2b01      	cmp	r3, #1
 800376c:	d101      	bne.n	8003772 <HAL_I2C_Mem_Read+0x5a>
 800376e:	2302      	movs	r3, #2
 8003770:	e23c      	b.n	8003bec <HAL_I2C_Mem_Read+0x4d4>
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2201      	movs	r2, #1
 8003776:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 0301 	and.w	r3, r3, #1
 8003784:	2b01      	cmp	r3, #1
 8003786:	d007      	beq.n	8003798 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f042 0201 	orr.w	r2, r2, #1
 8003796:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80037a6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2222      	movs	r2, #34	@ 0x22
 80037ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2240      	movs	r2, #64	@ 0x40
 80037b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2200      	movs	r2, #0
 80037bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80037c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ce:	b29a      	uxth	r2, r3
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	4a62      	ldr	r2, [pc, #392]	@ (8003960 <HAL_I2C_Mem_Read+0x248>)
 80037d8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80037da:	88f8      	ldrh	r0, [r7, #6]
 80037dc:	893a      	ldrh	r2, [r7, #8]
 80037de:	8979      	ldrh	r1, [r7, #10]
 80037e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e2:	9301      	str	r3, [sp, #4]
 80037e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037e6:	9300      	str	r3, [sp, #0]
 80037e8:	4603      	mov	r3, r0
 80037ea:	68f8      	ldr	r0, [r7, #12]
 80037ec:	f000 fb20 	bl	8003e30 <I2C_RequestMemoryRead>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e1f8      	b.n	8003bec <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d113      	bne.n	800382a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003802:	2300      	movs	r3, #0
 8003804:	61fb      	str	r3, [r7, #28]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	695b      	ldr	r3, [r3, #20]
 800380c:	61fb      	str	r3, [r7, #28]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	699b      	ldr	r3, [r3, #24]
 8003814:	61fb      	str	r3, [r7, #28]
 8003816:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003826:	601a      	str	r2, [r3, #0]
 8003828:	e1cc      	b.n	8003bc4 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800382e:	2b01      	cmp	r3, #1
 8003830:	d11e      	bne.n	8003870 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003840:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003842:	b672      	cpsid	i
}
 8003844:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003846:	2300      	movs	r3, #0
 8003848:	61bb      	str	r3, [r7, #24]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	695b      	ldr	r3, [r3, #20]
 8003850:	61bb      	str	r3, [r7, #24]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	699b      	ldr	r3, [r3, #24]
 8003858:	61bb      	str	r3, [r7, #24]
 800385a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800386a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800386c:	b662      	cpsie	i
}
 800386e:	e035      	b.n	80038dc <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003874:	2b02      	cmp	r3, #2
 8003876:	d11e      	bne.n	80038b6 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003886:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003888:	b672      	cpsid	i
}
 800388a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800388c:	2300      	movs	r3, #0
 800388e:	617b      	str	r3, [r7, #20]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	695b      	ldr	r3, [r3, #20]
 8003896:	617b      	str	r3, [r7, #20]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	699b      	ldr	r3, [r3, #24]
 800389e:	617b      	str	r3, [r7, #20]
 80038a0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038b0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80038b2:	b662      	cpsie	i
}
 80038b4:	e012      	b.n	80038dc <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80038c4:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038c6:	2300      	movs	r3, #0
 80038c8:	613b      	str	r3, [r7, #16]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	695b      	ldr	r3, [r3, #20]
 80038d0:	613b      	str	r3, [r7, #16]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	699b      	ldr	r3, [r3, #24]
 80038d8:	613b      	str	r3, [r7, #16]
 80038da:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80038dc:	e172      	b.n	8003bc4 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038e2:	2b03      	cmp	r3, #3
 80038e4:	f200 811f 	bhi.w	8003b26 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d123      	bne.n	8003938 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038f2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80038f4:	68f8      	ldr	r0, [r7, #12]
 80038f6:	f000 fd2d 	bl	8004354 <I2C_WaitOnRXNEFlagUntilTimeout>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d001      	beq.n	8003904 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e173      	b.n	8003bec <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	691a      	ldr	r2, [r3, #16]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800390e:	b2d2      	uxtb	r2, r2
 8003910:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003916:	1c5a      	adds	r2, r3, #1
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003920:	3b01      	subs	r3, #1
 8003922:	b29a      	uxth	r2, r3
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800392c:	b29b      	uxth	r3, r3
 800392e:	3b01      	subs	r3, #1
 8003930:	b29a      	uxth	r2, r3
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003936:	e145      	b.n	8003bc4 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800393c:	2b02      	cmp	r3, #2
 800393e:	d152      	bne.n	80039e6 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003942:	9300      	str	r3, [sp, #0]
 8003944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003946:	2200      	movs	r2, #0
 8003948:	4906      	ldr	r1, [pc, #24]	@ (8003964 <HAL_I2C_Mem_Read+0x24c>)
 800394a:	68f8      	ldr	r0, [r7, #12]
 800394c:	f000 fb58 	bl	8004000 <I2C_WaitOnFlagUntilTimeout>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d008      	beq.n	8003968 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e148      	b.n	8003bec <HAL_I2C_Mem_Read+0x4d4>
 800395a:	bf00      	nop
 800395c:	00100002 	.word	0x00100002
 8003960:	ffff0000 	.word	0xffff0000
 8003964:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003968:	b672      	cpsid	i
}
 800396a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800397a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	691a      	ldr	r2, [r3, #16]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003986:	b2d2      	uxtb	r2, r2
 8003988:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800398e:	1c5a      	adds	r2, r3, #1
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003998:	3b01      	subs	r3, #1
 800399a:	b29a      	uxth	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039a4:	b29b      	uxth	r3, r3
 80039a6:	3b01      	subs	r3, #1
 80039a8:	b29a      	uxth	r2, r3
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80039ae:	b662      	cpsie	i
}
 80039b0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	691a      	ldr	r2, [r3, #16]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039bc:	b2d2      	uxtb	r2, r2
 80039be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c4:	1c5a      	adds	r2, r3, #1
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ce:	3b01      	subs	r3, #1
 80039d0:	b29a      	uxth	r2, r3
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039da:	b29b      	uxth	r3, r3
 80039dc:	3b01      	subs	r3, #1
 80039de:	b29a      	uxth	r2, r3
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80039e4:	e0ee      	b.n	8003bc4 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80039e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e8:	9300      	str	r3, [sp, #0]
 80039ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039ec:	2200      	movs	r2, #0
 80039ee:	4981      	ldr	r1, [pc, #516]	@ (8003bf4 <HAL_I2C_Mem_Read+0x4dc>)
 80039f0:	68f8      	ldr	r0, [r7, #12]
 80039f2:	f000 fb05 	bl	8004000 <I2C_WaitOnFlagUntilTimeout>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d001      	beq.n	8003a00 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	e0f5      	b.n	8003bec <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a0e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003a10:	b672      	cpsid	i
}
 8003a12:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	691a      	ldr	r2, [r3, #16]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1e:	b2d2      	uxtb	r2, r2
 8003a20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a26:	1c5a      	adds	r2, r3, #1
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a30:	3b01      	subs	r3, #1
 8003a32:	b29a      	uxth	r2, r3
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	3b01      	subs	r3, #1
 8003a40:	b29a      	uxth	r2, r3
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003a46:	4b6c      	ldr	r3, [pc, #432]	@ (8003bf8 <HAL_I2C_Mem_Read+0x4e0>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	08db      	lsrs	r3, r3, #3
 8003a4c:	4a6b      	ldr	r2, [pc, #428]	@ (8003bfc <HAL_I2C_Mem_Read+0x4e4>)
 8003a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a52:	0a1a      	lsrs	r2, r3, #8
 8003a54:	4613      	mov	r3, r2
 8003a56:	009b      	lsls	r3, r3, #2
 8003a58:	4413      	add	r3, r2
 8003a5a:	00da      	lsls	r2, r3, #3
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003a60:	6a3b      	ldr	r3, [r7, #32]
 8003a62:	3b01      	subs	r3, #1
 8003a64:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003a66:	6a3b      	ldr	r3, [r7, #32]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d118      	bne.n	8003a9e <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2220      	movs	r2, #32
 8003a76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a86:	f043 0220 	orr.w	r2, r3, #32
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003a8e:	b662      	cpsie	i
}
 8003a90:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2200      	movs	r2, #0
 8003a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e0a6      	b.n	8003bec <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	695b      	ldr	r3, [r3, #20]
 8003aa4:	f003 0304 	and.w	r3, r3, #4
 8003aa8:	2b04      	cmp	r3, #4
 8003aaa:	d1d9      	bne.n	8003a60 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003aba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	691a      	ldr	r2, [r3, #16]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac6:	b2d2      	uxtb	r2, r2
 8003ac8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ace:	1c5a      	adds	r2, r3, #1
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ad8:	3b01      	subs	r3, #1
 8003ada:	b29a      	uxth	r2, r3
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ae4:	b29b      	uxth	r3, r3
 8003ae6:	3b01      	subs	r3, #1
 8003ae8:	b29a      	uxth	r2, r3
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003aee:	b662      	cpsie	i
}
 8003af0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	691a      	ldr	r2, [r3, #16]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003afc:	b2d2      	uxtb	r2, r2
 8003afe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b04:	1c5a      	adds	r2, r3, #1
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	b29a      	uxth	r2, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	3b01      	subs	r3, #1
 8003b1e:	b29a      	uxth	r2, r3
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003b24:	e04e      	b.n	8003bc4 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b28:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003b2a:	68f8      	ldr	r0, [r7, #12]
 8003b2c:	f000 fc12 	bl	8004354 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b30:	4603      	mov	r3, r0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d001      	beq.n	8003b3a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e058      	b.n	8003bec <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	691a      	ldr	r2, [r3, #16]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b44:	b2d2      	uxtb	r2, r2
 8003b46:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b4c:	1c5a      	adds	r2, r3, #1
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b56:	3b01      	subs	r3, #1
 8003b58:	b29a      	uxth	r2, r3
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b62:	b29b      	uxth	r3, r3
 8003b64:	3b01      	subs	r3, #1
 8003b66:	b29a      	uxth	r2, r3
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	695b      	ldr	r3, [r3, #20]
 8003b72:	f003 0304 	and.w	r3, r3, #4
 8003b76:	2b04      	cmp	r3, #4
 8003b78:	d124      	bne.n	8003bc4 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b7e:	2b03      	cmp	r3, #3
 8003b80:	d107      	bne.n	8003b92 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b90:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	691a      	ldr	r2, [r3, #16]
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b9c:	b2d2      	uxtb	r2, r2
 8003b9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba4:	1c5a      	adds	r2, r3, #1
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bae:	3b01      	subs	r3, #1
 8003bb0:	b29a      	uxth	r2, r3
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	3b01      	subs	r3, #1
 8003bbe:	b29a      	uxth	r2, r3
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	f47f ae88 	bne.w	80038de <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2220      	movs	r2, #32
 8003bd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2200      	movs	r2, #0
 8003be2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003be6:	2300      	movs	r3, #0
 8003be8:	e000      	b.n	8003bec <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8003bea:	2302      	movs	r3, #2
  }
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3728      	adds	r7, #40	@ 0x28
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	00010004 	.word	0x00010004
 8003bf8:	20000078 	.word	0x20000078
 8003bfc:	14f8b589 	.word	0x14f8b589

08003c00 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b088      	sub	sp, #32
 8003c04:	af02      	add	r7, sp, #8
 8003c06:	60f8      	str	r0, [r7, #12]
 8003c08:	607a      	str	r2, [r7, #4]
 8003c0a:	603b      	str	r3, [r7, #0]
 8003c0c:	460b      	mov	r3, r1
 8003c0e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c14:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	2b08      	cmp	r3, #8
 8003c1a:	d006      	beq.n	8003c2a <I2C_MasterRequestWrite+0x2a>
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d003      	beq.n	8003c2a <I2C_MasterRequestWrite+0x2a>
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003c28:	d108      	bne.n	8003c3c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c38:	601a      	str	r2, [r3, #0]
 8003c3a:	e00b      	b.n	8003c54 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c40:	2b12      	cmp	r3, #18
 8003c42:	d107      	bne.n	8003c54 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c52:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	9300      	str	r3, [sp, #0]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c60:	68f8      	ldr	r0, [r7, #12]
 8003c62:	f000 f9cd 	bl	8004000 <I2C_WaitOnFlagUntilTimeout>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d00d      	beq.n	8003c88 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c7a:	d103      	bne.n	8003c84 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c82:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c84:	2303      	movs	r3, #3
 8003c86:	e035      	b.n	8003cf4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	691b      	ldr	r3, [r3, #16]
 8003c8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c90:	d108      	bne.n	8003ca4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c92:	897b      	ldrh	r3, [r7, #10]
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	461a      	mov	r2, r3
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003ca0:	611a      	str	r2, [r3, #16]
 8003ca2:	e01b      	b.n	8003cdc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003ca4:	897b      	ldrh	r3, [r7, #10]
 8003ca6:	11db      	asrs	r3, r3, #7
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	f003 0306 	and.w	r3, r3, #6
 8003cae:	b2db      	uxtb	r3, r3
 8003cb0:	f063 030f 	orn	r3, r3, #15
 8003cb4:	b2da      	uxtb	r2, r3
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	687a      	ldr	r2, [r7, #4]
 8003cc0:	490e      	ldr	r1, [pc, #56]	@ (8003cfc <I2C_MasterRequestWrite+0xfc>)
 8003cc2:	68f8      	ldr	r0, [r7, #12]
 8003cc4:	f000 fa16 	bl	80040f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d001      	beq.n	8003cd2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e010      	b.n	8003cf4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003cd2:	897b      	ldrh	r3, [r7, #10]
 8003cd4:	b2da      	uxtb	r2, r3
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	4907      	ldr	r1, [pc, #28]	@ (8003d00 <I2C_MasterRequestWrite+0x100>)
 8003ce2:	68f8      	ldr	r0, [r7, #12]
 8003ce4:	f000 fa06 	bl	80040f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d001      	beq.n	8003cf2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e000      	b.n	8003cf4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003cf2:	2300      	movs	r3, #0
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3718      	adds	r7, #24
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	00010008 	.word	0x00010008
 8003d00:	00010002 	.word	0x00010002

08003d04 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b088      	sub	sp, #32
 8003d08:	af02      	add	r7, sp, #8
 8003d0a:	60f8      	str	r0, [r7, #12]
 8003d0c:	4608      	mov	r0, r1
 8003d0e:	4611      	mov	r1, r2
 8003d10:	461a      	mov	r2, r3
 8003d12:	4603      	mov	r3, r0
 8003d14:	817b      	strh	r3, [r7, #10]
 8003d16:	460b      	mov	r3, r1
 8003d18:	813b      	strh	r3, [r7, #8]
 8003d1a:	4613      	mov	r3, r2
 8003d1c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d2c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d30:	9300      	str	r3, [sp, #0]
 8003d32:	6a3b      	ldr	r3, [r7, #32]
 8003d34:	2200      	movs	r2, #0
 8003d36:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f000 f960 	bl	8004000 <I2C_WaitOnFlagUntilTimeout>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d00d      	beq.n	8003d62 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d54:	d103      	bne.n	8003d5e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d5c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e05f      	b.n	8003e22 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d62:	897b      	ldrh	r3, [r7, #10]
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	461a      	mov	r2, r3
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003d70:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d74:	6a3a      	ldr	r2, [r7, #32]
 8003d76:	492d      	ldr	r1, [pc, #180]	@ (8003e2c <I2C_RequestMemoryWrite+0x128>)
 8003d78:	68f8      	ldr	r0, [r7, #12]
 8003d7a:	f000 f9bb 	bl	80040f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d001      	beq.n	8003d88 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	e04c      	b.n	8003e22 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d88:	2300      	movs	r3, #0
 8003d8a:	617b      	str	r3, [r7, #20]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	695b      	ldr	r3, [r3, #20]
 8003d92:	617b      	str	r3, [r7, #20]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	699b      	ldr	r3, [r3, #24]
 8003d9a:	617b      	str	r3, [r7, #20]
 8003d9c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003da0:	6a39      	ldr	r1, [r7, #32]
 8003da2:	68f8      	ldr	r0, [r7, #12]
 8003da4:	f000 fa46 	bl	8004234 <I2C_WaitOnTXEFlagUntilTimeout>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d00d      	beq.n	8003dca <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db2:	2b04      	cmp	r3, #4
 8003db4:	d107      	bne.n	8003dc6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dc4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e02b      	b.n	8003e22 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003dca:	88fb      	ldrh	r3, [r7, #6]
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	d105      	bne.n	8003ddc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003dd0:	893b      	ldrh	r3, [r7, #8]
 8003dd2:	b2da      	uxtb	r2, r3
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	611a      	str	r2, [r3, #16]
 8003dda:	e021      	b.n	8003e20 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003ddc:	893b      	ldrh	r3, [r7, #8]
 8003dde:	0a1b      	lsrs	r3, r3, #8
 8003de0:	b29b      	uxth	r3, r3
 8003de2:	b2da      	uxtb	r2, r3
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003dea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dec:	6a39      	ldr	r1, [r7, #32]
 8003dee:	68f8      	ldr	r0, [r7, #12]
 8003df0:	f000 fa20 	bl	8004234 <I2C_WaitOnTXEFlagUntilTimeout>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d00d      	beq.n	8003e16 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dfe:	2b04      	cmp	r3, #4
 8003e00:	d107      	bne.n	8003e12 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e10:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e005      	b.n	8003e22 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e16:	893b      	ldrh	r3, [r7, #8]
 8003e18:	b2da      	uxtb	r2, r3
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003e20:	2300      	movs	r3, #0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3718      	adds	r7, #24
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	bf00      	nop
 8003e2c:	00010002 	.word	0x00010002

08003e30 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b088      	sub	sp, #32
 8003e34:	af02      	add	r7, sp, #8
 8003e36:	60f8      	str	r0, [r7, #12]
 8003e38:	4608      	mov	r0, r1
 8003e3a:	4611      	mov	r1, r2
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	4603      	mov	r3, r0
 8003e40:	817b      	strh	r3, [r7, #10]
 8003e42:	460b      	mov	r3, r1
 8003e44:	813b      	strh	r3, [r7, #8]
 8003e46:	4613      	mov	r3, r2
 8003e48:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681a      	ldr	r2, [r3, #0]
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003e58:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e68:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e6c:	9300      	str	r3, [sp, #0]
 8003e6e:	6a3b      	ldr	r3, [r7, #32]
 8003e70:	2200      	movs	r2, #0
 8003e72:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003e76:	68f8      	ldr	r0, [r7, #12]
 8003e78:	f000 f8c2 	bl	8004000 <I2C_WaitOnFlagUntilTimeout>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d00d      	beq.n	8003e9e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e90:	d103      	bne.n	8003e9a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e98:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e0aa      	b.n	8003ff4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003e9e:	897b      	ldrh	r3, [r7, #10]
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003eac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb0:	6a3a      	ldr	r2, [r7, #32]
 8003eb2:	4952      	ldr	r1, [pc, #328]	@ (8003ffc <I2C_RequestMemoryRead+0x1cc>)
 8003eb4:	68f8      	ldr	r0, [r7, #12]
 8003eb6:	f000 f91d 	bl	80040f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d001      	beq.n	8003ec4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e097      	b.n	8003ff4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	617b      	str	r3, [r7, #20]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	695b      	ldr	r3, [r3, #20]
 8003ece:	617b      	str	r3, [r7, #20]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	699b      	ldr	r3, [r3, #24]
 8003ed6:	617b      	str	r3, [r7, #20]
 8003ed8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003eda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003edc:	6a39      	ldr	r1, [r7, #32]
 8003ede:	68f8      	ldr	r0, [r7, #12]
 8003ee0:	f000 f9a8 	bl	8004234 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d00d      	beq.n	8003f06 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eee:	2b04      	cmp	r3, #4
 8003ef0:	d107      	bne.n	8003f02 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f00:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e076      	b.n	8003ff4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f06:	88fb      	ldrh	r3, [r7, #6]
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d105      	bne.n	8003f18 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f0c:	893b      	ldrh	r3, [r7, #8]
 8003f0e:	b2da      	uxtb	r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	611a      	str	r2, [r3, #16]
 8003f16:	e021      	b.n	8003f5c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003f18:	893b      	ldrh	r3, [r7, #8]
 8003f1a:	0a1b      	lsrs	r3, r3, #8
 8003f1c:	b29b      	uxth	r3, r3
 8003f1e:	b2da      	uxtb	r2, r3
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f28:	6a39      	ldr	r1, [r7, #32]
 8003f2a:	68f8      	ldr	r0, [r7, #12]
 8003f2c:	f000 f982 	bl	8004234 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f30:	4603      	mov	r3, r0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d00d      	beq.n	8003f52 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f3a:	2b04      	cmp	r3, #4
 8003f3c:	d107      	bne.n	8003f4e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f4c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e050      	b.n	8003ff4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f52:	893b      	ldrh	r3, [r7, #8]
 8003f54:	b2da      	uxtb	r2, r3
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f5e:	6a39      	ldr	r1, [r7, #32]
 8003f60:	68f8      	ldr	r0, [r7, #12]
 8003f62:	f000 f967 	bl	8004234 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f66:	4603      	mov	r3, r0
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d00d      	beq.n	8003f88 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f70:	2b04      	cmp	r3, #4
 8003f72:	d107      	bne.n	8003f84 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f82:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e035      	b.n	8003ff4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f96:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f9a:	9300      	str	r3, [sp, #0]
 8003f9c:	6a3b      	ldr	r3, [r7, #32]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003fa4:	68f8      	ldr	r0, [r7, #12]
 8003fa6:	f000 f82b 	bl	8004000 <I2C_WaitOnFlagUntilTimeout>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d00d      	beq.n	8003fcc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fbe:	d103      	bne.n	8003fc8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fc6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003fc8:	2303      	movs	r3, #3
 8003fca:	e013      	b.n	8003ff4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003fcc:	897b      	ldrh	r3, [r7, #10]
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	f043 0301 	orr.w	r3, r3, #1
 8003fd4:	b2da      	uxtb	r2, r3
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fde:	6a3a      	ldr	r2, [r7, #32]
 8003fe0:	4906      	ldr	r1, [pc, #24]	@ (8003ffc <I2C_RequestMemoryRead+0x1cc>)
 8003fe2:	68f8      	ldr	r0, [r7, #12]
 8003fe4:	f000 f886 	bl	80040f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d001      	beq.n	8003ff2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e000      	b.n	8003ff4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003ff2:	2300      	movs	r3, #0
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3718      	adds	r7, #24
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	00010002 	.word	0x00010002

08004000 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b084      	sub	sp, #16
 8004004:	af00      	add	r7, sp, #0
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	60b9      	str	r1, [r7, #8]
 800400a:	603b      	str	r3, [r7, #0]
 800400c:	4613      	mov	r3, r2
 800400e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004010:	e048      	b.n	80040a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004018:	d044      	beq.n	80040a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800401a:	f7fe f9bf 	bl	800239c <HAL_GetTick>
 800401e:	4602      	mov	r2, r0
 8004020:	69bb      	ldr	r3, [r7, #24]
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	683a      	ldr	r2, [r7, #0]
 8004026:	429a      	cmp	r2, r3
 8004028:	d302      	bcc.n	8004030 <I2C_WaitOnFlagUntilTimeout+0x30>
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d139      	bne.n	80040a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	0c1b      	lsrs	r3, r3, #16
 8004034:	b2db      	uxtb	r3, r3
 8004036:	2b01      	cmp	r3, #1
 8004038:	d10d      	bne.n	8004056 <I2C_WaitOnFlagUntilTimeout+0x56>
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	695b      	ldr	r3, [r3, #20]
 8004040:	43da      	mvns	r2, r3
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	4013      	ands	r3, r2
 8004046:	b29b      	uxth	r3, r3
 8004048:	2b00      	cmp	r3, #0
 800404a:	bf0c      	ite	eq
 800404c:	2301      	moveq	r3, #1
 800404e:	2300      	movne	r3, #0
 8004050:	b2db      	uxtb	r3, r3
 8004052:	461a      	mov	r2, r3
 8004054:	e00c      	b.n	8004070 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	699b      	ldr	r3, [r3, #24]
 800405c:	43da      	mvns	r2, r3
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	4013      	ands	r3, r2
 8004062:	b29b      	uxth	r3, r3
 8004064:	2b00      	cmp	r3, #0
 8004066:	bf0c      	ite	eq
 8004068:	2301      	moveq	r3, #1
 800406a:	2300      	movne	r3, #0
 800406c:	b2db      	uxtb	r3, r3
 800406e:	461a      	mov	r2, r3
 8004070:	79fb      	ldrb	r3, [r7, #7]
 8004072:	429a      	cmp	r2, r3
 8004074:	d116      	bne.n	80040a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2200      	movs	r2, #0
 800407a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2220      	movs	r2, #32
 8004080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2200      	movs	r2, #0
 8004088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004090:	f043 0220 	orr.w	r2, r3, #32
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2200      	movs	r2, #0
 800409c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e023      	b.n	80040ec <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	0c1b      	lsrs	r3, r3, #16
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	2b01      	cmp	r3, #1
 80040ac:	d10d      	bne.n	80040ca <I2C_WaitOnFlagUntilTimeout+0xca>
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	695b      	ldr	r3, [r3, #20]
 80040b4:	43da      	mvns	r2, r3
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	4013      	ands	r3, r2
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	2b00      	cmp	r3, #0
 80040be:	bf0c      	ite	eq
 80040c0:	2301      	moveq	r3, #1
 80040c2:	2300      	movne	r3, #0
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	461a      	mov	r2, r3
 80040c8:	e00c      	b.n	80040e4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	699b      	ldr	r3, [r3, #24]
 80040d0:	43da      	mvns	r2, r3
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	4013      	ands	r3, r2
 80040d6:	b29b      	uxth	r3, r3
 80040d8:	2b00      	cmp	r3, #0
 80040da:	bf0c      	ite	eq
 80040dc:	2301      	moveq	r3, #1
 80040de:	2300      	movne	r3, #0
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	461a      	mov	r2, r3
 80040e4:	79fb      	ldrb	r3, [r7, #7]
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d093      	beq.n	8004012 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80040ea:	2300      	movs	r3, #0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3710      	adds	r7, #16
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b084      	sub	sp, #16
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	60f8      	str	r0, [r7, #12]
 80040fc:	60b9      	str	r1, [r7, #8]
 80040fe:	607a      	str	r2, [r7, #4]
 8004100:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004102:	e071      	b.n	80041e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	695b      	ldr	r3, [r3, #20]
 800410a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800410e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004112:	d123      	bne.n	800415c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004122:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800412c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2200      	movs	r2, #0
 8004132:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2220      	movs	r2, #32
 8004138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2200      	movs	r2, #0
 8004140:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004148:	f043 0204 	orr.w	r2, r3, #4
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2200      	movs	r2, #0
 8004154:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e067      	b.n	800422c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004162:	d041      	beq.n	80041e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004164:	f7fe f91a 	bl	800239c <HAL_GetTick>
 8004168:	4602      	mov	r2, r0
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	1ad3      	subs	r3, r2, r3
 800416e:	687a      	ldr	r2, [r7, #4]
 8004170:	429a      	cmp	r2, r3
 8004172:	d302      	bcc.n	800417a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d136      	bne.n	80041e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	0c1b      	lsrs	r3, r3, #16
 800417e:	b2db      	uxtb	r3, r3
 8004180:	2b01      	cmp	r3, #1
 8004182:	d10c      	bne.n	800419e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	695b      	ldr	r3, [r3, #20]
 800418a:	43da      	mvns	r2, r3
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	4013      	ands	r3, r2
 8004190:	b29b      	uxth	r3, r3
 8004192:	2b00      	cmp	r3, #0
 8004194:	bf14      	ite	ne
 8004196:	2301      	movne	r3, #1
 8004198:	2300      	moveq	r3, #0
 800419a:	b2db      	uxtb	r3, r3
 800419c:	e00b      	b.n	80041b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	699b      	ldr	r3, [r3, #24]
 80041a4:	43da      	mvns	r2, r3
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	4013      	ands	r3, r2
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	bf14      	ite	ne
 80041b0:	2301      	movne	r3, #1
 80041b2:	2300      	moveq	r3, #0
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d016      	beq.n	80041e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2200      	movs	r2, #0
 80041be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2220      	movs	r2, #32
 80041c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2200      	movs	r2, #0
 80041cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d4:	f043 0220 	orr.w	r2, r3, #32
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e021      	b.n	800422c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	0c1b      	lsrs	r3, r3, #16
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	d10c      	bne.n	800420c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	695b      	ldr	r3, [r3, #20]
 80041f8:	43da      	mvns	r2, r3
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	4013      	ands	r3, r2
 80041fe:	b29b      	uxth	r3, r3
 8004200:	2b00      	cmp	r3, #0
 8004202:	bf14      	ite	ne
 8004204:	2301      	movne	r3, #1
 8004206:	2300      	moveq	r3, #0
 8004208:	b2db      	uxtb	r3, r3
 800420a:	e00b      	b.n	8004224 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	699b      	ldr	r3, [r3, #24]
 8004212:	43da      	mvns	r2, r3
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	4013      	ands	r3, r2
 8004218:	b29b      	uxth	r3, r3
 800421a:	2b00      	cmp	r3, #0
 800421c:	bf14      	ite	ne
 800421e:	2301      	movne	r3, #1
 8004220:	2300      	moveq	r3, #0
 8004222:	b2db      	uxtb	r3, r3
 8004224:	2b00      	cmp	r3, #0
 8004226:	f47f af6d 	bne.w	8004104 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800422a:	2300      	movs	r3, #0
}
 800422c:	4618      	mov	r0, r3
 800422e:	3710      	adds	r7, #16
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}

08004234 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b084      	sub	sp, #16
 8004238:	af00      	add	r7, sp, #0
 800423a:	60f8      	str	r0, [r7, #12]
 800423c:	60b9      	str	r1, [r7, #8]
 800423e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004240:	e034      	b.n	80042ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004242:	68f8      	ldr	r0, [r7, #12]
 8004244:	f000 f8e3 	bl	800440e <I2C_IsAcknowledgeFailed>
 8004248:	4603      	mov	r3, r0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d001      	beq.n	8004252 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e034      	b.n	80042bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004258:	d028      	beq.n	80042ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800425a:	f7fe f89f 	bl	800239c <HAL_GetTick>
 800425e:	4602      	mov	r2, r0
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	1ad3      	subs	r3, r2, r3
 8004264:	68ba      	ldr	r2, [r7, #8]
 8004266:	429a      	cmp	r2, r3
 8004268:	d302      	bcc.n	8004270 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d11d      	bne.n	80042ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	695b      	ldr	r3, [r3, #20]
 8004276:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800427a:	2b80      	cmp	r3, #128	@ 0x80
 800427c:	d016      	beq.n	80042ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2200      	movs	r2, #0
 8004282:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2220      	movs	r2, #32
 8004288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2200      	movs	r2, #0
 8004290:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004298:	f043 0220 	orr.w	r2, r3, #32
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e007      	b.n	80042bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	695b      	ldr	r3, [r3, #20]
 80042b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042b6:	2b80      	cmp	r3, #128	@ 0x80
 80042b8:	d1c3      	bne.n	8004242 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80042ba:	2300      	movs	r3, #0
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3710      	adds	r7, #16
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}

080042c4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	60f8      	str	r0, [r7, #12]
 80042cc:	60b9      	str	r1, [r7, #8]
 80042ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80042d0:	e034      	b.n	800433c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80042d2:	68f8      	ldr	r0, [r7, #12]
 80042d4:	f000 f89b 	bl	800440e <I2C_IsAcknowledgeFailed>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d001      	beq.n	80042e2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e034      	b.n	800434c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042e8:	d028      	beq.n	800433c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042ea:	f7fe f857 	bl	800239c <HAL_GetTick>
 80042ee:	4602      	mov	r2, r0
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	1ad3      	subs	r3, r2, r3
 80042f4:	68ba      	ldr	r2, [r7, #8]
 80042f6:	429a      	cmp	r2, r3
 80042f8:	d302      	bcc.n	8004300 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d11d      	bne.n	800433c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	695b      	ldr	r3, [r3, #20]
 8004306:	f003 0304 	and.w	r3, r3, #4
 800430a:	2b04      	cmp	r3, #4
 800430c:	d016      	beq.n	800433c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2200      	movs	r2, #0
 8004312:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2220      	movs	r2, #32
 8004318:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2200      	movs	r2, #0
 8004320:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004328:	f043 0220 	orr.w	r2, r3, #32
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2200      	movs	r2, #0
 8004334:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	e007      	b.n	800434c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	695b      	ldr	r3, [r3, #20]
 8004342:	f003 0304 	and.w	r3, r3, #4
 8004346:	2b04      	cmp	r3, #4
 8004348:	d1c3      	bne.n	80042d2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800434a:	2300      	movs	r3, #0
}
 800434c:	4618      	mov	r0, r3
 800434e:	3710      	adds	r7, #16
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}

08004354 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b084      	sub	sp, #16
 8004358:	af00      	add	r7, sp, #0
 800435a:	60f8      	str	r0, [r7, #12]
 800435c:	60b9      	str	r1, [r7, #8]
 800435e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004360:	e049      	b.n	80043f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	695b      	ldr	r3, [r3, #20]
 8004368:	f003 0310 	and.w	r3, r3, #16
 800436c:	2b10      	cmp	r3, #16
 800436e:	d119      	bne.n	80043a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f06f 0210 	mvn.w	r2, #16
 8004378:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2200      	movs	r2, #0
 800437e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2220      	movs	r2, #32
 8004384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2200      	movs	r2, #0
 800438c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2200      	movs	r2, #0
 800439c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e030      	b.n	8004406 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043a4:	f7fd fffa 	bl	800239c <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	68ba      	ldr	r2, [r7, #8]
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d302      	bcc.n	80043ba <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d11d      	bne.n	80043f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	695b      	ldr	r3, [r3, #20]
 80043c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043c4:	2b40      	cmp	r3, #64	@ 0x40
 80043c6:	d016      	beq.n	80043f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2200      	movs	r2, #0
 80043cc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2220      	movs	r2, #32
 80043d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043e2:	f043 0220 	orr.w	r2, r3, #32
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2200      	movs	r2, #0
 80043ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e007      	b.n	8004406 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	695b      	ldr	r3, [r3, #20]
 80043fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004400:	2b40      	cmp	r3, #64	@ 0x40
 8004402:	d1ae      	bne.n	8004362 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004404:	2300      	movs	r3, #0
}
 8004406:	4618      	mov	r0, r3
 8004408:	3710      	adds	r7, #16
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}

0800440e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800440e:	b480      	push	{r7}
 8004410:	b083      	sub	sp, #12
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	695b      	ldr	r3, [r3, #20]
 800441c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004420:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004424:	d11b      	bne.n	800445e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800442e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2220      	movs	r2, #32
 800443a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800444a:	f043 0204 	orr.w	r2, r3, #4
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e000      	b.n	8004460 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800445e:	2300      	movs	r3, #0
}
 8004460:	4618      	mov	r0, r3
 8004462:	370c      	adds	r7, #12
 8004464:	46bd      	mov	sp, r7
 8004466:	bc80      	pop	{r7}
 8004468:	4770      	bx	lr
	...

0800446c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b086      	sub	sp, #24
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d101      	bne.n	800447e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	e272      	b.n	8004964 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0301 	and.w	r3, r3, #1
 8004486:	2b00      	cmp	r3, #0
 8004488:	f000 8087 	beq.w	800459a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800448c:	4b92      	ldr	r3, [pc, #584]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	f003 030c 	and.w	r3, r3, #12
 8004494:	2b04      	cmp	r3, #4
 8004496:	d00c      	beq.n	80044b2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004498:	4b8f      	ldr	r3, [pc, #572]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	f003 030c 	and.w	r3, r3, #12
 80044a0:	2b08      	cmp	r3, #8
 80044a2:	d112      	bne.n	80044ca <HAL_RCC_OscConfig+0x5e>
 80044a4:	4b8c      	ldr	r3, [pc, #560]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044b0:	d10b      	bne.n	80044ca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044b2:	4b89      	ldr	r3, [pc, #548]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d06c      	beq.n	8004598 <HAL_RCC_OscConfig+0x12c>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d168      	bne.n	8004598 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e24c      	b.n	8004964 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044d2:	d106      	bne.n	80044e2 <HAL_RCC_OscConfig+0x76>
 80044d4:	4b80      	ldr	r3, [pc, #512]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a7f      	ldr	r2, [pc, #508]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 80044da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044de:	6013      	str	r3, [r2, #0]
 80044e0:	e02e      	b.n	8004540 <HAL_RCC_OscConfig+0xd4>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d10c      	bne.n	8004504 <HAL_RCC_OscConfig+0x98>
 80044ea:	4b7b      	ldr	r3, [pc, #492]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a7a      	ldr	r2, [pc, #488]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 80044f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044f4:	6013      	str	r3, [r2, #0]
 80044f6:	4b78      	ldr	r3, [pc, #480]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a77      	ldr	r2, [pc, #476]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 80044fc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004500:	6013      	str	r3, [r2, #0]
 8004502:	e01d      	b.n	8004540 <HAL_RCC_OscConfig+0xd4>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800450c:	d10c      	bne.n	8004528 <HAL_RCC_OscConfig+0xbc>
 800450e:	4b72      	ldr	r3, [pc, #456]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a71      	ldr	r2, [pc, #452]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 8004514:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004518:	6013      	str	r3, [r2, #0]
 800451a:	4b6f      	ldr	r3, [pc, #444]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a6e      	ldr	r2, [pc, #440]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 8004520:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004524:	6013      	str	r3, [r2, #0]
 8004526:	e00b      	b.n	8004540 <HAL_RCC_OscConfig+0xd4>
 8004528:	4b6b      	ldr	r3, [pc, #428]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a6a      	ldr	r2, [pc, #424]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 800452e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004532:	6013      	str	r3, [r2, #0]
 8004534:	4b68      	ldr	r3, [pc, #416]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a67      	ldr	r2, [pc, #412]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 800453a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800453e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d013      	beq.n	8004570 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004548:	f7fd ff28 	bl	800239c <HAL_GetTick>
 800454c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800454e:	e008      	b.n	8004562 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004550:	f7fd ff24 	bl	800239c <HAL_GetTick>
 8004554:	4602      	mov	r2, r0
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	2b64      	cmp	r3, #100	@ 0x64
 800455c:	d901      	bls.n	8004562 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e200      	b.n	8004964 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004562:	4b5d      	ldr	r3, [pc, #372]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800456a:	2b00      	cmp	r3, #0
 800456c:	d0f0      	beq.n	8004550 <HAL_RCC_OscConfig+0xe4>
 800456e:	e014      	b.n	800459a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004570:	f7fd ff14 	bl	800239c <HAL_GetTick>
 8004574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004576:	e008      	b.n	800458a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004578:	f7fd ff10 	bl	800239c <HAL_GetTick>
 800457c:	4602      	mov	r2, r0
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	1ad3      	subs	r3, r2, r3
 8004582:	2b64      	cmp	r3, #100	@ 0x64
 8004584:	d901      	bls.n	800458a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004586:	2303      	movs	r3, #3
 8004588:	e1ec      	b.n	8004964 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800458a:	4b53      	ldr	r3, [pc, #332]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d1f0      	bne.n	8004578 <HAL_RCC_OscConfig+0x10c>
 8004596:	e000      	b.n	800459a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004598:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0302 	and.w	r3, r3, #2
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d063      	beq.n	800466e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80045a6:	4b4c      	ldr	r3, [pc, #304]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	f003 030c 	and.w	r3, r3, #12
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d00b      	beq.n	80045ca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80045b2:	4b49      	ldr	r3, [pc, #292]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	f003 030c 	and.w	r3, r3, #12
 80045ba:	2b08      	cmp	r3, #8
 80045bc:	d11c      	bne.n	80045f8 <HAL_RCC_OscConfig+0x18c>
 80045be:	4b46      	ldr	r3, [pc, #280]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d116      	bne.n	80045f8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045ca:	4b43      	ldr	r3, [pc, #268]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0302 	and.w	r3, r3, #2
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d005      	beq.n	80045e2 <HAL_RCC_OscConfig+0x176>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	691b      	ldr	r3, [r3, #16]
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d001      	beq.n	80045e2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e1c0      	b.n	8004964 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045e2:	4b3d      	ldr	r3, [pc, #244]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	695b      	ldr	r3, [r3, #20]
 80045ee:	00db      	lsls	r3, r3, #3
 80045f0:	4939      	ldr	r1, [pc, #228]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 80045f2:	4313      	orrs	r3, r2
 80045f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045f6:	e03a      	b.n	800466e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	691b      	ldr	r3, [r3, #16]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d020      	beq.n	8004642 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004600:	4b36      	ldr	r3, [pc, #216]	@ (80046dc <HAL_RCC_OscConfig+0x270>)
 8004602:	2201      	movs	r2, #1
 8004604:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004606:	f7fd fec9 	bl	800239c <HAL_GetTick>
 800460a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800460c:	e008      	b.n	8004620 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800460e:	f7fd fec5 	bl	800239c <HAL_GetTick>
 8004612:	4602      	mov	r2, r0
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	1ad3      	subs	r3, r2, r3
 8004618:	2b02      	cmp	r3, #2
 800461a:	d901      	bls.n	8004620 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800461c:	2303      	movs	r3, #3
 800461e:	e1a1      	b.n	8004964 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004620:	4b2d      	ldr	r3, [pc, #180]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 0302 	and.w	r3, r3, #2
 8004628:	2b00      	cmp	r3, #0
 800462a:	d0f0      	beq.n	800460e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800462c:	4b2a      	ldr	r3, [pc, #168]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	695b      	ldr	r3, [r3, #20]
 8004638:	00db      	lsls	r3, r3, #3
 800463a:	4927      	ldr	r1, [pc, #156]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 800463c:	4313      	orrs	r3, r2
 800463e:	600b      	str	r3, [r1, #0]
 8004640:	e015      	b.n	800466e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004642:	4b26      	ldr	r3, [pc, #152]	@ (80046dc <HAL_RCC_OscConfig+0x270>)
 8004644:	2200      	movs	r2, #0
 8004646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004648:	f7fd fea8 	bl	800239c <HAL_GetTick>
 800464c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800464e:	e008      	b.n	8004662 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004650:	f7fd fea4 	bl	800239c <HAL_GetTick>
 8004654:	4602      	mov	r2, r0
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	2b02      	cmp	r3, #2
 800465c:	d901      	bls.n	8004662 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800465e:	2303      	movs	r3, #3
 8004660:	e180      	b.n	8004964 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004662:	4b1d      	ldr	r3, [pc, #116]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f003 0302 	and.w	r3, r3, #2
 800466a:	2b00      	cmp	r3, #0
 800466c:	d1f0      	bne.n	8004650 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 0308 	and.w	r3, r3, #8
 8004676:	2b00      	cmp	r3, #0
 8004678:	d03a      	beq.n	80046f0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	699b      	ldr	r3, [r3, #24]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d019      	beq.n	80046b6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004682:	4b17      	ldr	r3, [pc, #92]	@ (80046e0 <HAL_RCC_OscConfig+0x274>)
 8004684:	2201      	movs	r2, #1
 8004686:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004688:	f7fd fe88 	bl	800239c <HAL_GetTick>
 800468c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800468e:	e008      	b.n	80046a2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004690:	f7fd fe84 	bl	800239c <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	2b02      	cmp	r3, #2
 800469c:	d901      	bls.n	80046a2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800469e:	2303      	movs	r3, #3
 80046a0:	e160      	b.n	8004964 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046a2:	4b0d      	ldr	r3, [pc, #52]	@ (80046d8 <HAL_RCC_OscConfig+0x26c>)
 80046a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a6:	f003 0302 	and.w	r3, r3, #2
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d0f0      	beq.n	8004690 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80046ae:	2001      	movs	r0, #1
 80046b0:	f000 fafe 	bl	8004cb0 <RCC_Delay>
 80046b4:	e01c      	b.n	80046f0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046b6:	4b0a      	ldr	r3, [pc, #40]	@ (80046e0 <HAL_RCC_OscConfig+0x274>)
 80046b8:	2200      	movs	r2, #0
 80046ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046bc:	f7fd fe6e 	bl	800239c <HAL_GetTick>
 80046c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046c2:	e00f      	b.n	80046e4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046c4:	f7fd fe6a 	bl	800239c <HAL_GetTick>
 80046c8:	4602      	mov	r2, r0
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	1ad3      	subs	r3, r2, r3
 80046ce:	2b02      	cmp	r3, #2
 80046d0:	d908      	bls.n	80046e4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	e146      	b.n	8004964 <HAL_RCC_OscConfig+0x4f8>
 80046d6:	bf00      	nop
 80046d8:	40021000 	.word	0x40021000
 80046dc:	42420000 	.word	0x42420000
 80046e0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046e4:	4b92      	ldr	r3, [pc, #584]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 80046e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e8:	f003 0302 	and.w	r3, r3, #2
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d1e9      	bne.n	80046c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f003 0304 	and.w	r3, r3, #4
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	f000 80a6 	beq.w	800484a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046fe:	2300      	movs	r3, #0
 8004700:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004702:	4b8b      	ldr	r3, [pc, #556]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 8004704:	69db      	ldr	r3, [r3, #28]
 8004706:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800470a:	2b00      	cmp	r3, #0
 800470c:	d10d      	bne.n	800472a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800470e:	4b88      	ldr	r3, [pc, #544]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 8004710:	69db      	ldr	r3, [r3, #28]
 8004712:	4a87      	ldr	r2, [pc, #540]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 8004714:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004718:	61d3      	str	r3, [r2, #28]
 800471a:	4b85      	ldr	r3, [pc, #532]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 800471c:	69db      	ldr	r3, [r3, #28]
 800471e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004722:	60bb      	str	r3, [r7, #8]
 8004724:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004726:	2301      	movs	r3, #1
 8004728:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800472a:	4b82      	ldr	r3, [pc, #520]	@ (8004934 <HAL_RCC_OscConfig+0x4c8>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004732:	2b00      	cmp	r3, #0
 8004734:	d118      	bne.n	8004768 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004736:	4b7f      	ldr	r3, [pc, #508]	@ (8004934 <HAL_RCC_OscConfig+0x4c8>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a7e      	ldr	r2, [pc, #504]	@ (8004934 <HAL_RCC_OscConfig+0x4c8>)
 800473c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004740:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004742:	f7fd fe2b 	bl	800239c <HAL_GetTick>
 8004746:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004748:	e008      	b.n	800475c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800474a:	f7fd fe27 	bl	800239c <HAL_GetTick>
 800474e:	4602      	mov	r2, r0
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	1ad3      	subs	r3, r2, r3
 8004754:	2b64      	cmp	r3, #100	@ 0x64
 8004756:	d901      	bls.n	800475c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004758:	2303      	movs	r3, #3
 800475a:	e103      	b.n	8004964 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800475c:	4b75      	ldr	r3, [pc, #468]	@ (8004934 <HAL_RCC_OscConfig+0x4c8>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004764:	2b00      	cmp	r3, #0
 8004766:	d0f0      	beq.n	800474a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	2b01      	cmp	r3, #1
 800476e:	d106      	bne.n	800477e <HAL_RCC_OscConfig+0x312>
 8004770:	4b6f      	ldr	r3, [pc, #444]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 8004772:	6a1b      	ldr	r3, [r3, #32]
 8004774:	4a6e      	ldr	r2, [pc, #440]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 8004776:	f043 0301 	orr.w	r3, r3, #1
 800477a:	6213      	str	r3, [r2, #32]
 800477c:	e02d      	b.n	80047da <HAL_RCC_OscConfig+0x36e>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d10c      	bne.n	80047a0 <HAL_RCC_OscConfig+0x334>
 8004786:	4b6a      	ldr	r3, [pc, #424]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 8004788:	6a1b      	ldr	r3, [r3, #32]
 800478a:	4a69      	ldr	r2, [pc, #420]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 800478c:	f023 0301 	bic.w	r3, r3, #1
 8004790:	6213      	str	r3, [r2, #32]
 8004792:	4b67      	ldr	r3, [pc, #412]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 8004794:	6a1b      	ldr	r3, [r3, #32]
 8004796:	4a66      	ldr	r2, [pc, #408]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 8004798:	f023 0304 	bic.w	r3, r3, #4
 800479c:	6213      	str	r3, [r2, #32]
 800479e:	e01c      	b.n	80047da <HAL_RCC_OscConfig+0x36e>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	68db      	ldr	r3, [r3, #12]
 80047a4:	2b05      	cmp	r3, #5
 80047a6:	d10c      	bne.n	80047c2 <HAL_RCC_OscConfig+0x356>
 80047a8:	4b61      	ldr	r3, [pc, #388]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 80047aa:	6a1b      	ldr	r3, [r3, #32]
 80047ac:	4a60      	ldr	r2, [pc, #384]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 80047ae:	f043 0304 	orr.w	r3, r3, #4
 80047b2:	6213      	str	r3, [r2, #32]
 80047b4:	4b5e      	ldr	r3, [pc, #376]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 80047b6:	6a1b      	ldr	r3, [r3, #32]
 80047b8:	4a5d      	ldr	r2, [pc, #372]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 80047ba:	f043 0301 	orr.w	r3, r3, #1
 80047be:	6213      	str	r3, [r2, #32]
 80047c0:	e00b      	b.n	80047da <HAL_RCC_OscConfig+0x36e>
 80047c2:	4b5b      	ldr	r3, [pc, #364]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 80047c4:	6a1b      	ldr	r3, [r3, #32]
 80047c6:	4a5a      	ldr	r2, [pc, #360]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 80047c8:	f023 0301 	bic.w	r3, r3, #1
 80047cc:	6213      	str	r3, [r2, #32]
 80047ce:	4b58      	ldr	r3, [pc, #352]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 80047d0:	6a1b      	ldr	r3, [r3, #32]
 80047d2:	4a57      	ldr	r2, [pc, #348]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 80047d4:	f023 0304 	bic.w	r3, r3, #4
 80047d8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	68db      	ldr	r3, [r3, #12]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d015      	beq.n	800480e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047e2:	f7fd fddb 	bl	800239c <HAL_GetTick>
 80047e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047e8:	e00a      	b.n	8004800 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047ea:	f7fd fdd7 	bl	800239c <HAL_GetTick>
 80047ee:	4602      	mov	r2, r0
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	1ad3      	subs	r3, r2, r3
 80047f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d901      	bls.n	8004800 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80047fc:	2303      	movs	r3, #3
 80047fe:	e0b1      	b.n	8004964 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004800:	4b4b      	ldr	r3, [pc, #300]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 8004802:	6a1b      	ldr	r3, [r3, #32]
 8004804:	f003 0302 	and.w	r3, r3, #2
 8004808:	2b00      	cmp	r3, #0
 800480a:	d0ee      	beq.n	80047ea <HAL_RCC_OscConfig+0x37e>
 800480c:	e014      	b.n	8004838 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800480e:	f7fd fdc5 	bl	800239c <HAL_GetTick>
 8004812:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004814:	e00a      	b.n	800482c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004816:	f7fd fdc1 	bl	800239c <HAL_GetTick>
 800481a:	4602      	mov	r2, r0
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	1ad3      	subs	r3, r2, r3
 8004820:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004824:	4293      	cmp	r3, r2
 8004826:	d901      	bls.n	800482c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004828:	2303      	movs	r3, #3
 800482a:	e09b      	b.n	8004964 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800482c:	4b40      	ldr	r3, [pc, #256]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 800482e:	6a1b      	ldr	r3, [r3, #32]
 8004830:	f003 0302 	and.w	r3, r3, #2
 8004834:	2b00      	cmp	r3, #0
 8004836:	d1ee      	bne.n	8004816 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004838:	7dfb      	ldrb	r3, [r7, #23]
 800483a:	2b01      	cmp	r3, #1
 800483c:	d105      	bne.n	800484a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800483e:	4b3c      	ldr	r3, [pc, #240]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 8004840:	69db      	ldr	r3, [r3, #28]
 8004842:	4a3b      	ldr	r2, [pc, #236]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 8004844:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004848:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	69db      	ldr	r3, [r3, #28]
 800484e:	2b00      	cmp	r3, #0
 8004850:	f000 8087 	beq.w	8004962 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004854:	4b36      	ldr	r3, [pc, #216]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	f003 030c 	and.w	r3, r3, #12
 800485c:	2b08      	cmp	r3, #8
 800485e:	d061      	beq.n	8004924 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	69db      	ldr	r3, [r3, #28]
 8004864:	2b02      	cmp	r3, #2
 8004866:	d146      	bne.n	80048f6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004868:	4b33      	ldr	r3, [pc, #204]	@ (8004938 <HAL_RCC_OscConfig+0x4cc>)
 800486a:	2200      	movs	r2, #0
 800486c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800486e:	f7fd fd95 	bl	800239c <HAL_GetTick>
 8004872:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004874:	e008      	b.n	8004888 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004876:	f7fd fd91 	bl	800239c <HAL_GetTick>
 800487a:	4602      	mov	r2, r0
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	1ad3      	subs	r3, r2, r3
 8004880:	2b02      	cmp	r3, #2
 8004882:	d901      	bls.n	8004888 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004884:	2303      	movs	r3, #3
 8004886:	e06d      	b.n	8004964 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004888:	4b29      	ldr	r3, [pc, #164]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004890:	2b00      	cmp	r3, #0
 8004892:	d1f0      	bne.n	8004876 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6a1b      	ldr	r3, [r3, #32]
 8004898:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800489c:	d108      	bne.n	80048b0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800489e:	4b24      	ldr	r3, [pc, #144]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	4921      	ldr	r1, [pc, #132]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 80048ac:	4313      	orrs	r3, r2
 80048ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048b0:	4b1f      	ldr	r3, [pc, #124]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6a19      	ldr	r1, [r3, #32]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c0:	430b      	orrs	r3, r1
 80048c2:	491b      	ldr	r1, [pc, #108]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 80048c4:	4313      	orrs	r3, r2
 80048c6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004938 <HAL_RCC_OscConfig+0x4cc>)
 80048ca:	2201      	movs	r2, #1
 80048cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048ce:	f7fd fd65 	bl	800239c <HAL_GetTick>
 80048d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80048d4:	e008      	b.n	80048e8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048d6:	f7fd fd61 	bl	800239c <HAL_GetTick>
 80048da:	4602      	mov	r2, r0
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	1ad3      	subs	r3, r2, r3
 80048e0:	2b02      	cmp	r3, #2
 80048e2:	d901      	bls.n	80048e8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80048e4:	2303      	movs	r3, #3
 80048e6:	e03d      	b.n	8004964 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80048e8:	4b11      	ldr	r3, [pc, #68]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d0f0      	beq.n	80048d6 <HAL_RCC_OscConfig+0x46a>
 80048f4:	e035      	b.n	8004962 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048f6:	4b10      	ldr	r3, [pc, #64]	@ (8004938 <HAL_RCC_OscConfig+0x4cc>)
 80048f8:	2200      	movs	r2, #0
 80048fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048fc:	f7fd fd4e 	bl	800239c <HAL_GetTick>
 8004900:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004902:	e008      	b.n	8004916 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004904:	f7fd fd4a 	bl	800239c <HAL_GetTick>
 8004908:	4602      	mov	r2, r0
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	1ad3      	subs	r3, r2, r3
 800490e:	2b02      	cmp	r3, #2
 8004910:	d901      	bls.n	8004916 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004912:	2303      	movs	r3, #3
 8004914:	e026      	b.n	8004964 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004916:	4b06      	ldr	r3, [pc, #24]	@ (8004930 <HAL_RCC_OscConfig+0x4c4>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800491e:	2b00      	cmp	r3, #0
 8004920:	d1f0      	bne.n	8004904 <HAL_RCC_OscConfig+0x498>
 8004922:	e01e      	b.n	8004962 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	69db      	ldr	r3, [r3, #28]
 8004928:	2b01      	cmp	r3, #1
 800492a:	d107      	bne.n	800493c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e019      	b.n	8004964 <HAL_RCC_OscConfig+0x4f8>
 8004930:	40021000 	.word	0x40021000
 8004934:	40007000 	.word	0x40007000
 8004938:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800493c:	4b0b      	ldr	r3, [pc, #44]	@ (800496c <HAL_RCC_OscConfig+0x500>)
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6a1b      	ldr	r3, [r3, #32]
 800494c:	429a      	cmp	r2, r3
 800494e:	d106      	bne.n	800495e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800495a:	429a      	cmp	r2, r3
 800495c:	d001      	beq.n	8004962 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e000      	b.n	8004964 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004962:	2300      	movs	r3, #0
}
 8004964:	4618      	mov	r0, r3
 8004966:	3718      	adds	r7, #24
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}
 800496c:	40021000 	.word	0x40021000

08004970 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b084      	sub	sp, #16
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
 8004978:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d101      	bne.n	8004984 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	e0d0      	b.n	8004b26 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004984:	4b6a      	ldr	r3, [pc, #424]	@ (8004b30 <HAL_RCC_ClockConfig+0x1c0>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 0307 	and.w	r3, r3, #7
 800498c:	683a      	ldr	r2, [r7, #0]
 800498e:	429a      	cmp	r2, r3
 8004990:	d910      	bls.n	80049b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004992:	4b67      	ldr	r3, [pc, #412]	@ (8004b30 <HAL_RCC_ClockConfig+0x1c0>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f023 0207 	bic.w	r2, r3, #7
 800499a:	4965      	ldr	r1, [pc, #404]	@ (8004b30 <HAL_RCC_ClockConfig+0x1c0>)
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	4313      	orrs	r3, r2
 80049a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049a2:	4b63      	ldr	r3, [pc, #396]	@ (8004b30 <HAL_RCC_ClockConfig+0x1c0>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f003 0307 	and.w	r3, r3, #7
 80049aa:	683a      	ldr	r2, [r7, #0]
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d001      	beq.n	80049b4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	e0b8      	b.n	8004b26 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f003 0302 	and.w	r3, r3, #2
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d020      	beq.n	8004a02 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0304 	and.w	r3, r3, #4
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d005      	beq.n	80049d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049cc:	4b59      	ldr	r3, [pc, #356]	@ (8004b34 <HAL_RCC_ClockConfig+0x1c4>)
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	4a58      	ldr	r2, [pc, #352]	@ (8004b34 <HAL_RCC_ClockConfig+0x1c4>)
 80049d2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80049d6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 0308 	and.w	r3, r3, #8
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d005      	beq.n	80049f0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049e4:	4b53      	ldr	r3, [pc, #332]	@ (8004b34 <HAL_RCC_ClockConfig+0x1c4>)
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	4a52      	ldr	r2, [pc, #328]	@ (8004b34 <HAL_RCC_ClockConfig+0x1c4>)
 80049ea:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80049ee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049f0:	4b50      	ldr	r3, [pc, #320]	@ (8004b34 <HAL_RCC_ClockConfig+0x1c4>)
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	494d      	ldr	r1, [pc, #308]	@ (8004b34 <HAL_RCC_ClockConfig+0x1c4>)
 80049fe:	4313      	orrs	r3, r2
 8004a00:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 0301 	and.w	r3, r3, #1
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d040      	beq.n	8004a90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	d107      	bne.n	8004a26 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a16:	4b47      	ldr	r3, [pc, #284]	@ (8004b34 <HAL_RCC_ClockConfig+0x1c4>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d115      	bne.n	8004a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e07f      	b.n	8004b26 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	2b02      	cmp	r3, #2
 8004a2c:	d107      	bne.n	8004a3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a2e:	4b41      	ldr	r3, [pc, #260]	@ (8004b34 <HAL_RCC_ClockConfig+0x1c4>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d109      	bne.n	8004a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e073      	b.n	8004b26 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a3e:	4b3d      	ldr	r3, [pc, #244]	@ (8004b34 <HAL_RCC_ClockConfig+0x1c4>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 0302 	and.w	r3, r3, #2
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d101      	bne.n	8004a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e06b      	b.n	8004b26 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a4e:	4b39      	ldr	r3, [pc, #228]	@ (8004b34 <HAL_RCC_ClockConfig+0x1c4>)
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	f023 0203 	bic.w	r2, r3, #3
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	4936      	ldr	r1, [pc, #216]	@ (8004b34 <HAL_RCC_ClockConfig+0x1c4>)
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a60:	f7fd fc9c 	bl	800239c <HAL_GetTick>
 8004a64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a66:	e00a      	b.n	8004a7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a68:	f7fd fc98 	bl	800239c <HAL_GetTick>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d901      	bls.n	8004a7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	e053      	b.n	8004b26 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a7e:	4b2d      	ldr	r3, [pc, #180]	@ (8004b34 <HAL_RCC_ClockConfig+0x1c4>)
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	f003 020c 	and.w	r2, r3, #12
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d1eb      	bne.n	8004a68 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a90:	4b27      	ldr	r3, [pc, #156]	@ (8004b30 <HAL_RCC_ClockConfig+0x1c0>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f003 0307 	and.w	r3, r3, #7
 8004a98:	683a      	ldr	r2, [r7, #0]
 8004a9a:	429a      	cmp	r2, r3
 8004a9c:	d210      	bcs.n	8004ac0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a9e:	4b24      	ldr	r3, [pc, #144]	@ (8004b30 <HAL_RCC_ClockConfig+0x1c0>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f023 0207 	bic.w	r2, r3, #7
 8004aa6:	4922      	ldr	r1, [pc, #136]	@ (8004b30 <HAL_RCC_ClockConfig+0x1c0>)
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aae:	4b20      	ldr	r3, [pc, #128]	@ (8004b30 <HAL_RCC_ClockConfig+0x1c0>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f003 0307 	and.w	r3, r3, #7
 8004ab6:	683a      	ldr	r2, [r7, #0]
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d001      	beq.n	8004ac0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e032      	b.n	8004b26 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f003 0304 	and.w	r3, r3, #4
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d008      	beq.n	8004ade <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004acc:	4b19      	ldr	r3, [pc, #100]	@ (8004b34 <HAL_RCC_ClockConfig+0x1c4>)
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	68db      	ldr	r3, [r3, #12]
 8004ad8:	4916      	ldr	r1, [pc, #88]	@ (8004b34 <HAL_RCC_ClockConfig+0x1c4>)
 8004ada:	4313      	orrs	r3, r2
 8004adc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 0308 	and.w	r3, r3, #8
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d009      	beq.n	8004afe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004aea:	4b12      	ldr	r3, [pc, #72]	@ (8004b34 <HAL_RCC_ClockConfig+0x1c4>)
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	691b      	ldr	r3, [r3, #16]
 8004af6:	00db      	lsls	r3, r3, #3
 8004af8:	490e      	ldr	r1, [pc, #56]	@ (8004b34 <HAL_RCC_ClockConfig+0x1c4>)
 8004afa:	4313      	orrs	r3, r2
 8004afc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004afe:	f000 f821 	bl	8004b44 <HAL_RCC_GetSysClockFreq>
 8004b02:	4602      	mov	r2, r0
 8004b04:	4b0b      	ldr	r3, [pc, #44]	@ (8004b34 <HAL_RCC_ClockConfig+0x1c4>)
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	091b      	lsrs	r3, r3, #4
 8004b0a:	f003 030f 	and.w	r3, r3, #15
 8004b0e:	490a      	ldr	r1, [pc, #40]	@ (8004b38 <HAL_RCC_ClockConfig+0x1c8>)
 8004b10:	5ccb      	ldrb	r3, [r1, r3]
 8004b12:	fa22 f303 	lsr.w	r3, r2, r3
 8004b16:	4a09      	ldr	r2, [pc, #36]	@ (8004b3c <HAL_RCC_ClockConfig+0x1cc>)
 8004b18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004b1a:	4b09      	ldr	r3, [pc, #36]	@ (8004b40 <HAL_RCC_ClockConfig+0x1d0>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f7fd fa90 	bl	8002044 <HAL_InitTick>

  return HAL_OK;
 8004b24:	2300      	movs	r3, #0
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3710      	adds	r7, #16
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	40022000 	.word	0x40022000
 8004b34:	40021000 	.word	0x40021000
 8004b38:	0800a630 	.word	0x0800a630
 8004b3c:	20000078 	.word	0x20000078
 8004b40:	2000007c 	.word	0x2000007c

08004b44 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b087      	sub	sp, #28
 8004b48:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	60fb      	str	r3, [r7, #12]
 8004b4e:	2300      	movs	r3, #0
 8004b50:	60bb      	str	r3, [r7, #8]
 8004b52:	2300      	movs	r3, #0
 8004b54:	617b      	str	r3, [r7, #20]
 8004b56:	2300      	movs	r3, #0
 8004b58:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004b5e:	4b1e      	ldr	r3, [pc, #120]	@ (8004bd8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	f003 030c 	and.w	r3, r3, #12
 8004b6a:	2b04      	cmp	r3, #4
 8004b6c:	d002      	beq.n	8004b74 <HAL_RCC_GetSysClockFreq+0x30>
 8004b6e:	2b08      	cmp	r3, #8
 8004b70:	d003      	beq.n	8004b7a <HAL_RCC_GetSysClockFreq+0x36>
 8004b72:	e027      	b.n	8004bc4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004b74:	4b19      	ldr	r3, [pc, #100]	@ (8004bdc <HAL_RCC_GetSysClockFreq+0x98>)
 8004b76:	613b      	str	r3, [r7, #16]
      break;
 8004b78:	e027      	b.n	8004bca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	0c9b      	lsrs	r3, r3, #18
 8004b7e:	f003 030f 	and.w	r3, r3, #15
 8004b82:	4a17      	ldr	r2, [pc, #92]	@ (8004be0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004b84:	5cd3      	ldrb	r3, [r2, r3]
 8004b86:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d010      	beq.n	8004bb4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004b92:	4b11      	ldr	r3, [pc, #68]	@ (8004bd8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	0c5b      	lsrs	r3, r3, #17
 8004b98:	f003 0301 	and.w	r3, r3, #1
 8004b9c:	4a11      	ldr	r2, [pc, #68]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004b9e:	5cd3      	ldrb	r3, [r2, r3]
 8004ba0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4a0d      	ldr	r2, [pc, #52]	@ (8004bdc <HAL_RCC_GetSysClockFreq+0x98>)
 8004ba6:	fb03 f202 	mul.w	r2, r3, r2
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bb0:	617b      	str	r3, [r7, #20]
 8004bb2:	e004      	b.n	8004bbe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	4a0c      	ldr	r2, [pc, #48]	@ (8004be8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004bb8:	fb02 f303 	mul.w	r3, r2, r3
 8004bbc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	613b      	str	r3, [r7, #16]
      break;
 8004bc2:	e002      	b.n	8004bca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004bc4:	4b05      	ldr	r3, [pc, #20]	@ (8004bdc <HAL_RCC_GetSysClockFreq+0x98>)
 8004bc6:	613b      	str	r3, [r7, #16]
      break;
 8004bc8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004bca:	693b      	ldr	r3, [r7, #16]
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	371c      	adds	r7, #28
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bc80      	pop	{r7}
 8004bd4:	4770      	bx	lr
 8004bd6:	bf00      	nop
 8004bd8:	40021000 	.word	0x40021000
 8004bdc:	007a1200 	.word	0x007a1200
 8004be0:	0800a648 	.word	0x0800a648
 8004be4:	0800a658 	.word	0x0800a658
 8004be8:	003d0900 	.word	0x003d0900

08004bec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bec:	b480      	push	{r7}
 8004bee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bf0:	4b02      	ldr	r3, [pc, #8]	@ (8004bfc <HAL_RCC_GetHCLKFreq+0x10>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bc80      	pop	{r7}
 8004bfa:	4770      	bx	lr
 8004bfc:	20000078 	.word	0x20000078

08004c00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004c04:	f7ff fff2 	bl	8004bec <HAL_RCC_GetHCLKFreq>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	4b05      	ldr	r3, [pc, #20]	@ (8004c20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	0a1b      	lsrs	r3, r3, #8
 8004c10:	f003 0307 	and.w	r3, r3, #7
 8004c14:	4903      	ldr	r1, [pc, #12]	@ (8004c24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c16:	5ccb      	ldrb	r3, [r1, r3]
 8004c18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	40021000 	.word	0x40021000
 8004c24:	0800a640 	.word	0x0800a640

08004c28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004c2c:	f7ff ffde 	bl	8004bec <HAL_RCC_GetHCLKFreq>
 8004c30:	4602      	mov	r2, r0
 8004c32:	4b05      	ldr	r3, [pc, #20]	@ (8004c48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	0adb      	lsrs	r3, r3, #11
 8004c38:	f003 0307 	and.w	r3, r3, #7
 8004c3c:	4903      	ldr	r1, [pc, #12]	@ (8004c4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c3e:	5ccb      	ldrb	r3, [r1, r3]
 8004c40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	bd80      	pop	{r7, pc}
 8004c48:	40021000 	.word	0x40021000
 8004c4c:	0800a640 	.word	0x0800a640

08004c50 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b083      	sub	sp, #12
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
 8004c58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	220f      	movs	r2, #15
 8004c5e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004c60:	4b11      	ldr	r3, [pc, #68]	@ (8004ca8 <HAL_RCC_GetClockConfig+0x58>)
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	f003 0203 	and.w	r2, r3, #3
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004c6c:	4b0e      	ldr	r3, [pc, #56]	@ (8004ca8 <HAL_RCC_GetClockConfig+0x58>)
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004c78:	4b0b      	ldr	r3, [pc, #44]	@ (8004ca8 <HAL_RCC_GetClockConfig+0x58>)
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004c84:	4b08      	ldr	r3, [pc, #32]	@ (8004ca8 <HAL_RCC_GetClockConfig+0x58>)
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	08db      	lsrs	r3, r3, #3
 8004c8a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004c92:	4b06      	ldr	r3, [pc, #24]	@ (8004cac <HAL_RCC_GetClockConfig+0x5c>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f003 0207 	and.w	r2, r3, #7
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8004c9e:	bf00      	nop
 8004ca0:	370c      	adds	r7, #12
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bc80      	pop	{r7}
 8004ca6:	4770      	bx	lr
 8004ca8:	40021000 	.word	0x40021000
 8004cac:	40022000 	.word	0x40022000

08004cb0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b085      	sub	sp, #20
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8004ce4 <RCC_Delay+0x34>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a0a      	ldr	r2, [pc, #40]	@ (8004ce8 <RCC_Delay+0x38>)
 8004cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8004cc2:	0a5b      	lsrs	r3, r3, #9
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	fb02 f303 	mul.w	r3, r2, r3
 8004cca:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004ccc:	bf00      	nop
  }
  while (Delay --);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	1e5a      	subs	r2, r3, #1
 8004cd2:	60fa      	str	r2, [r7, #12]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d1f9      	bne.n	8004ccc <RCC_Delay+0x1c>
}
 8004cd8:	bf00      	nop
 8004cda:	bf00      	nop
 8004cdc:	3714      	adds	r7, #20
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bc80      	pop	{r7}
 8004ce2:	4770      	bx	lr
 8004ce4:	20000078 	.word	0x20000078
 8004ce8:	10624dd3 	.word	0x10624dd3

08004cec <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b086      	sub	sp, #24
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	613b      	str	r3, [r7, #16]
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0301 	and.w	r3, r3, #1
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d07d      	beq.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d0c:	4b4f      	ldr	r3, [pc, #316]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d0e:	69db      	ldr	r3, [r3, #28]
 8004d10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d10d      	bne.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d18:	4b4c      	ldr	r3, [pc, #304]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d1a:	69db      	ldr	r3, [r3, #28]
 8004d1c:	4a4b      	ldr	r2, [pc, #300]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d22:	61d3      	str	r3, [r2, #28]
 8004d24:	4b49      	ldr	r3, [pc, #292]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d26:	69db      	ldr	r3, [r3, #28]
 8004d28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d2c:	60bb      	str	r3, [r7, #8]
 8004d2e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d30:	2301      	movs	r3, #1
 8004d32:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d34:	4b46      	ldr	r3, [pc, #280]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d118      	bne.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d40:	4b43      	ldr	r3, [pc, #268]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a42      	ldr	r2, [pc, #264]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d4a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d4c:	f7fd fb26 	bl	800239c <HAL_GetTick>
 8004d50:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d52:	e008      	b.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d54:	f7fd fb22 	bl	800239c <HAL_GetTick>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	1ad3      	subs	r3, r2, r3
 8004d5e:	2b64      	cmp	r3, #100	@ 0x64
 8004d60:	d901      	bls.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004d62:	2303      	movs	r3, #3
 8004d64:	e06d      	b.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d66:	4b3a      	ldr	r3, [pc, #232]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d0f0      	beq.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d72:	4b36      	ldr	r3, [pc, #216]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d74:	6a1b      	ldr	r3, [r3, #32]
 8004d76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d7a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d02e      	beq.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d8a:	68fa      	ldr	r2, [r7, #12]
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d027      	beq.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d90:	4b2e      	ldr	r3, [pc, #184]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d92:	6a1b      	ldr	r3, [r3, #32]
 8004d94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d98:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d9a:	4b2e      	ldr	r3, [pc, #184]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004da0:	4b2c      	ldr	r3, [pc, #176]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004da2:	2200      	movs	r2, #0
 8004da4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004da6:	4a29      	ldr	r2, [pc, #164]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f003 0301 	and.w	r3, r3, #1
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d014      	beq.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004db6:	f7fd faf1 	bl	800239c <HAL_GetTick>
 8004dba:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dbc:	e00a      	b.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dbe:	f7fd faed 	bl	800239c <HAL_GetTick>
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	1ad3      	subs	r3, r2, r3
 8004dc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d901      	bls.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004dd0:	2303      	movs	r3, #3
 8004dd2:	e036      	b.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dd4:	4b1d      	ldr	r3, [pc, #116]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dd6:	6a1b      	ldr	r3, [r3, #32]
 8004dd8:	f003 0302 	and.w	r3, r3, #2
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d0ee      	beq.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004de0:	4b1a      	ldr	r3, [pc, #104]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004de2:	6a1b      	ldr	r3, [r3, #32]
 8004de4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	4917      	ldr	r1, [pc, #92]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dee:	4313      	orrs	r3, r2
 8004df0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004df2:	7dfb      	ldrb	r3, [r7, #23]
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	d105      	bne.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004df8:	4b14      	ldr	r3, [pc, #80]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dfa:	69db      	ldr	r3, [r3, #28]
 8004dfc:	4a13      	ldr	r2, [pc, #76]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dfe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e02:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f003 0302 	and.w	r3, r3, #2
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d008      	beq.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e10:	4b0e      	ldr	r3, [pc, #56]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	490b      	ldr	r1, [pc, #44]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f003 0310 	and.w	r3, r3, #16
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d008      	beq.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004e2e:	4b07      	ldr	r3, [pc, #28]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	68db      	ldr	r3, [r3, #12]
 8004e3a:	4904      	ldr	r1, [pc, #16]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004e40:	2300      	movs	r3, #0
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3718      	adds	r7, #24
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
 8004e4a:	bf00      	nop
 8004e4c:	40021000 	.word	0x40021000
 8004e50:	40007000 	.word	0x40007000
 8004e54:	42420440 	.word	0x42420440

08004e58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b082      	sub	sp, #8
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d101      	bne.n	8004e6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e66:	2301      	movs	r3, #1
 8004e68:	e041      	b.n	8004eee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d106      	bne.n	8004e84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e7e:	6878      	ldr	r0, [r7, #4]
 8004e80:	f000 f839 	bl	8004ef6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2202      	movs	r2, #2
 8004e88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	3304      	adds	r3, #4
 8004e94:	4619      	mov	r1, r3
 8004e96:	4610      	mov	r0, r2
 8004e98:	f000 f99c 	bl	80051d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004eec:	2300      	movs	r3, #0
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3708      	adds	r7, #8
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}

08004ef6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004ef6:	b480      	push	{r7}
 8004ef8:	b083      	sub	sp, #12
 8004efa:	af00      	add	r7, sp, #0
 8004efc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004efe:	bf00      	nop
 8004f00:	370c      	adds	r7, #12
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bc80      	pop	{r7}
 8004f06:	4770      	bx	lr

08004f08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b085      	sub	sp, #20
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f16:	b2db      	uxtb	r3, r3
 8004f18:	2b01      	cmp	r3, #1
 8004f1a:	d001      	beq.n	8004f20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e03a      	b.n	8004f96 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2202      	movs	r2, #2
 8004f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	68da      	ldr	r2, [r3, #12]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f042 0201 	orr.w	r2, r2, #1
 8004f36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a18      	ldr	r2, [pc, #96]	@ (8004fa0 <HAL_TIM_Base_Start_IT+0x98>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d00e      	beq.n	8004f60 <HAL_TIM_Base_Start_IT+0x58>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f4a:	d009      	beq.n	8004f60 <HAL_TIM_Base_Start_IT+0x58>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a14      	ldr	r2, [pc, #80]	@ (8004fa4 <HAL_TIM_Base_Start_IT+0x9c>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d004      	beq.n	8004f60 <HAL_TIM_Base_Start_IT+0x58>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a13      	ldr	r2, [pc, #76]	@ (8004fa8 <HAL_TIM_Base_Start_IT+0xa0>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d111      	bne.n	8004f84 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	f003 0307 	and.w	r3, r3, #7
 8004f6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2b06      	cmp	r3, #6
 8004f70:	d010      	beq.n	8004f94 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f042 0201 	orr.w	r2, r2, #1
 8004f80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f82:	e007      	b.n	8004f94 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f042 0201 	orr.w	r2, r2, #1
 8004f92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f94:	2300      	movs	r3, #0
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3714      	adds	r7, #20
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bc80      	pop	{r7}
 8004f9e:	4770      	bx	lr
 8004fa0:	40012c00 	.word	0x40012c00
 8004fa4:	40000400 	.word	0x40000400
 8004fa8:	40000800 	.word	0x40000800

08004fac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b084      	sub	sp, #16
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	68db      	ldr	r3, [r3, #12]
 8004fba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	691b      	ldr	r3, [r3, #16]
 8004fc2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	f003 0302 	and.w	r3, r3, #2
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d020      	beq.n	8005010 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	f003 0302 	and.w	r3, r3, #2
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d01b      	beq.n	8005010 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f06f 0202 	mvn.w	r2, #2
 8004fe0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	699b      	ldr	r3, [r3, #24]
 8004fee:	f003 0303 	and.w	r3, r3, #3
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d003      	beq.n	8004ffe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f000 f8d1 	bl	800519e <HAL_TIM_IC_CaptureCallback>
 8004ffc:	e005      	b.n	800500a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f000 f8c4 	bl	800518c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	f000 f8d3 	bl	80051b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2200      	movs	r2, #0
 800500e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	f003 0304 	and.w	r3, r3, #4
 8005016:	2b00      	cmp	r3, #0
 8005018:	d020      	beq.n	800505c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	f003 0304 	and.w	r3, r3, #4
 8005020:	2b00      	cmp	r3, #0
 8005022:	d01b      	beq.n	800505c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f06f 0204 	mvn.w	r2, #4
 800502c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2202      	movs	r2, #2
 8005032:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	699b      	ldr	r3, [r3, #24]
 800503a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800503e:	2b00      	cmp	r3, #0
 8005040:	d003      	beq.n	800504a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f000 f8ab 	bl	800519e <HAL_TIM_IC_CaptureCallback>
 8005048:	e005      	b.n	8005056 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f000 f89e 	bl	800518c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005050:	6878      	ldr	r0, [r7, #4]
 8005052:	f000 f8ad 	bl	80051b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2200      	movs	r2, #0
 800505a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	f003 0308 	and.w	r3, r3, #8
 8005062:	2b00      	cmp	r3, #0
 8005064:	d020      	beq.n	80050a8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	f003 0308 	and.w	r3, r3, #8
 800506c:	2b00      	cmp	r3, #0
 800506e:	d01b      	beq.n	80050a8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f06f 0208 	mvn.w	r2, #8
 8005078:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2204      	movs	r2, #4
 800507e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	69db      	ldr	r3, [r3, #28]
 8005086:	f003 0303 	and.w	r3, r3, #3
 800508a:	2b00      	cmp	r3, #0
 800508c:	d003      	beq.n	8005096 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f000 f885 	bl	800519e <HAL_TIM_IC_CaptureCallback>
 8005094:	e005      	b.n	80050a2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f000 f878 	bl	800518c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f000 f887 	bl	80051b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	f003 0310 	and.w	r3, r3, #16
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d020      	beq.n	80050f4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	f003 0310 	and.w	r3, r3, #16
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d01b      	beq.n	80050f4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f06f 0210 	mvn.w	r2, #16
 80050c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2208      	movs	r2, #8
 80050ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	69db      	ldr	r3, [r3, #28]
 80050d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d003      	beq.n	80050e2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 f85f 	bl	800519e <HAL_TIM_IC_CaptureCallback>
 80050e0:	e005      	b.n	80050ee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	f000 f852 	bl	800518c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f000 f861 	bl	80051b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2200      	movs	r2, #0
 80050f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	f003 0301 	and.w	r3, r3, #1
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d00c      	beq.n	8005118 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	f003 0301 	and.w	r3, r3, #1
 8005104:	2b00      	cmp	r3, #0
 8005106:	d007      	beq.n	8005118 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f06f 0201 	mvn.w	r2, #1
 8005110:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f7fc fe4c 	bl	8001db0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800511e:	2b00      	cmp	r3, #0
 8005120:	d00c      	beq.n	800513c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005128:	2b00      	cmp	r3, #0
 800512a:	d007      	beq.n	800513c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005134:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f000 f8c3 	bl	80052c2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005142:	2b00      	cmp	r3, #0
 8005144:	d00c      	beq.n	8005160 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800514c:	2b00      	cmp	r3, #0
 800514e:	d007      	beq.n	8005160 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005158:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f000 f831 	bl	80051c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	f003 0320 	and.w	r3, r3, #32
 8005166:	2b00      	cmp	r3, #0
 8005168:	d00c      	beq.n	8005184 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	f003 0320 	and.w	r3, r3, #32
 8005170:	2b00      	cmp	r3, #0
 8005172:	d007      	beq.n	8005184 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f06f 0220 	mvn.w	r2, #32
 800517c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 f896 	bl	80052b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005184:	bf00      	nop
 8005186:	3710      	adds	r7, #16
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}

0800518c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800518c:	b480      	push	{r7}
 800518e:	b083      	sub	sp, #12
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005194:	bf00      	nop
 8005196:	370c      	adds	r7, #12
 8005198:	46bd      	mov	sp, r7
 800519a:	bc80      	pop	{r7}
 800519c:	4770      	bx	lr

0800519e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800519e:	b480      	push	{r7}
 80051a0:	b083      	sub	sp, #12
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80051a6:	bf00      	nop
 80051a8:	370c      	adds	r7, #12
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bc80      	pop	{r7}
 80051ae:	4770      	bx	lr

080051b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80051b8:	bf00      	nop
 80051ba:	370c      	adds	r7, #12
 80051bc:	46bd      	mov	sp, r7
 80051be:	bc80      	pop	{r7}
 80051c0:	4770      	bx	lr

080051c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80051c2:	b480      	push	{r7}
 80051c4:	b083      	sub	sp, #12
 80051c6:	af00      	add	r7, sp, #0
 80051c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80051ca:	bf00      	nop
 80051cc:	370c      	adds	r7, #12
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bc80      	pop	{r7}
 80051d2:	4770      	bx	lr

080051d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b085      	sub	sp, #20
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
 80051dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	4a2f      	ldr	r2, [pc, #188]	@ (80052a4 <TIM_Base_SetConfig+0xd0>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d00b      	beq.n	8005204 <TIM_Base_SetConfig+0x30>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051f2:	d007      	beq.n	8005204 <TIM_Base_SetConfig+0x30>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	4a2c      	ldr	r2, [pc, #176]	@ (80052a8 <TIM_Base_SetConfig+0xd4>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d003      	beq.n	8005204 <TIM_Base_SetConfig+0x30>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	4a2b      	ldr	r2, [pc, #172]	@ (80052ac <TIM_Base_SetConfig+0xd8>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d108      	bne.n	8005216 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800520a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	68fa      	ldr	r2, [r7, #12]
 8005212:	4313      	orrs	r3, r2
 8005214:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	4a22      	ldr	r2, [pc, #136]	@ (80052a4 <TIM_Base_SetConfig+0xd0>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d00b      	beq.n	8005236 <TIM_Base_SetConfig+0x62>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005224:	d007      	beq.n	8005236 <TIM_Base_SetConfig+0x62>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	4a1f      	ldr	r2, [pc, #124]	@ (80052a8 <TIM_Base_SetConfig+0xd4>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d003      	beq.n	8005236 <TIM_Base_SetConfig+0x62>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	4a1e      	ldr	r2, [pc, #120]	@ (80052ac <TIM_Base_SetConfig+0xd8>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d108      	bne.n	8005248 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800523c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	68db      	ldr	r3, [r3, #12]
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	4313      	orrs	r3, r2
 8005246:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	695b      	ldr	r3, [r3, #20]
 8005252:	4313      	orrs	r3, r2
 8005254:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	68fa      	ldr	r2, [r7, #12]
 800525a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	689a      	ldr	r2, [r3, #8]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	681a      	ldr	r2, [r3, #0]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	4a0d      	ldr	r2, [pc, #52]	@ (80052a4 <TIM_Base_SetConfig+0xd0>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d103      	bne.n	800527c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	691a      	ldr	r2, [r3, #16]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2201      	movs	r2, #1
 8005280:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	691b      	ldr	r3, [r3, #16]
 8005286:	f003 0301 	and.w	r3, r3, #1
 800528a:	2b00      	cmp	r3, #0
 800528c:	d005      	beq.n	800529a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	691b      	ldr	r3, [r3, #16]
 8005292:	f023 0201 	bic.w	r2, r3, #1
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	611a      	str	r2, [r3, #16]
  }
}
 800529a:	bf00      	nop
 800529c:	3714      	adds	r7, #20
 800529e:	46bd      	mov	sp, r7
 80052a0:	bc80      	pop	{r7}
 80052a2:	4770      	bx	lr
 80052a4:	40012c00 	.word	0x40012c00
 80052a8:	40000400 	.word	0x40000400
 80052ac:	40000800 	.word	0x40000800

080052b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b083      	sub	sp, #12
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80052b8:	bf00      	nop
 80052ba:	370c      	adds	r7, #12
 80052bc:	46bd      	mov	sp, r7
 80052be:	bc80      	pop	{r7}
 80052c0:	4770      	bx	lr

080052c2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80052c2:	b480      	push	{r7}
 80052c4:	b083      	sub	sp, #12
 80052c6:	af00      	add	r7, sp, #0
 80052c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80052ca:	bf00      	nop
 80052cc:	370c      	adds	r7, #12
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bc80      	pop	{r7}
 80052d2:	4770      	bx	lr

080052d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b082      	sub	sp, #8
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d101      	bne.n	80052e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e042      	b.n	800536c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052ec:	b2db      	uxtb	r3, r3
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d106      	bne.n	8005300 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f7fc fe4e 	bl	8001f9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2224      	movs	r2, #36	@ 0x24
 8005304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	68da      	ldr	r2, [r3, #12]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005316:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f000 fdb7 	bl	8005e8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	691a      	ldr	r2, [r3, #16]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800532c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	695a      	ldr	r2, [r3, #20]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800533c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	68da      	ldr	r2, [r3, #12]
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800534c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2220      	movs	r2, #32
 8005358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2220      	movs	r2, #32
 8005360:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800536a:	2300      	movs	r3, #0
}
 800536c:	4618      	mov	r0, r3
 800536e:	3708      	adds	r7, #8
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}

08005374 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b08a      	sub	sp, #40	@ 0x28
 8005378:	af02      	add	r7, sp, #8
 800537a:	60f8      	str	r0, [r7, #12]
 800537c:	60b9      	str	r1, [r7, #8]
 800537e:	603b      	str	r3, [r7, #0]
 8005380:	4613      	mov	r3, r2
 8005382:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005384:	2300      	movs	r3, #0
 8005386:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800538e:	b2db      	uxtb	r3, r3
 8005390:	2b20      	cmp	r3, #32
 8005392:	d175      	bne.n	8005480 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d002      	beq.n	80053a0 <HAL_UART_Transmit+0x2c>
 800539a:	88fb      	ldrh	r3, [r7, #6]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d101      	bne.n	80053a4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80053a0:	2301      	movs	r3, #1
 80053a2:	e06e      	b.n	8005482 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2200      	movs	r2, #0
 80053a8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2221      	movs	r2, #33	@ 0x21
 80053ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80053b2:	f7fc fff3 	bl	800239c <HAL_GetTick>
 80053b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	88fa      	ldrh	r2, [r7, #6]
 80053bc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	88fa      	ldrh	r2, [r7, #6]
 80053c2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053cc:	d108      	bne.n	80053e0 <HAL_UART_Transmit+0x6c>
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	691b      	ldr	r3, [r3, #16]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d104      	bne.n	80053e0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80053d6:	2300      	movs	r3, #0
 80053d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	61bb      	str	r3, [r7, #24]
 80053de:	e003      	b.n	80053e8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80053e4:	2300      	movs	r3, #0
 80053e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80053e8:	e02e      	b.n	8005448 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	9300      	str	r3, [sp, #0]
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	2200      	movs	r2, #0
 80053f2:	2180      	movs	r1, #128	@ 0x80
 80053f4:	68f8      	ldr	r0, [r7, #12]
 80053f6:	f000 fb1c 	bl	8005a32 <UART_WaitOnFlagUntilTimeout>
 80053fa:	4603      	mov	r3, r0
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d005      	beq.n	800540c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2220      	movs	r2, #32
 8005404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005408:	2303      	movs	r3, #3
 800540a:	e03a      	b.n	8005482 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800540c:	69fb      	ldr	r3, [r7, #28]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d10b      	bne.n	800542a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005412:	69bb      	ldr	r3, [r7, #24]
 8005414:	881b      	ldrh	r3, [r3, #0]
 8005416:	461a      	mov	r2, r3
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005420:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	3302      	adds	r3, #2
 8005426:	61bb      	str	r3, [r7, #24]
 8005428:	e007      	b.n	800543a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800542a:	69fb      	ldr	r3, [r7, #28]
 800542c:	781a      	ldrb	r2, [r3, #0]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005434:	69fb      	ldr	r3, [r7, #28]
 8005436:	3301      	adds	r3, #1
 8005438:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800543e:	b29b      	uxth	r3, r3
 8005440:	3b01      	subs	r3, #1
 8005442:	b29a      	uxth	r2, r3
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800544c:	b29b      	uxth	r3, r3
 800544e:	2b00      	cmp	r3, #0
 8005450:	d1cb      	bne.n	80053ea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	9300      	str	r3, [sp, #0]
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	2200      	movs	r2, #0
 800545a:	2140      	movs	r1, #64	@ 0x40
 800545c:	68f8      	ldr	r0, [r7, #12]
 800545e:	f000 fae8 	bl	8005a32 <UART_WaitOnFlagUntilTimeout>
 8005462:	4603      	mov	r3, r0
 8005464:	2b00      	cmp	r3, #0
 8005466:	d005      	beq.n	8005474 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2220      	movs	r2, #32
 800546c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005470:	2303      	movs	r3, #3
 8005472:	e006      	b.n	8005482 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2220      	movs	r2, #32
 8005478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800547c:	2300      	movs	r3, #0
 800547e:	e000      	b.n	8005482 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005480:	2302      	movs	r3, #2
  }
}
 8005482:	4618      	mov	r0, r3
 8005484:	3720      	adds	r7, #32
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}

0800548a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800548a:	b580      	push	{r7, lr}
 800548c:	b084      	sub	sp, #16
 800548e:	af00      	add	r7, sp, #0
 8005490:	60f8      	str	r0, [r7, #12]
 8005492:	60b9      	str	r1, [r7, #8]
 8005494:	4613      	mov	r3, r2
 8005496:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800549e:	b2db      	uxtb	r3, r3
 80054a0:	2b20      	cmp	r3, #32
 80054a2:	d112      	bne.n	80054ca <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d002      	beq.n	80054b0 <HAL_UART_Receive_IT+0x26>
 80054aa:	88fb      	ldrh	r3, [r7, #6]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d101      	bne.n	80054b4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e00b      	b.n	80054cc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2200      	movs	r2, #0
 80054b8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80054ba:	88fb      	ldrh	r3, [r7, #6]
 80054bc:	461a      	mov	r2, r3
 80054be:	68b9      	ldr	r1, [r7, #8]
 80054c0:	68f8      	ldr	r0, [r7, #12]
 80054c2:	f000 fb0f 	bl	8005ae4 <UART_Start_Receive_IT>
 80054c6:	4603      	mov	r3, r0
 80054c8:	e000      	b.n	80054cc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80054ca:	2302      	movs	r3, #2
  }
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3710      	adds	r7, #16
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}

080054d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b0ba      	sub	sp, #232	@ 0xe8
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	695b      	ldr	r3, [r3, #20]
 80054f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80054fa:	2300      	movs	r3, #0
 80054fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005500:	2300      	movs	r3, #0
 8005502:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005506:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800550a:	f003 030f 	and.w	r3, r3, #15
 800550e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005512:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005516:	2b00      	cmp	r3, #0
 8005518:	d10f      	bne.n	800553a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800551a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800551e:	f003 0320 	and.w	r3, r3, #32
 8005522:	2b00      	cmp	r3, #0
 8005524:	d009      	beq.n	800553a <HAL_UART_IRQHandler+0x66>
 8005526:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800552a:	f003 0320 	and.w	r3, r3, #32
 800552e:	2b00      	cmp	r3, #0
 8005530:	d003      	beq.n	800553a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f000 fbec 	bl	8005d10 <UART_Receive_IT>
      return;
 8005538:	e25b      	b.n	80059f2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800553a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800553e:	2b00      	cmp	r3, #0
 8005540:	f000 80de 	beq.w	8005700 <HAL_UART_IRQHandler+0x22c>
 8005544:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005548:	f003 0301 	and.w	r3, r3, #1
 800554c:	2b00      	cmp	r3, #0
 800554e:	d106      	bne.n	800555e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005550:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005554:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005558:	2b00      	cmp	r3, #0
 800555a:	f000 80d1 	beq.w	8005700 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800555e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005562:	f003 0301 	and.w	r3, r3, #1
 8005566:	2b00      	cmp	r3, #0
 8005568:	d00b      	beq.n	8005582 <HAL_UART_IRQHandler+0xae>
 800556a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800556e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005572:	2b00      	cmp	r3, #0
 8005574:	d005      	beq.n	8005582 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800557a:	f043 0201 	orr.w	r2, r3, #1
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005582:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005586:	f003 0304 	and.w	r3, r3, #4
 800558a:	2b00      	cmp	r3, #0
 800558c:	d00b      	beq.n	80055a6 <HAL_UART_IRQHandler+0xd2>
 800558e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005592:	f003 0301 	and.w	r3, r3, #1
 8005596:	2b00      	cmp	r3, #0
 8005598:	d005      	beq.n	80055a6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800559e:	f043 0202 	orr.w	r2, r3, #2
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80055a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055aa:	f003 0302 	and.w	r3, r3, #2
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d00b      	beq.n	80055ca <HAL_UART_IRQHandler+0xf6>
 80055b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055b6:	f003 0301 	and.w	r3, r3, #1
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d005      	beq.n	80055ca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055c2:	f043 0204 	orr.w	r2, r3, #4
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80055ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055ce:	f003 0308 	and.w	r3, r3, #8
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d011      	beq.n	80055fa <HAL_UART_IRQHandler+0x126>
 80055d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055da:	f003 0320 	and.w	r3, r3, #32
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d105      	bne.n	80055ee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80055e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055e6:	f003 0301 	and.w	r3, r3, #1
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d005      	beq.n	80055fa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055f2:	f043 0208 	orr.w	r2, r3, #8
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055fe:	2b00      	cmp	r3, #0
 8005600:	f000 81f2 	beq.w	80059e8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005604:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005608:	f003 0320 	and.w	r3, r3, #32
 800560c:	2b00      	cmp	r3, #0
 800560e:	d008      	beq.n	8005622 <HAL_UART_IRQHandler+0x14e>
 8005610:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005614:	f003 0320 	and.w	r3, r3, #32
 8005618:	2b00      	cmp	r3, #0
 800561a:	d002      	beq.n	8005622 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800561c:	6878      	ldr	r0, [r7, #4]
 800561e:	f000 fb77 	bl	8005d10 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	695b      	ldr	r3, [r3, #20]
 8005628:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800562c:	2b00      	cmp	r3, #0
 800562e:	bf14      	ite	ne
 8005630:	2301      	movne	r3, #1
 8005632:	2300      	moveq	r3, #0
 8005634:	b2db      	uxtb	r3, r3
 8005636:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800563e:	f003 0308 	and.w	r3, r3, #8
 8005642:	2b00      	cmp	r3, #0
 8005644:	d103      	bne.n	800564e <HAL_UART_IRQHandler+0x17a>
 8005646:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800564a:	2b00      	cmp	r3, #0
 800564c:	d04f      	beq.n	80056ee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f000 fa81 	bl	8005b56 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	695b      	ldr	r3, [r3, #20]
 800565a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800565e:	2b00      	cmp	r3, #0
 8005660:	d041      	beq.n	80056e6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	3314      	adds	r3, #20
 8005668:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800566c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005670:	e853 3f00 	ldrex	r3, [r3]
 8005674:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005678:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800567c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005680:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	3314      	adds	r3, #20
 800568a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800568e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005692:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005696:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800569a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800569e:	e841 2300 	strex	r3, r2, [r1]
 80056a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80056a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d1d9      	bne.n	8005662 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d013      	beq.n	80056de <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056ba:	4a7e      	ldr	r2, [pc, #504]	@ (80058b4 <HAL_UART_IRQHandler+0x3e0>)
 80056bc:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056c2:	4618      	mov	r0, r3
 80056c4:	f7fd fad8 	bl	8002c78 <HAL_DMA_Abort_IT>
 80056c8:	4603      	mov	r3, r0
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d016      	beq.n	80056fc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056d4:	687a      	ldr	r2, [r7, #4]
 80056d6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80056d8:	4610      	mov	r0, r2
 80056da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056dc:	e00e      	b.n	80056fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f000 f993 	bl	8005a0a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056e4:	e00a      	b.n	80056fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f000 f98f 	bl	8005a0a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056ec:	e006      	b.n	80056fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f000 f98b 	bl	8005a0a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80056fa:	e175      	b.n	80059e8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056fc:	bf00      	nop
    return;
 80056fe:	e173      	b.n	80059e8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005704:	2b01      	cmp	r3, #1
 8005706:	f040 814f 	bne.w	80059a8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800570a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800570e:	f003 0310 	and.w	r3, r3, #16
 8005712:	2b00      	cmp	r3, #0
 8005714:	f000 8148 	beq.w	80059a8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005718:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800571c:	f003 0310 	and.w	r3, r3, #16
 8005720:	2b00      	cmp	r3, #0
 8005722:	f000 8141 	beq.w	80059a8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005726:	2300      	movs	r3, #0
 8005728:	60bb      	str	r3, [r7, #8]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	60bb      	str	r3, [r7, #8]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	60bb      	str	r3, [r7, #8]
 800573a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	695b      	ldr	r3, [r3, #20]
 8005742:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005746:	2b00      	cmp	r3, #0
 8005748:	f000 80b6 	beq.w	80058b8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005758:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800575c:	2b00      	cmp	r3, #0
 800575e:	f000 8145 	beq.w	80059ec <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005766:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800576a:	429a      	cmp	r2, r3
 800576c:	f080 813e 	bcs.w	80059ec <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005776:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800577c:	699b      	ldr	r3, [r3, #24]
 800577e:	2b20      	cmp	r3, #32
 8005780:	f000 8088 	beq.w	8005894 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	330c      	adds	r3, #12
 800578a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800578e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005792:	e853 3f00 	ldrex	r3, [r3]
 8005796:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800579a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800579e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057a2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	330c      	adds	r3, #12
 80057ac:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80057b0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80057b4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80057bc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80057c0:	e841 2300 	strex	r3, r2, [r1]
 80057c4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80057c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d1d9      	bne.n	8005784 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	3314      	adds	r3, #20
 80057d6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80057da:	e853 3f00 	ldrex	r3, [r3]
 80057de:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80057e0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80057e2:	f023 0301 	bic.w	r3, r3, #1
 80057e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	3314      	adds	r3, #20
 80057f0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80057f4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80057f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057fa:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80057fc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005800:	e841 2300 	strex	r3, r2, [r1]
 8005804:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005806:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005808:	2b00      	cmp	r3, #0
 800580a:	d1e1      	bne.n	80057d0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	3314      	adds	r3, #20
 8005812:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005814:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005816:	e853 3f00 	ldrex	r3, [r3]
 800581a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800581c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800581e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005822:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	3314      	adds	r3, #20
 800582c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005830:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005832:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005834:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005836:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005838:	e841 2300 	strex	r3, r2, [r1]
 800583c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800583e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005840:	2b00      	cmp	r3, #0
 8005842:	d1e3      	bne.n	800580c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2220      	movs	r2, #32
 8005848:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2200      	movs	r2, #0
 8005850:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	330c      	adds	r3, #12
 8005858:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800585a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800585c:	e853 3f00 	ldrex	r3, [r3]
 8005860:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005862:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005864:	f023 0310 	bic.w	r3, r3, #16
 8005868:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	330c      	adds	r3, #12
 8005872:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005876:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005878:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800587a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800587c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800587e:	e841 2300 	strex	r3, r2, [r1]
 8005882:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005884:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005886:	2b00      	cmp	r3, #0
 8005888:	d1e3      	bne.n	8005852 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800588e:	4618      	mov	r0, r3
 8005890:	f7fd f9b7 	bl	8002c02 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2202      	movs	r2, #2
 8005898:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058a2:	b29b      	uxth	r3, r3
 80058a4:	1ad3      	subs	r3, r2, r3
 80058a6:	b29b      	uxth	r3, r3
 80058a8:	4619      	mov	r1, r3
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f000 f8b6 	bl	8005a1c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80058b0:	e09c      	b.n	80059ec <HAL_UART_IRQHandler+0x518>
 80058b2:	bf00      	nop
 80058b4:	08005c1b 	.word	0x08005c1b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	1ad3      	subs	r3, r2, r3
 80058c4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058cc:	b29b      	uxth	r3, r3
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	f000 808e 	beq.w	80059f0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80058d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80058d8:	2b00      	cmp	r3, #0
 80058da:	f000 8089 	beq.w	80059f0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	330c      	adds	r3, #12
 80058e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058e8:	e853 3f00 	ldrex	r3, [r3]
 80058ec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80058ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	330c      	adds	r3, #12
 80058fe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005902:	647a      	str	r2, [r7, #68]	@ 0x44
 8005904:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005906:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005908:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800590a:	e841 2300 	strex	r3, r2, [r1]
 800590e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005910:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005912:	2b00      	cmp	r3, #0
 8005914:	d1e3      	bne.n	80058de <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	3314      	adds	r3, #20
 800591c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800591e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005920:	e853 3f00 	ldrex	r3, [r3]
 8005924:	623b      	str	r3, [r7, #32]
   return(result);
 8005926:	6a3b      	ldr	r3, [r7, #32]
 8005928:	f023 0301 	bic.w	r3, r3, #1
 800592c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	3314      	adds	r3, #20
 8005936:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800593a:	633a      	str	r2, [r7, #48]	@ 0x30
 800593c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800593e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005940:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005942:	e841 2300 	strex	r3, r2, [r1]
 8005946:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800594a:	2b00      	cmp	r3, #0
 800594c:	d1e3      	bne.n	8005916 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2220      	movs	r2, #32
 8005952:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2200      	movs	r2, #0
 800595a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	330c      	adds	r3, #12
 8005962:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	e853 3f00 	ldrex	r3, [r3]
 800596a:	60fb      	str	r3, [r7, #12]
   return(result);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	f023 0310 	bic.w	r3, r3, #16
 8005972:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	330c      	adds	r3, #12
 800597c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005980:	61fa      	str	r2, [r7, #28]
 8005982:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005984:	69b9      	ldr	r1, [r7, #24]
 8005986:	69fa      	ldr	r2, [r7, #28]
 8005988:	e841 2300 	strex	r3, r2, [r1]
 800598c:	617b      	str	r3, [r7, #20]
   return(result);
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d1e3      	bne.n	800595c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2202      	movs	r2, #2
 8005998:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800599a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800599e:	4619      	mov	r1, r3
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f000 f83b 	bl	8005a1c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80059a6:	e023      	b.n	80059f0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80059a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d009      	beq.n	80059c8 <HAL_UART_IRQHandler+0x4f4>
 80059b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d003      	beq.n	80059c8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f000 f93e 	bl	8005c42 <UART_Transmit_IT>
    return;
 80059c6:	e014      	b.n	80059f2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80059c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d00e      	beq.n	80059f2 <HAL_UART_IRQHandler+0x51e>
 80059d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d008      	beq.n	80059f2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	f000 f97d 	bl	8005ce0 <UART_EndTransmit_IT>
    return;
 80059e6:	e004      	b.n	80059f2 <HAL_UART_IRQHandler+0x51e>
    return;
 80059e8:	bf00      	nop
 80059ea:	e002      	b.n	80059f2 <HAL_UART_IRQHandler+0x51e>
      return;
 80059ec:	bf00      	nop
 80059ee:	e000      	b.n	80059f2 <HAL_UART_IRQHandler+0x51e>
      return;
 80059f0:	bf00      	nop
  }
}
 80059f2:	37e8      	adds	r7, #232	@ 0xe8
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}

080059f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b083      	sub	sp, #12
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005a00:	bf00      	nop
 8005a02:	370c      	adds	r7, #12
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bc80      	pop	{r7}
 8005a08:	4770      	bx	lr

08005a0a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a0a:	b480      	push	{r7}
 8005a0c:	b083      	sub	sp, #12
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005a12:	bf00      	nop
 8005a14:	370c      	adds	r7, #12
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bc80      	pop	{r7}
 8005a1a:	4770      	bx	lr

08005a1c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b083      	sub	sp, #12
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
 8005a24:	460b      	mov	r3, r1
 8005a26:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005a28:	bf00      	nop
 8005a2a:	370c      	adds	r7, #12
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bc80      	pop	{r7}
 8005a30:	4770      	bx	lr

08005a32 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005a32:	b580      	push	{r7, lr}
 8005a34:	b086      	sub	sp, #24
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	60f8      	str	r0, [r7, #12]
 8005a3a:	60b9      	str	r1, [r7, #8]
 8005a3c:	603b      	str	r3, [r7, #0]
 8005a3e:	4613      	mov	r3, r2
 8005a40:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a42:	e03b      	b.n	8005abc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a44:	6a3b      	ldr	r3, [r7, #32]
 8005a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a4a:	d037      	beq.n	8005abc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a4c:	f7fc fca6 	bl	800239c <HAL_GetTick>
 8005a50:	4602      	mov	r2, r0
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	1ad3      	subs	r3, r2, r3
 8005a56:	6a3a      	ldr	r2, [r7, #32]
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d302      	bcc.n	8005a62 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a5c:	6a3b      	ldr	r3, [r7, #32]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d101      	bne.n	8005a66 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a62:	2303      	movs	r3, #3
 8005a64:	e03a      	b.n	8005adc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	68db      	ldr	r3, [r3, #12]
 8005a6c:	f003 0304 	and.w	r3, r3, #4
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d023      	beq.n	8005abc <UART_WaitOnFlagUntilTimeout+0x8a>
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	2b80      	cmp	r3, #128	@ 0x80
 8005a78:	d020      	beq.n	8005abc <UART_WaitOnFlagUntilTimeout+0x8a>
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	2b40      	cmp	r3, #64	@ 0x40
 8005a7e:	d01d      	beq.n	8005abc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f003 0308 	and.w	r3, r3, #8
 8005a8a:	2b08      	cmp	r3, #8
 8005a8c:	d116      	bne.n	8005abc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005a8e:	2300      	movs	r3, #0
 8005a90:	617b      	str	r3, [r7, #20]
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	617b      	str	r3, [r7, #20]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	617b      	str	r3, [r7, #20]
 8005aa2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005aa4:	68f8      	ldr	r0, [r7, #12]
 8005aa6:	f000 f856 	bl	8005b56 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2208      	movs	r2, #8
 8005aae:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	e00f      	b.n	8005adc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	4013      	ands	r3, r2
 8005ac6:	68ba      	ldr	r2, [r7, #8]
 8005ac8:	429a      	cmp	r2, r3
 8005aca:	bf0c      	ite	eq
 8005acc:	2301      	moveq	r3, #1
 8005ace:	2300      	movne	r3, #0
 8005ad0:	b2db      	uxtb	r3, r3
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	79fb      	ldrb	r3, [r7, #7]
 8005ad6:	429a      	cmp	r2, r3
 8005ad8:	d0b4      	beq.n	8005a44 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ada:	2300      	movs	r3, #0
}
 8005adc:	4618      	mov	r0, r3
 8005ade:	3718      	adds	r7, #24
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bd80      	pop	{r7, pc}

08005ae4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b085      	sub	sp, #20
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	60f8      	str	r0, [r7, #12]
 8005aec:	60b9      	str	r1, [r7, #8]
 8005aee:	4613      	mov	r3, r2
 8005af0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	68ba      	ldr	r2, [r7, #8]
 8005af6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	88fa      	ldrh	r2, [r7, #6]
 8005afc:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	88fa      	ldrh	r2, [r7, #6]
 8005b02:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2200      	movs	r2, #0
 8005b08:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2222      	movs	r2, #34	@ 0x22
 8005b0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	691b      	ldr	r3, [r3, #16]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d007      	beq.n	8005b2a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	68da      	ldr	r2, [r3, #12]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b28:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	695a      	ldr	r2, [r3, #20]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f042 0201 	orr.w	r2, r2, #1
 8005b38:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	68da      	ldr	r2, [r3, #12]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f042 0220 	orr.w	r2, r2, #32
 8005b48:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005b4a:	2300      	movs	r3, #0
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3714      	adds	r7, #20
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bc80      	pop	{r7}
 8005b54:	4770      	bx	lr

08005b56 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b56:	b480      	push	{r7}
 8005b58:	b095      	sub	sp, #84	@ 0x54
 8005b5a:	af00      	add	r7, sp, #0
 8005b5c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	330c      	adds	r3, #12
 8005b64:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b68:	e853 3f00 	ldrex	r3, [r3]
 8005b6c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b74:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	330c      	adds	r3, #12
 8005b7c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005b7e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005b80:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b82:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b84:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b86:	e841 2300 	strex	r3, r2, [r1]
 8005b8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d1e5      	bne.n	8005b5e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	3314      	adds	r3, #20
 8005b98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b9a:	6a3b      	ldr	r3, [r7, #32]
 8005b9c:	e853 3f00 	ldrex	r3, [r3]
 8005ba0:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ba2:	69fb      	ldr	r3, [r7, #28]
 8005ba4:	f023 0301 	bic.w	r3, r3, #1
 8005ba8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	3314      	adds	r3, #20
 8005bb0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005bb2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005bb4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bb6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005bb8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005bba:	e841 2300 	strex	r3, r2, [r1]
 8005bbe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d1e5      	bne.n	8005b92 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d119      	bne.n	8005c02 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	330c      	adds	r3, #12
 8005bd4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	e853 3f00 	ldrex	r3, [r3]
 8005bdc:	60bb      	str	r3, [r7, #8]
   return(result);
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	f023 0310 	bic.w	r3, r3, #16
 8005be4:	647b      	str	r3, [r7, #68]	@ 0x44
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	330c      	adds	r3, #12
 8005bec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005bee:	61ba      	str	r2, [r7, #24]
 8005bf0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bf2:	6979      	ldr	r1, [r7, #20]
 8005bf4:	69ba      	ldr	r2, [r7, #24]
 8005bf6:	e841 2300 	strex	r3, r2, [r1]
 8005bfa:	613b      	str	r3, [r7, #16]
   return(result);
 8005bfc:	693b      	ldr	r3, [r7, #16]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d1e5      	bne.n	8005bce <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2220      	movs	r2, #32
 8005c06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005c10:	bf00      	nop
 8005c12:	3754      	adds	r7, #84	@ 0x54
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bc80      	pop	{r7}
 8005c18:	4770      	bx	lr

08005c1a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c1a:	b580      	push	{r7, lr}
 8005c1c:	b084      	sub	sp, #16
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c26:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2200      	movs	r2, #0
 8005c32:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c34:	68f8      	ldr	r0, [r7, #12]
 8005c36:	f7ff fee8 	bl	8005a0a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c3a:	bf00      	nop
 8005c3c:	3710      	adds	r7, #16
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}

08005c42 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005c42:	b480      	push	{r7}
 8005c44:	b085      	sub	sp, #20
 8005c46:	af00      	add	r7, sp, #0
 8005c48:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c50:	b2db      	uxtb	r3, r3
 8005c52:	2b21      	cmp	r3, #33	@ 0x21
 8005c54:	d13e      	bne.n	8005cd4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	689b      	ldr	r3, [r3, #8]
 8005c5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c5e:	d114      	bne.n	8005c8a <UART_Transmit_IT+0x48>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	691b      	ldr	r3, [r3, #16]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d110      	bne.n	8005c8a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6a1b      	ldr	r3, [r3, #32]
 8005c6c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	881b      	ldrh	r3, [r3, #0]
 8005c72:	461a      	mov	r2, r3
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c7c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6a1b      	ldr	r3, [r3, #32]
 8005c82:	1c9a      	adds	r2, r3, #2
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	621a      	str	r2, [r3, #32]
 8005c88:	e008      	b.n	8005c9c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6a1b      	ldr	r3, [r3, #32]
 8005c8e:	1c59      	adds	r1, r3, #1
 8005c90:	687a      	ldr	r2, [r7, #4]
 8005c92:	6211      	str	r1, [r2, #32]
 8005c94:	781a      	ldrb	r2, [r3, #0]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005ca0:	b29b      	uxth	r3, r3
 8005ca2:	3b01      	subs	r3, #1
 8005ca4:	b29b      	uxth	r3, r3
 8005ca6:	687a      	ldr	r2, [r7, #4]
 8005ca8:	4619      	mov	r1, r3
 8005caa:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d10f      	bne.n	8005cd0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	68da      	ldr	r2, [r3, #12]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005cbe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	68da      	ldr	r2, [r3, #12]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005cce:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	e000      	b.n	8005cd6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005cd4:	2302      	movs	r3, #2
  }
}
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	3714      	adds	r7, #20
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bc80      	pop	{r7}
 8005cde:	4770      	bx	lr

08005ce0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b082      	sub	sp, #8
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	68da      	ldr	r2, [r3, #12]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cf6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2220      	movs	r2, #32
 8005cfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f7ff fe79 	bl	80059f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005d06:	2300      	movs	r3, #0
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3708      	adds	r7, #8
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}

08005d10 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b08c      	sub	sp, #48	@ 0x30
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d1e:	b2db      	uxtb	r3, r3
 8005d20:	2b22      	cmp	r3, #34	@ 0x22
 8005d22:	f040 80ae 	bne.w	8005e82 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d2e:	d117      	bne.n	8005d60 <UART_Receive_IT+0x50>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	691b      	ldr	r3, [r3, #16]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d113      	bne.n	8005d60 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005d38:	2300      	movs	r3, #0
 8005d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d40:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d4e:	b29a      	uxth	r2, r3
 8005d50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d52:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d58:	1c9a      	adds	r2, r3, #2
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	629a      	str	r2, [r3, #40]	@ 0x28
 8005d5e:	e026      	b.n	8005dae <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005d66:	2300      	movs	r3, #0
 8005d68:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	689b      	ldr	r3, [r3, #8]
 8005d6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d72:	d007      	beq.n	8005d84 <UART_Receive_IT+0x74>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d10a      	bne.n	8005d92 <UART_Receive_IT+0x82>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	691b      	ldr	r3, [r3, #16]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d106      	bne.n	8005d92 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	b2da      	uxtb	r2, r3
 8005d8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d8e:	701a      	strb	r2, [r3, #0]
 8005d90:	e008      	b.n	8005da4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	b2db      	uxtb	r3, r3
 8005d9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d9e:	b2da      	uxtb	r2, r3
 8005da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005da2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005da8:	1c5a      	adds	r2, r3, #1
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005db2:	b29b      	uxth	r3, r3
 8005db4:	3b01      	subs	r3, #1
 8005db6:	b29b      	uxth	r3, r3
 8005db8:	687a      	ldr	r2, [r7, #4]
 8005dba:	4619      	mov	r1, r3
 8005dbc:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d15d      	bne.n	8005e7e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	68da      	ldr	r2, [r3, #12]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f022 0220 	bic.w	r2, r2, #32
 8005dd0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	68da      	ldr	r2, [r3, #12]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005de0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	695a      	ldr	r2, [r3, #20]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f022 0201 	bic.w	r2, r2, #1
 8005df0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2220      	movs	r2, #32
 8005df6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e04:	2b01      	cmp	r3, #1
 8005e06:	d135      	bne.n	8005e74 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	330c      	adds	r3, #12
 8005e14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	e853 3f00 	ldrex	r3, [r3]
 8005e1c:	613b      	str	r3, [r7, #16]
   return(result);
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	f023 0310 	bic.w	r3, r3, #16
 8005e24:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	330c      	adds	r3, #12
 8005e2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e2e:	623a      	str	r2, [r7, #32]
 8005e30:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e32:	69f9      	ldr	r1, [r7, #28]
 8005e34:	6a3a      	ldr	r2, [r7, #32]
 8005e36:	e841 2300 	strex	r3, r2, [r1]
 8005e3a:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e3c:	69bb      	ldr	r3, [r7, #24]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d1e5      	bne.n	8005e0e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f003 0310 	and.w	r3, r3, #16
 8005e4c:	2b10      	cmp	r3, #16
 8005e4e:	d10a      	bne.n	8005e66 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e50:	2300      	movs	r3, #0
 8005e52:	60fb      	str	r3, [r7, #12]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	60fb      	str	r3, [r7, #12]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	60fb      	str	r3, [r7, #12]
 8005e64:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005e6a:	4619      	mov	r1, r3
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	f7ff fdd5 	bl	8005a1c <HAL_UARTEx_RxEventCallback>
 8005e72:	e002      	b.n	8005e7a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005e74:	6878      	ldr	r0, [r7, #4]
 8005e76:	f7fb faa3 	bl	80013c0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	e002      	b.n	8005e84 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005e7e:	2300      	movs	r3, #0
 8005e80:	e000      	b.n	8005e84 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005e82:	2302      	movs	r3, #2
  }
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3730      	adds	r7, #48	@ 0x30
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	68da      	ldr	r2, [r3, #12]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	430a      	orrs	r2, r1
 8005ea8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	689a      	ldr	r2, [r3, #8]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	691b      	ldr	r3, [r3, #16]
 8005eb2:	431a      	orrs	r2, r3
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	695b      	ldr	r3, [r3, #20]
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	68db      	ldr	r3, [r3, #12]
 8005ec2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005ec6:	f023 030c 	bic.w	r3, r3, #12
 8005eca:	687a      	ldr	r2, [r7, #4]
 8005ecc:	6812      	ldr	r2, [r2, #0]
 8005ece:	68b9      	ldr	r1, [r7, #8]
 8005ed0:	430b      	orrs	r3, r1
 8005ed2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	695b      	ldr	r3, [r3, #20]
 8005eda:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	699a      	ldr	r2, [r3, #24]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	430a      	orrs	r2, r1
 8005ee8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a2c      	ldr	r2, [pc, #176]	@ (8005fa0 <UART_SetConfig+0x114>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d103      	bne.n	8005efc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005ef4:	f7fe fe98 	bl	8004c28 <HAL_RCC_GetPCLK2Freq>
 8005ef8:	60f8      	str	r0, [r7, #12]
 8005efa:	e002      	b.n	8005f02 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005efc:	f7fe fe80 	bl	8004c00 <HAL_RCC_GetPCLK1Freq>
 8005f00:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005f02:	68fa      	ldr	r2, [r7, #12]
 8005f04:	4613      	mov	r3, r2
 8005f06:	009b      	lsls	r3, r3, #2
 8005f08:	4413      	add	r3, r2
 8005f0a:	009a      	lsls	r2, r3, #2
 8005f0c:	441a      	add	r2, r3
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	009b      	lsls	r3, r3, #2
 8005f14:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f18:	4a22      	ldr	r2, [pc, #136]	@ (8005fa4 <UART_SetConfig+0x118>)
 8005f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f1e:	095b      	lsrs	r3, r3, #5
 8005f20:	0119      	lsls	r1, r3, #4
 8005f22:	68fa      	ldr	r2, [r7, #12]
 8005f24:	4613      	mov	r3, r2
 8005f26:	009b      	lsls	r3, r3, #2
 8005f28:	4413      	add	r3, r2
 8005f2a:	009a      	lsls	r2, r3, #2
 8005f2c:	441a      	add	r2, r3
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	009b      	lsls	r3, r3, #2
 8005f34:	fbb2 f2f3 	udiv	r2, r2, r3
 8005f38:	4b1a      	ldr	r3, [pc, #104]	@ (8005fa4 <UART_SetConfig+0x118>)
 8005f3a:	fba3 0302 	umull	r0, r3, r3, r2
 8005f3e:	095b      	lsrs	r3, r3, #5
 8005f40:	2064      	movs	r0, #100	@ 0x64
 8005f42:	fb00 f303 	mul.w	r3, r0, r3
 8005f46:	1ad3      	subs	r3, r2, r3
 8005f48:	011b      	lsls	r3, r3, #4
 8005f4a:	3332      	adds	r3, #50	@ 0x32
 8005f4c:	4a15      	ldr	r2, [pc, #84]	@ (8005fa4 <UART_SetConfig+0x118>)
 8005f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f52:	095b      	lsrs	r3, r3, #5
 8005f54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f58:	4419      	add	r1, r3
 8005f5a:	68fa      	ldr	r2, [r7, #12]
 8005f5c:	4613      	mov	r3, r2
 8005f5e:	009b      	lsls	r3, r3, #2
 8005f60:	4413      	add	r3, r2
 8005f62:	009a      	lsls	r2, r3, #2
 8005f64:	441a      	add	r2, r3
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	009b      	lsls	r3, r3, #2
 8005f6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005f70:	4b0c      	ldr	r3, [pc, #48]	@ (8005fa4 <UART_SetConfig+0x118>)
 8005f72:	fba3 0302 	umull	r0, r3, r3, r2
 8005f76:	095b      	lsrs	r3, r3, #5
 8005f78:	2064      	movs	r0, #100	@ 0x64
 8005f7a:	fb00 f303 	mul.w	r3, r0, r3
 8005f7e:	1ad3      	subs	r3, r2, r3
 8005f80:	011b      	lsls	r3, r3, #4
 8005f82:	3332      	adds	r3, #50	@ 0x32
 8005f84:	4a07      	ldr	r2, [pc, #28]	@ (8005fa4 <UART_SetConfig+0x118>)
 8005f86:	fba2 2303 	umull	r2, r3, r2, r3
 8005f8a:	095b      	lsrs	r3, r3, #5
 8005f8c:	f003 020f 	and.w	r2, r3, #15
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	440a      	add	r2, r1
 8005f96:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005f98:	bf00      	nop
 8005f9a:	3710      	adds	r7, #16
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	bd80      	pop	{r7, pc}
 8005fa0:	40013800 	.word	0x40013800
 8005fa4:	51eb851f 	.word	0x51eb851f

08005fa8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b085      	sub	sp, #20
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	4603      	mov	r3, r0
 8005fb0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005fb6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005fba:	2b84      	cmp	r3, #132	@ 0x84
 8005fbc:	d005      	beq.n	8005fca <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005fbe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	4413      	add	r3, r2
 8005fc6:	3303      	adds	r3, #3
 8005fc8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005fca:	68fb      	ldr	r3, [r7, #12]
}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	3714      	adds	r7, #20
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bc80      	pop	{r7}
 8005fd4:	4770      	bx	lr

08005fd6 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8005fd6:	b480      	push	{r7}
 8005fd8:	b083      	sub	sp, #12
 8005fda:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005fdc:	f3ef 8305 	mrs	r3, IPSR
 8005fe0:	607b      	str	r3, [r7, #4]
  return(result);
 8005fe2:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	bf14      	ite	ne
 8005fe8:	2301      	movne	r3, #1
 8005fea:	2300      	moveq	r3, #0
 8005fec:	b2db      	uxtb	r3, r3
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	370c      	adds	r7, #12
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bc80      	pop	{r7}
 8005ff6:	4770      	bx	lr

08005ff8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005ffc:	f001 fbf6 	bl	80077ec <vTaskStartScheduler>
  
  return osOK;
 8006000:	2300      	movs	r3, #0
}
 8006002:	4618      	mov	r0, r3
 8006004:	bd80      	pop	{r7, pc}

08006006 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8006006:	b580      	push	{r7, lr}
 8006008:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800600a:	f7ff ffe4 	bl	8005fd6 <inHandlerMode>
 800600e:	4603      	mov	r3, r0
 8006010:	2b00      	cmp	r3, #0
 8006012:	d003      	beq.n	800601c <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8006014:	f001 fcf8 	bl	8007a08 <xTaskGetTickCountFromISR>
 8006018:	4603      	mov	r3, r0
 800601a:	e002      	b.n	8006022 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800601c:	f001 fce6 	bl	80079ec <xTaskGetTickCount>
 8006020:	4603      	mov	r3, r0
  }
}
 8006022:	4618      	mov	r0, r3
 8006024:	bd80      	pop	{r7, pc}

08006026 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006026:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006028:	b089      	sub	sp, #36	@ 0x24
 800602a:	af04      	add	r7, sp, #16
 800602c:	6078      	str	r0, [r7, #4]
 800602e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	695b      	ldr	r3, [r3, #20]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d020      	beq.n	800607a <osThreadCreate+0x54>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	699b      	ldr	r3, [r3, #24]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d01c      	beq.n	800607a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	685c      	ldr	r4, [r3, #4]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	691e      	ldr	r6, [r3, #16]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006052:	4618      	mov	r0, r3
 8006054:	f7ff ffa8 	bl	8005fa8 <makeFreeRtosPriority>
 8006058:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	695b      	ldr	r3, [r3, #20]
 800605e:	687a      	ldr	r2, [r7, #4]
 8006060:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006062:	9202      	str	r2, [sp, #8]
 8006064:	9301      	str	r3, [sp, #4]
 8006066:	9100      	str	r1, [sp, #0]
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	4632      	mov	r2, r6
 800606c:	4629      	mov	r1, r5
 800606e:	4620      	mov	r0, r4
 8006070:	f001 f95f 	bl	8007332 <xTaskCreateStatic>
 8006074:	4603      	mov	r3, r0
 8006076:	60fb      	str	r3, [r7, #12]
 8006078:	e01c      	b.n	80060b4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	685c      	ldr	r4, [r3, #4]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006086:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800608e:	4618      	mov	r0, r3
 8006090:	f7ff ff8a 	bl	8005fa8 <makeFreeRtosPriority>
 8006094:	4602      	mov	r2, r0
 8006096:	f107 030c 	add.w	r3, r7, #12
 800609a:	9301      	str	r3, [sp, #4]
 800609c:	9200      	str	r2, [sp, #0]
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	4632      	mov	r2, r6
 80060a2:	4629      	mov	r1, r5
 80060a4:	4620      	mov	r0, r4
 80060a6:	f001 f9a4 	bl	80073f2 <xTaskCreate>
 80060aa:	4603      	mov	r3, r0
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d001      	beq.n	80060b4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80060b0:	2300      	movs	r3, #0
 80060b2:	e000      	b.n	80060b6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80060b4:	68fb      	ldr	r3, [r7, #12]
}
 80060b6:	4618      	mov	r0, r3
 80060b8:	3714      	adds	r7, #20
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080060be <osThreadSetPriority>:
* @param   priority      new priority value for the thread function.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadSetPriority shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadSetPriority (osThreadId thread_id, osPriority priority)
{
 80060be:	b580      	push	{r7, lr}
 80060c0:	b082      	sub	sp, #8
 80060c2:	af00      	add	r7, sp, #0
 80060c4:	6078      	str	r0, [r7, #4]
 80060c6:	460b      	mov	r3, r1
 80060c8:	807b      	strh	r3, [r7, #2]
#if (INCLUDE_vTaskPrioritySet == 1)
  vTaskPrioritySet(thread_id, makeFreeRtosPriority(priority));
 80060ca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80060ce:	4618      	mov	r0, r3
 80060d0:	f7ff ff6a 	bl	8005fa8 <makeFreeRtosPriority>
 80060d4:	4603      	mov	r3, r0
 80060d6:	4619      	mov	r1, r3
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f001 fae9 	bl	80076b0 <vTaskPrioritySet>
  return osOK;
 80060de:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3708      	adds	r7, #8
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}

080060e8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b084      	sub	sp, #16
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d001      	beq.n	80060fe <osDelay+0x16>
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	e000      	b.n	8006100 <osDelay+0x18>
 80060fe:	2301      	movs	r3, #1
 8006100:	4618      	mov	r0, r3
 8006102:	f001 fa9f 	bl	8007644 <vTaskDelay>
  
  return osOK;
 8006106:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006108:	4618      	mov	r0, r3
 800610a:	3710      	adds	r7, #16
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}

08006110 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8006110:	b580      	push	{r7, lr}
 8006112:	b086      	sub	sp, #24
 8006114:	af02      	add	r7, sp, #8
 8006116:	6078      	str	r0, [r7, #4]
 8006118:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d00f      	beq.n	8006142 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	2b01      	cmp	r3, #1
 8006126:	d10a      	bne.n	800613e <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	685b      	ldr	r3, [r3, #4]
 800612c:	2203      	movs	r2, #3
 800612e:	9200      	str	r2, [sp, #0]
 8006130:	2200      	movs	r2, #0
 8006132:	2100      	movs	r1, #0
 8006134:	2001      	movs	r0, #1
 8006136:	f000 fa88 	bl	800664a <xQueueGenericCreateStatic>
 800613a:	4603      	mov	r3, r0
 800613c:	e016      	b.n	800616c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800613e:	2300      	movs	r3, #0
 8006140:	e014      	b.n	800616c <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	2b01      	cmp	r3, #1
 8006146:	d110      	bne.n	800616a <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8006148:	2203      	movs	r2, #3
 800614a:	2100      	movs	r1, #0
 800614c:	2001      	movs	r0, #1
 800614e:	f000 faf9 	bl	8006744 <xQueueGenericCreate>
 8006152:	60f8      	str	r0, [r7, #12]
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d005      	beq.n	8006166 <osSemaphoreCreate+0x56>
 800615a:	2300      	movs	r3, #0
 800615c:	2200      	movs	r2, #0
 800615e:	2100      	movs	r1, #0
 8006160:	68f8      	ldr	r0, [r7, #12]
 8006162:	f000 fb49 	bl	80067f8 <xQueueGenericSend>
      return sema;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	e000      	b.n	800616c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800616a:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800616c:	4618      	mov	r0, r3
 800616e:	3710      	adds	r7, #16
 8006170:	46bd      	mov	sp, r7
 8006172:	bd80      	pop	{r7, pc}

08006174 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b084      	sub	sp, #16
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
 800617c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800617e:	2300      	movs	r3, #0
 8006180:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d101      	bne.n	800618c <osSemaphoreWait+0x18>
    return osErrorParameter;
 8006188:	2380      	movs	r3, #128	@ 0x80
 800618a:	e03a      	b.n	8006202 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800618c:	2300      	movs	r3, #0
 800618e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006196:	d103      	bne.n	80061a0 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8006198:	f04f 33ff 	mov.w	r3, #4294967295
 800619c:	60fb      	str	r3, [r7, #12]
 800619e:	e009      	b.n	80061b4 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d006      	beq.n	80061b4 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d101      	bne.n	80061b4 <osSemaphoreWait+0x40>
      ticks = 1;
 80061b0:	2301      	movs	r3, #1
 80061b2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80061b4:	f7ff ff0f 	bl	8005fd6 <inHandlerMode>
 80061b8:	4603      	mov	r3, r0
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d017      	beq.n	80061ee <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80061be:	f107 0308 	add.w	r3, r7, #8
 80061c2:	461a      	mov	r2, r3
 80061c4:	2100      	movs	r1, #0
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f000 ff0a 	bl	8006fe0 <xQueueReceiveFromISR>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d001      	beq.n	80061d6 <osSemaphoreWait+0x62>
      return osErrorOS;
 80061d2:	23ff      	movs	r3, #255	@ 0xff
 80061d4:	e015      	b.n	8006202 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d011      	beq.n	8006200 <osSemaphoreWait+0x8c>
 80061dc:	4b0b      	ldr	r3, [pc, #44]	@ (800620c <osSemaphoreWait+0x98>)
 80061de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061e2:	601a      	str	r2, [r3, #0]
 80061e4:	f3bf 8f4f 	dsb	sy
 80061e8:	f3bf 8f6f 	isb	sy
 80061ec:	e008      	b.n	8006200 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 80061ee:	68f9      	ldr	r1, [r7, #12]
 80061f0:	6878      	ldr	r0, [r7, #4]
 80061f2:	f000 fdf1 	bl	8006dd8 <xQueueSemaphoreTake>
 80061f6:	4603      	mov	r3, r0
 80061f8:	2b01      	cmp	r3, #1
 80061fa:	d001      	beq.n	8006200 <osSemaphoreWait+0x8c>
    return osErrorOS;
 80061fc:	23ff      	movs	r3, #255	@ 0xff
 80061fe:	e000      	b.n	8006202 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8006200:	2300      	movs	r3, #0
}
 8006202:	4618      	mov	r0, r3
 8006204:	3710      	adds	r7, #16
 8006206:	46bd      	mov	sp, r7
 8006208:	bd80      	pop	{r7, pc}
 800620a:	bf00      	nop
 800620c:	e000ed04 	.word	0xe000ed04

08006210 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b084      	sub	sp, #16
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8006218:	2300      	movs	r3, #0
 800621a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800621c:	2300      	movs	r3, #0
 800621e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8006220:	f7ff fed9 	bl	8005fd6 <inHandlerMode>
 8006224:	4603      	mov	r3, r0
 8006226:	2b00      	cmp	r3, #0
 8006228:	d016      	beq.n	8006258 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800622a:	f107 0308 	add.w	r3, r7, #8
 800622e:	4619      	mov	r1, r3
 8006230:	6878      	ldr	r0, [r7, #4]
 8006232:	f000 fc69 	bl	8006b08 <xQueueGiveFromISR>
 8006236:	4603      	mov	r3, r0
 8006238:	2b01      	cmp	r3, #1
 800623a:	d001      	beq.n	8006240 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800623c:	23ff      	movs	r3, #255	@ 0xff
 800623e:	e017      	b.n	8006270 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d013      	beq.n	800626e <osSemaphoreRelease+0x5e>
 8006246:	4b0c      	ldr	r3, [pc, #48]	@ (8006278 <osSemaphoreRelease+0x68>)
 8006248:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800624c:	601a      	str	r2, [r3, #0]
 800624e:	f3bf 8f4f 	dsb	sy
 8006252:	f3bf 8f6f 	isb	sy
 8006256:	e00a      	b.n	800626e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8006258:	2300      	movs	r3, #0
 800625a:	2200      	movs	r2, #0
 800625c:	2100      	movs	r1, #0
 800625e:	6878      	ldr	r0, [r7, #4]
 8006260:	f000 faca 	bl	80067f8 <xQueueGenericSend>
 8006264:	4603      	mov	r3, r0
 8006266:	2b01      	cmp	r3, #1
 8006268:	d001      	beq.n	800626e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800626a:	23ff      	movs	r3, #255	@ 0xff
 800626c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800626e:	68fb      	ldr	r3, [r7, #12]
}
 8006270:	4618      	mov	r0, r3
 8006272:	3710      	adds	r7, #16
 8006274:	46bd      	mov	sp, r7
 8006276:	bd80      	pop	{r7, pc}
 8006278:	e000ed04 	.word	0xe000ed04

0800627c <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800627c:	b590      	push	{r4, r7, lr}
 800627e:	b085      	sub	sp, #20
 8006280:	af02      	add	r7, sp, #8
 8006282:	6078      	str	r0, [r7, #4]
 8006284:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d011      	beq.n	80062b2 <osMessageCreate+0x36>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	68db      	ldr	r3, [r3, #12]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d00d      	beq.n	80062b2 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6818      	ldr	r0, [r3, #0]
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6859      	ldr	r1, [r3, #4]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	689a      	ldr	r2, [r3, #8]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	2400      	movs	r4, #0
 80062a8:	9400      	str	r4, [sp, #0]
 80062aa:	f000 f9ce 	bl	800664a <xQueueGenericCreateStatic>
 80062ae:	4603      	mov	r3, r0
 80062b0:	e008      	b.n	80062c4 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6818      	ldr	r0, [r3, #0]
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	2200      	movs	r2, #0
 80062bc:	4619      	mov	r1, r3
 80062be:	f000 fa41 	bl	8006744 <xQueueGenericCreate>
 80062c2:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	370c      	adds	r7, #12
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd90      	pop	{r4, r7, pc}

080062cc <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b086      	sub	sp, #24
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	60f8      	str	r0, [r7, #12]
 80062d4:	60b9      	str	r1, [r7, #8]
 80062d6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 80062d8:	2300      	movs	r3, #0
 80062da:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d101      	bne.n	80062ea <osMessagePut+0x1e>
    ticks = 1;
 80062e6:	2301      	movs	r3, #1
 80062e8:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 80062ea:	f7ff fe74 	bl	8005fd6 <inHandlerMode>
 80062ee:	4603      	mov	r3, r0
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d018      	beq.n	8006326 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 80062f4:	f107 0210 	add.w	r2, r7, #16
 80062f8:	f107 0108 	add.w	r1, r7, #8
 80062fc:	2300      	movs	r3, #0
 80062fe:	68f8      	ldr	r0, [r7, #12]
 8006300:	f000 fb64 	bl	80069cc <xQueueGenericSendFromISR>
 8006304:	4603      	mov	r3, r0
 8006306:	2b01      	cmp	r3, #1
 8006308:	d001      	beq.n	800630e <osMessagePut+0x42>
      return osErrorOS;
 800630a:	23ff      	movs	r3, #255	@ 0xff
 800630c:	e018      	b.n	8006340 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d014      	beq.n	800633e <osMessagePut+0x72>
 8006314:	4b0c      	ldr	r3, [pc, #48]	@ (8006348 <osMessagePut+0x7c>)
 8006316:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800631a:	601a      	str	r2, [r3, #0]
 800631c:	f3bf 8f4f 	dsb	sy
 8006320:	f3bf 8f6f 	isb	sy
 8006324:	e00b      	b.n	800633e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8006326:	f107 0108 	add.w	r1, r7, #8
 800632a:	2300      	movs	r3, #0
 800632c:	697a      	ldr	r2, [r7, #20]
 800632e:	68f8      	ldr	r0, [r7, #12]
 8006330:	f000 fa62 	bl	80067f8 <xQueueGenericSend>
 8006334:	4603      	mov	r3, r0
 8006336:	2b01      	cmp	r3, #1
 8006338:	d001      	beq.n	800633e <osMessagePut+0x72>
      return osErrorOS;
 800633a:	23ff      	movs	r3, #255	@ 0xff
 800633c:	e000      	b.n	8006340 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800633e:	2300      	movs	r3, #0
}
 8006340:	4618      	mov	r0, r3
 8006342:	3718      	adds	r7, #24
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}
 8006348:	e000ed04 	.word	0xe000ed04

0800634c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800634c:	b590      	push	{r4, r7, lr}
 800634e:	b08b      	sub	sp, #44	@ 0x2c
 8006350:	af00      	add	r7, sp, #0
 8006352:	60f8      	str	r0, [r7, #12]
 8006354:	60b9      	str	r1, [r7, #8]
 8006356:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800635c:	2300      	movs	r3, #0
 800635e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d10a      	bne.n	800637c <osMessageGet+0x30>
    event.status = osErrorParameter;
 8006366:	2380      	movs	r3, #128	@ 0x80
 8006368:	617b      	str	r3, [r7, #20]
    return event;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	461c      	mov	r4, r3
 800636e:	f107 0314 	add.w	r3, r7, #20
 8006372:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006376:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800637a:	e054      	b.n	8006426 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800637c:	2300      	movs	r3, #0
 800637e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8006380:	2300      	movs	r3, #0
 8006382:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	f1b3 3fff 	cmp.w	r3, #4294967295
 800638a:	d103      	bne.n	8006394 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800638c:	f04f 33ff 	mov.w	r3, #4294967295
 8006390:	627b      	str	r3, [r7, #36]	@ 0x24
 8006392:	e009      	b.n	80063a8 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d006      	beq.n	80063a8 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800639e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d101      	bne.n	80063a8 <osMessageGet+0x5c>
      ticks = 1;
 80063a4:	2301      	movs	r3, #1
 80063a6:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 80063a8:	f7ff fe15 	bl	8005fd6 <inHandlerMode>
 80063ac:	4603      	mov	r3, r0
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d01c      	beq.n	80063ec <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 80063b2:	f107 0220 	add.w	r2, r7, #32
 80063b6:	f107 0314 	add.w	r3, r7, #20
 80063ba:	3304      	adds	r3, #4
 80063bc:	4619      	mov	r1, r3
 80063be:	68b8      	ldr	r0, [r7, #8]
 80063c0:	f000 fe0e 	bl	8006fe0 <xQueueReceiveFromISR>
 80063c4:	4603      	mov	r3, r0
 80063c6:	2b01      	cmp	r3, #1
 80063c8:	d102      	bne.n	80063d0 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 80063ca:	2310      	movs	r3, #16
 80063cc:	617b      	str	r3, [r7, #20]
 80063ce:	e001      	b.n	80063d4 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 80063d0:	2300      	movs	r3, #0
 80063d2:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 80063d4:	6a3b      	ldr	r3, [r7, #32]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d01d      	beq.n	8006416 <osMessageGet+0xca>
 80063da:	4b15      	ldr	r3, [pc, #84]	@ (8006430 <osMessageGet+0xe4>)
 80063dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063e0:	601a      	str	r2, [r3, #0]
 80063e2:	f3bf 8f4f 	dsb	sy
 80063e6:	f3bf 8f6f 	isb	sy
 80063ea:	e014      	b.n	8006416 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 80063ec:	f107 0314 	add.w	r3, r7, #20
 80063f0:	3304      	adds	r3, #4
 80063f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063f4:	4619      	mov	r1, r3
 80063f6:	68b8      	ldr	r0, [r7, #8]
 80063f8:	f000 fc16 	bl	8006c28 <xQueueReceive>
 80063fc:	4603      	mov	r3, r0
 80063fe:	2b01      	cmp	r3, #1
 8006400:	d102      	bne.n	8006408 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8006402:	2310      	movs	r3, #16
 8006404:	617b      	str	r3, [r7, #20]
 8006406:	e006      	b.n	8006416 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8006408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800640a:	2b00      	cmp	r3, #0
 800640c:	d101      	bne.n	8006412 <osMessageGet+0xc6>
 800640e:	2300      	movs	r3, #0
 8006410:	e000      	b.n	8006414 <osMessageGet+0xc8>
 8006412:	2340      	movs	r3, #64	@ 0x40
 8006414:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	461c      	mov	r4, r3
 800641a:	f107 0314 	add.w	r3, r7, #20
 800641e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006422:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8006426:	68f8      	ldr	r0, [r7, #12]
 8006428:	372c      	adds	r7, #44	@ 0x2c
 800642a:	46bd      	mov	sp, r7
 800642c:	bd90      	pop	{r4, r7, pc}
 800642e:	bf00      	nop
 8006430:	e000ed04 	.word	0xe000ed04

08006434 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006434:	b480      	push	{r7}
 8006436:	b083      	sub	sp, #12
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f103 0208 	add.w	r2, r3, #8
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	f04f 32ff 	mov.w	r2, #4294967295
 800644c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f103 0208 	add.w	r2, r3, #8
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	f103 0208 	add.w	r2, r3, #8
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2200      	movs	r2, #0
 8006466:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006468:	bf00      	nop
 800646a:	370c      	adds	r7, #12
 800646c:	46bd      	mov	sp, r7
 800646e:	bc80      	pop	{r7}
 8006470:	4770      	bx	lr

08006472 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006472:	b480      	push	{r7}
 8006474:	b083      	sub	sp, #12
 8006476:	af00      	add	r7, sp, #0
 8006478:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2200      	movs	r2, #0
 800647e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006480:	bf00      	nop
 8006482:	370c      	adds	r7, #12
 8006484:	46bd      	mov	sp, r7
 8006486:	bc80      	pop	{r7}
 8006488:	4770      	bx	lr

0800648a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800648a:	b480      	push	{r7}
 800648c:	b085      	sub	sp, #20
 800648e:	af00      	add	r7, sp, #0
 8006490:	6078      	str	r0, [r7, #4]
 8006492:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	68fa      	ldr	r2, [r7, #12]
 800649e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	689a      	ldr	r2, [r3, #8]
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	683a      	ldr	r2, [r7, #0]
 80064ae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	683a      	ldr	r2, [r7, #0]
 80064b4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	687a      	ldr	r2, [r7, #4]
 80064ba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	1c5a      	adds	r2, r3, #1
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	601a      	str	r2, [r3, #0]
}
 80064c6:	bf00      	nop
 80064c8:	3714      	adds	r7, #20
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bc80      	pop	{r7}
 80064ce:	4770      	bx	lr

080064d0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80064d0:	b480      	push	{r7}
 80064d2:	b085      	sub	sp, #20
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
 80064d8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064e6:	d103      	bne.n	80064f0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	691b      	ldr	r3, [r3, #16]
 80064ec:	60fb      	str	r3, [r7, #12]
 80064ee:	e00c      	b.n	800650a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	3308      	adds	r3, #8
 80064f4:	60fb      	str	r3, [r7, #12]
 80064f6:	e002      	b.n	80064fe <vListInsert+0x2e>
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	60fb      	str	r3, [r7, #12]
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	68ba      	ldr	r2, [r7, #8]
 8006506:	429a      	cmp	r2, r3
 8006508:	d2f6      	bcs.n	80064f8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	685a      	ldr	r2, [r3, #4]
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	683a      	ldr	r2, [r7, #0]
 8006518:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	68fa      	ldr	r2, [r7, #12]
 800651e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	683a      	ldr	r2, [r7, #0]
 8006524:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	687a      	ldr	r2, [r7, #4]
 800652a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	1c5a      	adds	r2, r3, #1
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	601a      	str	r2, [r3, #0]
}
 8006536:	bf00      	nop
 8006538:	3714      	adds	r7, #20
 800653a:	46bd      	mov	sp, r7
 800653c:	bc80      	pop	{r7}
 800653e:	4770      	bx	lr

08006540 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006540:	b480      	push	{r7}
 8006542:	b085      	sub	sp, #20
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	691b      	ldr	r3, [r3, #16]
 800654c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	687a      	ldr	r2, [r7, #4]
 8006554:	6892      	ldr	r2, [r2, #8]
 8006556:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	687a      	ldr	r2, [r7, #4]
 800655e:	6852      	ldr	r2, [r2, #4]
 8006560:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	429a      	cmp	r2, r3
 800656a:	d103      	bne.n	8006574 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	689a      	ldr	r2, [r3, #8]
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2200      	movs	r2, #0
 8006578:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	1e5a      	subs	r2, r3, #1
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
}
 8006588:	4618      	mov	r0, r3
 800658a:	3714      	adds	r7, #20
 800658c:	46bd      	mov	sp, r7
 800658e:	bc80      	pop	{r7}
 8006590:	4770      	bx	lr

08006592 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006592:	b580      	push	{r7, lr}
 8006594:	b084      	sub	sp, #16
 8006596:	af00      	add	r7, sp, #0
 8006598:	6078      	str	r0, [r7, #4]
 800659a:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d10b      	bne.n	80065be <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80065a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065aa:	f383 8811 	msr	BASEPRI, r3
 80065ae:	f3bf 8f6f 	isb	sy
 80065b2:	f3bf 8f4f 	dsb	sy
 80065b6:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80065b8:	bf00      	nop
 80065ba:	bf00      	nop
 80065bc:	e7fd      	b.n	80065ba <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80065be:	f002 f81d 	bl	80085fc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681a      	ldr	r2, [r3, #0]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065ca:	68f9      	ldr	r1, [r7, #12]
 80065cc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80065ce:	fb01 f303 	mul.w	r3, r1, r3
 80065d2:	441a      	add	r2, r3
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	2200      	movs	r2, #0
 80065dc:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681a      	ldr	r2, [r3, #0]
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065ee:	3b01      	subs	r3, #1
 80065f0:	68f9      	ldr	r1, [r7, #12]
 80065f2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80065f4:	fb01 f303 	mul.w	r3, r1, r3
 80065f8:	441a      	add	r2, r3
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	22ff      	movs	r2, #255	@ 0xff
 8006602:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	22ff      	movs	r2, #255	@ 0xff
 800660a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d109      	bne.n	8006628 <xQueueGenericReset+0x96>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	691b      	ldr	r3, [r3, #16]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d00f      	beq.n	800663c <xQueueGenericReset+0xaa>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	3310      	adds	r3, #16
 8006620:	4618      	mov	r0, r3
 8006622:	f001 fb1b 	bl	8007c5c <xTaskRemoveFromEventList>
 8006626:	e009      	b.n	800663c <xQueueGenericReset+0xaa>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	3310      	adds	r3, #16
 800662c:	4618      	mov	r0, r3
 800662e:	f7ff ff01 	bl	8006434 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	3324      	adds	r3, #36	@ 0x24
 8006636:	4618      	mov	r0, r3
 8006638:	f7ff fefc 	bl	8006434 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800663c:	f002 f80e 	bl	800865c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006640:	2301      	movs	r3, #1
}
 8006642:	4618      	mov	r0, r3
 8006644:	3710      	adds	r7, #16
 8006646:	46bd      	mov	sp, r7
 8006648:	bd80      	pop	{r7, pc}

0800664a <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800664a:	b580      	push	{r7, lr}
 800664c:	b08e      	sub	sp, #56	@ 0x38
 800664e:	af02      	add	r7, sp, #8
 8006650:	60f8      	str	r0, [r7, #12]
 8006652:	60b9      	str	r1, [r7, #8]
 8006654:	607a      	str	r2, [r7, #4]
 8006656:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d10b      	bne.n	8006676 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800665e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006662:	f383 8811 	msr	BASEPRI, r3
 8006666:	f3bf 8f6f 	isb	sy
 800666a:	f3bf 8f4f 	dsb	sy
 800666e:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006670:	bf00      	nop
 8006672:	bf00      	nop
 8006674:	e7fd      	b.n	8006672 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d10b      	bne.n	8006694 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800667c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006680:	f383 8811 	msr	BASEPRI, r3
 8006684:	f3bf 8f6f 	isb	sy
 8006688:	f3bf 8f4f 	dsb	sy
 800668c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800668e:	bf00      	nop
 8006690:	bf00      	nop
 8006692:	e7fd      	b.n	8006690 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d002      	beq.n	80066a0 <xQueueGenericCreateStatic+0x56>
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d001      	beq.n	80066a4 <xQueueGenericCreateStatic+0x5a>
 80066a0:	2301      	movs	r3, #1
 80066a2:	e000      	b.n	80066a6 <xQueueGenericCreateStatic+0x5c>
 80066a4:	2300      	movs	r3, #0
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d10b      	bne.n	80066c2 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80066aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066ae:	f383 8811 	msr	BASEPRI, r3
 80066b2:	f3bf 8f6f 	isb	sy
 80066b6:	f3bf 8f4f 	dsb	sy
 80066ba:	623b      	str	r3, [r7, #32]
}
 80066bc:	bf00      	nop
 80066be:	bf00      	nop
 80066c0:	e7fd      	b.n	80066be <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d102      	bne.n	80066ce <xQueueGenericCreateStatic+0x84>
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d101      	bne.n	80066d2 <xQueueGenericCreateStatic+0x88>
 80066ce:	2301      	movs	r3, #1
 80066d0:	e000      	b.n	80066d4 <xQueueGenericCreateStatic+0x8a>
 80066d2:	2300      	movs	r3, #0
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d10b      	bne.n	80066f0 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80066d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066dc:	f383 8811 	msr	BASEPRI, r3
 80066e0:	f3bf 8f6f 	isb	sy
 80066e4:	f3bf 8f4f 	dsb	sy
 80066e8:	61fb      	str	r3, [r7, #28]
}
 80066ea:	bf00      	nop
 80066ec:	bf00      	nop
 80066ee:	e7fd      	b.n	80066ec <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80066f0:	2348      	movs	r3, #72	@ 0x48
 80066f2:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	2b48      	cmp	r3, #72	@ 0x48
 80066f8:	d00b      	beq.n	8006712 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80066fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066fe:	f383 8811 	msr	BASEPRI, r3
 8006702:	f3bf 8f6f 	isb	sy
 8006706:	f3bf 8f4f 	dsb	sy
 800670a:	61bb      	str	r3, [r7, #24]
}
 800670c:	bf00      	nop
 800670e:	bf00      	nop
 8006710:	e7fd      	b.n	800670e <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006712:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006718:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800671a:	2b00      	cmp	r3, #0
 800671c:	d00d      	beq.n	800673a <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800671e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006720:	2201      	movs	r2, #1
 8006722:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006726:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800672a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800672c:	9300      	str	r3, [sp, #0]
 800672e:	4613      	mov	r3, r2
 8006730:	687a      	ldr	r2, [r7, #4]
 8006732:	68b9      	ldr	r1, [r7, #8]
 8006734:	68f8      	ldr	r0, [r7, #12]
 8006736:	f000 f840 	bl	80067ba <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800673a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800673c:	4618      	mov	r0, r3
 800673e:	3730      	adds	r7, #48	@ 0x30
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}

08006744 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006744:	b580      	push	{r7, lr}
 8006746:	b08a      	sub	sp, #40	@ 0x28
 8006748:	af02      	add	r7, sp, #8
 800674a:	60f8      	str	r0, [r7, #12]
 800674c:	60b9      	str	r1, [r7, #8]
 800674e:	4613      	mov	r3, r2
 8006750:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d10b      	bne.n	8006770 <xQueueGenericCreate+0x2c>
	__asm volatile
 8006758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800675c:	f383 8811 	msr	BASEPRI, r3
 8006760:	f3bf 8f6f 	isb	sy
 8006764:	f3bf 8f4f 	dsb	sy
 8006768:	613b      	str	r3, [r7, #16]
}
 800676a:	bf00      	nop
 800676c:	bf00      	nop
 800676e:	e7fd      	b.n	800676c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	68ba      	ldr	r2, [r7, #8]
 8006774:	fb02 f303 	mul.w	r3, r2, r3
 8006778:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800677a:	69fb      	ldr	r3, [r7, #28]
 800677c:	3348      	adds	r3, #72	@ 0x48
 800677e:	4618      	mov	r0, r3
 8006780:	f002 f83e 	bl	8008800 <pvPortMalloc>
 8006784:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006786:	69bb      	ldr	r3, [r7, #24]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d011      	beq.n	80067b0 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800678c:	69bb      	ldr	r3, [r7, #24]
 800678e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006790:	697b      	ldr	r3, [r7, #20]
 8006792:	3348      	adds	r3, #72	@ 0x48
 8006794:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006796:	69bb      	ldr	r3, [r7, #24]
 8006798:	2200      	movs	r2, #0
 800679a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800679e:	79fa      	ldrb	r2, [r7, #7]
 80067a0:	69bb      	ldr	r3, [r7, #24]
 80067a2:	9300      	str	r3, [sp, #0]
 80067a4:	4613      	mov	r3, r2
 80067a6:	697a      	ldr	r2, [r7, #20]
 80067a8:	68b9      	ldr	r1, [r7, #8]
 80067aa:	68f8      	ldr	r0, [r7, #12]
 80067ac:	f000 f805 	bl	80067ba <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80067b0:	69bb      	ldr	r3, [r7, #24]
	}
 80067b2:	4618      	mov	r0, r3
 80067b4:	3720      	adds	r7, #32
 80067b6:	46bd      	mov	sp, r7
 80067b8:	bd80      	pop	{r7, pc}

080067ba <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80067ba:	b580      	push	{r7, lr}
 80067bc:	b084      	sub	sp, #16
 80067be:	af00      	add	r7, sp, #0
 80067c0:	60f8      	str	r0, [r7, #12]
 80067c2:	60b9      	str	r1, [r7, #8]
 80067c4:	607a      	str	r2, [r7, #4]
 80067c6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d103      	bne.n	80067d6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80067ce:	69bb      	ldr	r3, [r7, #24]
 80067d0:	69ba      	ldr	r2, [r7, #24]
 80067d2:	601a      	str	r2, [r3, #0]
 80067d4:	e002      	b.n	80067dc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80067d6:	69bb      	ldr	r3, [r7, #24]
 80067d8:	687a      	ldr	r2, [r7, #4]
 80067da:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80067dc:	69bb      	ldr	r3, [r7, #24]
 80067de:	68fa      	ldr	r2, [r7, #12]
 80067e0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80067e2:	69bb      	ldr	r3, [r7, #24]
 80067e4:	68ba      	ldr	r2, [r7, #8]
 80067e6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80067e8:	2101      	movs	r1, #1
 80067ea:	69b8      	ldr	r0, [r7, #24]
 80067ec:	f7ff fed1 	bl	8006592 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80067f0:	bf00      	nop
 80067f2:	3710      	adds	r7, #16
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}

080067f8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b08e      	sub	sp, #56	@ 0x38
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	60f8      	str	r0, [r7, #12]
 8006800:	60b9      	str	r1, [r7, #8]
 8006802:	607a      	str	r2, [r7, #4]
 8006804:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006806:	2300      	movs	r3, #0
 8006808:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800680e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006810:	2b00      	cmp	r3, #0
 8006812:	d10b      	bne.n	800682c <xQueueGenericSend+0x34>
	__asm volatile
 8006814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006818:	f383 8811 	msr	BASEPRI, r3
 800681c:	f3bf 8f6f 	isb	sy
 8006820:	f3bf 8f4f 	dsb	sy
 8006824:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006826:	bf00      	nop
 8006828:	bf00      	nop
 800682a:	e7fd      	b.n	8006828 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d103      	bne.n	800683a <xQueueGenericSend+0x42>
 8006832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006836:	2b00      	cmp	r3, #0
 8006838:	d101      	bne.n	800683e <xQueueGenericSend+0x46>
 800683a:	2301      	movs	r3, #1
 800683c:	e000      	b.n	8006840 <xQueueGenericSend+0x48>
 800683e:	2300      	movs	r3, #0
 8006840:	2b00      	cmp	r3, #0
 8006842:	d10b      	bne.n	800685c <xQueueGenericSend+0x64>
	__asm volatile
 8006844:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006848:	f383 8811 	msr	BASEPRI, r3
 800684c:	f3bf 8f6f 	isb	sy
 8006850:	f3bf 8f4f 	dsb	sy
 8006854:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006856:	bf00      	nop
 8006858:	bf00      	nop
 800685a:	e7fd      	b.n	8006858 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	2b02      	cmp	r3, #2
 8006860:	d103      	bne.n	800686a <xQueueGenericSend+0x72>
 8006862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006864:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006866:	2b01      	cmp	r3, #1
 8006868:	d101      	bne.n	800686e <xQueueGenericSend+0x76>
 800686a:	2301      	movs	r3, #1
 800686c:	e000      	b.n	8006870 <xQueueGenericSend+0x78>
 800686e:	2300      	movs	r3, #0
 8006870:	2b00      	cmp	r3, #0
 8006872:	d10b      	bne.n	800688c <xQueueGenericSend+0x94>
	__asm volatile
 8006874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006878:	f383 8811 	msr	BASEPRI, r3
 800687c:	f3bf 8f6f 	isb	sy
 8006880:	f3bf 8f4f 	dsb	sy
 8006884:	623b      	str	r3, [r7, #32]
}
 8006886:	bf00      	nop
 8006888:	bf00      	nop
 800688a:	e7fd      	b.n	8006888 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800688c:	f001 fba0 	bl	8007fd0 <xTaskGetSchedulerState>
 8006890:	4603      	mov	r3, r0
 8006892:	2b00      	cmp	r3, #0
 8006894:	d102      	bne.n	800689c <xQueueGenericSend+0xa4>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d101      	bne.n	80068a0 <xQueueGenericSend+0xa8>
 800689c:	2301      	movs	r3, #1
 800689e:	e000      	b.n	80068a2 <xQueueGenericSend+0xaa>
 80068a0:	2300      	movs	r3, #0
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d10b      	bne.n	80068be <xQueueGenericSend+0xc6>
	__asm volatile
 80068a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068aa:	f383 8811 	msr	BASEPRI, r3
 80068ae:	f3bf 8f6f 	isb	sy
 80068b2:	f3bf 8f4f 	dsb	sy
 80068b6:	61fb      	str	r3, [r7, #28]
}
 80068b8:	bf00      	nop
 80068ba:	bf00      	nop
 80068bc:	e7fd      	b.n	80068ba <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80068be:	f001 fe9d 	bl	80085fc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80068c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80068c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068ca:	429a      	cmp	r2, r3
 80068cc:	d302      	bcc.n	80068d4 <xQueueGenericSend+0xdc>
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	2b02      	cmp	r3, #2
 80068d2:	d112      	bne.n	80068fa <xQueueGenericSend+0x102>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80068d4:	683a      	ldr	r2, [r7, #0]
 80068d6:	68b9      	ldr	r1, [r7, #8]
 80068d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80068da:	f000 fc1a 	bl	8007112 <prvCopyDataToQueue>
 80068de:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80068e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d004      	beq.n	80068f2 <xQueueGenericSend+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80068e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068ea:	3324      	adds	r3, #36	@ 0x24
 80068ec:	4618      	mov	r0, r3
 80068ee:	f001 f9b5 	bl	8007c5c <xTaskRemoveFromEventList>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80068f2:	f001 feb3 	bl	800865c <vPortExitCritical>
				return pdPASS;
 80068f6:	2301      	movs	r3, #1
 80068f8:	e062      	b.n	80069c0 <xQueueGenericSend+0x1c8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d103      	bne.n	8006908 <xQueueGenericSend+0x110>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006900:	f001 feac 	bl	800865c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006904:	2300      	movs	r3, #0
 8006906:	e05b      	b.n	80069c0 <xQueueGenericSend+0x1c8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800690a:	2b00      	cmp	r3, #0
 800690c:	d106      	bne.n	800691c <xQueueGenericSend+0x124>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800690e:	f107 0314 	add.w	r3, r7, #20
 8006912:	4618      	mov	r0, r3
 8006914:	f001 fa06 	bl	8007d24 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006918:	2301      	movs	r3, #1
 800691a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800691c:	f001 fe9e 	bl	800865c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006920:	f000 ffc6 	bl	80078b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006924:	f001 fe6a 	bl	80085fc <vPortEnterCritical>
 8006928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800692a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800692e:	b25b      	sxtb	r3, r3
 8006930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006934:	d103      	bne.n	800693e <xQueueGenericSend+0x146>
 8006936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006938:	2200      	movs	r2, #0
 800693a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800693e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006940:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006944:	b25b      	sxtb	r3, r3
 8006946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800694a:	d103      	bne.n	8006954 <xQueueGenericSend+0x15c>
 800694c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800694e:	2200      	movs	r2, #0
 8006950:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006954:	f001 fe82 	bl	800865c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006958:	1d3a      	adds	r2, r7, #4
 800695a:	f107 0314 	add.w	r3, r7, #20
 800695e:	4611      	mov	r1, r2
 8006960:	4618      	mov	r0, r3
 8006962:	f001 f9f5 	bl	8007d50 <xTaskCheckForTimeOut>
 8006966:	4603      	mov	r3, r0
 8006968:	2b00      	cmp	r3, #0
 800696a:	d123      	bne.n	80069b4 <xQueueGenericSend+0x1bc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800696c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800696e:	f000 fcc8 	bl	8007302 <prvIsQueueFull>
 8006972:	4603      	mov	r3, r0
 8006974:	2b00      	cmp	r3, #0
 8006976:	d017      	beq.n	80069a8 <xQueueGenericSend+0x1b0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800697a:	3310      	adds	r3, #16
 800697c:	687a      	ldr	r2, [r7, #4]
 800697e:	4611      	mov	r1, r2
 8006980:	4618      	mov	r0, r3
 8006982:	f001 f945 	bl	8007c10 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006986:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006988:	f000 fc53 	bl	8007232 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800698c:	f000 ff9e 	bl	80078cc <xTaskResumeAll>
 8006990:	4603      	mov	r3, r0
 8006992:	2b00      	cmp	r3, #0
 8006994:	d193      	bne.n	80068be <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006996:	4b0c      	ldr	r3, [pc, #48]	@ (80069c8 <xQueueGenericSend+0x1d0>)
 8006998:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800699c:	601a      	str	r2, [r3, #0]
 800699e:	f3bf 8f4f 	dsb	sy
 80069a2:	f3bf 8f6f 	isb	sy
 80069a6:	e78a      	b.n	80068be <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80069a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80069aa:	f000 fc42 	bl	8007232 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80069ae:	f000 ff8d 	bl	80078cc <xTaskResumeAll>
 80069b2:	e784      	b.n	80068be <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80069b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80069b6:	f000 fc3c 	bl	8007232 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80069ba:	f000 ff87 	bl	80078cc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80069be:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3738      	adds	r7, #56	@ 0x38
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}
 80069c8:	e000ed04 	.word	0xe000ed04

080069cc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b090      	sub	sp, #64	@ 0x40
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	60f8      	str	r0, [r7, #12]
 80069d4:	60b9      	str	r1, [r7, #8]
 80069d6:	607a      	str	r2, [r7, #4]
 80069d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80069de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d10b      	bne.n	80069fc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80069e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069e8:	f383 8811 	msr	BASEPRI, r3
 80069ec:	f3bf 8f6f 	isb	sy
 80069f0:	f3bf 8f4f 	dsb	sy
 80069f4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80069f6:	bf00      	nop
 80069f8:	bf00      	nop
 80069fa:	e7fd      	b.n	80069f8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d103      	bne.n	8006a0a <xQueueGenericSendFromISR+0x3e>
 8006a02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d101      	bne.n	8006a0e <xQueueGenericSendFromISR+0x42>
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	e000      	b.n	8006a10 <xQueueGenericSendFromISR+0x44>
 8006a0e:	2300      	movs	r3, #0
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d10b      	bne.n	8006a2c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a18:	f383 8811 	msr	BASEPRI, r3
 8006a1c:	f3bf 8f6f 	isb	sy
 8006a20:	f3bf 8f4f 	dsb	sy
 8006a24:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006a26:	bf00      	nop
 8006a28:	bf00      	nop
 8006a2a:	e7fd      	b.n	8006a28 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	2b02      	cmp	r3, #2
 8006a30:	d103      	bne.n	8006a3a <xQueueGenericSendFromISR+0x6e>
 8006a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a36:	2b01      	cmp	r3, #1
 8006a38:	d101      	bne.n	8006a3e <xQueueGenericSendFromISR+0x72>
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	e000      	b.n	8006a40 <xQueueGenericSendFromISR+0x74>
 8006a3e:	2300      	movs	r3, #0
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d10b      	bne.n	8006a5c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a48:	f383 8811 	msr	BASEPRI, r3
 8006a4c:	f3bf 8f6f 	isb	sy
 8006a50:	f3bf 8f4f 	dsb	sy
 8006a54:	623b      	str	r3, [r7, #32]
}
 8006a56:	bf00      	nop
 8006a58:	bf00      	nop
 8006a5a:	e7fd      	b.n	8006a58 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006a5c:	f001 fe90 	bl	8008780 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006a60:	f3ef 8211 	mrs	r2, BASEPRI
 8006a64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a68:	f383 8811 	msr	BASEPRI, r3
 8006a6c:	f3bf 8f6f 	isb	sy
 8006a70:	f3bf 8f4f 	dsb	sy
 8006a74:	61fa      	str	r2, [r7, #28]
 8006a76:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006a78:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006a7a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a7e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a84:	429a      	cmp	r2, r3
 8006a86:	d302      	bcc.n	8006a8e <xQueueGenericSendFromISR+0xc2>
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	2b02      	cmp	r3, #2
 8006a8c:	d12f      	bne.n	8006aee <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006a8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a90:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006a94:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006a9e:	683a      	ldr	r2, [r7, #0]
 8006aa0:	68b9      	ldr	r1, [r7, #8]
 8006aa2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006aa4:	f000 fb35 	bl	8007112 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006aa8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ab0:	d112      	bne.n	8006ad8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d016      	beq.n	8006ae8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006abc:	3324      	adds	r3, #36	@ 0x24
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f001 f8cc 	bl	8007c5c <xTaskRemoveFromEventList>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d00e      	beq.n	8006ae8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d00b      	beq.n	8006ae8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	601a      	str	r2, [r3, #0]
 8006ad6:	e007      	b.n	8006ae8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006ad8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006adc:	3301      	adds	r3, #1
 8006ade:	b2db      	uxtb	r3, r3
 8006ae0:	b25a      	sxtb	r2, r3
 8006ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ae4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006aec:	e001      	b.n	8006af2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006aee:	2300      	movs	r3, #0
 8006af0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006af2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006af4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006afc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006afe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	3740      	adds	r7, #64	@ 0x40
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}

08006b08 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b08e      	sub	sp, #56	@ 0x38
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
 8006b10:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d10b      	bne.n	8006b34 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8006b1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b20:	f383 8811 	msr	BASEPRI, r3
 8006b24:	f3bf 8f6f 	isb	sy
 8006b28:	f3bf 8f4f 	dsb	sy
 8006b2c:	623b      	str	r3, [r7, #32]
}
 8006b2e:	bf00      	nop
 8006b30:	bf00      	nop
 8006b32:	e7fd      	b.n	8006b30 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d00b      	beq.n	8006b54 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8006b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b40:	f383 8811 	msr	BASEPRI, r3
 8006b44:	f3bf 8f6f 	isb	sy
 8006b48:	f3bf 8f4f 	dsb	sy
 8006b4c:	61fb      	str	r3, [r7, #28]
}
 8006b4e:	bf00      	nop
 8006b50:	bf00      	nop
 8006b52:	e7fd      	b.n	8006b50 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d103      	bne.n	8006b64 <xQueueGiveFromISR+0x5c>
 8006b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b5e:	689b      	ldr	r3, [r3, #8]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d101      	bne.n	8006b68 <xQueueGiveFromISR+0x60>
 8006b64:	2301      	movs	r3, #1
 8006b66:	e000      	b.n	8006b6a <xQueueGiveFromISR+0x62>
 8006b68:	2300      	movs	r3, #0
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d10b      	bne.n	8006b86 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8006b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b72:	f383 8811 	msr	BASEPRI, r3
 8006b76:	f3bf 8f6f 	isb	sy
 8006b7a:	f3bf 8f4f 	dsb	sy
 8006b7e:	61bb      	str	r3, [r7, #24]
}
 8006b80:	bf00      	nop
 8006b82:	bf00      	nop
 8006b84:	e7fd      	b.n	8006b82 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006b86:	f001 fdfb 	bl	8008780 <vPortValidateInterruptPriority>
	__asm volatile
 8006b8a:	f3ef 8211 	mrs	r2, BASEPRI
 8006b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b92:	f383 8811 	msr	BASEPRI, r3
 8006b96:	f3bf 8f6f 	isb	sy
 8006b9a:	f3bf 8f4f 	dsb	sy
 8006b9e:	617a      	str	r2, [r7, #20]
 8006ba0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006ba2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006baa:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bb0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006bb2:	429a      	cmp	r2, r3
 8006bb4:	d22b      	bcs.n	8006c0e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bb8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006bbc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006bc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bc2:	1c5a      	adds	r2, r3, #1
 8006bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bc6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006bc8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bd0:	d112      	bne.n	8006bf8 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d016      	beq.n	8006c08 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bdc:	3324      	adds	r3, #36	@ 0x24
 8006bde:	4618      	mov	r0, r3
 8006be0:	f001 f83c 	bl	8007c5c <xTaskRemoveFromEventList>
 8006be4:	4603      	mov	r3, r0
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d00e      	beq.n	8006c08 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d00b      	beq.n	8006c08 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	2201      	movs	r2, #1
 8006bf4:	601a      	str	r2, [r3, #0]
 8006bf6:	e007      	b.n	8006c08 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006bf8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006bfc:	3301      	adds	r3, #1
 8006bfe:	b2db      	uxtb	r3, r3
 8006c00:	b25a      	sxtb	r2, r3
 8006c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006c08:	2301      	movs	r3, #1
 8006c0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c0c:	e001      	b.n	8006c12 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006c0e:	2300      	movs	r3, #0
 8006c10:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c14:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	f383 8811 	msr	BASEPRI, r3
}
 8006c1c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006c1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	3738      	adds	r7, #56	@ 0x38
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bd80      	pop	{r7, pc}

08006c28 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b08c      	sub	sp, #48	@ 0x30
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	60f8      	str	r0, [r7, #12]
 8006c30:	60b9      	str	r1, [r7, #8]
 8006c32:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006c34:	2300      	movs	r3, #0
 8006c36:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006c3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d10b      	bne.n	8006c5a <xQueueReceive+0x32>
	__asm volatile
 8006c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c46:	f383 8811 	msr	BASEPRI, r3
 8006c4a:	f3bf 8f6f 	isb	sy
 8006c4e:	f3bf 8f4f 	dsb	sy
 8006c52:	623b      	str	r3, [r7, #32]
}
 8006c54:	bf00      	nop
 8006c56:	bf00      	nop
 8006c58:	e7fd      	b.n	8006c56 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d103      	bne.n	8006c68 <xQueueReceive+0x40>
 8006c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d101      	bne.n	8006c6c <xQueueReceive+0x44>
 8006c68:	2301      	movs	r3, #1
 8006c6a:	e000      	b.n	8006c6e <xQueueReceive+0x46>
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d10b      	bne.n	8006c8a <xQueueReceive+0x62>
	__asm volatile
 8006c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c76:	f383 8811 	msr	BASEPRI, r3
 8006c7a:	f3bf 8f6f 	isb	sy
 8006c7e:	f3bf 8f4f 	dsb	sy
 8006c82:	61fb      	str	r3, [r7, #28]
}
 8006c84:	bf00      	nop
 8006c86:	bf00      	nop
 8006c88:	e7fd      	b.n	8006c86 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006c8a:	f001 f9a1 	bl	8007fd0 <xTaskGetSchedulerState>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d102      	bne.n	8006c9a <xQueueReceive+0x72>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d101      	bne.n	8006c9e <xQueueReceive+0x76>
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e000      	b.n	8006ca0 <xQueueReceive+0x78>
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d10b      	bne.n	8006cbc <xQueueReceive+0x94>
	__asm volatile
 8006ca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ca8:	f383 8811 	msr	BASEPRI, r3
 8006cac:	f3bf 8f6f 	isb	sy
 8006cb0:	f3bf 8f4f 	dsb	sy
 8006cb4:	61bb      	str	r3, [r7, #24]
}
 8006cb6:	bf00      	nop
 8006cb8:	bf00      	nop
 8006cba:	e7fd      	b.n	8006cb8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006cbc:	f001 fc9e 	bl	80085fc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006cc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cc4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d014      	beq.n	8006cf6 <xQueueReceive+0xce>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006ccc:	68b9      	ldr	r1, [r7, #8]
 8006cce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006cd0:	f000 fa89 	bl	80071e6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd6:	1e5a      	subs	r2, r3, #1
 8006cd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cda:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cde:	691b      	ldr	r3, [r3, #16]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d004      	beq.n	8006cee <xQueueReceive+0xc6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce6:	3310      	adds	r3, #16
 8006ce8:	4618      	mov	r0, r3
 8006cea:	f000 ffb7 	bl	8007c5c <xTaskRemoveFromEventList>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006cee:	f001 fcb5 	bl	800865c <vPortExitCritical>
				return pdPASS;
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	e069      	b.n	8006dca <xQueueReceive+0x1a2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d103      	bne.n	8006d04 <xQueueReceive+0xdc>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006cfc:	f001 fcae 	bl	800865c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006d00:	2300      	movs	r3, #0
 8006d02:	e062      	b.n	8006dca <xQueueReceive+0x1a2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006d04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d106      	bne.n	8006d18 <xQueueReceive+0xf0>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006d0a:	f107 0310 	add.w	r3, r7, #16
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f001 f808 	bl	8007d24 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006d14:	2301      	movs	r3, #1
 8006d16:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006d18:	f001 fca0 	bl	800865c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006d1c:	f000 fdc8 	bl	80078b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006d20:	f001 fc6c 	bl	80085fc <vPortEnterCritical>
 8006d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d26:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006d2a:	b25b      	sxtb	r3, r3
 8006d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d30:	d103      	bne.n	8006d3a <xQueueReceive+0x112>
 8006d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d34:	2200      	movs	r2, #0
 8006d36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d3c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006d40:	b25b      	sxtb	r3, r3
 8006d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d46:	d103      	bne.n	8006d50 <xQueueReceive+0x128>
 8006d48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006d50:	f001 fc84 	bl	800865c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006d54:	1d3a      	adds	r2, r7, #4
 8006d56:	f107 0310 	add.w	r3, r7, #16
 8006d5a:	4611      	mov	r1, r2
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	f000 fff7 	bl	8007d50 <xTaskCheckForTimeOut>
 8006d62:	4603      	mov	r3, r0
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d123      	bne.n	8006db0 <xQueueReceive+0x188>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006d68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d6a:	f000 fab4 	bl	80072d6 <prvIsQueueEmpty>
 8006d6e:	4603      	mov	r3, r0
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d017      	beq.n	8006da4 <xQueueReceive+0x17c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d76:	3324      	adds	r3, #36	@ 0x24
 8006d78:	687a      	ldr	r2, [r7, #4]
 8006d7a:	4611      	mov	r1, r2
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	f000 ff47 	bl	8007c10 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006d82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d84:	f000 fa55 	bl	8007232 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006d88:	f000 fda0 	bl	80078cc <xTaskResumeAll>
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d194      	bne.n	8006cbc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006d92:	4b10      	ldr	r3, [pc, #64]	@ (8006dd4 <xQueueReceive+0x1ac>)
 8006d94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d98:	601a      	str	r2, [r3, #0]
 8006d9a:	f3bf 8f4f 	dsb	sy
 8006d9e:	f3bf 8f6f 	isb	sy
 8006da2:	e78b      	b.n	8006cbc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006da4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006da6:	f000 fa44 	bl	8007232 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006daa:	f000 fd8f 	bl	80078cc <xTaskResumeAll>
 8006dae:	e785      	b.n	8006cbc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006db0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006db2:	f000 fa3e 	bl	8007232 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006db6:	f000 fd89 	bl	80078cc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006dba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006dbc:	f000 fa8b 	bl	80072d6 <prvIsQueueEmpty>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	f43f af7a 	beq.w	8006cbc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006dc8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006dca:	4618      	mov	r0, r3
 8006dcc:	3730      	adds	r7, #48	@ 0x30
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bd80      	pop	{r7, pc}
 8006dd2:	bf00      	nop
 8006dd4:	e000ed04 	.word	0xe000ed04

08006dd8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b08e      	sub	sp, #56	@ 0x38
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
 8006de0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006de2:	2300      	movs	r3, #0
 8006de4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006dea:	2300      	movs	r3, #0
 8006dec:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006dee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d10b      	bne.n	8006e0c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8006df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006df8:	f383 8811 	msr	BASEPRI, r3
 8006dfc:	f3bf 8f6f 	isb	sy
 8006e00:	f3bf 8f4f 	dsb	sy
 8006e04:	623b      	str	r3, [r7, #32]
}
 8006e06:	bf00      	nop
 8006e08:	bf00      	nop
 8006e0a:	e7fd      	b.n	8006e08 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d00b      	beq.n	8006e2c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e18:	f383 8811 	msr	BASEPRI, r3
 8006e1c:	f3bf 8f6f 	isb	sy
 8006e20:	f3bf 8f4f 	dsb	sy
 8006e24:	61fb      	str	r3, [r7, #28]
}
 8006e26:	bf00      	nop
 8006e28:	bf00      	nop
 8006e2a:	e7fd      	b.n	8006e28 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006e2c:	f001 f8d0 	bl	8007fd0 <xTaskGetSchedulerState>
 8006e30:	4603      	mov	r3, r0
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d102      	bne.n	8006e3c <xQueueSemaphoreTake+0x64>
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d101      	bne.n	8006e40 <xQueueSemaphoreTake+0x68>
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	e000      	b.n	8006e42 <xQueueSemaphoreTake+0x6a>
 8006e40:	2300      	movs	r3, #0
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d10b      	bne.n	8006e5e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8006e46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e4a:	f383 8811 	msr	BASEPRI, r3
 8006e4e:	f3bf 8f6f 	isb	sy
 8006e52:	f3bf 8f4f 	dsb	sy
 8006e56:	61bb      	str	r3, [r7, #24]
}
 8006e58:	bf00      	nop
 8006e5a:	bf00      	nop
 8006e5c:	e7fd      	b.n	8006e5a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006e5e:	f001 fbcd 	bl	80085fc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006e62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e66:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d019      	beq.n	8006ea2 <xQueueSemaphoreTake+0xca>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e70:	1e5a      	subs	r2, r3, #1
 8006e72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e74:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006e76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d104      	bne.n	8006e88 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006e7e:	f001 fa53 	bl	8008328 <pvTaskIncrementMutexHeldCount>
 8006e82:	4602      	mov	r2, r0
 8006e84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e86:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e8a:	691b      	ldr	r3, [r3, #16]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d004      	beq.n	8006e9a <xQueueSemaphoreTake+0xc2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e92:	3310      	adds	r3, #16
 8006e94:	4618      	mov	r0, r3
 8006e96:	f000 fee1 	bl	8007c5c <xTaskRemoveFromEventList>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006e9a:	f001 fbdf 	bl	800865c <vPortExitCritical>
				return pdPASS;
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	e098      	b.n	8006fd4 <xQueueSemaphoreTake+0x1fc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d112      	bne.n	8006ece <xQueueSemaphoreTake+0xf6>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d00b      	beq.n	8006ec6 <xQueueSemaphoreTake+0xee>
	__asm volatile
 8006eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eb2:	f383 8811 	msr	BASEPRI, r3
 8006eb6:	f3bf 8f6f 	isb	sy
 8006eba:	f3bf 8f4f 	dsb	sy
 8006ebe:	617b      	str	r3, [r7, #20]
}
 8006ec0:	bf00      	nop
 8006ec2:	bf00      	nop
 8006ec4:	e7fd      	b.n	8006ec2 <xQueueSemaphoreTake+0xea>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006ec6:	f001 fbc9 	bl	800865c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006eca:	2300      	movs	r3, #0
 8006ecc:	e082      	b.n	8006fd4 <xQueueSemaphoreTake+0x1fc>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006ece:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d106      	bne.n	8006ee2 <xQueueSemaphoreTake+0x10a>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006ed4:	f107 030c 	add.w	r3, r7, #12
 8006ed8:	4618      	mov	r0, r3
 8006eda:	f000 ff23 	bl	8007d24 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006ee2:	f001 fbbb 	bl	800865c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006ee6:	f000 fce3 	bl	80078b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006eea:	f001 fb87 	bl	80085fc <vPortEnterCritical>
 8006eee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ef0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006ef4:	b25b      	sxtb	r3, r3
 8006ef6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006efa:	d103      	bne.n	8006f04 <xQueueSemaphoreTake+0x12c>
 8006efc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006efe:	2200      	movs	r2, #0
 8006f00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f06:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f0a:	b25b      	sxtb	r3, r3
 8006f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f10:	d103      	bne.n	8006f1a <xQueueSemaphoreTake+0x142>
 8006f12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f14:	2200      	movs	r2, #0
 8006f16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f1a:	f001 fb9f 	bl	800865c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006f1e:	463a      	mov	r2, r7
 8006f20:	f107 030c 	add.w	r3, r7, #12
 8006f24:	4611      	mov	r1, r2
 8006f26:	4618      	mov	r0, r3
 8006f28:	f000 ff12 	bl	8007d50 <xTaskCheckForTimeOut>
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d132      	bne.n	8006f98 <xQueueSemaphoreTake+0x1c0>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006f32:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006f34:	f000 f9cf 	bl	80072d6 <prvIsQueueEmpty>
 8006f38:	4603      	mov	r3, r0
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d026      	beq.n	8006f8c <xQueueSemaphoreTake+0x1b4>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006f3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d109      	bne.n	8006f5a <xQueueSemaphoreTake+0x182>
					{
						taskENTER_CRITICAL();
 8006f46:	f001 fb59 	bl	80085fc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	4618      	mov	r0, r3
 8006f50:	f001 f85c 	bl	800800c <xTaskPriorityInherit>
 8006f54:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006f56:	f001 fb81 	bl	800865c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006f5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f5c:	3324      	adds	r3, #36	@ 0x24
 8006f5e:	683a      	ldr	r2, [r7, #0]
 8006f60:	4611      	mov	r1, r2
 8006f62:	4618      	mov	r0, r3
 8006f64:	f000 fe54 	bl	8007c10 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006f68:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006f6a:	f000 f962 	bl	8007232 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006f6e:	f000 fcad 	bl	80078cc <xTaskResumeAll>
 8006f72:	4603      	mov	r3, r0
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	f47f af72 	bne.w	8006e5e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006f7a:	4b18      	ldr	r3, [pc, #96]	@ (8006fdc <xQueueSemaphoreTake+0x204>)
 8006f7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f80:	601a      	str	r2, [r3, #0]
 8006f82:	f3bf 8f4f 	dsb	sy
 8006f86:	f3bf 8f6f 	isb	sy
 8006f8a:	e768      	b.n	8006e5e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006f8c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006f8e:	f000 f950 	bl	8007232 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006f92:	f000 fc9b 	bl	80078cc <xTaskResumeAll>
 8006f96:	e762      	b.n	8006e5e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006f98:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006f9a:	f000 f94a 	bl	8007232 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006f9e:	f000 fc95 	bl	80078cc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006fa2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006fa4:	f000 f997 	bl	80072d6 <prvIsQueueEmpty>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	f43f af57 	beq.w	8006e5e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d00d      	beq.n	8006fd2 <xQueueSemaphoreTake+0x1fa>
					{
						taskENTER_CRITICAL();
 8006fb6:	f001 fb21 	bl	80085fc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006fba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006fbc:	f000 f892 	bl	80070e4 <prvGetDisinheritPriorityAfterTimeout>
 8006fc0:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006fc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fc4:	689b      	ldr	r3, [r3, #8]
 8006fc6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006fc8:	4618      	mov	r0, r3
 8006fca:	f001 f91d 	bl	8008208 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006fce:	f001 fb45 	bl	800865c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006fd2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	3738      	adds	r7, #56	@ 0x38
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	bd80      	pop	{r7, pc}
 8006fdc:	e000ed04 	.word	0xe000ed04

08006fe0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b08e      	sub	sp, #56	@ 0x38
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	60f8      	str	r0, [r7, #12]
 8006fe8:	60b9      	str	r1, [r7, #8]
 8006fea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d10b      	bne.n	800700e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8006ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ffa:	f383 8811 	msr	BASEPRI, r3
 8006ffe:	f3bf 8f6f 	isb	sy
 8007002:	f3bf 8f4f 	dsb	sy
 8007006:	623b      	str	r3, [r7, #32]
}
 8007008:	bf00      	nop
 800700a:	bf00      	nop
 800700c:	e7fd      	b.n	800700a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d103      	bne.n	800701c <xQueueReceiveFromISR+0x3c>
 8007014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007018:	2b00      	cmp	r3, #0
 800701a:	d101      	bne.n	8007020 <xQueueReceiveFromISR+0x40>
 800701c:	2301      	movs	r3, #1
 800701e:	e000      	b.n	8007022 <xQueueReceiveFromISR+0x42>
 8007020:	2300      	movs	r3, #0
 8007022:	2b00      	cmp	r3, #0
 8007024:	d10b      	bne.n	800703e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8007026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800702a:	f383 8811 	msr	BASEPRI, r3
 800702e:	f3bf 8f6f 	isb	sy
 8007032:	f3bf 8f4f 	dsb	sy
 8007036:	61fb      	str	r3, [r7, #28]
}
 8007038:	bf00      	nop
 800703a:	bf00      	nop
 800703c:	e7fd      	b.n	800703a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800703e:	f001 fb9f 	bl	8008780 <vPortValidateInterruptPriority>
	__asm volatile
 8007042:	f3ef 8211 	mrs	r2, BASEPRI
 8007046:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800704a:	f383 8811 	msr	BASEPRI, r3
 800704e:	f3bf 8f6f 	isb	sy
 8007052:	f3bf 8f4f 	dsb	sy
 8007056:	61ba      	str	r2, [r7, #24]
 8007058:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800705a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800705c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800705e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007060:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007062:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007066:	2b00      	cmp	r3, #0
 8007068:	d02f      	beq.n	80070ca <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800706a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800706c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007070:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007074:	68b9      	ldr	r1, [r7, #8]
 8007076:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007078:	f000 f8b5 	bl	80071e6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800707c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800707e:	1e5a      	subs	r2, r3, #1
 8007080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007082:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007084:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800708c:	d112      	bne.n	80070b4 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800708e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007090:	691b      	ldr	r3, [r3, #16]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d016      	beq.n	80070c4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007098:	3310      	adds	r3, #16
 800709a:	4618      	mov	r0, r3
 800709c:	f000 fdde 	bl	8007c5c <xTaskRemoveFromEventList>
 80070a0:	4603      	mov	r3, r0
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d00e      	beq.n	80070c4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d00b      	beq.n	80070c4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2201      	movs	r2, #1
 80070b0:	601a      	str	r2, [r3, #0]
 80070b2:	e007      	b.n	80070c4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80070b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80070b8:	3301      	adds	r3, #1
 80070ba:	b2db      	uxtb	r3, r3
 80070bc:	b25a      	sxtb	r2, r3
 80070be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80070c4:	2301      	movs	r3, #1
 80070c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80070c8:	e001      	b.n	80070ce <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80070ca:	2300      	movs	r3, #0
 80070cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80070ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070d0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80070d2:	693b      	ldr	r3, [r7, #16]
 80070d4:	f383 8811 	msr	BASEPRI, r3
}
 80070d8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80070da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80070dc:	4618      	mov	r0, r3
 80070de:	3738      	adds	r7, #56	@ 0x38
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bd80      	pop	{r7, pc}

080070e4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80070e4:	b480      	push	{r7}
 80070e6:	b085      	sub	sp, #20
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d006      	beq.n	8007102 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f1c3 0307 	rsb	r3, r3, #7
 80070fe:	60fb      	str	r3, [r7, #12]
 8007100:	e001      	b.n	8007106 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007102:	2300      	movs	r3, #0
 8007104:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007106:	68fb      	ldr	r3, [r7, #12]
	}
 8007108:	4618      	mov	r0, r3
 800710a:	3714      	adds	r7, #20
 800710c:	46bd      	mov	sp, r7
 800710e:	bc80      	pop	{r7}
 8007110:	4770      	bx	lr

08007112 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007112:	b580      	push	{r7, lr}
 8007114:	b086      	sub	sp, #24
 8007116:	af00      	add	r7, sp, #0
 8007118:	60f8      	str	r0, [r7, #12]
 800711a:	60b9      	str	r1, [r7, #8]
 800711c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800711e:	2300      	movs	r3, #0
 8007120:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007126:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800712c:	2b00      	cmp	r3, #0
 800712e:	d10d      	bne.n	800714c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d14d      	bne.n	80071d4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	689b      	ldr	r3, [r3, #8]
 800713c:	4618      	mov	r0, r3
 800713e:	f000 ffdb 	bl	80080f8 <xTaskPriorityDisinherit>
 8007142:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	2200      	movs	r2, #0
 8007148:	609a      	str	r2, [r3, #8]
 800714a:	e043      	b.n	80071d4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d119      	bne.n	8007186 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	6858      	ldr	r0, [r3, #4]
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800715a:	461a      	mov	r2, r3
 800715c:	68b9      	ldr	r1, [r7, #8]
 800715e:	f001 fdc3 	bl	8008ce8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	685a      	ldr	r2, [r3, #4]
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800716a:	441a      	add	r2, r3
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	685a      	ldr	r2, [r3, #4]
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	429a      	cmp	r2, r3
 800717a:	d32b      	bcc.n	80071d4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681a      	ldr	r2, [r3, #0]
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	605a      	str	r2, [r3, #4]
 8007184:	e026      	b.n	80071d4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	68d8      	ldr	r0, [r3, #12]
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800718e:	461a      	mov	r2, r3
 8007190:	68b9      	ldr	r1, [r7, #8]
 8007192:	f001 fda9 	bl	8008ce8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	68da      	ldr	r2, [r3, #12]
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800719e:	425b      	negs	r3, r3
 80071a0:	441a      	add	r2, r3
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	68da      	ldr	r2, [r3, #12]
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	429a      	cmp	r2, r3
 80071b0:	d207      	bcs.n	80071c2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	689a      	ldr	r2, [r3, #8]
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071ba:	425b      	negs	r3, r3
 80071bc:	441a      	add	r2, r3
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2b02      	cmp	r3, #2
 80071c6:	d105      	bne.n	80071d4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80071c8:	693b      	ldr	r3, [r7, #16]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d002      	beq.n	80071d4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80071ce:	693b      	ldr	r3, [r7, #16]
 80071d0:	3b01      	subs	r3, #1
 80071d2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	1c5a      	adds	r2, r3, #1
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80071dc:	697b      	ldr	r3, [r7, #20]
}
 80071de:	4618      	mov	r0, r3
 80071e0:	3718      	adds	r7, #24
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}

080071e6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80071e6:	b580      	push	{r7, lr}
 80071e8:	b082      	sub	sp, #8
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	6078      	str	r0, [r7, #4]
 80071ee:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d018      	beq.n	800722a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	68da      	ldr	r2, [r3, #12]
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007200:	441a      	add	r2, r3
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	68da      	ldr	r2, [r3, #12]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	689b      	ldr	r3, [r3, #8]
 800720e:	429a      	cmp	r2, r3
 8007210:	d303      	bcc.n	800721a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681a      	ldr	r2, [r3, #0]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	68d9      	ldr	r1, [r3, #12]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007222:	461a      	mov	r2, r3
 8007224:	6838      	ldr	r0, [r7, #0]
 8007226:	f001 fd5f 	bl	8008ce8 <memcpy>
	}
}
 800722a:	bf00      	nop
 800722c:	3708      	adds	r7, #8
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}

08007232 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007232:	b580      	push	{r7, lr}
 8007234:	b084      	sub	sp, #16
 8007236:	af00      	add	r7, sp, #0
 8007238:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800723a:	f001 f9df 	bl	80085fc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007244:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007246:	e011      	b.n	800726c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800724c:	2b00      	cmp	r3, #0
 800724e:	d012      	beq.n	8007276 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	3324      	adds	r3, #36	@ 0x24
 8007254:	4618      	mov	r0, r3
 8007256:	f000 fd01 	bl	8007c5c <xTaskRemoveFromEventList>
 800725a:	4603      	mov	r3, r0
 800725c:	2b00      	cmp	r3, #0
 800725e:	d001      	beq.n	8007264 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007260:	f000 fdda 	bl	8007e18 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007264:	7bfb      	ldrb	r3, [r7, #15]
 8007266:	3b01      	subs	r3, #1
 8007268:	b2db      	uxtb	r3, r3
 800726a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800726c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007270:	2b00      	cmp	r3, #0
 8007272:	dce9      	bgt.n	8007248 <prvUnlockQueue+0x16>
 8007274:	e000      	b.n	8007278 <prvUnlockQueue+0x46>
					break;
 8007276:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	22ff      	movs	r2, #255	@ 0xff
 800727c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007280:	f001 f9ec 	bl	800865c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007284:	f001 f9ba 	bl	80085fc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800728e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007290:	e011      	b.n	80072b6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	691b      	ldr	r3, [r3, #16]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d012      	beq.n	80072c0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	3310      	adds	r3, #16
 800729e:	4618      	mov	r0, r3
 80072a0:	f000 fcdc 	bl	8007c5c <xTaskRemoveFromEventList>
 80072a4:	4603      	mov	r3, r0
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d001      	beq.n	80072ae <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80072aa:	f000 fdb5 	bl	8007e18 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80072ae:	7bbb      	ldrb	r3, [r7, #14]
 80072b0:	3b01      	subs	r3, #1
 80072b2:	b2db      	uxtb	r3, r3
 80072b4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80072b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	dce9      	bgt.n	8007292 <prvUnlockQueue+0x60>
 80072be:	e000      	b.n	80072c2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80072c0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	22ff      	movs	r2, #255	@ 0xff
 80072c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80072ca:	f001 f9c7 	bl	800865c <vPortExitCritical>
}
 80072ce:	bf00      	nop
 80072d0:	3710      	adds	r7, #16
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}

080072d6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80072d6:	b580      	push	{r7, lr}
 80072d8:	b084      	sub	sp, #16
 80072da:	af00      	add	r7, sp, #0
 80072dc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80072de:	f001 f98d 	bl	80085fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d102      	bne.n	80072f0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80072ea:	2301      	movs	r3, #1
 80072ec:	60fb      	str	r3, [r7, #12]
 80072ee:	e001      	b.n	80072f4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80072f0:	2300      	movs	r3, #0
 80072f2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80072f4:	f001 f9b2 	bl	800865c <vPortExitCritical>

	return xReturn;
 80072f8:	68fb      	ldr	r3, [r7, #12]
}
 80072fa:	4618      	mov	r0, r3
 80072fc:	3710      	adds	r7, #16
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}

08007302 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007302:	b580      	push	{r7, lr}
 8007304:	b084      	sub	sp, #16
 8007306:	af00      	add	r7, sp, #0
 8007308:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800730a:	f001 f977 	bl	80085fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007316:	429a      	cmp	r2, r3
 8007318:	d102      	bne.n	8007320 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800731a:	2301      	movs	r3, #1
 800731c:	60fb      	str	r3, [r7, #12]
 800731e:	e001      	b.n	8007324 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007320:	2300      	movs	r3, #0
 8007322:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007324:	f001 f99a 	bl	800865c <vPortExitCritical>

	return xReturn;
 8007328:	68fb      	ldr	r3, [r7, #12]
}
 800732a:	4618      	mov	r0, r3
 800732c:	3710      	adds	r7, #16
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}

08007332 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007332:	b580      	push	{r7, lr}
 8007334:	b08e      	sub	sp, #56	@ 0x38
 8007336:	af04      	add	r7, sp, #16
 8007338:	60f8      	str	r0, [r7, #12]
 800733a:	60b9      	str	r1, [r7, #8]
 800733c:	607a      	str	r2, [r7, #4]
 800733e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007342:	2b00      	cmp	r3, #0
 8007344:	d10b      	bne.n	800735e <xTaskCreateStatic+0x2c>
	__asm volatile
 8007346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800734a:	f383 8811 	msr	BASEPRI, r3
 800734e:	f3bf 8f6f 	isb	sy
 8007352:	f3bf 8f4f 	dsb	sy
 8007356:	623b      	str	r3, [r7, #32]
}
 8007358:	bf00      	nop
 800735a:	bf00      	nop
 800735c:	e7fd      	b.n	800735a <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800735e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007360:	2b00      	cmp	r3, #0
 8007362:	d10b      	bne.n	800737c <xTaskCreateStatic+0x4a>
	__asm volatile
 8007364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007368:	f383 8811 	msr	BASEPRI, r3
 800736c:	f3bf 8f6f 	isb	sy
 8007370:	f3bf 8f4f 	dsb	sy
 8007374:	61fb      	str	r3, [r7, #28]
}
 8007376:	bf00      	nop
 8007378:	bf00      	nop
 800737a:	e7fd      	b.n	8007378 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800737c:	2354      	movs	r3, #84	@ 0x54
 800737e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007380:	693b      	ldr	r3, [r7, #16]
 8007382:	2b54      	cmp	r3, #84	@ 0x54
 8007384:	d00b      	beq.n	800739e <xTaskCreateStatic+0x6c>
	__asm volatile
 8007386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800738a:	f383 8811 	msr	BASEPRI, r3
 800738e:	f3bf 8f6f 	isb	sy
 8007392:	f3bf 8f4f 	dsb	sy
 8007396:	61bb      	str	r3, [r7, #24]
}
 8007398:	bf00      	nop
 800739a:	bf00      	nop
 800739c:	e7fd      	b.n	800739a <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800739e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80073a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d01e      	beq.n	80073e4 <xTaskCreateStatic+0xb2>
 80073a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d01b      	beq.n	80073e4 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80073ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073ae:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80073b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80073b4:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80073b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b8:	2202      	movs	r2, #2
 80073ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80073be:	2300      	movs	r3, #0
 80073c0:	9303      	str	r3, [sp, #12]
 80073c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073c4:	9302      	str	r3, [sp, #8]
 80073c6:	f107 0314 	add.w	r3, r7, #20
 80073ca:	9301      	str	r3, [sp, #4]
 80073cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ce:	9300      	str	r3, [sp, #0]
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	687a      	ldr	r2, [r7, #4]
 80073d4:	68b9      	ldr	r1, [r7, #8]
 80073d6:	68f8      	ldr	r0, [r7, #12]
 80073d8:	f000 f850 	bl	800747c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80073dc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80073de:	f000 f8d5 	bl	800758c <prvAddNewTaskToReadyList>
 80073e2:	e001      	b.n	80073e8 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80073e4:	2300      	movs	r3, #0
 80073e6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80073e8:	697b      	ldr	r3, [r7, #20]
	}
 80073ea:	4618      	mov	r0, r3
 80073ec:	3728      	adds	r7, #40	@ 0x28
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bd80      	pop	{r7, pc}

080073f2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80073f2:	b580      	push	{r7, lr}
 80073f4:	b08c      	sub	sp, #48	@ 0x30
 80073f6:	af04      	add	r7, sp, #16
 80073f8:	60f8      	str	r0, [r7, #12]
 80073fa:	60b9      	str	r1, [r7, #8]
 80073fc:	603b      	str	r3, [r7, #0]
 80073fe:	4613      	mov	r3, r2
 8007400:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007402:	88fb      	ldrh	r3, [r7, #6]
 8007404:	009b      	lsls	r3, r3, #2
 8007406:	4618      	mov	r0, r3
 8007408:	f001 f9fa 	bl	8008800 <pvPortMalloc>
 800740c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800740e:	697b      	ldr	r3, [r7, #20]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d00e      	beq.n	8007432 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007414:	2054      	movs	r0, #84	@ 0x54
 8007416:	f001 f9f3 	bl	8008800 <pvPortMalloc>
 800741a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800741c:	69fb      	ldr	r3, [r7, #28]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d003      	beq.n	800742a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007422:	69fb      	ldr	r3, [r7, #28]
 8007424:	697a      	ldr	r2, [r7, #20]
 8007426:	631a      	str	r2, [r3, #48]	@ 0x30
 8007428:	e005      	b.n	8007436 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800742a:	6978      	ldr	r0, [r7, #20]
 800742c:	f001 fab6 	bl	800899c <vPortFree>
 8007430:	e001      	b.n	8007436 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007432:	2300      	movs	r3, #0
 8007434:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007436:	69fb      	ldr	r3, [r7, #28]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d017      	beq.n	800746c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800743c:	69fb      	ldr	r3, [r7, #28]
 800743e:	2200      	movs	r2, #0
 8007440:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007444:	88fa      	ldrh	r2, [r7, #6]
 8007446:	2300      	movs	r3, #0
 8007448:	9303      	str	r3, [sp, #12]
 800744a:	69fb      	ldr	r3, [r7, #28]
 800744c:	9302      	str	r3, [sp, #8]
 800744e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007450:	9301      	str	r3, [sp, #4]
 8007452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007454:	9300      	str	r3, [sp, #0]
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	68b9      	ldr	r1, [r7, #8]
 800745a:	68f8      	ldr	r0, [r7, #12]
 800745c:	f000 f80e 	bl	800747c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007460:	69f8      	ldr	r0, [r7, #28]
 8007462:	f000 f893 	bl	800758c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007466:	2301      	movs	r3, #1
 8007468:	61bb      	str	r3, [r7, #24]
 800746a:	e002      	b.n	8007472 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800746c:	f04f 33ff 	mov.w	r3, #4294967295
 8007470:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007472:	69bb      	ldr	r3, [r7, #24]
	}
 8007474:	4618      	mov	r0, r3
 8007476:	3720      	adds	r7, #32
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}

0800747c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b088      	sub	sp, #32
 8007480:	af00      	add	r7, sp, #0
 8007482:	60f8      	str	r0, [r7, #12]
 8007484:	60b9      	str	r1, [r7, #8]
 8007486:	607a      	str	r2, [r7, #4]
 8007488:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800748a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800748c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007494:	3b01      	subs	r3, #1
 8007496:	009b      	lsls	r3, r3, #2
 8007498:	4413      	add	r3, r2
 800749a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800749c:	69bb      	ldr	r3, [r7, #24]
 800749e:	f023 0307 	bic.w	r3, r3, #7
 80074a2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80074a4:	69bb      	ldr	r3, [r7, #24]
 80074a6:	f003 0307 	and.w	r3, r3, #7
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d00b      	beq.n	80074c6 <prvInitialiseNewTask+0x4a>
	__asm volatile
 80074ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074b2:	f383 8811 	msr	BASEPRI, r3
 80074b6:	f3bf 8f6f 	isb	sy
 80074ba:	f3bf 8f4f 	dsb	sy
 80074be:	617b      	str	r3, [r7, #20]
}
 80074c0:	bf00      	nop
 80074c2:	bf00      	nop
 80074c4:	e7fd      	b.n	80074c2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d01f      	beq.n	800750c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80074cc:	2300      	movs	r3, #0
 80074ce:	61fb      	str	r3, [r7, #28]
 80074d0:	e012      	b.n	80074f8 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80074d2:	68ba      	ldr	r2, [r7, #8]
 80074d4:	69fb      	ldr	r3, [r7, #28]
 80074d6:	4413      	add	r3, r2
 80074d8:	7819      	ldrb	r1, [r3, #0]
 80074da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074dc:	69fb      	ldr	r3, [r7, #28]
 80074de:	4413      	add	r3, r2
 80074e0:	3334      	adds	r3, #52	@ 0x34
 80074e2:	460a      	mov	r2, r1
 80074e4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80074e6:	68ba      	ldr	r2, [r7, #8]
 80074e8:	69fb      	ldr	r3, [r7, #28]
 80074ea:	4413      	add	r3, r2
 80074ec:	781b      	ldrb	r3, [r3, #0]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d006      	beq.n	8007500 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80074f2:	69fb      	ldr	r3, [r7, #28]
 80074f4:	3301      	adds	r3, #1
 80074f6:	61fb      	str	r3, [r7, #28]
 80074f8:	69fb      	ldr	r3, [r7, #28]
 80074fa:	2b0f      	cmp	r3, #15
 80074fc:	d9e9      	bls.n	80074d2 <prvInitialiseNewTask+0x56>
 80074fe:	e000      	b.n	8007502 <prvInitialiseNewTask+0x86>
			{
				break;
 8007500:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007504:	2200      	movs	r2, #0
 8007506:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800750a:	e003      	b.n	8007514 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800750c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800750e:	2200      	movs	r2, #0
 8007510:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007516:	2b06      	cmp	r3, #6
 8007518:	d901      	bls.n	800751e <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800751a:	2306      	movs	r3, #6
 800751c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800751e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007520:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007522:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007526:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007528:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800752a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800752c:	2200      	movs	r2, #0
 800752e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007532:	3304      	adds	r3, #4
 8007534:	4618      	mov	r0, r3
 8007536:	f7fe ff9c 	bl	8006472 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800753a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800753c:	3318      	adds	r3, #24
 800753e:	4618      	mov	r0, r3
 8007540:	f7fe ff97 	bl	8006472 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007546:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007548:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800754a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800754c:	f1c3 0207 	rsb	r2, r3, #7
 8007550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007552:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007554:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007556:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007558:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800755a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800755c:	2200      	movs	r2, #0
 800755e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007562:	2200      	movs	r2, #0
 8007564:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007568:	683a      	ldr	r2, [r7, #0]
 800756a:	68f9      	ldr	r1, [r7, #12]
 800756c:	69b8      	ldr	r0, [r7, #24]
 800756e:	f000 ff55 	bl	800841c <pxPortInitialiseStack>
 8007572:	4602      	mov	r2, r0
 8007574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007576:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800757a:	2b00      	cmp	r3, #0
 800757c:	d002      	beq.n	8007584 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800757e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007580:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007582:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007584:	bf00      	nop
 8007586:	3720      	adds	r7, #32
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}

0800758c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b082      	sub	sp, #8
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007594:	f001 f832 	bl	80085fc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007598:	4b24      	ldr	r3, [pc, #144]	@ (800762c <prvAddNewTaskToReadyList+0xa0>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	3301      	adds	r3, #1
 800759e:	4a23      	ldr	r2, [pc, #140]	@ (800762c <prvAddNewTaskToReadyList+0xa0>)
 80075a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80075a2:	4b23      	ldr	r3, [pc, #140]	@ (8007630 <prvAddNewTaskToReadyList+0xa4>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d109      	bne.n	80075be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80075aa:	4a21      	ldr	r2, [pc, #132]	@ (8007630 <prvAddNewTaskToReadyList+0xa4>)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80075b0:	4b1e      	ldr	r3, [pc, #120]	@ (800762c <prvAddNewTaskToReadyList+0xa0>)
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	2b01      	cmp	r3, #1
 80075b6:	d110      	bne.n	80075da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80075b8:	f000 fc4c 	bl	8007e54 <prvInitialiseTaskLists>
 80075bc:	e00d      	b.n	80075da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80075be:	4b1d      	ldr	r3, [pc, #116]	@ (8007634 <prvAddNewTaskToReadyList+0xa8>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d109      	bne.n	80075da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80075c6:	4b1a      	ldr	r3, [pc, #104]	@ (8007630 <prvAddNewTaskToReadyList+0xa4>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075d0:	429a      	cmp	r2, r3
 80075d2:	d802      	bhi.n	80075da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80075d4:	4a16      	ldr	r2, [pc, #88]	@ (8007630 <prvAddNewTaskToReadyList+0xa4>)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80075da:	4b17      	ldr	r3, [pc, #92]	@ (8007638 <prvAddNewTaskToReadyList+0xac>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	3301      	adds	r3, #1
 80075e0:	4a15      	ldr	r2, [pc, #84]	@ (8007638 <prvAddNewTaskToReadyList+0xac>)
 80075e2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075e8:	2201      	movs	r2, #1
 80075ea:	409a      	lsls	r2, r3
 80075ec:	4b13      	ldr	r3, [pc, #76]	@ (800763c <prvAddNewTaskToReadyList+0xb0>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4313      	orrs	r3, r2
 80075f2:	4a12      	ldr	r2, [pc, #72]	@ (800763c <prvAddNewTaskToReadyList+0xb0>)
 80075f4:	6013      	str	r3, [r2, #0]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075fa:	4613      	mov	r3, r2
 80075fc:	009b      	lsls	r3, r3, #2
 80075fe:	4413      	add	r3, r2
 8007600:	009b      	lsls	r3, r3, #2
 8007602:	4a0f      	ldr	r2, [pc, #60]	@ (8007640 <prvAddNewTaskToReadyList+0xb4>)
 8007604:	441a      	add	r2, r3
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	3304      	adds	r3, #4
 800760a:	4619      	mov	r1, r3
 800760c:	4610      	mov	r0, r2
 800760e:	f7fe ff3c 	bl	800648a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007612:	f001 f823 	bl	800865c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007616:	4b07      	ldr	r3, [pc, #28]	@ (8007634 <prvAddNewTaskToReadyList+0xa8>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d001      	beq.n	8007622 <prvAddNewTaskToReadyList+0x96>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800761e:	4b04      	ldr	r3, [pc, #16]	@ (8007630 <prvAddNewTaskToReadyList+0xa4>)
 8007620:	681b      	ldr	r3, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007622:	bf00      	nop
 8007624:	3708      	adds	r7, #8
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}
 800762a:	bf00      	nop
 800762c:	20000654 	.word	0x20000654
 8007630:	20000554 	.word	0x20000554
 8007634:	20000660 	.word	0x20000660
 8007638:	20000670 	.word	0x20000670
 800763c:	2000065c 	.word	0x2000065c
 8007640:	20000558 	.word	0x20000558

08007644 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007644:	b580      	push	{r7, lr}
 8007646:	b084      	sub	sp, #16
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800764c:	2300      	movs	r3, #0
 800764e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d018      	beq.n	8007688 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007656:	4b14      	ldr	r3, [pc, #80]	@ (80076a8 <vTaskDelay+0x64>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d00b      	beq.n	8007676 <vTaskDelay+0x32>
	__asm volatile
 800765e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007662:	f383 8811 	msr	BASEPRI, r3
 8007666:	f3bf 8f6f 	isb	sy
 800766a:	f3bf 8f4f 	dsb	sy
 800766e:	60bb      	str	r3, [r7, #8]
}
 8007670:	bf00      	nop
 8007672:	bf00      	nop
 8007674:	e7fd      	b.n	8007672 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007676:	f000 f91b 	bl	80078b0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800767a:	2100      	movs	r1, #0
 800767c:	6878      	ldr	r0, [r7, #4]
 800767e:	f000 fe67 	bl	8008350 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007682:	f000 f923 	bl	80078cc <xTaskResumeAll>
 8007686:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d107      	bne.n	800769e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800768e:	4b07      	ldr	r3, [pc, #28]	@ (80076ac <vTaskDelay+0x68>)
 8007690:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007694:	601a      	str	r2, [r3, #0]
 8007696:	f3bf 8f4f 	dsb	sy
 800769a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800769e:	bf00      	nop
 80076a0:	3710      	adds	r7, #16
 80076a2:	46bd      	mov	sp, r7
 80076a4:	bd80      	pop	{r7, pc}
 80076a6:	bf00      	nop
 80076a8:	2000067c 	.word	0x2000067c
 80076ac:	e000ed04 	.word	0xe000ed04

080076b0 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b088      	sub	sp, #32
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
 80076b8:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 80076ba:	2300      	movs	r3, #0
 80076bc:	61fb      	str	r3, [r7, #28]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	2b06      	cmp	r3, #6
 80076c2:	d90b      	bls.n	80076dc <vTaskPrioritySet+0x2c>
	__asm volatile
 80076c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076c8:	f383 8811 	msr	BASEPRI, r3
 80076cc:	f3bf 8f6f 	isb	sy
 80076d0:	f3bf 8f4f 	dsb	sy
 80076d4:	60fb      	str	r3, [r7, #12]
}
 80076d6:	bf00      	nop
 80076d8:	bf00      	nop
 80076da:	e7fd      	b.n	80076d8 <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	2b06      	cmp	r3, #6
 80076e0:	d901      	bls.n	80076e6 <vTaskPrioritySet+0x36>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80076e2:	2306      	movs	r3, #6
 80076e4:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 80076e6:	f000 ff89 	bl	80085fc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d102      	bne.n	80076f6 <vTaskPrioritySet+0x46>
 80076f0:	4b3b      	ldr	r3, [pc, #236]	@ (80077e0 <vTaskPrioritySet+0x130>)
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	e000      	b.n	80076f8 <vTaskPrioritySet+0x48>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	61bb      	str	r3, [r7, #24]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 80076fa:	69bb      	ldr	r3, [r7, #24]
 80076fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076fe:	617b      	str	r3, [r7, #20]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 8007700:	697a      	ldr	r2, [r7, #20]
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	429a      	cmp	r2, r3
 8007706:	d064      	beq.n	80077d2 <vTaskPrioritySet+0x122>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 8007708:	683a      	ldr	r2, [r7, #0]
 800770a:	697b      	ldr	r3, [r7, #20]
 800770c:	429a      	cmp	r2, r3
 800770e:	d90d      	bls.n	800772c <vTaskPrioritySet+0x7c>
				{
					if( pxTCB != pxCurrentTCB )
 8007710:	4b33      	ldr	r3, [pc, #204]	@ (80077e0 <vTaskPrioritySet+0x130>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	69ba      	ldr	r2, [r7, #24]
 8007716:	429a      	cmp	r2, r3
 8007718:	d00f      	beq.n	800773a <vTaskPrioritySet+0x8a>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 800771a:	4b31      	ldr	r3, [pc, #196]	@ (80077e0 <vTaskPrioritySet+0x130>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007720:	683a      	ldr	r2, [r7, #0]
 8007722:	429a      	cmp	r2, r3
 8007724:	d309      	bcc.n	800773a <vTaskPrioritySet+0x8a>
						{
							xYieldRequired = pdTRUE;
 8007726:	2301      	movs	r3, #1
 8007728:	61fb      	str	r3, [r7, #28]
 800772a:	e006      	b.n	800773a <vTaskPrioritySet+0x8a>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 800772c:	4b2c      	ldr	r3, [pc, #176]	@ (80077e0 <vTaskPrioritySet+0x130>)
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	69ba      	ldr	r2, [r7, #24]
 8007732:	429a      	cmp	r2, r3
 8007734:	d101      	bne.n	800773a <vTaskPrioritySet+0x8a>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 8007736:	2301      	movs	r3, #1
 8007738:	61fb      	str	r3, [r7, #28]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800773a:	69bb      	ldr	r3, [r7, #24]
 800773c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800773e:	613b      	str	r3, [r7, #16]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 8007740:	69bb      	ldr	r3, [r7, #24]
 8007742:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007744:	69bb      	ldr	r3, [r7, #24]
 8007746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007748:	429a      	cmp	r2, r3
 800774a:	d102      	bne.n	8007752 <vTaskPrioritySet+0xa2>
					{
						pxTCB->uxPriority = uxNewPriority;
 800774c:	69bb      	ldr	r3, [r7, #24]
 800774e:	683a      	ldr	r2, [r7, #0]
 8007750:	62da      	str	r2, [r3, #44]	@ 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 8007752:	69bb      	ldr	r3, [r7, #24]
 8007754:	683a      	ldr	r2, [r7, #0]
 8007756:	645a      	str	r2, [r3, #68]	@ 0x44
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007758:	69bb      	ldr	r3, [r7, #24]
 800775a:	699b      	ldr	r3, [r3, #24]
 800775c:	2b00      	cmp	r3, #0
 800775e:	db04      	blt.n	800776a <vTaskPrioritySet+0xba>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	f1c3 0207 	rsb	r2, r3, #7
 8007766:	69bb      	ldr	r3, [r7, #24]
 8007768:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800776a:	69bb      	ldr	r3, [r7, #24]
 800776c:	6959      	ldr	r1, [r3, #20]
 800776e:	693a      	ldr	r2, [r7, #16]
 8007770:	4613      	mov	r3, r2
 8007772:	009b      	lsls	r3, r3, #2
 8007774:	4413      	add	r3, r2
 8007776:	009b      	lsls	r3, r3, #2
 8007778:	4a1a      	ldr	r2, [pc, #104]	@ (80077e4 <vTaskPrioritySet+0x134>)
 800777a:	4413      	add	r3, r2
 800777c:	4299      	cmp	r1, r3
 800777e:	d128      	bne.n	80077d2 <vTaskPrioritySet+0x122>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007780:	69bb      	ldr	r3, [r7, #24]
 8007782:	3304      	adds	r3, #4
 8007784:	4618      	mov	r0, r3
 8007786:	f7fe fedb 	bl	8006540 <uxListRemove>
 800778a:	4603      	mov	r3, r0
 800778c:	2b00      	cmp	r3, #0
 800778e:	d109      	bne.n	80077a4 <vTaskPrioritySet+0xf4>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
 8007790:	2201      	movs	r2, #1
 8007792:	693b      	ldr	r3, [r7, #16]
 8007794:	fa02 f303 	lsl.w	r3, r2, r3
 8007798:	43da      	mvns	r2, r3
 800779a:	4b13      	ldr	r3, [pc, #76]	@ (80077e8 <vTaskPrioritySet+0x138>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4013      	ands	r3, r2
 80077a0:	4a11      	ldr	r2, [pc, #68]	@ (80077e8 <vTaskPrioritySet+0x138>)
 80077a2:	6013      	str	r3, [r2, #0]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 80077a4:	69bb      	ldr	r3, [r7, #24]
 80077a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077a8:	2201      	movs	r2, #1
 80077aa:	409a      	lsls	r2, r3
 80077ac:	4b0e      	ldr	r3, [pc, #56]	@ (80077e8 <vTaskPrioritySet+0x138>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	4313      	orrs	r3, r2
 80077b2:	4a0d      	ldr	r2, [pc, #52]	@ (80077e8 <vTaskPrioritySet+0x138>)
 80077b4:	6013      	str	r3, [r2, #0]
 80077b6:	69bb      	ldr	r3, [r7, #24]
 80077b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077ba:	4613      	mov	r3, r2
 80077bc:	009b      	lsls	r3, r3, #2
 80077be:	4413      	add	r3, r2
 80077c0:	009b      	lsls	r3, r3, #2
 80077c2:	4a08      	ldr	r2, [pc, #32]	@ (80077e4 <vTaskPrioritySet+0x134>)
 80077c4:	441a      	add	r2, r3
 80077c6:	69bb      	ldr	r3, [r7, #24]
 80077c8:	3304      	adds	r3, #4
 80077ca:	4619      	mov	r1, r3
 80077cc:	4610      	mov	r0, r2
 80077ce:	f7fe fe5c 	bl	800648a <vListInsertEnd>
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 80077d2:	f000 ff43 	bl	800865c <vPortExitCritical>
	}
 80077d6:	bf00      	nop
 80077d8:	3720      	adds	r7, #32
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}
 80077de:	bf00      	nop
 80077e0:	20000554 	.word	0x20000554
 80077e4:	20000558 	.word	0x20000558
 80077e8:	2000065c 	.word	0x2000065c

080077ec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b08a      	sub	sp, #40	@ 0x28
 80077f0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80077f2:	2300      	movs	r3, #0
 80077f4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80077f6:	2300      	movs	r3, #0
 80077f8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80077fa:	463a      	mov	r2, r7
 80077fc:	1d39      	adds	r1, r7, #4
 80077fe:	f107 0308 	add.w	r3, r7, #8
 8007802:	4618      	mov	r0, r3
 8007804:	f7f9 fba0 	bl	8000f48 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007808:	6839      	ldr	r1, [r7, #0]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	68ba      	ldr	r2, [r7, #8]
 800780e:	9202      	str	r2, [sp, #8]
 8007810:	9301      	str	r3, [sp, #4]
 8007812:	2300      	movs	r3, #0
 8007814:	9300      	str	r3, [sp, #0]
 8007816:	2300      	movs	r3, #0
 8007818:	460a      	mov	r2, r1
 800781a:	491f      	ldr	r1, [pc, #124]	@ (8007898 <vTaskStartScheduler+0xac>)
 800781c:	481f      	ldr	r0, [pc, #124]	@ (800789c <vTaskStartScheduler+0xb0>)
 800781e:	f7ff fd88 	bl	8007332 <xTaskCreateStatic>
 8007822:	4603      	mov	r3, r0
 8007824:	4a1e      	ldr	r2, [pc, #120]	@ (80078a0 <vTaskStartScheduler+0xb4>)
 8007826:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007828:	4b1d      	ldr	r3, [pc, #116]	@ (80078a0 <vTaskStartScheduler+0xb4>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d002      	beq.n	8007836 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007830:	2301      	movs	r3, #1
 8007832:	617b      	str	r3, [r7, #20]
 8007834:	e001      	b.n	800783a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007836:	2300      	movs	r3, #0
 8007838:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	2b01      	cmp	r3, #1
 800783e:	d116      	bne.n	800786e <vTaskStartScheduler+0x82>
	__asm volatile
 8007840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007844:	f383 8811 	msr	BASEPRI, r3
 8007848:	f3bf 8f6f 	isb	sy
 800784c:	f3bf 8f4f 	dsb	sy
 8007850:	613b      	str	r3, [r7, #16]
}
 8007852:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007854:	4b13      	ldr	r3, [pc, #76]	@ (80078a4 <vTaskStartScheduler+0xb8>)
 8007856:	f04f 32ff 	mov.w	r2, #4294967295
 800785a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800785c:	4b12      	ldr	r3, [pc, #72]	@ (80078a8 <vTaskStartScheduler+0xbc>)
 800785e:	2201      	movs	r2, #1
 8007860:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007862:	4b12      	ldr	r3, [pc, #72]	@ (80078ac <vTaskStartScheduler+0xc0>)
 8007864:	2200      	movs	r2, #0
 8007866:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007868:	f000 fe56 	bl	8008518 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800786c:	e00f      	b.n	800788e <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007874:	d10b      	bne.n	800788e <vTaskStartScheduler+0xa2>
	__asm volatile
 8007876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800787a:	f383 8811 	msr	BASEPRI, r3
 800787e:	f3bf 8f6f 	isb	sy
 8007882:	f3bf 8f4f 	dsb	sy
 8007886:	60fb      	str	r3, [r7, #12]
}
 8007888:	bf00      	nop
 800788a:	bf00      	nop
 800788c:	e7fd      	b.n	800788a <vTaskStartScheduler+0x9e>
}
 800788e:	bf00      	nop
 8007890:	3718      	adds	r7, #24
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}
 8007896:	bf00      	nop
 8007898:	0800a628 	.word	0x0800a628
 800789c:	08007e31 	.word	0x08007e31
 80078a0:	20000678 	.word	0x20000678
 80078a4:	20000674 	.word	0x20000674
 80078a8:	20000660 	.word	0x20000660
 80078ac:	20000658 	.word	0x20000658

080078b0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80078b0:	b480      	push	{r7}
 80078b2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80078b4:	4b04      	ldr	r3, [pc, #16]	@ (80078c8 <vTaskSuspendAll+0x18>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	3301      	adds	r3, #1
 80078ba:	4a03      	ldr	r2, [pc, #12]	@ (80078c8 <vTaskSuspendAll+0x18>)
 80078bc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80078be:	bf00      	nop
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bc80      	pop	{r7}
 80078c4:	4770      	bx	lr
 80078c6:	bf00      	nop
 80078c8:	2000067c 	.word	0x2000067c

080078cc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b084      	sub	sp, #16
 80078d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80078d2:	2300      	movs	r3, #0
 80078d4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80078d6:	2300      	movs	r3, #0
 80078d8:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80078da:	4b3c      	ldr	r3, [pc, #240]	@ (80079cc <xTaskResumeAll+0x100>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d10b      	bne.n	80078fa <xTaskResumeAll+0x2e>
	__asm volatile
 80078e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078e6:	f383 8811 	msr	BASEPRI, r3
 80078ea:	f3bf 8f6f 	isb	sy
 80078ee:	f3bf 8f4f 	dsb	sy
 80078f2:	603b      	str	r3, [r7, #0]
}
 80078f4:	bf00      	nop
 80078f6:	bf00      	nop
 80078f8:	e7fd      	b.n	80078f6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80078fa:	f000 fe7f 	bl	80085fc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80078fe:	4b33      	ldr	r3, [pc, #204]	@ (80079cc <xTaskResumeAll+0x100>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	3b01      	subs	r3, #1
 8007904:	4a31      	ldr	r2, [pc, #196]	@ (80079cc <xTaskResumeAll+0x100>)
 8007906:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007908:	4b30      	ldr	r3, [pc, #192]	@ (80079cc <xTaskResumeAll+0x100>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d155      	bne.n	80079bc <xTaskResumeAll+0xf0>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007910:	4b2f      	ldr	r3, [pc, #188]	@ (80079d0 <xTaskResumeAll+0x104>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d051      	beq.n	80079bc <xTaskResumeAll+0xf0>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007918:	e02e      	b.n	8007978 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800791a:	4b2e      	ldr	r3, [pc, #184]	@ (80079d4 <xTaskResumeAll+0x108>)
 800791c:	68db      	ldr	r3, [r3, #12]
 800791e:	68db      	ldr	r3, [r3, #12]
 8007920:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	3318      	adds	r3, #24
 8007926:	4618      	mov	r0, r3
 8007928:	f7fe fe0a 	bl	8006540 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	3304      	adds	r3, #4
 8007930:	4618      	mov	r0, r3
 8007932:	f7fe fe05 	bl	8006540 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800793a:	2201      	movs	r2, #1
 800793c:	409a      	lsls	r2, r3
 800793e:	4b26      	ldr	r3, [pc, #152]	@ (80079d8 <xTaskResumeAll+0x10c>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	4313      	orrs	r3, r2
 8007944:	4a24      	ldr	r2, [pc, #144]	@ (80079d8 <xTaskResumeAll+0x10c>)
 8007946:	6013      	str	r3, [r2, #0]
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800794c:	4613      	mov	r3, r2
 800794e:	009b      	lsls	r3, r3, #2
 8007950:	4413      	add	r3, r2
 8007952:	009b      	lsls	r3, r3, #2
 8007954:	4a21      	ldr	r2, [pc, #132]	@ (80079dc <xTaskResumeAll+0x110>)
 8007956:	441a      	add	r2, r3
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	3304      	adds	r3, #4
 800795c:	4619      	mov	r1, r3
 800795e:	4610      	mov	r0, r2
 8007960:	f7fe fd93 	bl	800648a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007968:	4b1d      	ldr	r3, [pc, #116]	@ (80079e0 <xTaskResumeAll+0x114>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800796e:	429a      	cmp	r2, r3
 8007970:	d302      	bcc.n	8007978 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007972:	4b1c      	ldr	r3, [pc, #112]	@ (80079e4 <xTaskResumeAll+0x118>)
 8007974:	2201      	movs	r2, #1
 8007976:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007978:	4b16      	ldr	r3, [pc, #88]	@ (80079d4 <xTaskResumeAll+0x108>)
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d1cc      	bne.n	800791a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d001      	beq.n	800798a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007986:	f000 fb03 	bl	8007f90 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800798a:	4b17      	ldr	r3, [pc, #92]	@ (80079e8 <xTaskResumeAll+0x11c>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	60bb      	str	r3, [r7, #8]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d010      	beq.n	80079b8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007996:	f000 f849 	bl	8007a2c <xTaskIncrementTick>
 800799a:	4603      	mov	r3, r0
 800799c:	2b00      	cmp	r3, #0
 800799e:	d002      	beq.n	80079a6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80079a0:	4b10      	ldr	r3, [pc, #64]	@ (80079e4 <xTaskResumeAll+0x118>)
 80079a2:	2201      	movs	r2, #1
 80079a4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	3b01      	subs	r3, #1
 80079aa:	60bb      	str	r3, [r7, #8]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d1f1      	bne.n	8007996 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80079b2:	4b0d      	ldr	r3, [pc, #52]	@ (80079e8 <xTaskResumeAll+0x11c>)
 80079b4:	2200      	movs	r2, #0
 80079b6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80079b8:	4b0a      	ldr	r3, [pc, #40]	@ (80079e4 <xTaskResumeAll+0x118>)
 80079ba:	681b      	ldr	r3, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80079bc:	f000 fe4e 	bl	800865c <vPortExitCritical>

	return xAlreadyYielded;
 80079c0:	687b      	ldr	r3, [r7, #4]
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	3710      	adds	r7, #16
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bd80      	pop	{r7, pc}
 80079ca:	bf00      	nop
 80079cc:	2000067c 	.word	0x2000067c
 80079d0:	20000654 	.word	0x20000654
 80079d4:	20000614 	.word	0x20000614
 80079d8:	2000065c 	.word	0x2000065c
 80079dc:	20000558 	.word	0x20000558
 80079e0:	20000554 	.word	0x20000554
 80079e4:	20000668 	.word	0x20000668
 80079e8:	20000664 	.word	0x20000664

080079ec <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80079ec:	b480      	push	{r7}
 80079ee:	b083      	sub	sp, #12
 80079f0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80079f2:	4b04      	ldr	r3, [pc, #16]	@ (8007a04 <xTaskGetTickCount+0x18>)
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80079f8:	687b      	ldr	r3, [r7, #4]
}
 80079fa:	4618      	mov	r0, r3
 80079fc:	370c      	adds	r7, #12
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bc80      	pop	{r7}
 8007a02:	4770      	bx	lr
 8007a04:	20000658 	.word	0x20000658

08007a08 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b082      	sub	sp, #8
 8007a0c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007a0e:	f000 feb7 	bl	8008780 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8007a12:	2300      	movs	r3, #0
 8007a14:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8007a16:	4b04      	ldr	r3, [pc, #16]	@ (8007a28 <xTaskGetTickCountFromISR+0x20>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007a1c:	683b      	ldr	r3, [r7, #0]
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3708      	adds	r7, #8
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}
 8007a26:	bf00      	nop
 8007a28:	20000658 	.word	0x20000658

08007a2c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b086      	sub	sp, #24
 8007a30:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007a32:	2300      	movs	r3, #0
 8007a34:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a36:	4b3f      	ldr	r3, [pc, #252]	@ (8007b34 <xTaskIncrementTick+0x108>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d170      	bne.n	8007b20 <xTaskIncrementTick+0xf4>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007a3e:	4b3e      	ldr	r3, [pc, #248]	@ (8007b38 <xTaskIncrementTick+0x10c>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	3301      	adds	r3, #1
 8007a44:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007a46:	4a3c      	ldr	r2, [pc, #240]	@ (8007b38 <xTaskIncrementTick+0x10c>)
 8007a48:	693b      	ldr	r3, [r7, #16]
 8007a4a:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007a4c:	693b      	ldr	r3, [r7, #16]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d121      	bne.n	8007a96 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007a52:	4b3a      	ldr	r3, [pc, #232]	@ (8007b3c <xTaskIncrementTick+0x110>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d00b      	beq.n	8007a74 <xTaskIncrementTick+0x48>
	__asm volatile
 8007a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a60:	f383 8811 	msr	BASEPRI, r3
 8007a64:	f3bf 8f6f 	isb	sy
 8007a68:	f3bf 8f4f 	dsb	sy
 8007a6c:	603b      	str	r3, [r7, #0]
}
 8007a6e:	bf00      	nop
 8007a70:	bf00      	nop
 8007a72:	e7fd      	b.n	8007a70 <xTaskIncrementTick+0x44>
 8007a74:	4b31      	ldr	r3, [pc, #196]	@ (8007b3c <xTaskIncrementTick+0x110>)
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	60fb      	str	r3, [r7, #12]
 8007a7a:	4b31      	ldr	r3, [pc, #196]	@ (8007b40 <xTaskIncrementTick+0x114>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	4a2f      	ldr	r2, [pc, #188]	@ (8007b3c <xTaskIncrementTick+0x110>)
 8007a80:	6013      	str	r3, [r2, #0]
 8007a82:	4a2f      	ldr	r2, [pc, #188]	@ (8007b40 <xTaskIncrementTick+0x114>)
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	6013      	str	r3, [r2, #0]
 8007a88:	4b2e      	ldr	r3, [pc, #184]	@ (8007b44 <xTaskIncrementTick+0x118>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	3301      	adds	r3, #1
 8007a8e:	4a2d      	ldr	r2, [pc, #180]	@ (8007b44 <xTaskIncrementTick+0x118>)
 8007a90:	6013      	str	r3, [r2, #0]
 8007a92:	f000 fa7d 	bl	8007f90 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007a96:	4b2c      	ldr	r3, [pc, #176]	@ (8007b48 <xTaskIncrementTick+0x11c>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	693a      	ldr	r2, [r7, #16]
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	d344      	bcc.n	8007b2a <xTaskIncrementTick+0xfe>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007aa0:	4b26      	ldr	r3, [pc, #152]	@ (8007b3c <xTaskIncrementTick+0x110>)
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d104      	bne.n	8007ab4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007aaa:	4b27      	ldr	r3, [pc, #156]	@ (8007b48 <xTaskIncrementTick+0x11c>)
 8007aac:	f04f 32ff 	mov.w	r2, #4294967295
 8007ab0:	601a      	str	r2, [r3, #0]
					break;
 8007ab2:	e03a      	b.n	8007b2a <xTaskIncrementTick+0xfe>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ab4:	4b21      	ldr	r3, [pc, #132]	@ (8007b3c <xTaskIncrementTick+0x110>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	68db      	ldr	r3, [r3, #12]
 8007aba:	68db      	ldr	r3, [r3, #12]
 8007abc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007abe:	68bb      	ldr	r3, [r7, #8]
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007ac4:	693a      	ldr	r2, [r7, #16]
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	429a      	cmp	r2, r3
 8007aca:	d203      	bcs.n	8007ad4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007acc:	4a1e      	ldr	r2, [pc, #120]	@ (8007b48 <xTaskIncrementTick+0x11c>)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007ad2:	e02a      	b.n	8007b2a <xTaskIncrementTick+0xfe>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ad4:	68bb      	ldr	r3, [r7, #8]
 8007ad6:	3304      	adds	r3, #4
 8007ad8:	4618      	mov	r0, r3
 8007ada:	f7fe fd31 	bl	8006540 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d004      	beq.n	8007af0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	3318      	adds	r3, #24
 8007aea:	4618      	mov	r0, r3
 8007aec:	f7fe fd28 	bl	8006540 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007af4:	2201      	movs	r2, #1
 8007af6:	409a      	lsls	r2, r3
 8007af8:	4b14      	ldr	r3, [pc, #80]	@ (8007b4c <xTaskIncrementTick+0x120>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	4313      	orrs	r3, r2
 8007afe:	4a13      	ldr	r2, [pc, #76]	@ (8007b4c <xTaskIncrementTick+0x120>)
 8007b00:	6013      	str	r3, [r2, #0]
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b06:	4613      	mov	r3, r2
 8007b08:	009b      	lsls	r3, r3, #2
 8007b0a:	4413      	add	r3, r2
 8007b0c:	009b      	lsls	r3, r3, #2
 8007b0e:	4a10      	ldr	r2, [pc, #64]	@ (8007b50 <xTaskIncrementTick+0x124>)
 8007b10:	441a      	add	r2, r3
 8007b12:	68bb      	ldr	r3, [r7, #8]
 8007b14:	3304      	adds	r3, #4
 8007b16:	4619      	mov	r1, r3
 8007b18:	4610      	mov	r0, r2
 8007b1a:	f7fe fcb6 	bl	800648a <vListInsertEnd>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b1e:	e7bf      	b.n	8007aa0 <xTaskIncrementTick+0x74>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007b20:	4b0c      	ldr	r3, [pc, #48]	@ (8007b54 <xTaskIncrementTick+0x128>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	3301      	adds	r3, #1
 8007b26:	4a0b      	ldr	r2, [pc, #44]	@ (8007b54 <xTaskIncrementTick+0x128>)
 8007b28:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007b2a:	697b      	ldr	r3, [r7, #20]
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	3718      	adds	r7, #24
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bd80      	pop	{r7, pc}
 8007b34:	2000067c 	.word	0x2000067c
 8007b38:	20000658 	.word	0x20000658
 8007b3c:	2000060c 	.word	0x2000060c
 8007b40:	20000610 	.word	0x20000610
 8007b44:	2000066c 	.word	0x2000066c
 8007b48:	20000674 	.word	0x20000674
 8007b4c:	2000065c 	.word	0x2000065c
 8007b50:	20000558 	.word	0x20000558
 8007b54:	20000664 	.word	0x20000664

08007b58 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b087      	sub	sp, #28
 8007b5c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007b5e:	4b27      	ldr	r3, [pc, #156]	@ (8007bfc <vTaskSwitchContext+0xa4>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d003      	beq.n	8007b6e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007b66:	4b26      	ldr	r3, [pc, #152]	@ (8007c00 <vTaskSwitchContext+0xa8>)
 8007b68:	2201      	movs	r2, #1
 8007b6a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007b6c:	e040      	b.n	8007bf0 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8007b6e:	4b24      	ldr	r3, [pc, #144]	@ (8007c00 <vTaskSwitchContext+0xa8>)
 8007b70:	2200      	movs	r2, #0
 8007b72:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b74:	4b23      	ldr	r3, [pc, #140]	@ (8007c04 <vTaskSwitchContext+0xac>)
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	fab3 f383 	clz	r3, r3
 8007b80:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007b82:	7afb      	ldrb	r3, [r7, #11]
 8007b84:	f1c3 031f 	rsb	r3, r3, #31
 8007b88:	617b      	str	r3, [r7, #20]
 8007b8a:	491f      	ldr	r1, [pc, #124]	@ (8007c08 <vTaskSwitchContext+0xb0>)
 8007b8c:	697a      	ldr	r2, [r7, #20]
 8007b8e:	4613      	mov	r3, r2
 8007b90:	009b      	lsls	r3, r3, #2
 8007b92:	4413      	add	r3, r2
 8007b94:	009b      	lsls	r3, r3, #2
 8007b96:	440b      	add	r3, r1
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d10b      	bne.n	8007bb6 <vTaskSwitchContext+0x5e>
	__asm volatile
 8007b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ba2:	f383 8811 	msr	BASEPRI, r3
 8007ba6:	f3bf 8f6f 	isb	sy
 8007baa:	f3bf 8f4f 	dsb	sy
 8007bae:	607b      	str	r3, [r7, #4]
}
 8007bb0:	bf00      	nop
 8007bb2:	bf00      	nop
 8007bb4:	e7fd      	b.n	8007bb2 <vTaskSwitchContext+0x5a>
 8007bb6:	697a      	ldr	r2, [r7, #20]
 8007bb8:	4613      	mov	r3, r2
 8007bba:	009b      	lsls	r3, r3, #2
 8007bbc:	4413      	add	r3, r2
 8007bbe:	009b      	lsls	r3, r3, #2
 8007bc0:	4a11      	ldr	r2, [pc, #68]	@ (8007c08 <vTaskSwitchContext+0xb0>)
 8007bc2:	4413      	add	r3, r2
 8007bc4:	613b      	str	r3, [r7, #16]
 8007bc6:	693b      	ldr	r3, [r7, #16]
 8007bc8:	685b      	ldr	r3, [r3, #4]
 8007bca:	685a      	ldr	r2, [r3, #4]
 8007bcc:	693b      	ldr	r3, [r7, #16]
 8007bce:	605a      	str	r2, [r3, #4]
 8007bd0:	693b      	ldr	r3, [r7, #16]
 8007bd2:	685a      	ldr	r2, [r3, #4]
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	3308      	adds	r3, #8
 8007bd8:	429a      	cmp	r2, r3
 8007bda:	d104      	bne.n	8007be6 <vTaskSwitchContext+0x8e>
 8007bdc:	693b      	ldr	r3, [r7, #16]
 8007bde:	685b      	ldr	r3, [r3, #4]
 8007be0:	685a      	ldr	r2, [r3, #4]
 8007be2:	693b      	ldr	r3, [r7, #16]
 8007be4:	605a      	str	r2, [r3, #4]
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	685b      	ldr	r3, [r3, #4]
 8007bea:	68db      	ldr	r3, [r3, #12]
 8007bec:	4a07      	ldr	r2, [pc, #28]	@ (8007c0c <vTaskSwitchContext+0xb4>)
 8007bee:	6013      	str	r3, [r2, #0]
}
 8007bf0:	bf00      	nop
 8007bf2:	371c      	adds	r7, #28
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	bc80      	pop	{r7}
 8007bf8:	4770      	bx	lr
 8007bfa:	bf00      	nop
 8007bfc:	2000067c 	.word	0x2000067c
 8007c00:	20000668 	.word	0x20000668
 8007c04:	2000065c 	.word	0x2000065c
 8007c08:	20000558 	.word	0x20000558
 8007c0c:	20000554 	.word	0x20000554

08007c10 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b084      	sub	sp, #16
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
 8007c18:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d10b      	bne.n	8007c38 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007c20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c24:	f383 8811 	msr	BASEPRI, r3
 8007c28:	f3bf 8f6f 	isb	sy
 8007c2c:	f3bf 8f4f 	dsb	sy
 8007c30:	60fb      	str	r3, [r7, #12]
}
 8007c32:	bf00      	nop
 8007c34:	bf00      	nop
 8007c36:	e7fd      	b.n	8007c34 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007c38:	4b07      	ldr	r3, [pc, #28]	@ (8007c58 <vTaskPlaceOnEventList+0x48>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	3318      	adds	r3, #24
 8007c3e:	4619      	mov	r1, r3
 8007c40:	6878      	ldr	r0, [r7, #4]
 8007c42:	f7fe fc45 	bl	80064d0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007c46:	2101      	movs	r1, #1
 8007c48:	6838      	ldr	r0, [r7, #0]
 8007c4a:	f000 fb81 	bl	8008350 <prvAddCurrentTaskToDelayedList>
}
 8007c4e:	bf00      	nop
 8007c50:	3710      	adds	r7, #16
 8007c52:	46bd      	mov	sp, r7
 8007c54:	bd80      	pop	{r7, pc}
 8007c56:	bf00      	nop
 8007c58:	20000554 	.word	0x20000554

08007c5c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b086      	sub	sp, #24
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	68db      	ldr	r3, [r3, #12]
 8007c68:	68db      	ldr	r3, [r3, #12]
 8007c6a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007c6c:	693b      	ldr	r3, [r7, #16]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d10b      	bne.n	8007c8a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c76:	f383 8811 	msr	BASEPRI, r3
 8007c7a:	f3bf 8f6f 	isb	sy
 8007c7e:	f3bf 8f4f 	dsb	sy
 8007c82:	60fb      	str	r3, [r7, #12]
}
 8007c84:	bf00      	nop
 8007c86:	bf00      	nop
 8007c88:	e7fd      	b.n	8007c86 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007c8a:	693b      	ldr	r3, [r7, #16]
 8007c8c:	3318      	adds	r3, #24
 8007c8e:	4618      	mov	r0, r3
 8007c90:	f7fe fc56 	bl	8006540 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c94:	4b1d      	ldr	r3, [pc, #116]	@ (8007d0c <xTaskRemoveFromEventList+0xb0>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d11c      	bne.n	8007cd6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007c9c:	693b      	ldr	r3, [r7, #16]
 8007c9e:	3304      	adds	r3, #4
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	f7fe fc4d 	bl	8006540 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007ca6:	693b      	ldr	r3, [r7, #16]
 8007ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007caa:	2201      	movs	r2, #1
 8007cac:	409a      	lsls	r2, r3
 8007cae:	4b18      	ldr	r3, [pc, #96]	@ (8007d10 <xTaskRemoveFromEventList+0xb4>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	4a16      	ldr	r2, [pc, #88]	@ (8007d10 <xTaskRemoveFromEventList+0xb4>)
 8007cb6:	6013      	str	r3, [r2, #0]
 8007cb8:	693b      	ldr	r3, [r7, #16]
 8007cba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cbc:	4613      	mov	r3, r2
 8007cbe:	009b      	lsls	r3, r3, #2
 8007cc0:	4413      	add	r3, r2
 8007cc2:	009b      	lsls	r3, r3, #2
 8007cc4:	4a13      	ldr	r2, [pc, #76]	@ (8007d14 <xTaskRemoveFromEventList+0xb8>)
 8007cc6:	441a      	add	r2, r3
 8007cc8:	693b      	ldr	r3, [r7, #16]
 8007cca:	3304      	adds	r3, #4
 8007ccc:	4619      	mov	r1, r3
 8007cce:	4610      	mov	r0, r2
 8007cd0:	f7fe fbdb 	bl	800648a <vListInsertEnd>
 8007cd4:	e005      	b.n	8007ce2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007cd6:	693b      	ldr	r3, [r7, #16]
 8007cd8:	3318      	adds	r3, #24
 8007cda:	4619      	mov	r1, r3
 8007cdc:	480e      	ldr	r0, [pc, #56]	@ (8007d18 <xTaskRemoveFromEventList+0xbc>)
 8007cde:	f7fe fbd4 	bl	800648a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007ce2:	693b      	ldr	r3, [r7, #16]
 8007ce4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8007d1c <xTaskRemoveFromEventList+0xc0>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cec:	429a      	cmp	r2, r3
 8007cee:	d905      	bls.n	8007cfc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007cf4:	4b0a      	ldr	r3, [pc, #40]	@ (8007d20 <xTaskRemoveFromEventList+0xc4>)
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	601a      	str	r2, [r3, #0]
 8007cfa:	e001      	b.n	8007d00 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007d00:	697b      	ldr	r3, [r7, #20]
}
 8007d02:	4618      	mov	r0, r3
 8007d04:	3718      	adds	r7, #24
 8007d06:	46bd      	mov	sp, r7
 8007d08:	bd80      	pop	{r7, pc}
 8007d0a:	bf00      	nop
 8007d0c:	2000067c 	.word	0x2000067c
 8007d10:	2000065c 	.word	0x2000065c
 8007d14:	20000558 	.word	0x20000558
 8007d18:	20000614 	.word	0x20000614
 8007d1c:	20000554 	.word	0x20000554
 8007d20:	20000668 	.word	0x20000668

08007d24 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007d24:	b480      	push	{r7}
 8007d26:	b083      	sub	sp, #12
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007d2c:	4b06      	ldr	r3, [pc, #24]	@ (8007d48 <vTaskInternalSetTimeOutState+0x24>)
 8007d2e:	681a      	ldr	r2, [r3, #0]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007d34:	4b05      	ldr	r3, [pc, #20]	@ (8007d4c <vTaskInternalSetTimeOutState+0x28>)
 8007d36:	681a      	ldr	r2, [r3, #0]
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	605a      	str	r2, [r3, #4]
}
 8007d3c:	bf00      	nop
 8007d3e:	370c      	adds	r7, #12
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bc80      	pop	{r7}
 8007d44:	4770      	bx	lr
 8007d46:	bf00      	nop
 8007d48:	2000066c 	.word	0x2000066c
 8007d4c:	20000658 	.word	0x20000658

08007d50 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b088      	sub	sp, #32
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
 8007d58:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d10b      	bne.n	8007d78 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d64:	f383 8811 	msr	BASEPRI, r3
 8007d68:	f3bf 8f6f 	isb	sy
 8007d6c:	f3bf 8f4f 	dsb	sy
 8007d70:	613b      	str	r3, [r7, #16]
}
 8007d72:	bf00      	nop
 8007d74:	bf00      	nop
 8007d76:	e7fd      	b.n	8007d74 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d10b      	bne.n	8007d96 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d82:	f383 8811 	msr	BASEPRI, r3
 8007d86:	f3bf 8f6f 	isb	sy
 8007d8a:	f3bf 8f4f 	dsb	sy
 8007d8e:	60fb      	str	r3, [r7, #12]
}
 8007d90:	bf00      	nop
 8007d92:	bf00      	nop
 8007d94:	e7fd      	b.n	8007d92 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007d96:	f000 fc31 	bl	80085fc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007d9a:	4b1d      	ldr	r3, [pc, #116]	@ (8007e10 <xTaskCheckForTimeOut+0xc0>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	685b      	ldr	r3, [r3, #4]
 8007da4:	69ba      	ldr	r2, [r7, #24]
 8007da6:	1ad3      	subs	r3, r2, r3
 8007da8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007db2:	d102      	bne.n	8007dba <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007db4:	2300      	movs	r3, #0
 8007db6:	61fb      	str	r3, [r7, #28]
 8007db8:	e023      	b.n	8007e02 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681a      	ldr	r2, [r3, #0]
 8007dbe:	4b15      	ldr	r3, [pc, #84]	@ (8007e14 <xTaskCheckForTimeOut+0xc4>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	429a      	cmp	r2, r3
 8007dc4:	d007      	beq.n	8007dd6 <xTaskCheckForTimeOut+0x86>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	685b      	ldr	r3, [r3, #4]
 8007dca:	69ba      	ldr	r2, [r7, #24]
 8007dcc:	429a      	cmp	r2, r3
 8007dce:	d302      	bcc.n	8007dd6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	61fb      	str	r3, [r7, #28]
 8007dd4:	e015      	b.n	8007e02 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	697a      	ldr	r2, [r7, #20]
 8007ddc:	429a      	cmp	r2, r3
 8007dde:	d20b      	bcs.n	8007df8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	681a      	ldr	r2, [r3, #0]
 8007de4:	697b      	ldr	r3, [r7, #20]
 8007de6:	1ad2      	subs	r2, r2, r3
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007dec:	6878      	ldr	r0, [r7, #4]
 8007dee:	f7ff ff99 	bl	8007d24 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007df2:	2300      	movs	r3, #0
 8007df4:	61fb      	str	r3, [r7, #28]
 8007df6:	e004      	b.n	8007e02 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007dfe:	2301      	movs	r3, #1
 8007e00:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007e02:	f000 fc2b 	bl	800865c <vPortExitCritical>

	return xReturn;
 8007e06:	69fb      	ldr	r3, [r7, #28]
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3720      	adds	r7, #32
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}
 8007e10:	20000658 	.word	0x20000658
 8007e14:	2000066c 	.word	0x2000066c

08007e18 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007e18:	b480      	push	{r7}
 8007e1a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007e1c:	4b03      	ldr	r3, [pc, #12]	@ (8007e2c <vTaskMissedYield+0x14>)
 8007e1e:	2201      	movs	r2, #1
 8007e20:	601a      	str	r2, [r3, #0]
}
 8007e22:	bf00      	nop
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bc80      	pop	{r7}
 8007e28:	4770      	bx	lr
 8007e2a:	bf00      	nop
 8007e2c:	20000668 	.word	0x20000668

08007e30 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b082      	sub	sp, #8
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007e38:	f000 f84c 	bl	8007ed4 <prvCheckTasksWaitingTermination>
		{
			/* If we are not using preemption we keep forcing a task switch to
			see if any other task has become available.  If we are using
			preemption we don't need to do this as any task becoming available
			will automatically get the processor anyway. */
			taskYIELD();
 8007e3c:	4b04      	ldr	r3, [pc, #16]	@ (8007e50 <prvIdleTask+0x20>)
 8007e3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e42:	601a      	str	r2, [r3, #0]
 8007e44:	f3bf 8f4f 	dsb	sy
 8007e48:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007e4c:	bf00      	nop
 8007e4e:	e7f3      	b.n	8007e38 <prvIdleTask+0x8>
 8007e50:	e000ed04 	.word	0xe000ed04

08007e54 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b082      	sub	sp, #8
 8007e58:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	607b      	str	r3, [r7, #4]
 8007e5e:	e00c      	b.n	8007e7a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007e60:	687a      	ldr	r2, [r7, #4]
 8007e62:	4613      	mov	r3, r2
 8007e64:	009b      	lsls	r3, r3, #2
 8007e66:	4413      	add	r3, r2
 8007e68:	009b      	lsls	r3, r3, #2
 8007e6a:	4a12      	ldr	r2, [pc, #72]	@ (8007eb4 <prvInitialiseTaskLists+0x60>)
 8007e6c:	4413      	add	r3, r2
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f7fe fae0 	bl	8006434 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	3301      	adds	r3, #1
 8007e78:	607b      	str	r3, [r7, #4]
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2b06      	cmp	r3, #6
 8007e7e:	d9ef      	bls.n	8007e60 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007e80:	480d      	ldr	r0, [pc, #52]	@ (8007eb8 <prvInitialiseTaskLists+0x64>)
 8007e82:	f7fe fad7 	bl	8006434 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007e86:	480d      	ldr	r0, [pc, #52]	@ (8007ebc <prvInitialiseTaskLists+0x68>)
 8007e88:	f7fe fad4 	bl	8006434 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007e8c:	480c      	ldr	r0, [pc, #48]	@ (8007ec0 <prvInitialiseTaskLists+0x6c>)
 8007e8e:	f7fe fad1 	bl	8006434 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007e92:	480c      	ldr	r0, [pc, #48]	@ (8007ec4 <prvInitialiseTaskLists+0x70>)
 8007e94:	f7fe face 	bl	8006434 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007e98:	480b      	ldr	r0, [pc, #44]	@ (8007ec8 <prvInitialiseTaskLists+0x74>)
 8007e9a:	f7fe facb 	bl	8006434 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007e9e:	4b0b      	ldr	r3, [pc, #44]	@ (8007ecc <prvInitialiseTaskLists+0x78>)
 8007ea0:	4a05      	ldr	r2, [pc, #20]	@ (8007eb8 <prvInitialiseTaskLists+0x64>)
 8007ea2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007ea4:	4b0a      	ldr	r3, [pc, #40]	@ (8007ed0 <prvInitialiseTaskLists+0x7c>)
 8007ea6:	4a05      	ldr	r2, [pc, #20]	@ (8007ebc <prvInitialiseTaskLists+0x68>)
 8007ea8:	601a      	str	r2, [r3, #0]
}
 8007eaa:	bf00      	nop
 8007eac:	3708      	adds	r7, #8
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bd80      	pop	{r7, pc}
 8007eb2:	bf00      	nop
 8007eb4:	20000558 	.word	0x20000558
 8007eb8:	200005e4 	.word	0x200005e4
 8007ebc:	200005f8 	.word	0x200005f8
 8007ec0:	20000614 	.word	0x20000614
 8007ec4:	20000628 	.word	0x20000628
 8007ec8:	20000640 	.word	0x20000640
 8007ecc:	2000060c 	.word	0x2000060c
 8007ed0:	20000610 	.word	0x20000610

08007ed4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b082      	sub	sp, #8
 8007ed8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007eda:	e019      	b.n	8007f10 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007edc:	f000 fb8e 	bl	80085fc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ee0:	4b10      	ldr	r3, [pc, #64]	@ (8007f24 <prvCheckTasksWaitingTermination+0x50>)
 8007ee2:	68db      	ldr	r3, [r3, #12]
 8007ee4:	68db      	ldr	r3, [r3, #12]
 8007ee6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	3304      	adds	r3, #4
 8007eec:	4618      	mov	r0, r3
 8007eee:	f7fe fb27 	bl	8006540 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8007f28 <prvCheckTasksWaitingTermination+0x54>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	3b01      	subs	r3, #1
 8007ef8:	4a0b      	ldr	r2, [pc, #44]	@ (8007f28 <prvCheckTasksWaitingTermination+0x54>)
 8007efa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007efc:	4b0b      	ldr	r3, [pc, #44]	@ (8007f2c <prvCheckTasksWaitingTermination+0x58>)
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	3b01      	subs	r3, #1
 8007f02:	4a0a      	ldr	r2, [pc, #40]	@ (8007f2c <prvCheckTasksWaitingTermination+0x58>)
 8007f04:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007f06:	f000 fba9 	bl	800865c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	f000 f810 	bl	8007f30 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007f10:	4b06      	ldr	r3, [pc, #24]	@ (8007f2c <prvCheckTasksWaitingTermination+0x58>)
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d1e1      	bne.n	8007edc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007f18:	bf00      	nop
 8007f1a:	bf00      	nop
 8007f1c:	3708      	adds	r7, #8
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bd80      	pop	{r7, pc}
 8007f22:	bf00      	nop
 8007f24:	20000628 	.word	0x20000628
 8007f28:	20000654 	.word	0x20000654
 8007f2c:	2000063c 	.word	0x2000063c

08007f30 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b084      	sub	sp, #16
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d108      	bne.n	8007f54 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f46:	4618      	mov	r0, r3
 8007f48:	f000 fd28 	bl	800899c <vPortFree>
				vPortFree( pxTCB );
 8007f4c:	6878      	ldr	r0, [r7, #4]
 8007f4e:	f000 fd25 	bl	800899c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007f52:	e019      	b.n	8007f88 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007f5a:	2b01      	cmp	r3, #1
 8007f5c:	d103      	bne.n	8007f66 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	f000 fd1c 	bl	800899c <vPortFree>
	}
 8007f64:	e010      	b.n	8007f88 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007f6c:	2b02      	cmp	r3, #2
 8007f6e:	d00b      	beq.n	8007f88 <prvDeleteTCB+0x58>
	__asm volatile
 8007f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f74:	f383 8811 	msr	BASEPRI, r3
 8007f78:	f3bf 8f6f 	isb	sy
 8007f7c:	f3bf 8f4f 	dsb	sy
 8007f80:	60fb      	str	r3, [r7, #12]
}
 8007f82:	bf00      	nop
 8007f84:	bf00      	nop
 8007f86:	e7fd      	b.n	8007f84 <prvDeleteTCB+0x54>
	}
 8007f88:	bf00      	nop
 8007f8a:	3710      	adds	r7, #16
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd80      	pop	{r7, pc}

08007f90 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007f90:	b480      	push	{r7}
 8007f92:	b083      	sub	sp, #12
 8007f94:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f96:	4b0c      	ldr	r3, [pc, #48]	@ (8007fc8 <prvResetNextTaskUnblockTime+0x38>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d104      	bne.n	8007faa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007fa0:	4b0a      	ldr	r3, [pc, #40]	@ (8007fcc <prvResetNextTaskUnblockTime+0x3c>)
 8007fa2:	f04f 32ff 	mov.w	r2, #4294967295
 8007fa6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007fa8:	e008      	b.n	8007fbc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007faa:	4b07      	ldr	r3, [pc, #28]	@ (8007fc8 <prvResetNextTaskUnblockTime+0x38>)
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	68db      	ldr	r3, [r3, #12]
 8007fb0:	68db      	ldr	r3, [r3, #12]
 8007fb2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	685b      	ldr	r3, [r3, #4]
 8007fb8:	4a04      	ldr	r2, [pc, #16]	@ (8007fcc <prvResetNextTaskUnblockTime+0x3c>)
 8007fba:	6013      	str	r3, [r2, #0]
}
 8007fbc:	bf00      	nop
 8007fbe:	370c      	adds	r7, #12
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bc80      	pop	{r7}
 8007fc4:	4770      	bx	lr
 8007fc6:	bf00      	nop
 8007fc8:	2000060c 	.word	0x2000060c
 8007fcc:	20000674 	.word	0x20000674

08007fd0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b083      	sub	sp, #12
 8007fd4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007fd6:	4b0b      	ldr	r3, [pc, #44]	@ (8008004 <xTaskGetSchedulerState+0x34>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d102      	bne.n	8007fe4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007fde:	2301      	movs	r3, #1
 8007fe0:	607b      	str	r3, [r7, #4]
 8007fe2:	e008      	b.n	8007ff6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007fe4:	4b08      	ldr	r3, [pc, #32]	@ (8008008 <xTaskGetSchedulerState+0x38>)
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d102      	bne.n	8007ff2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007fec:	2302      	movs	r3, #2
 8007fee:	607b      	str	r3, [r7, #4]
 8007ff0:	e001      	b.n	8007ff6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007ff6:	687b      	ldr	r3, [r7, #4]
	}
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	370c      	adds	r7, #12
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bc80      	pop	{r7}
 8008000:	4770      	bx	lr
 8008002:	bf00      	nop
 8008004:	20000660 	.word	0x20000660
 8008008:	2000067c 	.word	0x2000067c

0800800c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800800c:	b580      	push	{r7, lr}
 800800e:	b084      	sub	sp, #16
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008018:	2300      	movs	r3, #0
 800801a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d05e      	beq.n	80080e0 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008026:	4b31      	ldr	r3, [pc, #196]	@ (80080ec <xTaskPriorityInherit+0xe0>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800802c:	429a      	cmp	r2, r3
 800802e:	d24e      	bcs.n	80080ce <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	699b      	ldr	r3, [r3, #24]
 8008034:	2b00      	cmp	r3, #0
 8008036:	db06      	blt.n	8008046 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008038:	4b2c      	ldr	r3, [pc, #176]	@ (80080ec <xTaskPriorityInherit+0xe0>)
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800803e:	f1c3 0207 	rsb	r2, r3, #7
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	6959      	ldr	r1, [r3, #20]
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800804e:	4613      	mov	r3, r2
 8008050:	009b      	lsls	r3, r3, #2
 8008052:	4413      	add	r3, r2
 8008054:	009b      	lsls	r3, r3, #2
 8008056:	4a26      	ldr	r2, [pc, #152]	@ (80080f0 <xTaskPriorityInherit+0xe4>)
 8008058:	4413      	add	r3, r2
 800805a:	4299      	cmp	r1, r3
 800805c:	d12f      	bne.n	80080be <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	3304      	adds	r3, #4
 8008062:	4618      	mov	r0, r3
 8008064:	f7fe fa6c 	bl	8006540 <uxListRemove>
 8008068:	4603      	mov	r3, r0
 800806a:	2b00      	cmp	r3, #0
 800806c:	d10a      	bne.n	8008084 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008072:	2201      	movs	r2, #1
 8008074:	fa02 f303 	lsl.w	r3, r2, r3
 8008078:	43da      	mvns	r2, r3
 800807a:	4b1e      	ldr	r3, [pc, #120]	@ (80080f4 <xTaskPriorityInherit+0xe8>)
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4013      	ands	r3, r2
 8008080:	4a1c      	ldr	r2, [pc, #112]	@ (80080f4 <xTaskPriorityInherit+0xe8>)
 8008082:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008084:	4b19      	ldr	r3, [pc, #100]	@ (80080ec <xTaskPriorityInherit+0xe0>)
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800808e:	68bb      	ldr	r3, [r7, #8]
 8008090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008092:	2201      	movs	r2, #1
 8008094:	409a      	lsls	r2, r3
 8008096:	4b17      	ldr	r3, [pc, #92]	@ (80080f4 <xTaskPriorityInherit+0xe8>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	4313      	orrs	r3, r2
 800809c:	4a15      	ldr	r2, [pc, #84]	@ (80080f4 <xTaskPriorityInherit+0xe8>)
 800809e:	6013      	str	r3, [r2, #0]
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080a4:	4613      	mov	r3, r2
 80080a6:	009b      	lsls	r3, r3, #2
 80080a8:	4413      	add	r3, r2
 80080aa:	009b      	lsls	r3, r3, #2
 80080ac:	4a10      	ldr	r2, [pc, #64]	@ (80080f0 <xTaskPriorityInherit+0xe4>)
 80080ae:	441a      	add	r2, r3
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	3304      	adds	r3, #4
 80080b4:	4619      	mov	r1, r3
 80080b6:	4610      	mov	r0, r2
 80080b8:	f7fe f9e7 	bl	800648a <vListInsertEnd>
 80080bc:	e004      	b.n	80080c8 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80080be:	4b0b      	ldr	r3, [pc, #44]	@ (80080ec <xTaskPriorityInherit+0xe0>)
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80080c8:	2301      	movs	r3, #1
 80080ca:	60fb      	str	r3, [r7, #12]
 80080cc:	e008      	b.n	80080e0 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80080d2:	4b06      	ldr	r3, [pc, #24]	@ (80080ec <xTaskPriorityInherit+0xe0>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080d8:	429a      	cmp	r2, r3
 80080da:	d201      	bcs.n	80080e0 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80080dc:	2301      	movs	r3, #1
 80080de:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80080e0:	68fb      	ldr	r3, [r7, #12]
	}
 80080e2:	4618      	mov	r0, r3
 80080e4:	3710      	adds	r7, #16
 80080e6:	46bd      	mov	sp, r7
 80080e8:	bd80      	pop	{r7, pc}
 80080ea:	bf00      	nop
 80080ec:	20000554 	.word	0x20000554
 80080f0:	20000558 	.word	0x20000558
 80080f4:	2000065c 	.word	0x2000065c

080080f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b086      	sub	sp, #24
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008104:	2300      	movs	r3, #0
 8008106:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d070      	beq.n	80081f0 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800810e:	4b3b      	ldr	r3, [pc, #236]	@ (80081fc <xTaskPriorityDisinherit+0x104>)
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	693a      	ldr	r2, [r7, #16]
 8008114:	429a      	cmp	r2, r3
 8008116:	d00b      	beq.n	8008130 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008118:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800811c:	f383 8811 	msr	BASEPRI, r3
 8008120:	f3bf 8f6f 	isb	sy
 8008124:	f3bf 8f4f 	dsb	sy
 8008128:	60fb      	str	r3, [r7, #12]
}
 800812a:	bf00      	nop
 800812c:	bf00      	nop
 800812e:	e7fd      	b.n	800812c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008130:	693b      	ldr	r3, [r7, #16]
 8008132:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008134:	2b00      	cmp	r3, #0
 8008136:	d10b      	bne.n	8008150 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800813c:	f383 8811 	msr	BASEPRI, r3
 8008140:	f3bf 8f6f 	isb	sy
 8008144:	f3bf 8f4f 	dsb	sy
 8008148:	60bb      	str	r3, [r7, #8]
}
 800814a:	bf00      	nop
 800814c:	bf00      	nop
 800814e:	e7fd      	b.n	800814c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008150:	693b      	ldr	r3, [r7, #16]
 8008152:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008154:	1e5a      	subs	r2, r3, #1
 8008156:	693b      	ldr	r3, [r7, #16]
 8008158:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800815a:	693b      	ldr	r3, [r7, #16]
 800815c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800815e:	693b      	ldr	r3, [r7, #16]
 8008160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008162:	429a      	cmp	r2, r3
 8008164:	d044      	beq.n	80081f0 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008166:	693b      	ldr	r3, [r7, #16]
 8008168:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800816a:	2b00      	cmp	r3, #0
 800816c:	d140      	bne.n	80081f0 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800816e:	693b      	ldr	r3, [r7, #16]
 8008170:	3304      	adds	r3, #4
 8008172:	4618      	mov	r0, r3
 8008174:	f7fe f9e4 	bl	8006540 <uxListRemove>
 8008178:	4603      	mov	r3, r0
 800817a:	2b00      	cmp	r3, #0
 800817c:	d115      	bne.n	80081aa <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800817e:	693b      	ldr	r3, [r7, #16]
 8008180:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008182:	491f      	ldr	r1, [pc, #124]	@ (8008200 <xTaskPriorityDisinherit+0x108>)
 8008184:	4613      	mov	r3, r2
 8008186:	009b      	lsls	r3, r3, #2
 8008188:	4413      	add	r3, r2
 800818a:	009b      	lsls	r3, r3, #2
 800818c:	440b      	add	r3, r1
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d10a      	bne.n	80081aa <xTaskPriorityDisinherit+0xb2>
 8008194:	693b      	ldr	r3, [r7, #16]
 8008196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008198:	2201      	movs	r2, #1
 800819a:	fa02 f303 	lsl.w	r3, r2, r3
 800819e:	43da      	mvns	r2, r3
 80081a0:	4b18      	ldr	r3, [pc, #96]	@ (8008204 <xTaskPriorityDisinherit+0x10c>)
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4013      	ands	r3, r2
 80081a6:	4a17      	ldr	r2, [pc, #92]	@ (8008204 <xTaskPriorityDisinherit+0x10c>)
 80081a8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081b6:	f1c3 0207 	rsb	r2, r3, #7
 80081ba:	693b      	ldr	r3, [r7, #16]
 80081bc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081c2:	2201      	movs	r2, #1
 80081c4:	409a      	lsls	r2, r3
 80081c6:	4b0f      	ldr	r3, [pc, #60]	@ (8008204 <xTaskPriorityDisinherit+0x10c>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	4313      	orrs	r3, r2
 80081cc:	4a0d      	ldr	r2, [pc, #52]	@ (8008204 <xTaskPriorityDisinherit+0x10c>)
 80081ce:	6013      	str	r3, [r2, #0]
 80081d0:	693b      	ldr	r3, [r7, #16]
 80081d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081d4:	4613      	mov	r3, r2
 80081d6:	009b      	lsls	r3, r3, #2
 80081d8:	4413      	add	r3, r2
 80081da:	009b      	lsls	r3, r3, #2
 80081dc:	4a08      	ldr	r2, [pc, #32]	@ (8008200 <xTaskPriorityDisinherit+0x108>)
 80081de:	441a      	add	r2, r3
 80081e0:	693b      	ldr	r3, [r7, #16]
 80081e2:	3304      	adds	r3, #4
 80081e4:	4619      	mov	r1, r3
 80081e6:	4610      	mov	r0, r2
 80081e8:	f7fe f94f 	bl	800648a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80081ec:	2301      	movs	r3, #1
 80081ee:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80081f0:	697b      	ldr	r3, [r7, #20]
	}
 80081f2:	4618      	mov	r0, r3
 80081f4:	3718      	adds	r7, #24
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}
 80081fa:	bf00      	nop
 80081fc:	20000554 	.word	0x20000554
 8008200:	20000558 	.word	0x20000558
 8008204:	2000065c 	.word	0x2000065c

08008208 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008208:	b580      	push	{r7, lr}
 800820a:	b088      	sub	sp, #32
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
 8008210:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008216:	2301      	movs	r3, #1
 8008218:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d079      	beq.n	8008314 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008220:	69bb      	ldr	r3, [r7, #24]
 8008222:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008224:	2b00      	cmp	r3, #0
 8008226:	d10b      	bne.n	8008240 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800822c:	f383 8811 	msr	BASEPRI, r3
 8008230:	f3bf 8f6f 	isb	sy
 8008234:	f3bf 8f4f 	dsb	sy
 8008238:	60fb      	str	r3, [r7, #12]
}
 800823a:	bf00      	nop
 800823c:	bf00      	nop
 800823e:	e7fd      	b.n	800823c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008240:	69bb      	ldr	r3, [r7, #24]
 8008242:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008244:	683a      	ldr	r2, [r7, #0]
 8008246:	429a      	cmp	r2, r3
 8008248:	d902      	bls.n	8008250 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800824a:	683b      	ldr	r3, [r7, #0]
 800824c:	61fb      	str	r3, [r7, #28]
 800824e:	e002      	b.n	8008256 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008250:	69bb      	ldr	r3, [r7, #24]
 8008252:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008254:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008256:	69bb      	ldr	r3, [r7, #24]
 8008258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800825a:	69fa      	ldr	r2, [r7, #28]
 800825c:	429a      	cmp	r2, r3
 800825e:	d059      	beq.n	8008314 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008260:	69bb      	ldr	r3, [r7, #24]
 8008262:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008264:	697a      	ldr	r2, [r7, #20]
 8008266:	429a      	cmp	r2, r3
 8008268:	d154      	bne.n	8008314 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800826a:	4b2c      	ldr	r3, [pc, #176]	@ (800831c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	69ba      	ldr	r2, [r7, #24]
 8008270:	429a      	cmp	r2, r3
 8008272:	d10b      	bne.n	800828c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8008274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008278:	f383 8811 	msr	BASEPRI, r3
 800827c:	f3bf 8f6f 	isb	sy
 8008280:	f3bf 8f4f 	dsb	sy
 8008284:	60bb      	str	r3, [r7, #8]
}
 8008286:	bf00      	nop
 8008288:	bf00      	nop
 800828a:	e7fd      	b.n	8008288 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800828c:	69bb      	ldr	r3, [r7, #24]
 800828e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008290:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008292:	69bb      	ldr	r3, [r7, #24]
 8008294:	69fa      	ldr	r2, [r7, #28]
 8008296:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008298:	69bb      	ldr	r3, [r7, #24]
 800829a:	699b      	ldr	r3, [r3, #24]
 800829c:	2b00      	cmp	r3, #0
 800829e:	db04      	blt.n	80082aa <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80082a0:	69fb      	ldr	r3, [r7, #28]
 80082a2:	f1c3 0207 	rsb	r2, r3, #7
 80082a6:	69bb      	ldr	r3, [r7, #24]
 80082a8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80082aa:	69bb      	ldr	r3, [r7, #24]
 80082ac:	6959      	ldr	r1, [r3, #20]
 80082ae:	693a      	ldr	r2, [r7, #16]
 80082b0:	4613      	mov	r3, r2
 80082b2:	009b      	lsls	r3, r3, #2
 80082b4:	4413      	add	r3, r2
 80082b6:	009b      	lsls	r3, r3, #2
 80082b8:	4a19      	ldr	r2, [pc, #100]	@ (8008320 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80082ba:	4413      	add	r3, r2
 80082bc:	4299      	cmp	r1, r3
 80082be:	d129      	bne.n	8008314 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80082c0:	69bb      	ldr	r3, [r7, #24]
 80082c2:	3304      	adds	r3, #4
 80082c4:	4618      	mov	r0, r3
 80082c6:	f7fe f93b 	bl	8006540 <uxListRemove>
 80082ca:	4603      	mov	r3, r0
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d10a      	bne.n	80082e6 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80082d0:	69bb      	ldr	r3, [r7, #24]
 80082d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082d4:	2201      	movs	r2, #1
 80082d6:	fa02 f303 	lsl.w	r3, r2, r3
 80082da:	43da      	mvns	r2, r3
 80082dc:	4b11      	ldr	r3, [pc, #68]	@ (8008324 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	4013      	ands	r3, r2
 80082e2:	4a10      	ldr	r2, [pc, #64]	@ (8008324 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80082e4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80082e6:	69bb      	ldr	r3, [r7, #24]
 80082e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082ea:	2201      	movs	r2, #1
 80082ec:	409a      	lsls	r2, r3
 80082ee:	4b0d      	ldr	r3, [pc, #52]	@ (8008324 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4313      	orrs	r3, r2
 80082f4:	4a0b      	ldr	r2, [pc, #44]	@ (8008324 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80082f6:	6013      	str	r3, [r2, #0]
 80082f8:	69bb      	ldr	r3, [r7, #24]
 80082fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082fc:	4613      	mov	r3, r2
 80082fe:	009b      	lsls	r3, r3, #2
 8008300:	4413      	add	r3, r2
 8008302:	009b      	lsls	r3, r3, #2
 8008304:	4a06      	ldr	r2, [pc, #24]	@ (8008320 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8008306:	441a      	add	r2, r3
 8008308:	69bb      	ldr	r3, [r7, #24]
 800830a:	3304      	adds	r3, #4
 800830c:	4619      	mov	r1, r3
 800830e:	4610      	mov	r0, r2
 8008310:	f7fe f8bb 	bl	800648a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008314:	bf00      	nop
 8008316:	3720      	adds	r7, #32
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}
 800831c:	20000554 	.word	0x20000554
 8008320:	20000558 	.word	0x20000558
 8008324:	2000065c 	.word	0x2000065c

08008328 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008328:	b480      	push	{r7}
 800832a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800832c:	4b07      	ldr	r3, [pc, #28]	@ (800834c <pvTaskIncrementMutexHeldCount+0x24>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d004      	beq.n	800833e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008334:	4b05      	ldr	r3, [pc, #20]	@ (800834c <pvTaskIncrementMutexHeldCount+0x24>)
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800833a:	3201      	adds	r2, #1
 800833c:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800833e:	4b03      	ldr	r3, [pc, #12]	@ (800834c <pvTaskIncrementMutexHeldCount+0x24>)
 8008340:	681b      	ldr	r3, [r3, #0]
	}
 8008342:	4618      	mov	r0, r3
 8008344:	46bd      	mov	sp, r7
 8008346:	bc80      	pop	{r7}
 8008348:	4770      	bx	lr
 800834a:	bf00      	nop
 800834c:	20000554 	.word	0x20000554

08008350 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b084      	sub	sp, #16
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
 8008358:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800835a:	4b29      	ldr	r3, [pc, #164]	@ (8008400 <prvAddCurrentTaskToDelayedList+0xb0>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008360:	4b28      	ldr	r3, [pc, #160]	@ (8008404 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	3304      	adds	r3, #4
 8008366:	4618      	mov	r0, r3
 8008368:	f7fe f8ea 	bl	8006540 <uxListRemove>
 800836c:	4603      	mov	r3, r0
 800836e:	2b00      	cmp	r3, #0
 8008370:	d10b      	bne.n	800838a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008372:	4b24      	ldr	r3, [pc, #144]	@ (8008404 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008378:	2201      	movs	r2, #1
 800837a:	fa02 f303 	lsl.w	r3, r2, r3
 800837e:	43da      	mvns	r2, r3
 8008380:	4b21      	ldr	r3, [pc, #132]	@ (8008408 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	4013      	ands	r3, r2
 8008386:	4a20      	ldr	r2, [pc, #128]	@ (8008408 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008388:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008390:	d10a      	bne.n	80083a8 <prvAddCurrentTaskToDelayedList+0x58>
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d007      	beq.n	80083a8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008398:	4b1a      	ldr	r3, [pc, #104]	@ (8008404 <prvAddCurrentTaskToDelayedList+0xb4>)
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	3304      	adds	r3, #4
 800839e:	4619      	mov	r1, r3
 80083a0:	481a      	ldr	r0, [pc, #104]	@ (800840c <prvAddCurrentTaskToDelayedList+0xbc>)
 80083a2:	f7fe f872 	bl	800648a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80083a6:	e026      	b.n	80083f6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80083a8:	68fa      	ldr	r2, [r7, #12]
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	4413      	add	r3, r2
 80083ae:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80083b0:	4b14      	ldr	r3, [pc, #80]	@ (8008404 <prvAddCurrentTaskToDelayedList+0xb4>)
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	68ba      	ldr	r2, [r7, #8]
 80083b6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80083b8:	68ba      	ldr	r2, [r7, #8]
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	429a      	cmp	r2, r3
 80083be:	d209      	bcs.n	80083d4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80083c0:	4b13      	ldr	r3, [pc, #76]	@ (8008410 <prvAddCurrentTaskToDelayedList+0xc0>)
 80083c2:	681a      	ldr	r2, [r3, #0]
 80083c4:	4b0f      	ldr	r3, [pc, #60]	@ (8008404 <prvAddCurrentTaskToDelayedList+0xb4>)
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	3304      	adds	r3, #4
 80083ca:	4619      	mov	r1, r3
 80083cc:	4610      	mov	r0, r2
 80083ce:	f7fe f87f 	bl	80064d0 <vListInsert>
}
 80083d2:	e010      	b.n	80083f6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80083d4:	4b0f      	ldr	r3, [pc, #60]	@ (8008414 <prvAddCurrentTaskToDelayedList+0xc4>)
 80083d6:	681a      	ldr	r2, [r3, #0]
 80083d8:	4b0a      	ldr	r3, [pc, #40]	@ (8008404 <prvAddCurrentTaskToDelayedList+0xb4>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	3304      	adds	r3, #4
 80083de:	4619      	mov	r1, r3
 80083e0:	4610      	mov	r0, r2
 80083e2:	f7fe f875 	bl	80064d0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80083e6:	4b0c      	ldr	r3, [pc, #48]	@ (8008418 <prvAddCurrentTaskToDelayedList+0xc8>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	68ba      	ldr	r2, [r7, #8]
 80083ec:	429a      	cmp	r2, r3
 80083ee:	d202      	bcs.n	80083f6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80083f0:	4a09      	ldr	r2, [pc, #36]	@ (8008418 <prvAddCurrentTaskToDelayedList+0xc8>)
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	6013      	str	r3, [r2, #0]
}
 80083f6:	bf00      	nop
 80083f8:	3710      	adds	r7, #16
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}
 80083fe:	bf00      	nop
 8008400:	20000658 	.word	0x20000658
 8008404:	20000554 	.word	0x20000554
 8008408:	2000065c 	.word	0x2000065c
 800840c:	20000640 	.word	0x20000640
 8008410:	20000610 	.word	0x20000610
 8008414:	2000060c 	.word	0x2000060c
 8008418:	20000674 	.word	0x20000674

0800841c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800841c:	b480      	push	{r7}
 800841e:	b085      	sub	sp, #20
 8008420:	af00      	add	r7, sp, #0
 8008422:	60f8      	str	r0, [r7, #12]
 8008424:	60b9      	str	r1, [r7, #8]
 8008426:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	3b04      	subs	r3, #4
 800842c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008434:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	3b04      	subs	r3, #4
 800843a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	f023 0201 	bic.w	r2, r3, #1
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	3b04      	subs	r3, #4
 800844a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800844c:	4a08      	ldr	r2, [pc, #32]	@ (8008470 <pxPortInitialiseStack+0x54>)
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	3b14      	subs	r3, #20
 8008456:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008458:	687a      	ldr	r2, [r7, #4]
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	3b20      	subs	r3, #32
 8008462:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008464:	68fb      	ldr	r3, [r7, #12]
}
 8008466:	4618      	mov	r0, r3
 8008468:	3714      	adds	r7, #20
 800846a:	46bd      	mov	sp, r7
 800846c:	bc80      	pop	{r7}
 800846e:	4770      	bx	lr
 8008470:	08008475 	.word	0x08008475

08008474 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008474:	b480      	push	{r7}
 8008476:	b085      	sub	sp, #20
 8008478:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800847a:	2300      	movs	r3, #0
 800847c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800847e:	4b12      	ldr	r3, [pc, #72]	@ (80084c8 <prvTaskExitError+0x54>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008486:	d00b      	beq.n	80084a0 <prvTaskExitError+0x2c>
	__asm volatile
 8008488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800848c:	f383 8811 	msr	BASEPRI, r3
 8008490:	f3bf 8f6f 	isb	sy
 8008494:	f3bf 8f4f 	dsb	sy
 8008498:	60fb      	str	r3, [r7, #12]
}
 800849a:	bf00      	nop
 800849c:	bf00      	nop
 800849e:	e7fd      	b.n	800849c <prvTaskExitError+0x28>
	__asm volatile
 80084a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084a4:	f383 8811 	msr	BASEPRI, r3
 80084a8:	f3bf 8f6f 	isb	sy
 80084ac:	f3bf 8f4f 	dsb	sy
 80084b0:	60bb      	str	r3, [r7, #8]
}
 80084b2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80084b4:	bf00      	nop
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d0fc      	beq.n	80084b6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80084bc:	bf00      	nop
 80084be:	bf00      	nop
 80084c0:	3714      	adds	r7, #20
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bc80      	pop	{r7}
 80084c6:	4770      	bx	lr
 80084c8:	20000084 	.word	0x20000084
 80084cc:	00000000 	.word	0x00000000

080084d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80084d0:	4b07      	ldr	r3, [pc, #28]	@ (80084f0 <pxCurrentTCBConst2>)
 80084d2:	6819      	ldr	r1, [r3, #0]
 80084d4:	6808      	ldr	r0, [r1, #0]
 80084d6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80084da:	f380 8809 	msr	PSP, r0
 80084de:	f3bf 8f6f 	isb	sy
 80084e2:	f04f 0000 	mov.w	r0, #0
 80084e6:	f380 8811 	msr	BASEPRI, r0
 80084ea:	f04e 0e0d 	orr.w	lr, lr, #13
 80084ee:	4770      	bx	lr

080084f0 <pxCurrentTCBConst2>:
 80084f0:	20000554 	.word	0x20000554
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80084f4:	bf00      	nop
 80084f6:	bf00      	nop

080084f8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80084f8:	4806      	ldr	r0, [pc, #24]	@ (8008514 <prvPortStartFirstTask+0x1c>)
 80084fa:	6800      	ldr	r0, [r0, #0]
 80084fc:	6800      	ldr	r0, [r0, #0]
 80084fe:	f380 8808 	msr	MSP, r0
 8008502:	b662      	cpsie	i
 8008504:	b661      	cpsie	f
 8008506:	f3bf 8f4f 	dsb	sy
 800850a:	f3bf 8f6f 	isb	sy
 800850e:	df00      	svc	0
 8008510:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008512:	bf00      	nop
 8008514:	e000ed08 	.word	0xe000ed08

08008518 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b084      	sub	sp, #16
 800851c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800851e:	4b32      	ldr	r3, [pc, #200]	@ (80085e8 <xPortStartScheduler+0xd0>)
 8008520:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	781b      	ldrb	r3, [r3, #0]
 8008526:	b2db      	uxtb	r3, r3
 8008528:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	22ff      	movs	r2, #255	@ 0xff
 800852e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	781b      	ldrb	r3, [r3, #0]
 8008534:	b2db      	uxtb	r3, r3
 8008536:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008538:	78fb      	ldrb	r3, [r7, #3]
 800853a:	b2db      	uxtb	r3, r3
 800853c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008540:	b2da      	uxtb	r2, r3
 8008542:	4b2a      	ldr	r3, [pc, #168]	@ (80085ec <xPortStartScheduler+0xd4>)
 8008544:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008546:	4b2a      	ldr	r3, [pc, #168]	@ (80085f0 <xPortStartScheduler+0xd8>)
 8008548:	2207      	movs	r2, #7
 800854a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800854c:	e009      	b.n	8008562 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800854e:	4b28      	ldr	r3, [pc, #160]	@ (80085f0 <xPortStartScheduler+0xd8>)
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	3b01      	subs	r3, #1
 8008554:	4a26      	ldr	r2, [pc, #152]	@ (80085f0 <xPortStartScheduler+0xd8>)
 8008556:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008558:	78fb      	ldrb	r3, [r7, #3]
 800855a:	b2db      	uxtb	r3, r3
 800855c:	005b      	lsls	r3, r3, #1
 800855e:	b2db      	uxtb	r3, r3
 8008560:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008562:	78fb      	ldrb	r3, [r7, #3]
 8008564:	b2db      	uxtb	r3, r3
 8008566:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800856a:	2b80      	cmp	r3, #128	@ 0x80
 800856c:	d0ef      	beq.n	800854e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800856e:	4b20      	ldr	r3, [pc, #128]	@ (80085f0 <xPortStartScheduler+0xd8>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f1c3 0307 	rsb	r3, r3, #7
 8008576:	2b04      	cmp	r3, #4
 8008578:	d00b      	beq.n	8008592 <xPortStartScheduler+0x7a>
	__asm volatile
 800857a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800857e:	f383 8811 	msr	BASEPRI, r3
 8008582:	f3bf 8f6f 	isb	sy
 8008586:	f3bf 8f4f 	dsb	sy
 800858a:	60bb      	str	r3, [r7, #8]
}
 800858c:	bf00      	nop
 800858e:	bf00      	nop
 8008590:	e7fd      	b.n	800858e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008592:	4b17      	ldr	r3, [pc, #92]	@ (80085f0 <xPortStartScheduler+0xd8>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	021b      	lsls	r3, r3, #8
 8008598:	4a15      	ldr	r2, [pc, #84]	@ (80085f0 <xPortStartScheduler+0xd8>)
 800859a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800859c:	4b14      	ldr	r3, [pc, #80]	@ (80085f0 <xPortStartScheduler+0xd8>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80085a4:	4a12      	ldr	r2, [pc, #72]	@ (80085f0 <xPortStartScheduler+0xd8>)
 80085a6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	b2da      	uxtb	r2, r3
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80085b0:	4b10      	ldr	r3, [pc, #64]	@ (80085f4 <xPortStartScheduler+0xdc>)
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	4a0f      	ldr	r2, [pc, #60]	@ (80085f4 <xPortStartScheduler+0xdc>)
 80085b6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80085ba:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80085bc:	4b0d      	ldr	r3, [pc, #52]	@ (80085f4 <xPortStartScheduler+0xdc>)
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4a0c      	ldr	r2, [pc, #48]	@ (80085f4 <xPortStartScheduler+0xdc>)
 80085c2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80085c6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80085c8:	f000 f8b8 	bl	800873c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80085cc:	4b0a      	ldr	r3, [pc, #40]	@ (80085f8 <xPortStartScheduler+0xe0>)
 80085ce:	2200      	movs	r2, #0
 80085d0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80085d2:	f7ff ff91 	bl	80084f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80085d6:	f7ff fabf 	bl	8007b58 <vTaskSwitchContext>
	prvTaskExitError();
 80085da:	f7ff ff4b 	bl	8008474 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80085de:	2300      	movs	r3, #0
}
 80085e0:	4618      	mov	r0, r3
 80085e2:	3710      	adds	r7, #16
 80085e4:	46bd      	mov	sp, r7
 80085e6:	bd80      	pop	{r7, pc}
 80085e8:	e000e400 	.word	0xe000e400
 80085ec:	20000680 	.word	0x20000680
 80085f0:	20000684 	.word	0x20000684
 80085f4:	e000ed20 	.word	0xe000ed20
 80085f8:	20000084 	.word	0x20000084

080085fc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80085fc:	b480      	push	{r7}
 80085fe:	b083      	sub	sp, #12
 8008600:	af00      	add	r7, sp, #0
	__asm volatile
 8008602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008606:	f383 8811 	msr	BASEPRI, r3
 800860a:	f3bf 8f6f 	isb	sy
 800860e:	f3bf 8f4f 	dsb	sy
 8008612:	607b      	str	r3, [r7, #4]
}
 8008614:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008616:	4b0f      	ldr	r3, [pc, #60]	@ (8008654 <vPortEnterCritical+0x58>)
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	3301      	adds	r3, #1
 800861c:	4a0d      	ldr	r2, [pc, #52]	@ (8008654 <vPortEnterCritical+0x58>)
 800861e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008620:	4b0c      	ldr	r3, [pc, #48]	@ (8008654 <vPortEnterCritical+0x58>)
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	2b01      	cmp	r3, #1
 8008626:	d110      	bne.n	800864a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008628:	4b0b      	ldr	r3, [pc, #44]	@ (8008658 <vPortEnterCritical+0x5c>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	b2db      	uxtb	r3, r3
 800862e:	2b00      	cmp	r3, #0
 8008630:	d00b      	beq.n	800864a <vPortEnterCritical+0x4e>
	__asm volatile
 8008632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008636:	f383 8811 	msr	BASEPRI, r3
 800863a:	f3bf 8f6f 	isb	sy
 800863e:	f3bf 8f4f 	dsb	sy
 8008642:	603b      	str	r3, [r7, #0]
}
 8008644:	bf00      	nop
 8008646:	bf00      	nop
 8008648:	e7fd      	b.n	8008646 <vPortEnterCritical+0x4a>
	}
}
 800864a:	bf00      	nop
 800864c:	370c      	adds	r7, #12
 800864e:	46bd      	mov	sp, r7
 8008650:	bc80      	pop	{r7}
 8008652:	4770      	bx	lr
 8008654:	20000084 	.word	0x20000084
 8008658:	e000ed04 	.word	0xe000ed04

0800865c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800865c:	b480      	push	{r7}
 800865e:	b083      	sub	sp, #12
 8008660:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008662:	4b12      	ldr	r3, [pc, #72]	@ (80086ac <vPortExitCritical+0x50>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d10b      	bne.n	8008682 <vPortExitCritical+0x26>
	__asm volatile
 800866a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800866e:	f383 8811 	msr	BASEPRI, r3
 8008672:	f3bf 8f6f 	isb	sy
 8008676:	f3bf 8f4f 	dsb	sy
 800867a:	607b      	str	r3, [r7, #4]
}
 800867c:	bf00      	nop
 800867e:	bf00      	nop
 8008680:	e7fd      	b.n	800867e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008682:	4b0a      	ldr	r3, [pc, #40]	@ (80086ac <vPortExitCritical+0x50>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	3b01      	subs	r3, #1
 8008688:	4a08      	ldr	r2, [pc, #32]	@ (80086ac <vPortExitCritical+0x50>)
 800868a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800868c:	4b07      	ldr	r3, [pc, #28]	@ (80086ac <vPortExitCritical+0x50>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d105      	bne.n	80086a0 <vPortExitCritical+0x44>
 8008694:	2300      	movs	r3, #0
 8008696:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	f383 8811 	msr	BASEPRI, r3
}
 800869e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80086a0:	bf00      	nop
 80086a2:	370c      	adds	r7, #12
 80086a4:	46bd      	mov	sp, r7
 80086a6:	bc80      	pop	{r7}
 80086a8:	4770      	bx	lr
 80086aa:	bf00      	nop
 80086ac:	20000084 	.word	0x20000084

080086b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80086b0:	f3ef 8009 	mrs	r0, PSP
 80086b4:	f3bf 8f6f 	isb	sy
 80086b8:	4b0d      	ldr	r3, [pc, #52]	@ (80086f0 <pxCurrentTCBConst>)
 80086ba:	681a      	ldr	r2, [r3, #0]
 80086bc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80086c0:	6010      	str	r0, [r2, #0]
 80086c2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80086c6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80086ca:	f380 8811 	msr	BASEPRI, r0
 80086ce:	f7ff fa43 	bl	8007b58 <vTaskSwitchContext>
 80086d2:	f04f 0000 	mov.w	r0, #0
 80086d6:	f380 8811 	msr	BASEPRI, r0
 80086da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80086de:	6819      	ldr	r1, [r3, #0]
 80086e0:	6808      	ldr	r0, [r1, #0]
 80086e2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80086e6:	f380 8809 	msr	PSP, r0
 80086ea:	f3bf 8f6f 	isb	sy
 80086ee:	4770      	bx	lr

080086f0 <pxCurrentTCBConst>:
 80086f0:	20000554 	.word	0x20000554
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80086f4:	bf00      	nop
 80086f6:	bf00      	nop

080086f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b082      	sub	sp, #8
 80086fc:	af00      	add	r7, sp, #0
	__asm volatile
 80086fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008702:	f383 8811 	msr	BASEPRI, r3
 8008706:	f3bf 8f6f 	isb	sy
 800870a:	f3bf 8f4f 	dsb	sy
 800870e:	607b      	str	r3, [r7, #4]
}
 8008710:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008712:	f7ff f98b 	bl	8007a2c <xTaskIncrementTick>
 8008716:	4603      	mov	r3, r0
 8008718:	2b00      	cmp	r3, #0
 800871a:	d003      	beq.n	8008724 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800871c:	4b06      	ldr	r3, [pc, #24]	@ (8008738 <SysTick_Handler+0x40>)
 800871e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008722:	601a      	str	r2, [r3, #0]
 8008724:	2300      	movs	r3, #0
 8008726:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	f383 8811 	msr	BASEPRI, r3
}
 800872e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008730:	bf00      	nop
 8008732:	3708      	adds	r7, #8
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}
 8008738:	e000ed04 	.word	0xe000ed04

0800873c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800873c:	b480      	push	{r7}
 800873e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008740:	4b0a      	ldr	r3, [pc, #40]	@ (800876c <vPortSetupTimerInterrupt+0x30>)
 8008742:	2200      	movs	r2, #0
 8008744:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008746:	4b0a      	ldr	r3, [pc, #40]	@ (8008770 <vPortSetupTimerInterrupt+0x34>)
 8008748:	2200      	movs	r2, #0
 800874a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800874c:	4b09      	ldr	r3, [pc, #36]	@ (8008774 <vPortSetupTimerInterrupt+0x38>)
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	4a09      	ldr	r2, [pc, #36]	@ (8008778 <vPortSetupTimerInterrupt+0x3c>)
 8008752:	fba2 2303 	umull	r2, r3, r2, r3
 8008756:	099b      	lsrs	r3, r3, #6
 8008758:	4a08      	ldr	r2, [pc, #32]	@ (800877c <vPortSetupTimerInterrupt+0x40>)
 800875a:	3b01      	subs	r3, #1
 800875c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800875e:	4b03      	ldr	r3, [pc, #12]	@ (800876c <vPortSetupTimerInterrupt+0x30>)
 8008760:	2207      	movs	r2, #7
 8008762:	601a      	str	r2, [r3, #0]
}
 8008764:	bf00      	nop
 8008766:	46bd      	mov	sp, r7
 8008768:	bc80      	pop	{r7}
 800876a:	4770      	bx	lr
 800876c:	e000e010 	.word	0xe000e010
 8008770:	e000e018 	.word	0xe000e018
 8008774:	20000078 	.word	0x20000078
 8008778:	10624dd3 	.word	0x10624dd3
 800877c:	e000e014 	.word	0xe000e014

08008780 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008780:	b480      	push	{r7}
 8008782:	b085      	sub	sp, #20
 8008784:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008786:	f3ef 8305 	mrs	r3, IPSR
 800878a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	2b0f      	cmp	r3, #15
 8008790:	d915      	bls.n	80087be <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008792:	4a17      	ldr	r2, [pc, #92]	@ (80087f0 <vPortValidateInterruptPriority+0x70>)
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	4413      	add	r3, r2
 8008798:	781b      	ldrb	r3, [r3, #0]
 800879a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800879c:	4b15      	ldr	r3, [pc, #84]	@ (80087f4 <vPortValidateInterruptPriority+0x74>)
 800879e:	781b      	ldrb	r3, [r3, #0]
 80087a0:	7afa      	ldrb	r2, [r7, #11]
 80087a2:	429a      	cmp	r2, r3
 80087a4:	d20b      	bcs.n	80087be <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80087a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087aa:	f383 8811 	msr	BASEPRI, r3
 80087ae:	f3bf 8f6f 	isb	sy
 80087b2:	f3bf 8f4f 	dsb	sy
 80087b6:	607b      	str	r3, [r7, #4]
}
 80087b8:	bf00      	nop
 80087ba:	bf00      	nop
 80087bc:	e7fd      	b.n	80087ba <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80087be:	4b0e      	ldr	r3, [pc, #56]	@ (80087f8 <vPortValidateInterruptPriority+0x78>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80087c6:	4b0d      	ldr	r3, [pc, #52]	@ (80087fc <vPortValidateInterruptPriority+0x7c>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	429a      	cmp	r2, r3
 80087cc:	d90b      	bls.n	80087e6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80087ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087d2:	f383 8811 	msr	BASEPRI, r3
 80087d6:	f3bf 8f6f 	isb	sy
 80087da:	f3bf 8f4f 	dsb	sy
 80087de:	603b      	str	r3, [r7, #0]
}
 80087e0:	bf00      	nop
 80087e2:	bf00      	nop
 80087e4:	e7fd      	b.n	80087e2 <vPortValidateInterruptPriority+0x62>
	}
 80087e6:	bf00      	nop
 80087e8:	3714      	adds	r7, #20
 80087ea:	46bd      	mov	sp, r7
 80087ec:	bc80      	pop	{r7}
 80087ee:	4770      	bx	lr
 80087f0:	e000e3f0 	.word	0xe000e3f0
 80087f4:	20000680 	.word	0x20000680
 80087f8:	e000ed0c 	.word	0xe000ed0c
 80087fc:	20000684 	.word	0x20000684

08008800 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b08a      	sub	sp, #40	@ 0x28
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008808:	2300      	movs	r3, #0
 800880a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800880c:	f7ff f850 	bl	80078b0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008810:	4b5c      	ldr	r3, [pc, #368]	@ (8008984 <pvPortMalloc+0x184>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d101      	bne.n	800881c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008818:	f000 f924 	bl	8008a64 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800881c:	4b5a      	ldr	r3, [pc, #360]	@ (8008988 <pvPortMalloc+0x188>)
 800881e:	681a      	ldr	r2, [r3, #0]
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	4013      	ands	r3, r2
 8008824:	2b00      	cmp	r3, #0
 8008826:	f040 8095 	bne.w	8008954 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d01e      	beq.n	800886e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008830:	2208      	movs	r2, #8
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	4413      	add	r3, r2
 8008836:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	f003 0307 	and.w	r3, r3, #7
 800883e:	2b00      	cmp	r3, #0
 8008840:	d015      	beq.n	800886e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	f023 0307 	bic.w	r3, r3, #7
 8008848:	3308      	adds	r3, #8
 800884a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	f003 0307 	and.w	r3, r3, #7
 8008852:	2b00      	cmp	r3, #0
 8008854:	d00b      	beq.n	800886e <pvPortMalloc+0x6e>
	__asm volatile
 8008856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800885a:	f383 8811 	msr	BASEPRI, r3
 800885e:	f3bf 8f6f 	isb	sy
 8008862:	f3bf 8f4f 	dsb	sy
 8008866:	617b      	str	r3, [r7, #20]
}
 8008868:	bf00      	nop
 800886a:	bf00      	nop
 800886c:	e7fd      	b.n	800886a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d06f      	beq.n	8008954 <pvPortMalloc+0x154>
 8008874:	4b45      	ldr	r3, [pc, #276]	@ (800898c <pvPortMalloc+0x18c>)
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	687a      	ldr	r2, [r7, #4]
 800887a:	429a      	cmp	r2, r3
 800887c:	d86a      	bhi.n	8008954 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800887e:	4b44      	ldr	r3, [pc, #272]	@ (8008990 <pvPortMalloc+0x190>)
 8008880:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008882:	4b43      	ldr	r3, [pc, #268]	@ (8008990 <pvPortMalloc+0x190>)
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008888:	e004      	b.n	8008894 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800888a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800888c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800888e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008896:	685b      	ldr	r3, [r3, #4]
 8008898:	687a      	ldr	r2, [r7, #4]
 800889a:	429a      	cmp	r2, r3
 800889c:	d903      	bls.n	80088a6 <pvPortMalloc+0xa6>
 800889e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d1f1      	bne.n	800888a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80088a6:	4b37      	ldr	r3, [pc, #220]	@ (8008984 <pvPortMalloc+0x184>)
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088ac:	429a      	cmp	r2, r3
 80088ae:	d051      	beq.n	8008954 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80088b0:	6a3b      	ldr	r3, [r7, #32]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	2208      	movs	r2, #8
 80088b6:	4413      	add	r3, r2
 80088b8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80088ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088bc:	681a      	ldr	r2, [r3, #0]
 80088be:	6a3b      	ldr	r3, [r7, #32]
 80088c0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80088c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088c4:	685a      	ldr	r2, [r3, #4]
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	1ad2      	subs	r2, r2, r3
 80088ca:	2308      	movs	r3, #8
 80088cc:	005b      	lsls	r3, r3, #1
 80088ce:	429a      	cmp	r2, r3
 80088d0:	d920      	bls.n	8008914 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80088d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	4413      	add	r3, r2
 80088d8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80088da:	69bb      	ldr	r3, [r7, #24]
 80088dc:	f003 0307 	and.w	r3, r3, #7
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d00b      	beq.n	80088fc <pvPortMalloc+0xfc>
	__asm volatile
 80088e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088e8:	f383 8811 	msr	BASEPRI, r3
 80088ec:	f3bf 8f6f 	isb	sy
 80088f0:	f3bf 8f4f 	dsb	sy
 80088f4:	613b      	str	r3, [r7, #16]
}
 80088f6:	bf00      	nop
 80088f8:	bf00      	nop
 80088fa:	e7fd      	b.n	80088f8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80088fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088fe:	685a      	ldr	r2, [r3, #4]
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	1ad2      	subs	r2, r2, r3
 8008904:	69bb      	ldr	r3, [r7, #24]
 8008906:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800890a:	687a      	ldr	r2, [r7, #4]
 800890c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800890e:	69b8      	ldr	r0, [r7, #24]
 8008910:	f000 f90a 	bl	8008b28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008914:	4b1d      	ldr	r3, [pc, #116]	@ (800898c <pvPortMalloc+0x18c>)
 8008916:	681a      	ldr	r2, [r3, #0]
 8008918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800891a:	685b      	ldr	r3, [r3, #4]
 800891c:	1ad3      	subs	r3, r2, r3
 800891e:	4a1b      	ldr	r2, [pc, #108]	@ (800898c <pvPortMalloc+0x18c>)
 8008920:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008922:	4b1a      	ldr	r3, [pc, #104]	@ (800898c <pvPortMalloc+0x18c>)
 8008924:	681a      	ldr	r2, [r3, #0]
 8008926:	4b1b      	ldr	r3, [pc, #108]	@ (8008994 <pvPortMalloc+0x194>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	429a      	cmp	r2, r3
 800892c:	d203      	bcs.n	8008936 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800892e:	4b17      	ldr	r3, [pc, #92]	@ (800898c <pvPortMalloc+0x18c>)
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a18      	ldr	r2, [pc, #96]	@ (8008994 <pvPortMalloc+0x194>)
 8008934:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008938:	685a      	ldr	r2, [r3, #4]
 800893a:	4b13      	ldr	r3, [pc, #76]	@ (8008988 <pvPortMalloc+0x188>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	431a      	orrs	r2, r3
 8008940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008942:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008946:	2200      	movs	r2, #0
 8008948:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800894a:	4b13      	ldr	r3, [pc, #76]	@ (8008998 <pvPortMalloc+0x198>)
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	3301      	adds	r3, #1
 8008950:	4a11      	ldr	r2, [pc, #68]	@ (8008998 <pvPortMalloc+0x198>)
 8008952:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008954:	f7fe ffba 	bl	80078cc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008958:	69fb      	ldr	r3, [r7, #28]
 800895a:	f003 0307 	and.w	r3, r3, #7
 800895e:	2b00      	cmp	r3, #0
 8008960:	d00b      	beq.n	800897a <pvPortMalloc+0x17a>
	__asm volatile
 8008962:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008966:	f383 8811 	msr	BASEPRI, r3
 800896a:	f3bf 8f6f 	isb	sy
 800896e:	f3bf 8f4f 	dsb	sy
 8008972:	60fb      	str	r3, [r7, #12]
}
 8008974:	bf00      	nop
 8008976:	bf00      	nop
 8008978:	e7fd      	b.n	8008976 <pvPortMalloc+0x176>
	return pvReturn;
 800897a:	69fb      	ldr	r3, [r7, #28]
}
 800897c:	4618      	mov	r0, r3
 800897e:	3728      	adds	r7, #40	@ 0x28
 8008980:	46bd      	mov	sp, r7
 8008982:	bd80      	pop	{r7, pc}
 8008984:	20001950 	.word	0x20001950
 8008988:	20001964 	.word	0x20001964
 800898c:	20001954 	.word	0x20001954
 8008990:	20001948 	.word	0x20001948
 8008994:	20001958 	.word	0x20001958
 8008998:	2000195c 	.word	0x2000195c

0800899c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800899c:	b580      	push	{r7, lr}
 800899e:	b086      	sub	sp, #24
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d04f      	beq.n	8008a4e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80089ae:	2308      	movs	r3, #8
 80089b0:	425b      	negs	r3, r3
 80089b2:	697a      	ldr	r2, [r7, #20]
 80089b4:	4413      	add	r3, r2
 80089b6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80089bc:	693b      	ldr	r3, [r7, #16]
 80089be:	685a      	ldr	r2, [r3, #4]
 80089c0:	4b25      	ldr	r3, [pc, #148]	@ (8008a58 <vPortFree+0xbc>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	4013      	ands	r3, r2
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d10b      	bne.n	80089e2 <vPortFree+0x46>
	__asm volatile
 80089ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ce:	f383 8811 	msr	BASEPRI, r3
 80089d2:	f3bf 8f6f 	isb	sy
 80089d6:	f3bf 8f4f 	dsb	sy
 80089da:	60fb      	str	r3, [r7, #12]
}
 80089dc:	bf00      	nop
 80089de:	bf00      	nop
 80089e0:	e7fd      	b.n	80089de <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80089e2:	693b      	ldr	r3, [r7, #16]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d00b      	beq.n	8008a02 <vPortFree+0x66>
	__asm volatile
 80089ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ee:	f383 8811 	msr	BASEPRI, r3
 80089f2:	f3bf 8f6f 	isb	sy
 80089f6:	f3bf 8f4f 	dsb	sy
 80089fa:	60bb      	str	r3, [r7, #8]
}
 80089fc:	bf00      	nop
 80089fe:	bf00      	nop
 8008a00:	e7fd      	b.n	80089fe <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008a02:	693b      	ldr	r3, [r7, #16]
 8008a04:	685a      	ldr	r2, [r3, #4]
 8008a06:	4b14      	ldr	r3, [pc, #80]	@ (8008a58 <vPortFree+0xbc>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	4013      	ands	r3, r2
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d01e      	beq.n	8008a4e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008a10:	693b      	ldr	r3, [r7, #16]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d11a      	bne.n	8008a4e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008a18:	693b      	ldr	r3, [r7, #16]
 8008a1a:	685a      	ldr	r2, [r3, #4]
 8008a1c:	4b0e      	ldr	r3, [pc, #56]	@ (8008a58 <vPortFree+0xbc>)
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	43db      	mvns	r3, r3
 8008a22:	401a      	ands	r2, r3
 8008a24:	693b      	ldr	r3, [r7, #16]
 8008a26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008a28:	f7fe ff42 	bl	80078b0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008a2c:	693b      	ldr	r3, [r7, #16]
 8008a2e:	685a      	ldr	r2, [r3, #4]
 8008a30:	4b0a      	ldr	r3, [pc, #40]	@ (8008a5c <vPortFree+0xc0>)
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	4413      	add	r3, r2
 8008a36:	4a09      	ldr	r2, [pc, #36]	@ (8008a5c <vPortFree+0xc0>)
 8008a38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008a3a:	6938      	ldr	r0, [r7, #16]
 8008a3c:	f000 f874 	bl	8008b28 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008a40:	4b07      	ldr	r3, [pc, #28]	@ (8008a60 <vPortFree+0xc4>)
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	3301      	adds	r3, #1
 8008a46:	4a06      	ldr	r2, [pc, #24]	@ (8008a60 <vPortFree+0xc4>)
 8008a48:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008a4a:	f7fe ff3f 	bl	80078cc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008a4e:	bf00      	nop
 8008a50:	3718      	adds	r7, #24
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}
 8008a56:	bf00      	nop
 8008a58:	20001964 	.word	0x20001964
 8008a5c:	20001954 	.word	0x20001954
 8008a60:	20001960 	.word	0x20001960

08008a64 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008a64:	b480      	push	{r7}
 8008a66:	b085      	sub	sp, #20
 8008a68:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008a6a:	f44f 5396 	mov.w	r3, #4800	@ 0x12c0
 8008a6e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008a70:	4b27      	ldr	r3, [pc, #156]	@ (8008b10 <prvHeapInit+0xac>)
 8008a72:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	f003 0307 	and.w	r3, r3, #7
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d00c      	beq.n	8008a98 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	3307      	adds	r3, #7
 8008a82:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	f023 0307 	bic.w	r3, r3, #7
 8008a8a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008a8c:	68ba      	ldr	r2, [r7, #8]
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	1ad3      	subs	r3, r2, r3
 8008a92:	4a1f      	ldr	r2, [pc, #124]	@ (8008b10 <prvHeapInit+0xac>)
 8008a94:	4413      	add	r3, r2
 8008a96:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008a9c:	4a1d      	ldr	r2, [pc, #116]	@ (8008b14 <prvHeapInit+0xb0>)
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008aa2:	4b1c      	ldr	r3, [pc, #112]	@ (8008b14 <prvHeapInit+0xb0>)
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	68ba      	ldr	r2, [r7, #8]
 8008aac:	4413      	add	r3, r2
 8008aae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008ab0:	2208      	movs	r2, #8
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	1a9b      	subs	r3, r3, r2
 8008ab6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	f023 0307 	bic.w	r3, r3, #7
 8008abe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	4a15      	ldr	r2, [pc, #84]	@ (8008b18 <prvHeapInit+0xb4>)
 8008ac4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008ac6:	4b14      	ldr	r3, [pc, #80]	@ (8008b18 <prvHeapInit+0xb4>)
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	2200      	movs	r2, #0
 8008acc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008ace:	4b12      	ldr	r3, [pc, #72]	@ (8008b18 <prvHeapInit+0xb4>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	68fa      	ldr	r2, [r7, #12]
 8008ade:	1ad2      	subs	r2, r2, r3
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8008b18 <prvHeapInit+0xb4>)
 8008ae6:	681a      	ldr	r2, [r3, #0]
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	685b      	ldr	r3, [r3, #4]
 8008af0:	4a0a      	ldr	r2, [pc, #40]	@ (8008b1c <prvHeapInit+0xb8>)
 8008af2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	685b      	ldr	r3, [r3, #4]
 8008af8:	4a09      	ldr	r2, [pc, #36]	@ (8008b20 <prvHeapInit+0xbc>)
 8008afa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008afc:	4b09      	ldr	r3, [pc, #36]	@ (8008b24 <prvHeapInit+0xc0>)
 8008afe:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008b02:	601a      	str	r2, [r3, #0]
}
 8008b04:	bf00      	nop
 8008b06:	3714      	adds	r7, #20
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	bc80      	pop	{r7}
 8008b0c:	4770      	bx	lr
 8008b0e:	bf00      	nop
 8008b10:	20000688 	.word	0x20000688
 8008b14:	20001948 	.word	0x20001948
 8008b18:	20001950 	.word	0x20001950
 8008b1c:	20001958 	.word	0x20001958
 8008b20:	20001954 	.word	0x20001954
 8008b24:	20001964 	.word	0x20001964

08008b28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b085      	sub	sp, #20
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008b30:	4b27      	ldr	r3, [pc, #156]	@ (8008bd0 <prvInsertBlockIntoFreeList+0xa8>)
 8008b32:	60fb      	str	r3, [r7, #12]
 8008b34:	e002      	b.n	8008b3c <prvInsertBlockIntoFreeList+0x14>
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	60fb      	str	r3, [r7, #12]
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	687a      	ldr	r2, [r7, #4]
 8008b42:	429a      	cmp	r2, r3
 8008b44:	d8f7      	bhi.n	8008b36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	685b      	ldr	r3, [r3, #4]
 8008b4e:	68ba      	ldr	r2, [r7, #8]
 8008b50:	4413      	add	r3, r2
 8008b52:	687a      	ldr	r2, [r7, #4]
 8008b54:	429a      	cmp	r2, r3
 8008b56:	d108      	bne.n	8008b6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	685a      	ldr	r2, [r3, #4]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	685b      	ldr	r3, [r3, #4]
 8008b60:	441a      	add	r2, r3
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	685b      	ldr	r3, [r3, #4]
 8008b72:	68ba      	ldr	r2, [r7, #8]
 8008b74:	441a      	add	r2, r3
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	429a      	cmp	r2, r3
 8008b7c:	d118      	bne.n	8008bb0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681a      	ldr	r2, [r3, #0]
 8008b82:	4b14      	ldr	r3, [pc, #80]	@ (8008bd4 <prvInsertBlockIntoFreeList+0xac>)
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	429a      	cmp	r2, r3
 8008b88:	d00d      	beq.n	8008ba6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	685a      	ldr	r2, [r3, #4]
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	685b      	ldr	r3, [r3, #4]
 8008b94:	441a      	add	r2, r3
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	681a      	ldr	r2, [r3, #0]
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	601a      	str	r2, [r3, #0]
 8008ba4:	e008      	b.n	8008bb8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008ba6:	4b0b      	ldr	r3, [pc, #44]	@ (8008bd4 <prvInsertBlockIntoFreeList+0xac>)
 8008ba8:	681a      	ldr	r2, [r3, #0]
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	601a      	str	r2, [r3, #0]
 8008bae:	e003      	b.n	8008bb8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681a      	ldr	r2, [r3, #0]
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008bb8:	68fa      	ldr	r2, [r7, #12]
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	429a      	cmp	r2, r3
 8008bbe:	d002      	beq.n	8008bc6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	687a      	ldr	r2, [r7, #4]
 8008bc4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008bc6:	bf00      	nop
 8008bc8:	3714      	adds	r7, #20
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bc80      	pop	{r7}
 8008bce:	4770      	bx	lr
 8008bd0:	20001948 	.word	0x20001948
 8008bd4:	20001950 	.word	0x20001950

08008bd8 <sniprintf>:
 8008bd8:	b40c      	push	{r2, r3}
 8008bda:	b530      	push	{r4, r5, lr}
 8008bdc:	4b17      	ldr	r3, [pc, #92]	@ (8008c3c <sniprintf+0x64>)
 8008bde:	1e0c      	subs	r4, r1, #0
 8008be0:	681d      	ldr	r5, [r3, #0]
 8008be2:	b09d      	sub	sp, #116	@ 0x74
 8008be4:	da08      	bge.n	8008bf8 <sniprintf+0x20>
 8008be6:	238b      	movs	r3, #139	@ 0x8b
 8008be8:	f04f 30ff 	mov.w	r0, #4294967295
 8008bec:	602b      	str	r3, [r5, #0]
 8008bee:	b01d      	add	sp, #116	@ 0x74
 8008bf0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008bf4:	b002      	add	sp, #8
 8008bf6:	4770      	bx	lr
 8008bf8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008bfc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008c00:	bf0c      	ite	eq
 8008c02:	4623      	moveq	r3, r4
 8008c04:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008c08:	9304      	str	r3, [sp, #16]
 8008c0a:	9307      	str	r3, [sp, #28]
 8008c0c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008c10:	9002      	str	r0, [sp, #8]
 8008c12:	9006      	str	r0, [sp, #24]
 8008c14:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008c18:	4628      	mov	r0, r5
 8008c1a:	ab21      	add	r3, sp, #132	@ 0x84
 8008c1c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008c1e:	a902      	add	r1, sp, #8
 8008c20:	9301      	str	r3, [sp, #4]
 8008c22:	f000 f9c1 	bl	8008fa8 <_svfiprintf_r>
 8008c26:	1c43      	adds	r3, r0, #1
 8008c28:	bfbc      	itt	lt
 8008c2a:	238b      	movlt	r3, #139	@ 0x8b
 8008c2c:	602b      	strlt	r3, [r5, #0]
 8008c2e:	2c00      	cmp	r4, #0
 8008c30:	d0dd      	beq.n	8008bee <sniprintf+0x16>
 8008c32:	2200      	movs	r2, #0
 8008c34:	9b02      	ldr	r3, [sp, #8]
 8008c36:	701a      	strb	r2, [r3, #0]
 8008c38:	e7d9      	b.n	8008bee <sniprintf+0x16>
 8008c3a:	bf00      	nop
 8008c3c:	20000088 	.word	0x20000088

08008c40 <siprintf>:
 8008c40:	b40e      	push	{r1, r2, r3}
 8008c42:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008c46:	b500      	push	{lr}
 8008c48:	b09c      	sub	sp, #112	@ 0x70
 8008c4a:	ab1d      	add	r3, sp, #116	@ 0x74
 8008c4c:	9002      	str	r0, [sp, #8]
 8008c4e:	9006      	str	r0, [sp, #24]
 8008c50:	9107      	str	r1, [sp, #28]
 8008c52:	9104      	str	r1, [sp, #16]
 8008c54:	4808      	ldr	r0, [pc, #32]	@ (8008c78 <siprintf+0x38>)
 8008c56:	4909      	ldr	r1, [pc, #36]	@ (8008c7c <siprintf+0x3c>)
 8008c58:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c5c:	9105      	str	r1, [sp, #20]
 8008c5e:	6800      	ldr	r0, [r0, #0]
 8008c60:	a902      	add	r1, sp, #8
 8008c62:	9301      	str	r3, [sp, #4]
 8008c64:	f000 f9a0 	bl	8008fa8 <_svfiprintf_r>
 8008c68:	2200      	movs	r2, #0
 8008c6a:	9b02      	ldr	r3, [sp, #8]
 8008c6c:	701a      	strb	r2, [r3, #0]
 8008c6e:	b01c      	add	sp, #112	@ 0x70
 8008c70:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c74:	b003      	add	sp, #12
 8008c76:	4770      	bx	lr
 8008c78:	20000088 	.word	0x20000088
 8008c7c:	ffff0208 	.word	0xffff0208

08008c80 <memset>:
 8008c80:	4603      	mov	r3, r0
 8008c82:	4402      	add	r2, r0
 8008c84:	4293      	cmp	r3, r2
 8008c86:	d100      	bne.n	8008c8a <memset+0xa>
 8008c88:	4770      	bx	lr
 8008c8a:	f803 1b01 	strb.w	r1, [r3], #1
 8008c8e:	e7f9      	b.n	8008c84 <memset+0x4>

08008c90 <__errno>:
 8008c90:	4b01      	ldr	r3, [pc, #4]	@ (8008c98 <__errno+0x8>)
 8008c92:	6818      	ldr	r0, [r3, #0]
 8008c94:	4770      	bx	lr
 8008c96:	bf00      	nop
 8008c98:	20000088 	.word	0x20000088

08008c9c <__libc_init_array>:
 8008c9c:	b570      	push	{r4, r5, r6, lr}
 8008c9e:	2600      	movs	r6, #0
 8008ca0:	4d0c      	ldr	r5, [pc, #48]	@ (8008cd4 <__libc_init_array+0x38>)
 8008ca2:	4c0d      	ldr	r4, [pc, #52]	@ (8008cd8 <__libc_init_array+0x3c>)
 8008ca4:	1b64      	subs	r4, r4, r5
 8008ca6:	10a4      	asrs	r4, r4, #2
 8008ca8:	42a6      	cmp	r6, r4
 8008caa:	d109      	bne.n	8008cc0 <__libc_init_array+0x24>
 8008cac:	f001 fbcc 	bl	800a448 <_init>
 8008cb0:	2600      	movs	r6, #0
 8008cb2:	4d0a      	ldr	r5, [pc, #40]	@ (8008cdc <__libc_init_array+0x40>)
 8008cb4:	4c0a      	ldr	r4, [pc, #40]	@ (8008ce0 <__libc_init_array+0x44>)
 8008cb6:	1b64      	subs	r4, r4, r5
 8008cb8:	10a4      	asrs	r4, r4, #2
 8008cba:	42a6      	cmp	r6, r4
 8008cbc:	d105      	bne.n	8008cca <__libc_init_array+0x2e>
 8008cbe:	bd70      	pop	{r4, r5, r6, pc}
 8008cc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cc4:	4798      	blx	r3
 8008cc6:	3601      	adds	r6, #1
 8008cc8:	e7ee      	b.n	8008ca8 <__libc_init_array+0xc>
 8008cca:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cce:	4798      	blx	r3
 8008cd0:	3601      	adds	r6, #1
 8008cd2:	e7f2      	b.n	8008cba <__libc_init_array+0x1e>
 8008cd4:	0800a6c8 	.word	0x0800a6c8
 8008cd8:	0800a6c8 	.word	0x0800a6c8
 8008cdc:	0800a6c8 	.word	0x0800a6c8
 8008ce0:	0800a6cc 	.word	0x0800a6cc

08008ce4 <__retarget_lock_acquire_recursive>:
 8008ce4:	4770      	bx	lr

08008ce6 <__retarget_lock_release_recursive>:
 8008ce6:	4770      	bx	lr

08008ce8 <memcpy>:
 8008ce8:	440a      	add	r2, r1
 8008cea:	4291      	cmp	r1, r2
 8008cec:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cf0:	d100      	bne.n	8008cf4 <memcpy+0xc>
 8008cf2:	4770      	bx	lr
 8008cf4:	b510      	push	{r4, lr}
 8008cf6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008cfa:	4291      	cmp	r1, r2
 8008cfc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d00:	d1f9      	bne.n	8008cf6 <memcpy+0xe>
 8008d02:	bd10      	pop	{r4, pc}

08008d04 <_free_r>:
 8008d04:	b538      	push	{r3, r4, r5, lr}
 8008d06:	4605      	mov	r5, r0
 8008d08:	2900      	cmp	r1, #0
 8008d0a:	d040      	beq.n	8008d8e <_free_r+0x8a>
 8008d0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d10:	1f0c      	subs	r4, r1, #4
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	bfb8      	it	lt
 8008d16:	18e4      	addlt	r4, r4, r3
 8008d18:	f000 f8de 	bl	8008ed8 <__malloc_lock>
 8008d1c:	4a1c      	ldr	r2, [pc, #112]	@ (8008d90 <_free_r+0x8c>)
 8008d1e:	6813      	ldr	r3, [r2, #0]
 8008d20:	b933      	cbnz	r3, 8008d30 <_free_r+0x2c>
 8008d22:	6063      	str	r3, [r4, #4]
 8008d24:	6014      	str	r4, [r2, #0]
 8008d26:	4628      	mov	r0, r5
 8008d28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d2c:	f000 b8da 	b.w	8008ee4 <__malloc_unlock>
 8008d30:	42a3      	cmp	r3, r4
 8008d32:	d908      	bls.n	8008d46 <_free_r+0x42>
 8008d34:	6820      	ldr	r0, [r4, #0]
 8008d36:	1821      	adds	r1, r4, r0
 8008d38:	428b      	cmp	r3, r1
 8008d3a:	bf01      	itttt	eq
 8008d3c:	6819      	ldreq	r1, [r3, #0]
 8008d3e:	685b      	ldreq	r3, [r3, #4]
 8008d40:	1809      	addeq	r1, r1, r0
 8008d42:	6021      	streq	r1, [r4, #0]
 8008d44:	e7ed      	b.n	8008d22 <_free_r+0x1e>
 8008d46:	461a      	mov	r2, r3
 8008d48:	685b      	ldr	r3, [r3, #4]
 8008d4a:	b10b      	cbz	r3, 8008d50 <_free_r+0x4c>
 8008d4c:	42a3      	cmp	r3, r4
 8008d4e:	d9fa      	bls.n	8008d46 <_free_r+0x42>
 8008d50:	6811      	ldr	r1, [r2, #0]
 8008d52:	1850      	adds	r0, r2, r1
 8008d54:	42a0      	cmp	r0, r4
 8008d56:	d10b      	bne.n	8008d70 <_free_r+0x6c>
 8008d58:	6820      	ldr	r0, [r4, #0]
 8008d5a:	4401      	add	r1, r0
 8008d5c:	1850      	adds	r0, r2, r1
 8008d5e:	4283      	cmp	r3, r0
 8008d60:	6011      	str	r1, [r2, #0]
 8008d62:	d1e0      	bne.n	8008d26 <_free_r+0x22>
 8008d64:	6818      	ldr	r0, [r3, #0]
 8008d66:	685b      	ldr	r3, [r3, #4]
 8008d68:	4408      	add	r0, r1
 8008d6a:	6010      	str	r0, [r2, #0]
 8008d6c:	6053      	str	r3, [r2, #4]
 8008d6e:	e7da      	b.n	8008d26 <_free_r+0x22>
 8008d70:	d902      	bls.n	8008d78 <_free_r+0x74>
 8008d72:	230c      	movs	r3, #12
 8008d74:	602b      	str	r3, [r5, #0]
 8008d76:	e7d6      	b.n	8008d26 <_free_r+0x22>
 8008d78:	6820      	ldr	r0, [r4, #0]
 8008d7a:	1821      	adds	r1, r4, r0
 8008d7c:	428b      	cmp	r3, r1
 8008d7e:	bf01      	itttt	eq
 8008d80:	6819      	ldreq	r1, [r3, #0]
 8008d82:	685b      	ldreq	r3, [r3, #4]
 8008d84:	1809      	addeq	r1, r1, r0
 8008d86:	6021      	streq	r1, [r4, #0]
 8008d88:	6063      	str	r3, [r4, #4]
 8008d8a:	6054      	str	r4, [r2, #4]
 8008d8c:	e7cb      	b.n	8008d26 <_free_r+0x22>
 8008d8e:	bd38      	pop	{r3, r4, r5, pc}
 8008d90:	20001aac 	.word	0x20001aac

08008d94 <sbrk_aligned>:
 8008d94:	b570      	push	{r4, r5, r6, lr}
 8008d96:	4e0f      	ldr	r6, [pc, #60]	@ (8008dd4 <sbrk_aligned+0x40>)
 8008d98:	460c      	mov	r4, r1
 8008d9a:	6831      	ldr	r1, [r6, #0]
 8008d9c:	4605      	mov	r5, r0
 8008d9e:	b911      	cbnz	r1, 8008da6 <sbrk_aligned+0x12>
 8008da0:	f000 fbaa 	bl	80094f8 <_sbrk_r>
 8008da4:	6030      	str	r0, [r6, #0]
 8008da6:	4621      	mov	r1, r4
 8008da8:	4628      	mov	r0, r5
 8008daa:	f000 fba5 	bl	80094f8 <_sbrk_r>
 8008dae:	1c43      	adds	r3, r0, #1
 8008db0:	d103      	bne.n	8008dba <sbrk_aligned+0x26>
 8008db2:	f04f 34ff 	mov.w	r4, #4294967295
 8008db6:	4620      	mov	r0, r4
 8008db8:	bd70      	pop	{r4, r5, r6, pc}
 8008dba:	1cc4      	adds	r4, r0, #3
 8008dbc:	f024 0403 	bic.w	r4, r4, #3
 8008dc0:	42a0      	cmp	r0, r4
 8008dc2:	d0f8      	beq.n	8008db6 <sbrk_aligned+0x22>
 8008dc4:	1a21      	subs	r1, r4, r0
 8008dc6:	4628      	mov	r0, r5
 8008dc8:	f000 fb96 	bl	80094f8 <_sbrk_r>
 8008dcc:	3001      	adds	r0, #1
 8008dce:	d1f2      	bne.n	8008db6 <sbrk_aligned+0x22>
 8008dd0:	e7ef      	b.n	8008db2 <sbrk_aligned+0x1e>
 8008dd2:	bf00      	nop
 8008dd4:	20001aa8 	.word	0x20001aa8

08008dd8 <_malloc_r>:
 8008dd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ddc:	1ccd      	adds	r5, r1, #3
 8008dde:	f025 0503 	bic.w	r5, r5, #3
 8008de2:	3508      	adds	r5, #8
 8008de4:	2d0c      	cmp	r5, #12
 8008de6:	bf38      	it	cc
 8008de8:	250c      	movcc	r5, #12
 8008dea:	2d00      	cmp	r5, #0
 8008dec:	4606      	mov	r6, r0
 8008dee:	db01      	blt.n	8008df4 <_malloc_r+0x1c>
 8008df0:	42a9      	cmp	r1, r5
 8008df2:	d904      	bls.n	8008dfe <_malloc_r+0x26>
 8008df4:	230c      	movs	r3, #12
 8008df6:	6033      	str	r3, [r6, #0]
 8008df8:	2000      	movs	r0, #0
 8008dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008ed4 <_malloc_r+0xfc>
 8008e02:	f000 f869 	bl	8008ed8 <__malloc_lock>
 8008e06:	f8d8 3000 	ldr.w	r3, [r8]
 8008e0a:	461c      	mov	r4, r3
 8008e0c:	bb44      	cbnz	r4, 8008e60 <_malloc_r+0x88>
 8008e0e:	4629      	mov	r1, r5
 8008e10:	4630      	mov	r0, r6
 8008e12:	f7ff ffbf 	bl	8008d94 <sbrk_aligned>
 8008e16:	1c43      	adds	r3, r0, #1
 8008e18:	4604      	mov	r4, r0
 8008e1a:	d158      	bne.n	8008ece <_malloc_r+0xf6>
 8008e1c:	f8d8 4000 	ldr.w	r4, [r8]
 8008e20:	4627      	mov	r7, r4
 8008e22:	2f00      	cmp	r7, #0
 8008e24:	d143      	bne.n	8008eae <_malloc_r+0xd6>
 8008e26:	2c00      	cmp	r4, #0
 8008e28:	d04b      	beq.n	8008ec2 <_malloc_r+0xea>
 8008e2a:	6823      	ldr	r3, [r4, #0]
 8008e2c:	4639      	mov	r1, r7
 8008e2e:	4630      	mov	r0, r6
 8008e30:	eb04 0903 	add.w	r9, r4, r3
 8008e34:	f000 fb60 	bl	80094f8 <_sbrk_r>
 8008e38:	4581      	cmp	r9, r0
 8008e3a:	d142      	bne.n	8008ec2 <_malloc_r+0xea>
 8008e3c:	6821      	ldr	r1, [r4, #0]
 8008e3e:	4630      	mov	r0, r6
 8008e40:	1a6d      	subs	r5, r5, r1
 8008e42:	4629      	mov	r1, r5
 8008e44:	f7ff ffa6 	bl	8008d94 <sbrk_aligned>
 8008e48:	3001      	adds	r0, #1
 8008e4a:	d03a      	beq.n	8008ec2 <_malloc_r+0xea>
 8008e4c:	6823      	ldr	r3, [r4, #0]
 8008e4e:	442b      	add	r3, r5
 8008e50:	6023      	str	r3, [r4, #0]
 8008e52:	f8d8 3000 	ldr.w	r3, [r8]
 8008e56:	685a      	ldr	r2, [r3, #4]
 8008e58:	bb62      	cbnz	r2, 8008eb4 <_malloc_r+0xdc>
 8008e5a:	f8c8 7000 	str.w	r7, [r8]
 8008e5e:	e00f      	b.n	8008e80 <_malloc_r+0xa8>
 8008e60:	6822      	ldr	r2, [r4, #0]
 8008e62:	1b52      	subs	r2, r2, r5
 8008e64:	d420      	bmi.n	8008ea8 <_malloc_r+0xd0>
 8008e66:	2a0b      	cmp	r2, #11
 8008e68:	d917      	bls.n	8008e9a <_malloc_r+0xc2>
 8008e6a:	1961      	adds	r1, r4, r5
 8008e6c:	42a3      	cmp	r3, r4
 8008e6e:	6025      	str	r5, [r4, #0]
 8008e70:	bf18      	it	ne
 8008e72:	6059      	strne	r1, [r3, #4]
 8008e74:	6863      	ldr	r3, [r4, #4]
 8008e76:	bf08      	it	eq
 8008e78:	f8c8 1000 	streq.w	r1, [r8]
 8008e7c:	5162      	str	r2, [r4, r5]
 8008e7e:	604b      	str	r3, [r1, #4]
 8008e80:	4630      	mov	r0, r6
 8008e82:	f000 f82f 	bl	8008ee4 <__malloc_unlock>
 8008e86:	f104 000b 	add.w	r0, r4, #11
 8008e8a:	1d23      	adds	r3, r4, #4
 8008e8c:	f020 0007 	bic.w	r0, r0, #7
 8008e90:	1ac2      	subs	r2, r0, r3
 8008e92:	bf1c      	itt	ne
 8008e94:	1a1b      	subne	r3, r3, r0
 8008e96:	50a3      	strne	r3, [r4, r2]
 8008e98:	e7af      	b.n	8008dfa <_malloc_r+0x22>
 8008e9a:	6862      	ldr	r2, [r4, #4]
 8008e9c:	42a3      	cmp	r3, r4
 8008e9e:	bf0c      	ite	eq
 8008ea0:	f8c8 2000 	streq.w	r2, [r8]
 8008ea4:	605a      	strne	r2, [r3, #4]
 8008ea6:	e7eb      	b.n	8008e80 <_malloc_r+0xa8>
 8008ea8:	4623      	mov	r3, r4
 8008eaa:	6864      	ldr	r4, [r4, #4]
 8008eac:	e7ae      	b.n	8008e0c <_malloc_r+0x34>
 8008eae:	463c      	mov	r4, r7
 8008eb0:	687f      	ldr	r7, [r7, #4]
 8008eb2:	e7b6      	b.n	8008e22 <_malloc_r+0x4a>
 8008eb4:	461a      	mov	r2, r3
 8008eb6:	685b      	ldr	r3, [r3, #4]
 8008eb8:	42a3      	cmp	r3, r4
 8008eba:	d1fb      	bne.n	8008eb4 <_malloc_r+0xdc>
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	6053      	str	r3, [r2, #4]
 8008ec0:	e7de      	b.n	8008e80 <_malloc_r+0xa8>
 8008ec2:	230c      	movs	r3, #12
 8008ec4:	4630      	mov	r0, r6
 8008ec6:	6033      	str	r3, [r6, #0]
 8008ec8:	f000 f80c 	bl	8008ee4 <__malloc_unlock>
 8008ecc:	e794      	b.n	8008df8 <_malloc_r+0x20>
 8008ece:	6005      	str	r5, [r0, #0]
 8008ed0:	e7d6      	b.n	8008e80 <_malloc_r+0xa8>
 8008ed2:	bf00      	nop
 8008ed4:	20001aac 	.word	0x20001aac

08008ed8 <__malloc_lock>:
 8008ed8:	4801      	ldr	r0, [pc, #4]	@ (8008ee0 <__malloc_lock+0x8>)
 8008eda:	f7ff bf03 	b.w	8008ce4 <__retarget_lock_acquire_recursive>
 8008ede:	bf00      	nop
 8008ee0:	20001aa4 	.word	0x20001aa4

08008ee4 <__malloc_unlock>:
 8008ee4:	4801      	ldr	r0, [pc, #4]	@ (8008eec <__malloc_unlock+0x8>)
 8008ee6:	f7ff befe 	b.w	8008ce6 <__retarget_lock_release_recursive>
 8008eea:	bf00      	nop
 8008eec:	20001aa4 	.word	0x20001aa4

08008ef0 <__ssputs_r>:
 8008ef0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ef4:	461f      	mov	r7, r3
 8008ef6:	688e      	ldr	r6, [r1, #8]
 8008ef8:	4682      	mov	sl, r0
 8008efa:	42be      	cmp	r6, r7
 8008efc:	460c      	mov	r4, r1
 8008efe:	4690      	mov	r8, r2
 8008f00:	680b      	ldr	r3, [r1, #0]
 8008f02:	d82d      	bhi.n	8008f60 <__ssputs_r+0x70>
 8008f04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008f08:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008f0c:	d026      	beq.n	8008f5c <__ssputs_r+0x6c>
 8008f0e:	6965      	ldr	r5, [r4, #20]
 8008f10:	6909      	ldr	r1, [r1, #16]
 8008f12:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f16:	eba3 0901 	sub.w	r9, r3, r1
 8008f1a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f1e:	1c7b      	adds	r3, r7, #1
 8008f20:	444b      	add	r3, r9
 8008f22:	106d      	asrs	r5, r5, #1
 8008f24:	429d      	cmp	r5, r3
 8008f26:	bf38      	it	cc
 8008f28:	461d      	movcc	r5, r3
 8008f2a:	0553      	lsls	r3, r2, #21
 8008f2c:	d527      	bpl.n	8008f7e <__ssputs_r+0x8e>
 8008f2e:	4629      	mov	r1, r5
 8008f30:	f7ff ff52 	bl	8008dd8 <_malloc_r>
 8008f34:	4606      	mov	r6, r0
 8008f36:	b360      	cbz	r0, 8008f92 <__ssputs_r+0xa2>
 8008f38:	464a      	mov	r2, r9
 8008f3a:	6921      	ldr	r1, [r4, #16]
 8008f3c:	f7ff fed4 	bl	8008ce8 <memcpy>
 8008f40:	89a3      	ldrh	r3, [r4, #12]
 8008f42:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008f46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f4a:	81a3      	strh	r3, [r4, #12]
 8008f4c:	6126      	str	r6, [r4, #16]
 8008f4e:	444e      	add	r6, r9
 8008f50:	6026      	str	r6, [r4, #0]
 8008f52:	463e      	mov	r6, r7
 8008f54:	6165      	str	r5, [r4, #20]
 8008f56:	eba5 0509 	sub.w	r5, r5, r9
 8008f5a:	60a5      	str	r5, [r4, #8]
 8008f5c:	42be      	cmp	r6, r7
 8008f5e:	d900      	bls.n	8008f62 <__ssputs_r+0x72>
 8008f60:	463e      	mov	r6, r7
 8008f62:	4632      	mov	r2, r6
 8008f64:	4641      	mov	r1, r8
 8008f66:	6820      	ldr	r0, [r4, #0]
 8008f68:	f000 faac 	bl	80094c4 <memmove>
 8008f6c:	2000      	movs	r0, #0
 8008f6e:	68a3      	ldr	r3, [r4, #8]
 8008f70:	1b9b      	subs	r3, r3, r6
 8008f72:	60a3      	str	r3, [r4, #8]
 8008f74:	6823      	ldr	r3, [r4, #0]
 8008f76:	4433      	add	r3, r6
 8008f78:	6023      	str	r3, [r4, #0]
 8008f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f7e:	462a      	mov	r2, r5
 8008f80:	f000 fad8 	bl	8009534 <_realloc_r>
 8008f84:	4606      	mov	r6, r0
 8008f86:	2800      	cmp	r0, #0
 8008f88:	d1e0      	bne.n	8008f4c <__ssputs_r+0x5c>
 8008f8a:	4650      	mov	r0, sl
 8008f8c:	6921      	ldr	r1, [r4, #16]
 8008f8e:	f7ff feb9 	bl	8008d04 <_free_r>
 8008f92:	230c      	movs	r3, #12
 8008f94:	f8ca 3000 	str.w	r3, [sl]
 8008f98:	89a3      	ldrh	r3, [r4, #12]
 8008f9a:	f04f 30ff 	mov.w	r0, #4294967295
 8008f9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fa2:	81a3      	strh	r3, [r4, #12]
 8008fa4:	e7e9      	b.n	8008f7a <__ssputs_r+0x8a>
	...

08008fa8 <_svfiprintf_r>:
 8008fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fac:	4698      	mov	r8, r3
 8008fae:	898b      	ldrh	r3, [r1, #12]
 8008fb0:	4607      	mov	r7, r0
 8008fb2:	061b      	lsls	r3, r3, #24
 8008fb4:	460d      	mov	r5, r1
 8008fb6:	4614      	mov	r4, r2
 8008fb8:	b09d      	sub	sp, #116	@ 0x74
 8008fba:	d510      	bpl.n	8008fde <_svfiprintf_r+0x36>
 8008fbc:	690b      	ldr	r3, [r1, #16]
 8008fbe:	b973      	cbnz	r3, 8008fde <_svfiprintf_r+0x36>
 8008fc0:	2140      	movs	r1, #64	@ 0x40
 8008fc2:	f7ff ff09 	bl	8008dd8 <_malloc_r>
 8008fc6:	6028      	str	r0, [r5, #0]
 8008fc8:	6128      	str	r0, [r5, #16]
 8008fca:	b930      	cbnz	r0, 8008fda <_svfiprintf_r+0x32>
 8008fcc:	230c      	movs	r3, #12
 8008fce:	603b      	str	r3, [r7, #0]
 8008fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8008fd4:	b01d      	add	sp, #116	@ 0x74
 8008fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fda:	2340      	movs	r3, #64	@ 0x40
 8008fdc:	616b      	str	r3, [r5, #20]
 8008fde:	2300      	movs	r3, #0
 8008fe0:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fe2:	2320      	movs	r3, #32
 8008fe4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008fe8:	2330      	movs	r3, #48	@ 0x30
 8008fea:	f04f 0901 	mov.w	r9, #1
 8008fee:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ff2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800918c <_svfiprintf_r+0x1e4>
 8008ff6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008ffa:	4623      	mov	r3, r4
 8008ffc:	469a      	mov	sl, r3
 8008ffe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009002:	b10a      	cbz	r2, 8009008 <_svfiprintf_r+0x60>
 8009004:	2a25      	cmp	r2, #37	@ 0x25
 8009006:	d1f9      	bne.n	8008ffc <_svfiprintf_r+0x54>
 8009008:	ebba 0b04 	subs.w	fp, sl, r4
 800900c:	d00b      	beq.n	8009026 <_svfiprintf_r+0x7e>
 800900e:	465b      	mov	r3, fp
 8009010:	4622      	mov	r2, r4
 8009012:	4629      	mov	r1, r5
 8009014:	4638      	mov	r0, r7
 8009016:	f7ff ff6b 	bl	8008ef0 <__ssputs_r>
 800901a:	3001      	adds	r0, #1
 800901c:	f000 80a7 	beq.w	800916e <_svfiprintf_r+0x1c6>
 8009020:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009022:	445a      	add	r2, fp
 8009024:	9209      	str	r2, [sp, #36]	@ 0x24
 8009026:	f89a 3000 	ldrb.w	r3, [sl]
 800902a:	2b00      	cmp	r3, #0
 800902c:	f000 809f 	beq.w	800916e <_svfiprintf_r+0x1c6>
 8009030:	2300      	movs	r3, #0
 8009032:	f04f 32ff 	mov.w	r2, #4294967295
 8009036:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800903a:	f10a 0a01 	add.w	sl, sl, #1
 800903e:	9304      	str	r3, [sp, #16]
 8009040:	9307      	str	r3, [sp, #28]
 8009042:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009046:	931a      	str	r3, [sp, #104]	@ 0x68
 8009048:	4654      	mov	r4, sl
 800904a:	2205      	movs	r2, #5
 800904c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009050:	484e      	ldr	r0, [pc, #312]	@ (800918c <_svfiprintf_r+0x1e4>)
 8009052:	f000 fa61 	bl	8009518 <memchr>
 8009056:	9a04      	ldr	r2, [sp, #16]
 8009058:	b9d8      	cbnz	r0, 8009092 <_svfiprintf_r+0xea>
 800905a:	06d0      	lsls	r0, r2, #27
 800905c:	bf44      	itt	mi
 800905e:	2320      	movmi	r3, #32
 8009060:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009064:	0711      	lsls	r1, r2, #28
 8009066:	bf44      	itt	mi
 8009068:	232b      	movmi	r3, #43	@ 0x2b
 800906a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800906e:	f89a 3000 	ldrb.w	r3, [sl]
 8009072:	2b2a      	cmp	r3, #42	@ 0x2a
 8009074:	d015      	beq.n	80090a2 <_svfiprintf_r+0xfa>
 8009076:	4654      	mov	r4, sl
 8009078:	2000      	movs	r0, #0
 800907a:	f04f 0c0a 	mov.w	ip, #10
 800907e:	9a07      	ldr	r2, [sp, #28]
 8009080:	4621      	mov	r1, r4
 8009082:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009086:	3b30      	subs	r3, #48	@ 0x30
 8009088:	2b09      	cmp	r3, #9
 800908a:	d94b      	bls.n	8009124 <_svfiprintf_r+0x17c>
 800908c:	b1b0      	cbz	r0, 80090bc <_svfiprintf_r+0x114>
 800908e:	9207      	str	r2, [sp, #28]
 8009090:	e014      	b.n	80090bc <_svfiprintf_r+0x114>
 8009092:	eba0 0308 	sub.w	r3, r0, r8
 8009096:	fa09 f303 	lsl.w	r3, r9, r3
 800909a:	4313      	orrs	r3, r2
 800909c:	46a2      	mov	sl, r4
 800909e:	9304      	str	r3, [sp, #16]
 80090a0:	e7d2      	b.n	8009048 <_svfiprintf_r+0xa0>
 80090a2:	9b03      	ldr	r3, [sp, #12]
 80090a4:	1d19      	adds	r1, r3, #4
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	9103      	str	r1, [sp, #12]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	bfbb      	ittet	lt
 80090ae:	425b      	neglt	r3, r3
 80090b0:	f042 0202 	orrlt.w	r2, r2, #2
 80090b4:	9307      	strge	r3, [sp, #28]
 80090b6:	9307      	strlt	r3, [sp, #28]
 80090b8:	bfb8      	it	lt
 80090ba:	9204      	strlt	r2, [sp, #16]
 80090bc:	7823      	ldrb	r3, [r4, #0]
 80090be:	2b2e      	cmp	r3, #46	@ 0x2e
 80090c0:	d10a      	bne.n	80090d8 <_svfiprintf_r+0x130>
 80090c2:	7863      	ldrb	r3, [r4, #1]
 80090c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80090c6:	d132      	bne.n	800912e <_svfiprintf_r+0x186>
 80090c8:	9b03      	ldr	r3, [sp, #12]
 80090ca:	3402      	adds	r4, #2
 80090cc:	1d1a      	adds	r2, r3, #4
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	9203      	str	r2, [sp, #12]
 80090d2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80090d6:	9305      	str	r3, [sp, #20]
 80090d8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8009190 <_svfiprintf_r+0x1e8>
 80090dc:	2203      	movs	r2, #3
 80090de:	4650      	mov	r0, sl
 80090e0:	7821      	ldrb	r1, [r4, #0]
 80090e2:	f000 fa19 	bl	8009518 <memchr>
 80090e6:	b138      	cbz	r0, 80090f8 <_svfiprintf_r+0x150>
 80090e8:	2240      	movs	r2, #64	@ 0x40
 80090ea:	9b04      	ldr	r3, [sp, #16]
 80090ec:	eba0 000a 	sub.w	r0, r0, sl
 80090f0:	4082      	lsls	r2, r0
 80090f2:	4313      	orrs	r3, r2
 80090f4:	3401      	adds	r4, #1
 80090f6:	9304      	str	r3, [sp, #16]
 80090f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090fc:	2206      	movs	r2, #6
 80090fe:	4825      	ldr	r0, [pc, #148]	@ (8009194 <_svfiprintf_r+0x1ec>)
 8009100:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009104:	f000 fa08 	bl	8009518 <memchr>
 8009108:	2800      	cmp	r0, #0
 800910a:	d036      	beq.n	800917a <_svfiprintf_r+0x1d2>
 800910c:	4b22      	ldr	r3, [pc, #136]	@ (8009198 <_svfiprintf_r+0x1f0>)
 800910e:	bb1b      	cbnz	r3, 8009158 <_svfiprintf_r+0x1b0>
 8009110:	9b03      	ldr	r3, [sp, #12]
 8009112:	3307      	adds	r3, #7
 8009114:	f023 0307 	bic.w	r3, r3, #7
 8009118:	3308      	adds	r3, #8
 800911a:	9303      	str	r3, [sp, #12]
 800911c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800911e:	4433      	add	r3, r6
 8009120:	9309      	str	r3, [sp, #36]	@ 0x24
 8009122:	e76a      	b.n	8008ffa <_svfiprintf_r+0x52>
 8009124:	460c      	mov	r4, r1
 8009126:	2001      	movs	r0, #1
 8009128:	fb0c 3202 	mla	r2, ip, r2, r3
 800912c:	e7a8      	b.n	8009080 <_svfiprintf_r+0xd8>
 800912e:	2300      	movs	r3, #0
 8009130:	f04f 0c0a 	mov.w	ip, #10
 8009134:	4619      	mov	r1, r3
 8009136:	3401      	adds	r4, #1
 8009138:	9305      	str	r3, [sp, #20]
 800913a:	4620      	mov	r0, r4
 800913c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009140:	3a30      	subs	r2, #48	@ 0x30
 8009142:	2a09      	cmp	r2, #9
 8009144:	d903      	bls.n	800914e <_svfiprintf_r+0x1a6>
 8009146:	2b00      	cmp	r3, #0
 8009148:	d0c6      	beq.n	80090d8 <_svfiprintf_r+0x130>
 800914a:	9105      	str	r1, [sp, #20]
 800914c:	e7c4      	b.n	80090d8 <_svfiprintf_r+0x130>
 800914e:	4604      	mov	r4, r0
 8009150:	2301      	movs	r3, #1
 8009152:	fb0c 2101 	mla	r1, ip, r1, r2
 8009156:	e7f0      	b.n	800913a <_svfiprintf_r+0x192>
 8009158:	ab03      	add	r3, sp, #12
 800915a:	9300      	str	r3, [sp, #0]
 800915c:	462a      	mov	r2, r5
 800915e:	4638      	mov	r0, r7
 8009160:	4b0e      	ldr	r3, [pc, #56]	@ (800919c <_svfiprintf_r+0x1f4>)
 8009162:	a904      	add	r1, sp, #16
 8009164:	f3af 8000 	nop.w
 8009168:	1c42      	adds	r2, r0, #1
 800916a:	4606      	mov	r6, r0
 800916c:	d1d6      	bne.n	800911c <_svfiprintf_r+0x174>
 800916e:	89ab      	ldrh	r3, [r5, #12]
 8009170:	065b      	lsls	r3, r3, #25
 8009172:	f53f af2d 	bmi.w	8008fd0 <_svfiprintf_r+0x28>
 8009176:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009178:	e72c      	b.n	8008fd4 <_svfiprintf_r+0x2c>
 800917a:	ab03      	add	r3, sp, #12
 800917c:	9300      	str	r3, [sp, #0]
 800917e:	462a      	mov	r2, r5
 8009180:	4638      	mov	r0, r7
 8009182:	4b06      	ldr	r3, [pc, #24]	@ (800919c <_svfiprintf_r+0x1f4>)
 8009184:	a904      	add	r1, sp, #16
 8009186:	f000 f87d 	bl	8009284 <_printf_i>
 800918a:	e7ed      	b.n	8009168 <_svfiprintf_r+0x1c0>
 800918c:	0800a65a 	.word	0x0800a65a
 8009190:	0800a660 	.word	0x0800a660
 8009194:	0800a664 	.word	0x0800a664
 8009198:	00000000 	.word	0x00000000
 800919c:	08008ef1 	.word	0x08008ef1

080091a0 <_printf_common>:
 80091a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091a4:	4616      	mov	r6, r2
 80091a6:	4698      	mov	r8, r3
 80091a8:	688a      	ldr	r2, [r1, #8]
 80091aa:	690b      	ldr	r3, [r1, #16]
 80091ac:	4607      	mov	r7, r0
 80091ae:	4293      	cmp	r3, r2
 80091b0:	bfb8      	it	lt
 80091b2:	4613      	movlt	r3, r2
 80091b4:	6033      	str	r3, [r6, #0]
 80091b6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80091ba:	460c      	mov	r4, r1
 80091bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80091c0:	b10a      	cbz	r2, 80091c6 <_printf_common+0x26>
 80091c2:	3301      	adds	r3, #1
 80091c4:	6033      	str	r3, [r6, #0]
 80091c6:	6823      	ldr	r3, [r4, #0]
 80091c8:	0699      	lsls	r1, r3, #26
 80091ca:	bf42      	ittt	mi
 80091cc:	6833      	ldrmi	r3, [r6, #0]
 80091ce:	3302      	addmi	r3, #2
 80091d0:	6033      	strmi	r3, [r6, #0]
 80091d2:	6825      	ldr	r5, [r4, #0]
 80091d4:	f015 0506 	ands.w	r5, r5, #6
 80091d8:	d106      	bne.n	80091e8 <_printf_common+0x48>
 80091da:	f104 0a19 	add.w	sl, r4, #25
 80091de:	68e3      	ldr	r3, [r4, #12]
 80091e0:	6832      	ldr	r2, [r6, #0]
 80091e2:	1a9b      	subs	r3, r3, r2
 80091e4:	42ab      	cmp	r3, r5
 80091e6:	dc2b      	bgt.n	8009240 <_printf_common+0xa0>
 80091e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80091ec:	6822      	ldr	r2, [r4, #0]
 80091ee:	3b00      	subs	r3, #0
 80091f0:	bf18      	it	ne
 80091f2:	2301      	movne	r3, #1
 80091f4:	0692      	lsls	r2, r2, #26
 80091f6:	d430      	bmi.n	800925a <_printf_common+0xba>
 80091f8:	4641      	mov	r1, r8
 80091fa:	4638      	mov	r0, r7
 80091fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009200:	47c8      	blx	r9
 8009202:	3001      	adds	r0, #1
 8009204:	d023      	beq.n	800924e <_printf_common+0xae>
 8009206:	6823      	ldr	r3, [r4, #0]
 8009208:	6922      	ldr	r2, [r4, #16]
 800920a:	f003 0306 	and.w	r3, r3, #6
 800920e:	2b04      	cmp	r3, #4
 8009210:	bf14      	ite	ne
 8009212:	2500      	movne	r5, #0
 8009214:	6833      	ldreq	r3, [r6, #0]
 8009216:	f04f 0600 	mov.w	r6, #0
 800921a:	bf08      	it	eq
 800921c:	68e5      	ldreq	r5, [r4, #12]
 800921e:	f104 041a 	add.w	r4, r4, #26
 8009222:	bf08      	it	eq
 8009224:	1aed      	subeq	r5, r5, r3
 8009226:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800922a:	bf08      	it	eq
 800922c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009230:	4293      	cmp	r3, r2
 8009232:	bfc4      	itt	gt
 8009234:	1a9b      	subgt	r3, r3, r2
 8009236:	18ed      	addgt	r5, r5, r3
 8009238:	42b5      	cmp	r5, r6
 800923a:	d11a      	bne.n	8009272 <_printf_common+0xd2>
 800923c:	2000      	movs	r0, #0
 800923e:	e008      	b.n	8009252 <_printf_common+0xb2>
 8009240:	2301      	movs	r3, #1
 8009242:	4652      	mov	r2, sl
 8009244:	4641      	mov	r1, r8
 8009246:	4638      	mov	r0, r7
 8009248:	47c8      	blx	r9
 800924a:	3001      	adds	r0, #1
 800924c:	d103      	bne.n	8009256 <_printf_common+0xb6>
 800924e:	f04f 30ff 	mov.w	r0, #4294967295
 8009252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009256:	3501      	adds	r5, #1
 8009258:	e7c1      	b.n	80091de <_printf_common+0x3e>
 800925a:	2030      	movs	r0, #48	@ 0x30
 800925c:	18e1      	adds	r1, r4, r3
 800925e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009262:	1c5a      	adds	r2, r3, #1
 8009264:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009268:	4422      	add	r2, r4
 800926a:	3302      	adds	r3, #2
 800926c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009270:	e7c2      	b.n	80091f8 <_printf_common+0x58>
 8009272:	2301      	movs	r3, #1
 8009274:	4622      	mov	r2, r4
 8009276:	4641      	mov	r1, r8
 8009278:	4638      	mov	r0, r7
 800927a:	47c8      	blx	r9
 800927c:	3001      	adds	r0, #1
 800927e:	d0e6      	beq.n	800924e <_printf_common+0xae>
 8009280:	3601      	adds	r6, #1
 8009282:	e7d9      	b.n	8009238 <_printf_common+0x98>

08009284 <_printf_i>:
 8009284:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009288:	7e0f      	ldrb	r7, [r1, #24]
 800928a:	4691      	mov	r9, r2
 800928c:	2f78      	cmp	r7, #120	@ 0x78
 800928e:	4680      	mov	r8, r0
 8009290:	460c      	mov	r4, r1
 8009292:	469a      	mov	sl, r3
 8009294:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009296:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800929a:	d807      	bhi.n	80092ac <_printf_i+0x28>
 800929c:	2f62      	cmp	r7, #98	@ 0x62
 800929e:	d80a      	bhi.n	80092b6 <_printf_i+0x32>
 80092a0:	2f00      	cmp	r7, #0
 80092a2:	f000 80d3 	beq.w	800944c <_printf_i+0x1c8>
 80092a6:	2f58      	cmp	r7, #88	@ 0x58
 80092a8:	f000 80ba 	beq.w	8009420 <_printf_i+0x19c>
 80092ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80092b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80092b4:	e03a      	b.n	800932c <_printf_i+0xa8>
 80092b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80092ba:	2b15      	cmp	r3, #21
 80092bc:	d8f6      	bhi.n	80092ac <_printf_i+0x28>
 80092be:	a101      	add	r1, pc, #4	@ (adr r1, 80092c4 <_printf_i+0x40>)
 80092c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80092c4:	0800931d 	.word	0x0800931d
 80092c8:	08009331 	.word	0x08009331
 80092cc:	080092ad 	.word	0x080092ad
 80092d0:	080092ad 	.word	0x080092ad
 80092d4:	080092ad 	.word	0x080092ad
 80092d8:	080092ad 	.word	0x080092ad
 80092dc:	08009331 	.word	0x08009331
 80092e0:	080092ad 	.word	0x080092ad
 80092e4:	080092ad 	.word	0x080092ad
 80092e8:	080092ad 	.word	0x080092ad
 80092ec:	080092ad 	.word	0x080092ad
 80092f0:	08009433 	.word	0x08009433
 80092f4:	0800935b 	.word	0x0800935b
 80092f8:	080093ed 	.word	0x080093ed
 80092fc:	080092ad 	.word	0x080092ad
 8009300:	080092ad 	.word	0x080092ad
 8009304:	08009455 	.word	0x08009455
 8009308:	080092ad 	.word	0x080092ad
 800930c:	0800935b 	.word	0x0800935b
 8009310:	080092ad 	.word	0x080092ad
 8009314:	080092ad 	.word	0x080092ad
 8009318:	080093f5 	.word	0x080093f5
 800931c:	6833      	ldr	r3, [r6, #0]
 800931e:	1d1a      	adds	r2, r3, #4
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	6032      	str	r2, [r6, #0]
 8009324:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009328:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800932c:	2301      	movs	r3, #1
 800932e:	e09e      	b.n	800946e <_printf_i+0x1ea>
 8009330:	6833      	ldr	r3, [r6, #0]
 8009332:	6820      	ldr	r0, [r4, #0]
 8009334:	1d19      	adds	r1, r3, #4
 8009336:	6031      	str	r1, [r6, #0]
 8009338:	0606      	lsls	r6, r0, #24
 800933a:	d501      	bpl.n	8009340 <_printf_i+0xbc>
 800933c:	681d      	ldr	r5, [r3, #0]
 800933e:	e003      	b.n	8009348 <_printf_i+0xc4>
 8009340:	0645      	lsls	r5, r0, #25
 8009342:	d5fb      	bpl.n	800933c <_printf_i+0xb8>
 8009344:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009348:	2d00      	cmp	r5, #0
 800934a:	da03      	bge.n	8009354 <_printf_i+0xd0>
 800934c:	232d      	movs	r3, #45	@ 0x2d
 800934e:	426d      	negs	r5, r5
 8009350:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009354:	230a      	movs	r3, #10
 8009356:	4859      	ldr	r0, [pc, #356]	@ (80094bc <_printf_i+0x238>)
 8009358:	e011      	b.n	800937e <_printf_i+0xfa>
 800935a:	6821      	ldr	r1, [r4, #0]
 800935c:	6833      	ldr	r3, [r6, #0]
 800935e:	0608      	lsls	r0, r1, #24
 8009360:	f853 5b04 	ldr.w	r5, [r3], #4
 8009364:	d402      	bmi.n	800936c <_printf_i+0xe8>
 8009366:	0649      	lsls	r1, r1, #25
 8009368:	bf48      	it	mi
 800936a:	b2ad      	uxthmi	r5, r5
 800936c:	2f6f      	cmp	r7, #111	@ 0x6f
 800936e:	6033      	str	r3, [r6, #0]
 8009370:	bf14      	ite	ne
 8009372:	230a      	movne	r3, #10
 8009374:	2308      	moveq	r3, #8
 8009376:	4851      	ldr	r0, [pc, #324]	@ (80094bc <_printf_i+0x238>)
 8009378:	2100      	movs	r1, #0
 800937a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800937e:	6866      	ldr	r6, [r4, #4]
 8009380:	2e00      	cmp	r6, #0
 8009382:	bfa8      	it	ge
 8009384:	6821      	ldrge	r1, [r4, #0]
 8009386:	60a6      	str	r6, [r4, #8]
 8009388:	bfa4      	itt	ge
 800938a:	f021 0104 	bicge.w	r1, r1, #4
 800938e:	6021      	strge	r1, [r4, #0]
 8009390:	b90d      	cbnz	r5, 8009396 <_printf_i+0x112>
 8009392:	2e00      	cmp	r6, #0
 8009394:	d04b      	beq.n	800942e <_printf_i+0x1aa>
 8009396:	4616      	mov	r6, r2
 8009398:	fbb5 f1f3 	udiv	r1, r5, r3
 800939c:	fb03 5711 	mls	r7, r3, r1, r5
 80093a0:	5dc7      	ldrb	r7, [r0, r7]
 80093a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80093a6:	462f      	mov	r7, r5
 80093a8:	42bb      	cmp	r3, r7
 80093aa:	460d      	mov	r5, r1
 80093ac:	d9f4      	bls.n	8009398 <_printf_i+0x114>
 80093ae:	2b08      	cmp	r3, #8
 80093b0:	d10b      	bne.n	80093ca <_printf_i+0x146>
 80093b2:	6823      	ldr	r3, [r4, #0]
 80093b4:	07df      	lsls	r7, r3, #31
 80093b6:	d508      	bpl.n	80093ca <_printf_i+0x146>
 80093b8:	6923      	ldr	r3, [r4, #16]
 80093ba:	6861      	ldr	r1, [r4, #4]
 80093bc:	4299      	cmp	r1, r3
 80093be:	bfde      	ittt	le
 80093c0:	2330      	movle	r3, #48	@ 0x30
 80093c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80093c6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80093ca:	1b92      	subs	r2, r2, r6
 80093cc:	6122      	str	r2, [r4, #16]
 80093ce:	464b      	mov	r3, r9
 80093d0:	4621      	mov	r1, r4
 80093d2:	4640      	mov	r0, r8
 80093d4:	f8cd a000 	str.w	sl, [sp]
 80093d8:	aa03      	add	r2, sp, #12
 80093da:	f7ff fee1 	bl	80091a0 <_printf_common>
 80093de:	3001      	adds	r0, #1
 80093e0:	d14a      	bne.n	8009478 <_printf_i+0x1f4>
 80093e2:	f04f 30ff 	mov.w	r0, #4294967295
 80093e6:	b004      	add	sp, #16
 80093e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093ec:	6823      	ldr	r3, [r4, #0]
 80093ee:	f043 0320 	orr.w	r3, r3, #32
 80093f2:	6023      	str	r3, [r4, #0]
 80093f4:	2778      	movs	r7, #120	@ 0x78
 80093f6:	4832      	ldr	r0, [pc, #200]	@ (80094c0 <_printf_i+0x23c>)
 80093f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80093fc:	6823      	ldr	r3, [r4, #0]
 80093fe:	6831      	ldr	r1, [r6, #0]
 8009400:	061f      	lsls	r7, r3, #24
 8009402:	f851 5b04 	ldr.w	r5, [r1], #4
 8009406:	d402      	bmi.n	800940e <_printf_i+0x18a>
 8009408:	065f      	lsls	r7, r3, #25
 800940a:	bf48      	it	mi
 800940c:	b2ad      	uxthmi	r5, r5
 800940e:	6031      	str	r1, [r6, #0]
 8009410:	07d9      	lsls	r1, r3, #31
 8009412:	bf44      	itt	mi
 8009414:	f043 0320 	orrmi.w	r3, r3, #32
 8009418:	6023      	strmi	r3, [r4, #0]
 800941a:	b11d      	cbz	r5, 8009424 <_printf_i+0x1a0>
 800941c:	2310      	movs	r3, #16
 800941e:	e7ab      	b.n	8009378 <_printf_i+0xf4>
 8009420:	4826      	ldr	r0, [pc, #152]	@ (80094bc <_printf_i+0x238>)
 8009422:	e7e9      	b.n	80093f8 <_printf_i+0x174>
 8009424:	6823      	ldr	r3, [r4, #0]
 8009426:	f023 0320 	bic.w	r3, r3, #32
 800942a:	6023      	str	r3, [r4, #0]
 800942c:	e7f6      	b.n	800941c <_printf_i+0x198>
 800942e:	4616      	mov	r6, r2
 8009430:	e7bd      	b.n	80093ae <_printf_i+0x12a>
 8009432:	6833      	ldr	r3, [r6, #0]
 8009434:	6825      	ldr	r5, [r4, #0]
 8009436:	1d18      	adds	r0, r3, #4
 8009438:	6961      	ldr	r1, [r4, #20]
 800943a:	6030      	str	r0, [r6, #0]
 800943c:	062e      	lsls	r6, r5, #24
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	d501      	bpl.n	8009446 <_printf_i+0x1c2>
 8009442:	6019      	str	r1, [r3, #0]
 8009444:	e002      	b.n	800944c <_printf_i+0x1c8>
 8009446:	0668      	lsls	r0, r5, #25
 8009448:	d5fb      	bpl.n	8009442 <_printf_i+0x1be>
 800944a:	8019      	strh	r1, [r3, #0]
 800944c:	2300      	movs	r3, #0
 800944e:	4616      	mov	r6, r2
 8009450:	6123      	str	r3, [r4, #16]
 8009452:	e7bc      	b.n	80093ce <_printf_i+0x14a>
 8009454:	6833      	ldr	r3, [r6, #0]
 8009456:	2100      	movs	r1, #0
 8009458:	1d1a      	adds	r2, r3, #4
 800945a:	6032      	str	r2, [r6, #0]
 800945c:	681e      	ldr	r6, [r3, #0]
 800945e:	6862      	ldr	r2, [r4, #4]
 8009460:	4630      	mov	r0, r6
 8009462:	f000 f859 	bl	8009518 <memchr>
 8009466:	b108      	cbz	r0, 800946c <_printf_i+0x1e8>
 8009468:	1b80      	subs	r0, r0, r6
 800946a:	6060      	str	r0, [r4, #4]
 800946c:	6863      	ldr	r3, [r4, #4]
 800946e:	6123      	str	r3, [r4, #16]
 8009470:	2300      	movs	r3, #0
 8009472:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009476:	e7aa      	b.n	80093ce <_printf_i+0x14a>
 8009478:	4632      	mov	r2, r6
 800947a:	4649      	mov	r1, r9
 800947c:	4640      	mov	r0, r8
 800947e:	6923      	ldr	r3, [r4, #16]
 8009480:	47d0      	blx	sl
 8009482:	3001      	adds	r0, #1
 8009484:	d0ad      	beq.n	80093e2 <_printf_i+0x15e>
 8009486:	6823      	ldr	r3, [r4, #0]
 8009488:	079b      	lsls	r3, r3, #30
 800948a:	d413      	bmi.n	80094b4 <_printf_i+0x230>
 800948c:	68e0      	ldr	r0, [r4, #12]
 800948e:	9b03      	ldr	r3, [sp, #12]
 8009490:	4298      	cmp	r0, r3
 8009492:	bfb8      	it	lt
 8009494:	4618      	movlt	r0, r3
 8009496:	e7a6      	b.n	80093e6 <_printf_i+0x162>
 8009498:	2301      	movs	r3, #1
 800949a:	4632      	mov	r2, r6
 800949c:	4649      	mov	r1, r9
 800949e:	4640      	mov	r0, r8
 80094a0:	47d0      	blx	sl
 80094a2:	3001      	adds	r0, #1
 80094a4:	d09d      	beq.n	80093e2 <_printf_i+0x15e>
 80094a6:	3501      	adds	r5, #1
 80094a8:	68e3      	ldr	r3, [r4, #12]
 80094aa:	9903      	ldr	r1, [sp, #12]
 80094ac:	1a5b      	subs	r3, r3, r1
 80094ae:	42ab      	cmp	r3, r5
 80094b0:	dcf2      	bgt.n	8009498 <_printf_i+0x214>
 80094b2:	e7eb      	b.n	800948c <_printf_i+0x208>
 80094b4:	2500      	movs	r5, #0
 80094b6:	f104 0619 	add.w	r6, r4, #25
 80094ba:	e7f5      	b.n	80094a8 <_printf_i+0x224>
 80094bc:	0800a66b 	.word	0x0800a66b
 80094c0:	0800a67c 	.word	0x0800a67c

080094c4 <memmove>:
 80094c4:	4288      	cmp	r0, r1
 80094c6:	b510      	push	{r4, lr}
 80094c8:	eb01 0402 	add.w	r4, r1, r2
 80094cc:	d902      	bls.n	80094d4 <memmove+0x10>
 80094ce:	4284      	cmp	r4, r0
 80094d0:	4623      	mov	r3, r4
 80094d2:	d807      	bhi.n	80094e4 <memmove+0x20>
 80094d4:	1e43      	subs	r3, r0, #1
 80094d6:	42a1      	cmp	r1, r4
 80094d8:	d008      	beq.n	80094ec <memmove+0x28>
 80094da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80094de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80094e2:	e7f8      	b.n	80094d6 <memmove+0x12>
 80094e4:	4601      	mov	r1, r0
 80094e6:	4402      	add	r2, r0
 80094e8:	428a      	cmp	r2, r1
 80094ea:	d100      	bne.n	80094ee <memmove+0x2a>
 80094ec:	bd10      	pop	{r4, pc}
 80094ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80094f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80094f6:	e7f7      	b.n	80094e8 <memmove+0x24>

080094f8 <_sbrk_r>:
 80094f8:	b538      	push	{r3, r4, r5, lr}
 80094fa:	2300      	movs	r3, #0
 80094fc:	4d05      	ldr	r5, [pc, #20]	@ (8009514 <_sbrk_r+0x1c>)
 80094fe:	4604      	mov	r4, r0
 8009500:	4608      	mov	r0, r1
 8009502:	602b      	str	r3, [r5, #0]
 8009504:	f7f8 fe48 	bl	8002198 <_sbrk>
 8009508:	1c43      	adds	r3, r0, #1
 800950a:	d102      	bne.n	8009512 <_sbrk_r+0x1a>
 800950c:	682b      	ldr	r3, [r5, #0]
 800950e:	b103      	cbz	r3, 8009512 <_sbrk_r+0x1a>
 8009510:	6023      	str	r3, [r4, #0]
 8009512:	bd38      	pop	{r3, r4, r5, pc}
 8009514:	20001aa0 	.word	0x20001aa0

08009518 <memchr>:
 8009518:	4603      	mov	r3, r0
 800951a:	b510      	push	{r4, lr}
 800951c:	b2c9      	uxtb	r1, r1
 800951e:	4402      	add	r2, r0
 8009520:	4293      	cmp	r3, r2
 8009522:	4618      	mov	r0, r3
 8009524:	d101      	bne.n	800952a <memchr+0x12>
 8009526:	2000      	movs	r0, #0
 8009528:	e003      	b.n	8009532 <memchr+0x1a>
 800952a:	7804      	ldrb	r4, [r0, #0]
 800952c:	3301      	adds	r3, #1
 800952e:	428c      	cmp	r4, r1
 8009530:	d1f6      	bne.n	8009520 <memchr+0x8>
 8009532:	bd10      	pop	{r4, pc}

08009534 <_realloc_r>:
 8009534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009538:	4680      	mov	r8, r0
 800953a:	4615      	mov	r5, r2
 800953c:	460c      	mov	r4, r1
 800953e:	b921      	cbnz	r1, 800954a <_realloc_r+0x16>
 8009540:	4611      	mov	r1, r2
 8009542:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009546:	f7ff bc47 	b.w	8008dd8 <_malloc_r>
 800954a:	b92a      	cbnz	r2, 8009558 <_realloc_r+0x24>
 800954c:	f7ff fbda 	bl	8008d04 <_free_r>
 8009550:	2400      	movs	r4, #0
 8009552:	4620      	mov	r0, r4
 8009554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009558:	f000 f81a 	bl	8009590 <_malloc_usable_size_r>
 800955c:	4285      	cmp	r5, r0
 800955e:	4606      	mov	r6, r0
 8009560:	d802      	bhi.n	8009568 <_realloc_r+0x34>
 8009562:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009566:	d8f4      	bhi.n	8009552 <_realloc_r+0x1e>
 8009568:	4629      	mov	r1, r5
 800956a:	4640      	mov	r0, r8
 800956c:	f7ff fc34 	bl	8008dd8 <_malloc_r>
 8009570:	4607      	mov	r7, r0
 8009572:	2800      	cmp	r0, #0
 8009574:	d0ec      	beq.n	8009550 <_realloc_r+0x1c>
 8009576:	42b5      	cmp	r5, r6
 8009578:	462a      	mov	r2, r5
 800957a:	4621      	mov	r1, r4
 800957c:	bf28      	it	cs
 800957e:	4632      	movcs	r2, r6
 8009580:	f7ff fbb2 	bl	8008ce8 <memcpy>
 8009584:	4621      	mov	r1, r4
 8009586:	4640      	mov	r0, r8
 8009588:	f7ff fbbc 	bl	8008d04 <_free_r>
 800958c:	463c      	mov	r4, r7
 800958e:	e7e0      	b.n	8009552 <_realloc_r+0x1e>

08009590 <_malloc_usable_size_r>:
 8009590:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009594:	1f18      	subs	r0, r3, #4
 8009596:	2b00      	cmp	r3, #0
 8009598:	bfbc      	itt	lt
 800959a:	580b      	ldrlt	r3, [r1, r0]
 800959c:	18c0      	addlt	r0, r0, r3
 800959e:	4770      	bx	lr

080095a0 <pow>:
 80095a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095a4:	4614      	mov	r4, r2
 80095a6:	461d      	mov	r5, r3
 80095a8:	4680      	mov	r8, r0
 80095aa:	4689      	mov	r9, r1
 80095ac:	f000 f8ac 	bl	8009708 <__ieee754_pow>
 80095b0:	4622      	mov	r2, r4
 80095b2:	4606      	mov	r6, r0
 80095b4:	460f      	mov	r7, r1
 80095b6:	462b      	mov	r3, r5
 80095b8:	4620      	mov	r0, r4
 80095ba:	4629      	mov	r1, r5
 80095bc:	f7f7 fa26 	bl	8000a0c <__aeabi_dcmpun>
 80095c0:	bbc8      	cbnz	r0, 8009636 <pow+0x96>
 80095c2:	2200      	movs	r2, #0
 80095c4:	2300      	movs	r3, #0
 80095c6:	4640      	mov	r0, r8
 80095c8:	4649      	mov	r1, r9
 80095ca:	f7f7 f9ed 	bl	80009a8 <__aeabi_dcmpeq>
 80095ce:	b1b8      	cbz	r0, 8009600 <pow+0x60>
 80095d0:	2200      	movs	r2, #0
 80095d2:	2300      	movs	r3, #0
 80095d4:	4620      	mov	r0, r4
 80095d6:	4629      	mov	r1, r5
 80095d8:	f7f7 f9e6 	bl	80009a8 <__aeabi_dcmpeq>
 80095dc:	2800      	cmp	r0, #0
 80095de:	d141      	bne.n	8009664 <pow+0xc4>
 80095e0:	4620      	mov	r0, r4
 80095e2:	4629      	mov	r1, r5
 80095e4:	f000 f844 	bl	8009670 <finite>
 80095e8:	b328      	cbz	r0, 8009636 <pow+0x96>
 80095ea:	2200      	movs	r2, #0
 80095ec:	2300      	movs	r3, #0
 80095ee:	4620      	mov	r0, r4
 80095f0:	4629      	mov	r1, r5
 80095f2:	f7f7 f9e3 	bl	80009bc <__aeabi_dcmplt>
 80095f6:	b1f0      	cbz	r0, 8009636 <pow+0x96>
 80095f8:	f7ff fb4a 	bl	8008c90 <__errno>
 80095fc:	2322      	movs	r3, #34	@ 0x22
 80095fe:	e019      	b.n	8009634 <pow+0x94>
 8009600:	4630      	mov	r0, r6
 8009602:	4639      	mov	r1, r7
 8009604:	f000 f834 	bl	8009670 <finite>
 8009608:	b9c8      	cbnz	r0, 800963e <pow+0x9e>
 800960a:	4640      	mov	r0, r8
 800960c:	4649      	mov	r1, r9
 800960e:	f000 f82f 	bl	8009670 <finite>
 8009612:	b1a0      	cbz	r0, 800963e <pow+0x9e>
 8009614:	4620      	mov	r0, r4
 8009616:	4629      	mov	r1, r5
 8009618:	f000 f82a 	bl	8009670 <finite>
 800961c:	b178      	cbz	r0, 800963e <pow+0x9e>
 800961e:	4632      	mov	r2, r6
 8009620:	463b      	mov	r3, r7
 8009622:	4630      	mov	r0, r6
 8009624:	4639      	mov	r1, r7
 8009626:	f7f7 f9f1 	bl	8000a0c <__aeabi_dcmpun>
 800962a:	2800      	cmp	r0, #0
 800962c:	d0e4      	beq.n	80095f8 <pow+0x58>
 800962e:	f7ff fb2f 	bl	8008c90 <__errno>
 8009632:	2321      	movs	r3, #33	@ 0x21
 8009634:	6003      	str	r3, [r0, #0]
 8009636:	4630      	mov	r0, r6
 8009638:	4639      	mov	r1, r7
 800963a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800963e:	2200      	movs	r2, #0
 8009640:	2300      	movs	r3, #0
 8009642:	4630      	mov	r0, r6
 8009644:	4639      	mov	r1, r7
 8009646:	f7f7 f9af 	bl	80009a8 <__aeabi_dcmpeq>
 800964a:	2800      	cmp	r0, #0
 800964c:	d0f3      	beq.n	8009636 <pow+0x96>
 800964e:	4640      	mov	r0, r8
 8009650:	4649      	mov	r1, r9
 8009652:	f000 f80d 	bl	8009670 <finite>
 8009656:	2800      	cmp	r0, #0
 8009658:	d0ed      	beq.n	8009636 <pow+0x96>
 800965a:	4620      	mov	r0, r4
 800965c:	4629      	mov	r1, r5
 800965e:	f000 f807 	bl	8009670 <finite>
 8009662:	e7c8      	b.n	80095f6 <pow+0x56>
 8009664:	2600      	movs	r6, #0
 8009666:	4f01      	ldr	r7, [pc, #4]	@ (800966c <pow+0xcc>)
 8009668:	e7e5      	b.n	8009636 <pow+0x96>
 800966a:	bf00      	nop
 800966c:	3ff00000 	.word	0x3ff00000

08009670 <finite>:
 8009670:	f041 4000 	orr.w	r0, r1, #2147483648	@ 0x80000000
 8009674:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8009678:	0fc0      	lsrs	r0, r0, #31
 800967a:	4770      	bx	lr

0800967c <round>:
 800967c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800967e:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8009682:	f2a7 32ff 	subw	r2, r7, #1023	@ 0x3ff
 8009686:	2a13      	cmp	r2, #19
 8009688:	4604      	mov	r4, r0
 800968a:	460d      	mov	r5, r1
 800968c:	460b      	mov	r3, r1
 800968e:	dc1a      	bgt.n	80096c6 <round+0x4a>
 8009690:	2a00      	cmp	r2, #0
 8009692:	da0b      	bge.n	80096ac <round+0x30>
 8009694:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8009698:	3201      	adds	r2, #1
 800969a:	bf04      	itt	eq
 800969c:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 80096a0:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 80096a4:	2200      	movs	r2, #0
 80096a6:	461d      	mov	r5, r3
 80096a8:	4614      	mov	r4, r2
 80096aa:	e016      	b.n	80096da <round+0x5e>
 80096ac:	4815      	ldr	r0, [pc, #84]	@ (8009704 <round+0x88>)
 80096ae:	4110      	asrs	r0, r2
 80096b0:	4001      	ands	r1, r0
 80096b2:	4321      	orrs	r1, r4
 80096b4:	d011      	beq.n	80096da <round+0x5e>
 80096b6:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 80096ba:	fa41 f202 	asr.w	r2, r1, r2
 80096be:	4413      	add	r3, r2
 80096c0:	ea23 0300 	bic.w	r3, r3, r0
 80096c4:	e7ee      	b.n	80096a4 <round+0x28>
 80096c6:	2a33      	cmp	r2, #51	@ 0x33
 80096c8:	dd0a      	ble.n	80096e0 <round+0x64>
 80096ca:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80096ce:	d104      	bne.n	80096da <round+0x5e>
 80096d0:	4602      	mov	r2, r0
 80096d2:	f7f6 fd4b 	bl	800016c <__adddf3>
 80096d6:	4604      	mov	r4, r0
 80096d8:	460d      	mov	r5, r1
 80096da:	4620      	mov	r0, r4
 80096dc:	4629      	mov	r1, r5
 80096de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096e0:	f04f 30ff 	mov.w	r0, #4294967295
 80096e4:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 80096e8:	40f8      	lsrs	r0, r7
 80096ea:	4220      	tst	r0, r4
 80096ec:	d0f5      	beq.n	80096da <round+0x5e>
 80096ee:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 80096f2:	2201      	movs	r2, #1
 80096f4:	408a      	lsls	r2, r1
 80096f6:	1912      	adds	r2, r2, r4
 80096f8:	bf28      	it	cs
 80096fa:	3301      	addcs	r3, #1
 80096fc:	ea22 0200 	bic.w	r2, r2, r0
 8009700:	e7d1      	b.n	80096a6 <round+0x2a>
 8009702:	bf00      	nop
 8009704:	000fffff 	.word	0x000fffff

08009708 <__ieee754_pow>:
 8009708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800970c:	b091      	sub	sp, #68	@ 0x44
 800970e:	e9cd 2300 	strd	r2, r3, [sp]
 8009712:	468b      	mov	fp, r1
 8009714:	e9dd 1800 	ldrd	r1, r8, [sp]
 8009718:	f028 4700 	bic.w	r7, r8, #2147483648	@ 0x80000000
 800971c:	4682      	mov	sl, r0
 800971e:	ea57 0001 	orrs.w	r0, r7, r1
 8009722:	d112      	bne.n	800974a <__ieee754_pow+0x42>
 8009724:	4653      	mov	r3, sl
 8009726:	f48b 2200 	eor.w	r2, fp, #524288	@ 0x80000
 800972a:	18db      	adds	r3, r3, r3
 800972c:	4152      	adcs	r2, r2
 800972e:	4298      	cmp	r0, r3
 8009730:	4b91      	ldr	r3, [pc, #580]	@ (8009978 <__ieee754_pow+0x270>)
 8009732:	4193      	sbcs	r3, r2
 8009734:	f080 84ce 	bcs.w	800a0d4 <__ieee754_pow+0x9cc>
 8009738:	e9dd 2300 	ldrd	r2, r3, [sp]
 800973c:	4650      	mov	r0, sl
 800973e:	4659      	mov	r1, fp
 8009740:	f7f6 fd14 	bl	800016c <__adddf3>
 8009744:	b011      	add	sp, #68	@ 0x44
 8009746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800974a:	4b8c      	ldr	r3, [pc, #560]	@ (800997c <__ieee754_pow+0x274>)
 800974c:	f02b 4600 	bic.w	r6, fp, #2147483648	@ 0x80000000
 8009750:	429e      	cmp	r6, r3
 8009752:	465d      	mov	r5, fp
 8009754:	46d1      	mov	r9, sl
 8009756:	d807      	bhi.n	8009768 <__ieee754_pow+0x60>
 8009758:	d102      	bne.n	8009760 <__ieee754_pow+0x58>
 800975a:	f1ba 0f00 	cmp.w	sl, #0
 800975e:	d1eb      	bne.n	8009738 <__ieee754_pow+0x30>
 8009760:	429f      	cmp	r7, r3
 8009762:	d801      	bhi.n	8009768 <__ieee754_pow+0x60>
 8009764:	d10f      	bne.n	8009786 <__ieee754_pow+0x7e>
 8009766:	b171      	cbz	r1, 8009786 <__ieee754_pow+0x7e>
 8009768:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800976c:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8009770:	ea55 0509 	orrs.w	r5, r5, r9
 8009774:	d1e0      	bne.n	8009738 <__ieee754_pow+0x30>
 8009776:	e9dd 3200 	ldrd	r3, r2, [sp]
 800977a:	18db      	adds	r3, r3, r3
 800977c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8009780:	4152      	adcs	r2, r2
 8009782:	429d      	cmp	r5, r3
 8009784:	e7d4      	b.n	8009730 <__ieee754_pow+0x28>
 8009786:	2d00      	cmp	r5, #0
 8009788:	4633      	mov	r3, r6
 800978a:	da39      	bge.n	8009800 <__ieee754_pow+0xf8>
 800978c:	4a7c      	ldr	r2, [pc, #496]	@ (8009980 <__ieee754_pow+0x278>)
 800978e:	4297      	cmp	r7, r2
 8009790:	d84e      	bhi.n	8009830 <__ieee754_pow+0x128>
 8009792:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8009796:	4297      	cmp	r7, r2
 8009798:	f240 84ab 	bls.w	800a0f2 <__ieee754_pow+0x9ea>
 800979c:	153a      	asrs	r2, r7, #20
 800979e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80097a2:	2a14      	cmp	r2, #20
 80097a4:	dd0f      	ble.n	80097c6 <__ieee754_pow+0xbe>
 80097a6:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 80097aa:	fa21 f402 	lsr.w	r4, r1, r2
 80097ae:	fa04 f202 	lsl.w	r2, r4, r2
 80097b2:	428a      	cmp	r2, r1
 80097b4:	f040 849d 	bne.w	800a0f2 <__ieee754_pow+0x9ea>
 80097b8:	f004 0401 	and.w	r4, r4, #1
 80097bc:	f1c4 0402 	rsb	r4, r4, #2
 80097c0:	2900      	cmp	r1, #0
 80097c2:	d15a      	bne.n	800987a <__ieee754_pow+0x172>
 80097c4:	e00e      	b.n	80097e4 <__ieee754_pow+0xdc>
 80097c6:	2900      	cmp	r1, #0
 80097c8:	d156      	bne.n	8009878 <__ieee754_pow+0x170>
 80097ca:	f1c2 0214 	rsb	r2, r2, #20
 80097ce:	fa47 f402 	asr.w	r4, r7, r2
 80097d2:	fa04 f202 	lsl.w	r2, r4, r2
 80097d6:	42ba      	cmp	r2, r7
 80097d8:	f040 8488 	bne.w	800a0ec <__ieee754_pow+0x9e4>
 80097dc:	f004 0401 	and.w	r4, r4, #1
 80097e0:	f1c4 0402 	rsb	r4, r4, #2
 80097e4:	4a67      	ldr	r2, [pc, #412]	@ (8009984 <__ieee754_pow+0x27c>)
 80097e6:	4297      	cmp	r7, r2
 80097e8:	d130      	bne.n	800984c <__ieee754_pow+0x144>
 80097ea:	f1b8 0f00 	cmp.w	r8, #0
 80097ee:	f280 8479 	bge.w	800a0e4 <__ieee754_pow+0x9dc>
 80097f2:	4652      	mov	r2, sl
 80097f4:	465b      	mov	r3, fp
 80097f6:	2000      	movs	r0, #0
 80097f8:	4962      	ldr	r1, [pc, #392]	@ (8009984 <__ieee754_pow+0x27c>)
 80097fa:	f7f6 ff97 	bl	800072c <__aeabi_ddiv>
 80097fe:	e7a1      	b.n	8009744 <__ieee754_pow+0x3c>
 8009800:	2400      	movs	r4, #0
 8009802:	2900      	cmp	r1, #0
 8009804:	d139      	bne.n	800987a <__ieee754_pow+0x172>
 8009806:	4a5d      	ldr	r2, [pc, #372]	@ (800997c <__ieee754_pow+0x274>)
 8009808:	4297      	cmp	r7, r2
 800980a:	d1eb      	bne.n	80097e4 <__ieee754_pow+0xdc>
 800980c:	f106 4340 	add.w	r3, r6, #3221225472	@ 0xc0000000
 8009810:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 8009814:	ea53 0309 	orrs.w	r3, r3, r9
 8009818:	f000 845c 	beq.w	800a0d4 <__ieee754_pow+0x9cc>
 800981c:	4b5a      	ldr	r3, [pc, #360]	@ (8009988 <__ieee754_pow+0x280>)
 800981e:	429e      	cmp	r6, r3
 8009820:	d908      	bls.n	8009834 <__ieee754_pow+0x12c>
 8009822:	f1b8 0f00 	cmp.w	r8, #0
 8009826:	f2c0 8459 	blt.w	800a0dc <__ieee754_pow+0x9d4>
 800982a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800982e:	e789      	b.n	8009744 <__ieee754_pow+0x3c>
 8009830:	2402      	movs	r4, #2
 8009832:	e7e6      	b.n	8009802 <__ieee754_pow+0xfa>
 8009834:	f1b8 0f00 	cmp.w	r8, #0
 8009838:	f04f 0000 	mov.w	r0, #0
 800983c:	f04f 0100 	mov.w	r1, #0
 8009840:	da80      	bge.n	8009744 <__ieee754_pow+0x3c>
 8009842:	e9dd 0300 	ldrd	r0, r3, [sp]
 8009846:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800984a:	e77b      	b.n	8009744 <__ieee754_pow+0x3c>
 800984c:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 8009850:	d106      	bne.n	8009860 <__ieee754_pow+0x158>
 8009852:	4652      	mov	r2, sl
 8009854:	465b      	mov	r3, fp
 8009856:	4650      	mov	r0, sl
 8009858:	4659      	mov	r1, fp
 800985a:	f7f6 fe3d 	bl	80004d8 <__aeabi_dmul>
 800985e:	e771      	b.n	8009744 <__ieee754_pow+0x3c>
 8009860:	4a4a      	ldr	r2, [pc, #296]	@ (800998c <__ieee754_pow+0x284>)
 8009862:	4590      	cmp	r8, r2
 8009864:	d109      	bne.n	800987a <__ieee754_pow+0x172>
 8009866:	2d00      	cmp	r5, #0
 8009868:	db07      	blt.n	800987a <__ieee754_pow+0x172>
 800986a:	4650      	mov	r0, sl
 800986c:	4659      	mov	r1, fp
 800986e:	b011      	add	sp, #68	@ 0x44
 8009870:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009874:	f000 bd12 	b.w	800a29c <__ieee754_sqrt>
 8009878:	2400      	movs	r4, #0
 800987a:	4650      	mov	r0, sl
 800987c:	4659      	mov	r1, fp
 800987e:	9302      	str	r3, [sp, #8]
 8009880:	f000 fc6a 	bl	800a158 <fabs>
 8009884:	9b02      	ldr	r3, [sp, #8]
 8009886:	f1b9 0f00 	cmp.w	r9, #0
 800988a:	d127      	bne.n	80098dc <__ieee754_pow+0x1d4>
 800988c:	4a3d      	ldr	r2, [pc, #244]	@ (8009984 <__ieee754_pow+0x27c>)
 800988e:	f025 4c40 	bic.w	ip, r5, #3221225472	@ 0xc0000000
 8009892:	4594      	cmp	ip, r2
 8009894:	d000      	beq.n	8009898 <__ieee754_pow+0x190>
 8009896:	bb0e      	cbnz	r6, 80098dc <__ieee754_pow+0x1d4>
 8009898:	f1b8 0f00 	cmp.w	r8, #0
 800989c:	da05      	bge.n	80098aa <__ieee754_pow+0x1a2>
 800989e:	4602      	mov	r2, r0
 80098a0:	460b      	mov	r3, r1
 80098a2:	2000      	movs	r0, #0
 80098a4:	4937      	ldr	r1, [pc, #220]	@ (8009984 <__ieee754_pow+0x27c>)
 80098a6:	f7f6 ff41 	bl	800072c <__aeabi_ddiv>
 80098aa:	2d00      	cmp	r5, #0
 80098ac:	f6bf af4a 	bge.w	8009744 <__ieee754_pow+0x3c>
 80098b0:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 80098b4:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 80098b8:	4326      	orrs	r6, r4
 80098ba:	d108      	bne.n	80098ce <__ieee754_pow+0x1c6>
 80098bc:	4602      	mov	r2, r0
 80098be:	460b      	mov	r3, r1
 80098c0:	4610      	mov	r0, r2
 80098c2:	4619      	mov	r1, r3
 80098c4:	f7f6 fc50 	bl	8000168 <__aeabi_dsub>
 80098c8:	4602      	mov	r2, r0
 80098ca:	460b      	mov	r3, r1
 80098cc:	e795      	b.n	80097fa <__ieee754_pow+0xf2>
 80098ce:	2c01      	cmp	r4, #1
 80098d0:	f47f af38 	bne.w	8009744 <__ieee754_pow+0x3c>
 80098d4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80098d8:	4619      	mov	r1, r3
 80098da:	e733      	b.n	8009744 <__ieee754_pow+0x3c>
 80098dc:	0fea      	lsrs	r2, r5, #31
 80098de:	3a01      	subs	r2, #1
 80098e0:	ea52 0c04 	orrs.w	ip, r2, r4
 80098e4:	d102      	bne.n	80098ec <__ieee754_pow+0x1e4>
 80098e6:	4652      	mov	r2, sl
 80098e8:	465b      	mov	r3, fp
 80098ea:	e7e9      	b.n	80098c0 <__ieee754_pow+0x1b8>
 80098ec:	f04f 0900 	mov.w	r9, #0
 80098f0:	3c01      	subs	r4, #1
 80098f2:	4314      	orrs	r4, r2
 80098f4:	bf14      	ite	ne
 80098f6:	f8df a08c 	ldrne.w	sl, [pc, #140]	@ 8009984 <__ieee754_pow+0x27c>
 80098fa:	f8df a094 	ldreq.w	sl, [pc, #148]	@ 8009990 <__ieee754_pow+0x288>
 80098fe:	f1b7 4f84 	cmp.w	r7, #1107296256	@ 0x42000000
 8009902:	e9cd 9a02 	strd	r9, sl, [sp, #8]
 8009906:	f240 8107 	bls.w	8009b18 <__ieee754_pow+0x410>
 800990a:	4b22      	ldr	r3, [pc, #136]	@ (8009994 <__ieee754_pow+0x28c>)
 800990c:	429f      	cmp	r7, r3
 800990e:	4b1e      	ldr	r3, [pc, #120]	@ (8009988 <__ieee754_pow+0x280>)
 8009910:	d913      	bls.n	800993a <__ieee754_pow+0x232>
 8009912:	429e      	cmp	r6, r3
 8009914:	d808      	bhi.n	8009928 <__ieee754_pow+0x220>
 8009916:	f1b8 0f00 	cmp.w	r8, #0
 800991a:	da08      	bge.n	800992e <__ieee754_pow+0x226>
 800991c:	2000      	movs	r0, #0
 800991e:	b011      	add	sp, #68	@ 0x44
 8009920:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009924:	f000 bcb4 	b.w	800a290 <__math_oflow>
 8009928:	f1b8 0f00 	cmp.w	r8, #0
 800992c:	dcf6      	bgt.n	800991c <__ieee754_pow+0x214>
 800992e:	2000      	movs	r0, #0
 8009930:	b011      	add	sp, #68	@ 0x44
 8009932:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009936:	f000 bca6 	b.w	800a286 <__math_uflow>
 800993a:	429e      	cmp	r6, r3
 800993c:	d20c      	bcs.n	8009958 <__ieee754_pow+0x250>
 800993e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009942:	2200      	movs	r2, #0
 8009944:	2300      	movs	r3, #0
 8009946:	f7f7 f839 	bl	80009bc <__aeabi_dcmplt>
 800994a:	3800      	subs	r0, #0
 800994c:	bf18      	it	ne
 800994e:	2001      	movne	r0, #1
 8009950:	f1b8 0f00 	cmp.w	r8, #0
 8009954:	daec      	bge.n	8009930 <__ieee754_pow+0x228>
 8009956:	e7e2      	b.n	800991e <__ieee754_pow+0x216>
 8009958:	4b0a      	ldr	r3, [pc, #40]	@ (8009984 <__ieee754_pow+0x27c>)
 800995a:	2200      	movs	r2, #0
 800995c:	429e      	cmp	r6, r3
 800995e:	d91b      	bls.n	8009998 <__ieee754_pow+0x290>
 8009960:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009964:	2300      	movs	r3, #0
 8009966:	f7f7 f829 	bl	80009bc <__aeabi_dcmplt>
 800996a:	3800      	subs	r0, #0
 800996c:	bf18      	it	ne
 800996e:	2001      	movne	r0, #1
 8009970:	f1b8 0f00 	cmp.w	r8, #0
 8009974:	dcd3      	bgt.n	800991e <__ieee754_pow+0x216>
 8009976:	e7db      	b.n	8009930 <__ieee754_pow+0x228>
 8009978:	fff00000 	.word	0xfff00000
 800997c:	7ff00000 	.word	0x7ff00000
 8009980:	433fffff 	.word	0x433fffff
 8009984:	3ff00000 	.word	0x3ff00000
 8009988:	3fefffff 	.word	0x3fefffff
 800998c:	3fe00000 	.word	0x3fe00000
 8009990:	bff00000 	.word	0xbff00000
 8009994:	43f00000 	.word	0x43f00000
 8009998:	4b5b      	ldr	r3, [pc, #364]	@ (8009b08 <__ieee754_pow+0x400>)
 800999a:	f7f6 fbe5 	bl	8000168 <__aeabi_dsub>
 800999e:	a352      	add	r3, pc, #328	@ (adr r3, 8009ae8 <__ieee754_pow+0x3e0>)
 80099a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a4:	4604      	mov	r4, r0
 80099a6:	460d      	mov	r5, r1
 80099a8:	f7f6 fd96 	bl	80004d8 <__aeabi_dmul>
 80099ac:	a350      	add	r3, pc, #320	@ (adr r3, 8009af0 <__ieee754_pow+0x3e8>)
 80099ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099b2:	4606      	mov	r6, r0
 80099b4:	460f      	mov	r7, r1
 80099b6:	4620      	mov	r0, r4
 80099b8:	4629      	mov	r1, r5
 80099ba:	f7f6 fd8d 	bl	80004d8 <__aeabi_dmul>
 80099be:	2200      	movs	r2, #0
 80099c0:	4682      	mov	sl, r0
 80099c2:	468b      	mov	fp, r1
 80099c4:	4620      	mov	r0, r4
 80099c6:	4629      	mov	r1, r5
 80099c8:	4b50      	ldr	r3, [pc, #320]	@ (8009b0c <__ieee754_pow+0x404>)
 80099ca:	f7f6 fd85 	bl	80004d8 <__aeabi_dmul>
 80099ce:	4602      	mov	r2, r0
 80099d0:	460b      	mov	r3, r1
 80099d2:	a149      	add	r1, pc, #292	@ (adr r1, 8009af8 <__ieee754_pow+0x3f0>)
 80099d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80099d8:	f7f6 fbc6 	bl	8000168 <__aeabi_dsub>
 80099dc:	4622      	mov	r2, r4
 80099de:	462b      	mov	r3, r5
 80099e0:	f7f6 fd7a 	bl	80004d8 <__aeabi_dmul>
 80099e4:	4602      	mov	r2, r0
 80099e6:	460b      	mov	r3, r1
 80099e8:	2000      	movs	r0, #0
 80099ea:	4949      	ldr	r1, [pc, #292]	@ (8009b10 <__ieee754_pow+0x408>)
 80099ec:	f7f6 fbbc 	bl	8000168 <__aeabi_dsub>
 80099f0:	4622      	mov	r2, r4
 80099f2:	4680      	mov	r8, r0
 80099f4:	4689      	mov	r9, r1
 80099f6:	462b      	mov	r3, r5
 80099f8:	4620      	mov	r0, r4
 80099fa:	4629      	mov	r1, r5
 80099fc:	f7f6 fd6c 	bl	80004d8 <__aeabi_dmul>
 8009a00:	4602      	mov	r2, r0
 8009a02:	460b      	mov	r3, r1
 8009a04:	4640      	mov	r0, r8
 8009a06:	4649      	mov	r1, r9
 8009a08:	f7f6 fd66 	bl	80004d8 <__aeabi_dmul>
 8009a0c:	a33c      	add	r3, pc, #240	@ (adr r3, 8009b00 <__ieee754_pow+0x3f8>)
 8009a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a12:	f7f6 fd61 	bl	80004d8 <__aeabi_dmul>
 8009a16:	4602      	mov	r2, r0
 8009a18:	460b      	mov	r3, r1
 8009a1a:	4650      	mov	r0, sl
 8009a1c:	4659      	mov	r1, fp
 8009a1e:	f7f6 fba3 	bl	8000168 <__aeabi_dsub>
 8009a22:	2400      	movs	r4, #0
 8009a24:	4602      	mov	r2, r0
 8009a26:	460b      	mov	r3, r1
 8009a28:	4680      	mov	r8, r0
 8009a2a:	4689      	mov	r9, r1
 8009a2c:	4630      	mov	r0, r6
 8009a2e:	4639      	mov	r1, r7
 8009a30:	f7f6 fb9c 	bl	800016c <__adddf3>
 8009a34:	4632      	mov	r2, r6
 8009a36:	463b      	mov	r3, r7
 8009a38:	4620      	mov	r0, r4
 8009a3a:	460d      	mov	r5, r1
 8009a3c:	f7f6 fb94 	bl	8000168 <__aeabi_dsub>
 8009a40:	4602      	mov	r2, r0
 8009a42:	460b      	mov	r3, r1
 8009a44:	4640      	mov	r0, r8
 8009a46:	4649      	mov	r1, r9
 8009a48:	f7f6 fb8e 	bl	8000168 <__aeabi_dsub>
 8009a4c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a50:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009a54:	2300      	movs	r3, #0
 8009a56:	9304      	str	r3, [sp, #16]
 8009a58:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8009a5c:	4606      	mov	r6, r0
 8009a5e:	460f      	mov	r7, r1
 8009a60:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a64:	4652      	mov	r2, sl
 8009a66:	465b      	mov	r3, fp
 8009a68:	f7f6 fb7e 	bl	8000168 <__aeabi_dsub>
 8009a6c:	4622      	mov	r2, r4
 8009a6e:	462b      	mov	r3, r5
 8009a70:	f7f6 fd32 	bl	80004d8 <__aeabi_dmul>
 8009a74:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a78:	4680      	mov	r8, r0
 8009a7a:	4689      	mov	r9, r1
 8009a7c:	4630      	mov	r0, r6
 8009a7e:	4639      	mov	r1, r7
 8009a80:	f7f6 fd2a 	bl	80004d8 <__aeabi_dmul>
 8009a84:	4602      	mov	r2, r0
 8009a86:	460b      	mov	r3, r1
 8009a88:	4640      	mov	r0, r8
 8009a8a:	4649      	mov	r1, r9
 8009a8c:	f7f6 fb6e 	bl	800016c <__adddf3>
 8009a90:	4652      	mov	r2, sl
 8009a92:	465b      	mov	r3, fp
 8009a94:	4606      	mov	r6, r0
 8009a96:	460f      	mov	r7, r1
 8009a98:	4620      	mov	r0, r4
 8009a9a:	4629      	mov	r1, r5
 8009a9c:	f7f6 fd1c 	bl	80004d8 <__aeabi_dmul>
 8009aa0:	460b      	mov	r3, r1
 8009aa2:	4602      	mov	r2, r0
 8009aa4:	4680      	mov	r8, r0
 8009aa6:	4689      	mov	r9, r1
 8009aa8:	4630      	mov	r0, r6
 8009aaa:	4639      	mov	r1, r7
 8009aac:	f7f6 fb5e 	bl	800016c <__adddf3>
 8009ab0:	4b18      	ldr	r3, [pc, #96]	@ (8009b14 <__ieee754_pow+0x40c>)
 8009ab2:	4604      	mov	r4, r0
 8009ab4:	4299      	cmp	r1, r3
 8009ab6:	460d      	mov	r5, r1
 8009ab8:	468a      	mov	sl, r1
 8009aba:	468b      	mov	fp, r1
 8009abc:	f340 82e0 	ble.w	800a080 <__ieee754_pow+0x978>
 8009ac0:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8009ac4:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8009ac8:	4303      	orrs	r3, r0
 8009aca:	f000 81df 	beq.w	8009e8c <__ieee754_pow+0x784>
 8009ace:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	f7f6 ff71 	bl	80009bc <__aeabi_dcmplt>
 8009ada:	3800      	subs	r0, #0
 8009adc:	bf18      	it	ne
 8009ade:	2001      	movne	r0, #1
 8009ae0:	e71d      	b.n	800991e <__ieee754_pow+0x216>
 8009ae2:	bf00      	nop
 8009ae4:	f3af 8000 	nop.w
 8009ae8:	60000000 	.word	0x60000000
 8009aec:	3ff71547 	.word	0x3ff71547
 8009af0:	f85ddf44 	.word	0xf85ddf44
 8009af4:	3e54ae0b 	.word	0x3e54ae0b
 8009af8:	55555555 	.word	0x55555555
 8009afc:	3fd55555 	.word	0x3fd55555
 8009b00:	652b82fe 	.word	0x652b82fe
 8009b04:	3ff71547 	.word	0x3ff71547
 8009b08:	3ff00000 	.word	0x3ff00000
 8009b0c:	3fd00000 	.word	0x3fd00000
 8009b10:	3fe00000 	.word	0x3fe00000
 8009b14:	408fffff 	.word	0x408fffff
 8009b18:	4ad3      	ldr	r2, [pc, #844]	@ (8009e68 <__ieee754_pow+0x760>)
 8009b1a:	402a      	ands	r2, r5
 8009b1c:	2a00      	cmp	r2, #0
 8009b1e:	f040 817a 	bne.w	8009e16 <__ieee754_pow+0x70e>
 8009b22:	4bd2      	ldr	r3, [pc, #840]	@ (8009e6c <__ieee754_pow+0x764>)
 8009b24:	2200      	movs	r2, #0
 8009b26:	f7f6 fcd7 	bl	80004d8 <__aeabi_dmul>
 8009b2a:	f06f 0434 	mvn.w	r4, #52	@ 0x34
 8009b2e:	460b      	mov	r3, r1
 8009b30:	151a      	asrs	r2, r3, #20
 8009b32:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8009b36:	4422      	add	r2, r4
 8009b38:	920a      	str	r2, [sp, #40]	@ 0x28
 8009b3a:	4acd      	ldr	r2, [pc, #820]	@ (8009e70 <__ieee754_pow+0x768>)
 8009b3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009b40:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 8009b44:	4293      	cmp	r3, r2
 8009b46:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009b4a:	dd08      	ble.n	8009b5e <__ieee754_pow+0x456>
 8009b4c:	4ac9      	ldr	r2, [pc, #804]	@ (8009e74 <__ieee754_pow+0x76c>)
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	f340 8163 	ble.w	8009e1a <__ieee754_pow+0x712>
 8009b54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b56:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8009b5a:	3301      	adds	r3, #1
 8009b5c:	930a      	str	r3, [sp, #40]	@ 0x28
 8009b5e:	2600      	movs	r6, #0
 8009b60:	00f3      	lsls	r3, r6, #3
 8009b62:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009b64:	4bc4      	ldr	r3, [pc, #784]	@ (8009e78 <__ieee754_pow+0x770>)
 8009b66:	4629      	mov	r1, r5
 8009b68:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009b6c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009b70:	461a      	mov	r2, r3
 8009b72:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8009b76:	4623      	mov	r3, r4
 8009b78:	4682      	mov	sl, r0
 8009b7a:	f7f6 faf5 	bl	8000168 <__aeabi_dsub>
 8009b7e:	4652      	mov	r2, sl
 8009b80:	462b      	mov	r3, r5
 8009b82:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8009b86:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009b8a:	f7f6 faef 	bl	800016c <__adddf3>
 8009b8e:	4602      	mov	r2, r0
 8009b90:	460b      	mov	r3, r1
 8009b92:	2000      	movs	r0, #0
 8009b94:	49b9      	ldr	r1, [pc, #740]	@ (8009e7c <__ieee754_pow+0x774>)
 8009b96:	f7f6 fdc9 	bl	800072c <__aeabi_ddiv>
 8009b9a:	4602      	mov	r2, r0
 8009b9c:	460b      	mov	r3, r1
 8009b9e:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009ba2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009ba6:	f7f6 fc97 	bl	80004d8 <__aeabi_dmul>
 8009baa:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009bae:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8009bb2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	2200      	movs	r2, #0
 8009bba:	46ab      	mov	fp, r5
 8009bbc:	106d      	asrs	r5, r5, #1
 8009bbe:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8009bc2:	9304      	str	r3, [sp, #16]
 8009bc4:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8009bc8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009bcc:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8009bd0:	4640      	mov	r0, r8
 8009bd2:	4649      	mov	r1, r9
 8009bd4:	4614      	mov	r4, r2
 8009bd6:	461d      	mov	r5, r3
 8009bd8:	f7f6 fc7e 	bl	80004d8 <__aeabi_dmul>
 8009bdc:	4602      	mov	r2, r0
 8009bde:	460b      	mov	r3, r1
 8009be0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009be4:	f7f6 fac0 	bl	8000168 <__aeabi_dsub>
 8009be8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009bec:	4606      	mov	r6, r0
 8009bee:	460f      	mov	r7, r1
 8009bf0:	4620      	mov	r0, r4
 8009bf2:	4629      	mov	r1, r5
 8009bf4:	f7f6 fab8 	bl	8000168 <__aeabi_dsub>
 8009bf8:	4602      	mov	r2, r0
 8009bfa:	460b      	mov	r3, r1
 8009bfc:	4650      	mov	r0, sl
 8009bfe:	4659      	mov	r1, fp
 8009c00:	f7f6 fab2 	bl	8000168 <__aeabi_dsub>
 8009c04:	4642      	mov	r2, r8
 8009c06:	464b      	mov	r3, r9
 8009c08:	f7f6 fc66 	bl	80004d8 <__aeabi_dmul>
 8009c0c:	4602      	mov	r2, r0
 8009c0e:	460b      	mov	r3, r1
 8009c10:	4630      	mov	r0, r6
 8009c12:	4639      	mov	r1, r7
 8009c14:	f7f6 faa8 	bl	8000168 <__aeabi_dsub>
 8009c18:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009c1c:	f7f6 fc5c 	bl	80004d8 <__aeabi_dmul>
 8009c20:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009c24:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009c28:	4610      	mov	r0, r2
 8009c2a:	4619      	mov	r1, r3
 8009c2c:	f7f6 fc54 	bl	80004d8 <__aeabi_dmul>
 8009c30:	a37b      	add	r3, pc, #492	@ (adr r3, 8009e20 <__ieee754_pow+0x718>)
 8009c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c36:	4604      	mov	r4, r0
 8009c38:	460d      	mov	r5, r1
 8009c3a:	f7f6 fc4d 	bl	80004d8 <__aeabi_dmul>
 8009c3e:	a37a      	add	r3, pc, #488	@ (adr r3, 8009e28 <__ieee754_pow+0x720>)
 8009c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c44:	f7f6 fa92 	bl	800016c <__adddf3>
 8009c48:	4622      	mov	r2, r4
 8009c4a:	462b      	mov	r3, r5
 8009c4c:	f7f6 fc44 	bl	80004d8 <__aeabi_dmul>
 8009c50:	a377      	add	r3, pc, #476	@ (adr r3, 8009e30 <__ieee754_pow+0x728>)
 8009c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c56:	f7f6 fa89 	bl	800016c <__adddf3>
 8009c5a:	4622      	mov	r2, r4
 8009c5c:	462b      	mov	r3, r5
 8009c5e:	f7f6 fc3b 	bl	80004d8 <__aeabi_dmul>
 8009c62:	a375      	add	r3, pc, #468	@ (adr r3, 8009e38 <__ieee754_pow+0x730>)
 8009c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c68:	f7f6 fa80 	bl	800016c <__adddf3>
 8009c6c:	4622      	mov	r2, r4
 8009c6e:	462b      	mov	r3, r5
 8009c70:	f7f6 fc32 	bl	80004d8 <__aeabi_dmul>
 8009c74:	a372      	add	r3, pc, #456	@ (adr r3, 8009e40 <__ieee754_pow+0x738>)
 8009c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c7a:	f7f6 fa77 	bl	800016c <__adddf3>
 8009c7e:	4622      	mov	r2, r4
 8009c80:	462b      	mov	r3, r5
 8009c82:	f7f6 fc29 	bl	80004d8 <__aeabi_dmul>
 8009c86:	a370      	add	r3, pc, #448	@ (adr r3, 8009e48 <__ieee754_pow+0x740>)
 8009c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c8c:	f7f6 fa6e 	bl	800016c <__adddf3>
 8009c90:	4622      	mov	r2, r4
 8009c92:	4606      	mov	r6, r0
 8009c94:	460f      	mov	r7, r1
 8009c96:	462b      	mov	r3, r5
 8009c98:	4620      	mov	r0, r4
 8009c9a:	4629      	mov	r1, r5
 8009c9c:	f7f6 fc1c 	bl	80004d8 <__aeabi_dmul>
 8009ca0:	4602      	mov	r2, r0
 8009ca2:	460b      	mov	r3, r1
 8009ca4:	4630      	mov	r0, r6
 8009ca6:	4639      	mov	r1, r7
 8009ca8:	f7f6 fc16 	bl	80004d8 <__aeabi_dmul>
 8009cac:	4604      	mov	r4, r0
 8009cae:	460d      	mov	r5, r1
 8009cb0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009cb4:	4642      	mov	r2, r8
 8009cb6:	464b      	mov	r3, r9
 8009cb8:	f7f6 fa58 	bl	800016c <__adddf3>
 8009cbc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009cc0:	f7f6 fc0a 	bl	80004d8 <__aeabi_dmul>
 8009cc4:	4622      	mov	r2, r4
 8009cc6:	462b      	mov	r3, r5
 8009cc8:	f7f6 fa50 	bl	800016c <__adddf3>
 8009ccc:	4642      	mov	r2, r8
 8009cce:	4682      	mov	sl, r0
 8009cd0:	468b      	mov	fp, r1
 8009cd2:	464b      	mov	r3, r9
 8009cd4:	4640      	mov	r0, r8
 8009cd6:	4649      	mov	r1, r9
 8009cd8:	f7f6 fbfe 	bl	80004d8 <__aeabi_dmul>
 8009cdc:	2200      	movs	r2, #0
 8009cde:	4b68      	ldr	r3, [pc, #416]	@ (8009e80 <__ieee754_pow+0x778>)
 8009ce0:	4606      	mov	r6, r0
 8009ce2:	460f      	mov	r7, r1
 8009ce4:	f7f6 fa42 	bl	800016c <__adddf3>
 8009ce8:	4652      	mov	r2, sl
 8009cea:	465b      	mov	r3, fp
 8009cec:	f7f6 fa3e 	bl	800016c <__adddf3>
 8009cf0:	2400      	movs	r4, #0
 8009cf2:	460d      	mov	r5, r1
 8009cf4:	4622      	mov	r2, r4
 8009cf6:	460b      	mov	r3, r1
 8009cf8:	4640      	mov	r0, r8
 8009cfa:	4649      	mov	r1, r9
 8009cfc:	f7f6 fbec 	bl	80004d8 <__aeabi_dmul>
 8009d00:	2200      	movs	r2, #0
 8009d02:	4680      	mov	r8, r0
 8009d04:	4689      	mov	r9, r1
 8009d06:	4620      	mov	r0, r4
 8009d08:	4629      	mov	r1, r5
 8009d0a:	4b5d      	ldr	r3, [pc, #372]	@ (8009e80 <__ieee754_pow+0x778>)
 8009d0c:	f7f6 fa2c 	bl	8000168 <__aeabi_dsub>
 8009d10:	4632      	mov	r2, r6
 8009d12:	463b      	mov	r3, r7
 8009d14:	f7f6 fa28 	bl	8000168 <__aeabi_dsub>
 8009d18:	4602      	mov	r2, r0
 8009d1a:	460b      	mov	r3, r1
 8009d1c:	4650      	mov	r0, sl
 8009d1e:	4659      	mov	r1, fp
 8009d20:	f7f6 fa22 	bl	8000168 <__aeabi_dsub>
 8009d24:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009d28:	f7f6 fbd6 	bl	80004d8 <__aeabi_dmul>
 8009d2c:	4622      	mov	r2, r4
 8009d2e:	4606      	mov	r6, r0
 8009d30:	460f      	mov	r7, r1
 8009d32:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009d36:	462b      	mov	r3, r5
 8009d38:	f7f6 fbce 	bl	80004d8 <__aeabi_dmul>
 8009d3c:	4602      	mov	r2, r0
 8009d3e:	460b      	mov	r3, r1
 8009d40:	4630      	mov	r0, r6
 8009d42:	4639      	mov	r1, r7
 8009d44:	f7f6 fa12 	bl	800016c <__adddf3>
 8009d48:	2400      	movs	r4, #0
 8009d4a:	4606      	mov	r6, r0
 8009d4c:	460f      	mov	r7, r1
 8009d4e:	4602      	mov	r2, r0
 8009d50:	460b      	mov	r3, r1
 8009d52:	4640      	mov	r0, r8
 8009d54:	4649      	mov	r1, r9
 8009d56:	f7f6 fa09 	bl	800016c <__adddf3>
 8009d5a:	a33d      	add	r3, pc, #244	@ (adr r3, 8009e50 <__ieee754_pow+0x748>)
 8009d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d60:	4620      	mov	r0, r4
 8009d62:	460d      	mov	r5, r1
 8009d64:	f7f6 fbb8 	bl	80004d8 <__aeabi_dmul>
 8009d68:	4642      	mov	r2, r8
 8009d6a:	464b      	mov	r3, r9
 8009d6c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009d70:	4620      	mov	r0, r4
 8009d72:	4629      	mov	r1, r5
 8009d74:	f7f6 f9f8 	bl	8000168 <__aeabi_dsub>
 8009d78:	4602      	mov	r2, r0
 8009d7a:	460b      	mov	r3, r1
 8009d7c:	4630      	mov	r0, r6
 8009d7e:	4639      	mov	r1, r7
 8009d80:	f7f6 f9f2 	bl	8000168 <__aeabi_dsub>
 8009d84:	a334      	add	r3, pc, #208	@ (adr r3, 8009e58 <__ieee754_pow+0x750>)
 8009d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d8a:	f7f6 fba5 	bl	80004d8 <__aeabi_dmul>
 8009d8e:	a334      	add	r3, pc, #208	@ (adr r3, 8009e60 <__ieee754_pow+0x758>)
 8009d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d94:	4606      	mov	r6, r0
 8009d96:	460f      	mov	r7, r1
 8009d98:	4620      	mov	r0, r4
 8009d9a:	4629      	mov	r1, r5
 8009d9c:	f7f6 fb9c 	bl	80004d8 <__aeabi_dmul>
 8009da0:	4602      	mov	r2, r0
 8009da2:	460b      	mov	r3, r1
 8009da4:	4630      	mov	r0, r6
 8009da6:	4639      	mov	r1, r7
 8009da8:	f7f6 f9e0 	bl	800016c <__adddf3>
 8009dac:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009dae:	4b35      	ldr	r3, [pc, #212]	@ (8009e84 <__ieee754_pow+0x77c>)
 8009db0:	2400      	movs	r4, #0
 8009db2:	4413      	add	r3, r2
 8009db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009db8:	f7f6 f9d8 	bl	800016c <__adddf3>
 8009dbc:	4682      	mov	sl, r0
 8009dbe:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009dc0:	468b      	mov	fp, r1
 8009dc2:	f7f6 fb1f 	bl	8000404 <__aeabi_i2d>
 8009dc6:	4606      	mov	r6, r0
 8009dc8:	460f      	mov	r7, r1
 8009dca:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009dcc:	4b2e      	ldr	r3, [pc, #184]	@ (8009e88 <__ieee754_pow+0x780>)
 8009dce:	4413      	add	r3, r2
 8009dd0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009dd4:	4652      	mov	r2, sl
 8009dd6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009dda:	465b      	mov	r3, fp
 8009ddc:	f7f6 f9c6 	bl	800016c <__adddf3>
 8009de0:	4642      	mov	r2, r8
 8009de2:	464b      	mov	r3, r9
 8009de4:	f7f6 f9c2 	bl	800016c <__adddf3>
 8009de8:	4632      	mov	r2, r6
 8009dea:	463b      	mov	r3, r7
 8009dec:	f7f6 f9be 	bl	800016c <__adddf3>
 8009df0:	4632      	mov	r2, r6
 8009df2:	463b      	mov	r3, r7
 8009df4:	4620      	mov	r0, r4
 8009df6:	460d      	mov	r5, r1
 8009df8:	f7f6 f9b6 	bl	8000168 <__aeabi_dsub>
 8009dfc:	4642      	mov	r2, r8
 8009dfe:	464b      	mov	r3, r9
 8009e00:	f7f6 f9b2 	bl	8000168 <__aeabi_dsub>
 8009e04:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009e08:	f7f6 f9ae 	bl	8000168 <__aeabi_dsub>
 8009e0c:	4602      	mov	r2, r0
 8009e0e:	460b      	mov	r3, r1
 8009e10:	4650      	mov	r0, sl
 8009e12:	4659      	mov	r1, fp
 8009e14:	e618      	b.n	8009a48 <__ieee754_pow+0x340>
 8009e16:	2400      	movs	r4, #0
 8009e18:	e68a      	b.n	8009b30 <__ieee754_pow+0x428>
 8009e1a:	2601      	movs	r6, #1
 8009e1c:	e6a0      	b.n	8009b60 <__ieee754_pow+0x458>
 8009e1e:	bf00      	nop
 8009e20:	4a454eef 	.word	0x4a454eef
 8009e24:	3fca7e28 	.word	0x3fca7e28
 8009e28:	93c9db65 	.word	0x93c9db65
 8009e2c:	3fcd864a 	.word	0x3fcd864a
 8009e30:	a91d4101 	.word	0xa91d4101
 8009e34:	3fd17460 	.word	0x3fd17460
 8009e38:	518f264d 	.word	0x518f264d
 8009e3c:	3fd55555 	.word	0x3fd55555
 8009e40:	db6fabff 	.word	0xdb6fabff
 8009e44:	3fdb6db6 	.word	0x3fdb6db6
 8009e48:	33333303 	.word	0x33333303
 8009e4c:	3fe33333 	.word	0x3fe33333
 8009e50:	e0000000 	.word	0xe0000000
 8009e54:	3feec709 	.word	0x3feec709
 8009e58:	dc3a03fd 	.word	0xdc3a03fd
 8009e5c:	3feec709 	.word	0x3feec709
 8009e60:	145b01f5 	.word	0x145b01f5
 8009e64:	be3e2fe0 	.word	0xbe3e2fe0
 8009e68:	7ff00000 	.word	0x7ff00000
 8009e6c:	43400000 	.word	0x43400000
 8009e70:	0003988e 	.word	0x0003988e
 8009e74:	000bb679 	.word	0x000bb679
 8009e78:	0800a6b0 	.word	0x0800a6b0
 8009e7c:	3ff00000 	.word	0x3ff00000
 8009e80:	40080000 	.word	0x40080000
 8009e84:	0800a690 	.word	0x0800a690
 8009e88:	0800a6a0 	.word	0x0800a6a0
 8009e8c:	a39a      	add	r3, pc, #616	@ (adr r3, 800a0f8 <__ieee754_pow+0x9f0>)
 8009e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e92:	4630      	mov	r0, r6
 8009e94:	4639      	mov	r1, r7
 8009e96:	f7f6 f969 	bl	800016c <__adddf3>
 8009e9a:	4642      	mov	r2, r8
 8009e9c:	e9cd 0100 	strd	r0, r1, [sp]
 8009ea0:	464b      	mov	r3, r9
 8009ea2:	4620      	mov	r0, r4
 8009ea4:	4629      	mov	r1, r5
 8009ea6:	f7f6 f95f 	bl	8000168 <__aeabi_dsub>
 8009eaa:	4602      	mov	r2, r0
 8009eac:	460b      	mov	r3, r1
 8009eae:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009eb2:	f7f6 fda1 	bl	80009f8 <__aeabi_dcmpgt>
 8009eb6:	2800      	cmp	r0, #0
 8009eb8:	f47f ae09 	bne.w	8009ace <__ieee754_pow+0x3c6>
 8009ebc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8009ec0:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8009ec4:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8009ec8:	fa43 fa0a 	asr.w	sl, r3, sl
 8009ecc:	44da      	add	sl, fp
 8009ece:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8009ed2:	489b      	ldr	r0, [pc, #620]	@ (800a140 <__ieee754_pow+0xa38>)
 8009ed4:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8009ed8:	4108      	asrs	r0, r1
 8009eda:	ea00 030a 	and.w	r3, r0, sl
 8009ede:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8009ee2:	f1c1 0114 	rsb	r1, r1, #20
 8009ee6:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8009eea:	4640      	mov	r0, r8
 8009eec:	fa4a fa01 	asr.w	sl, sl, r1
 8009ef0:	f1bb 0f00 	cmp.w	fp, #0
 8009ef4:	4649      	mov	r1, r9
 8009ef6:	f04f 0200 	mov.w	r2, #0
 8009efa:	bfb8      	it	lt
 8009efc:	f1ca 0a00 	rsblt	sl, sl, #0
 8009f00:	f7f6 f932 	bl	8000168 <__aeabi_dsub>
 8009f04:	4680      	mov	r8, r0
 8009f06:	4689      	mov	r9, r1
 8009f08:	2400      	movs	r4, #0
 8009f0a:	4632      	mov	r2, r6
 8009f0c:	463b      	mov	r3, r7
 8009f0e:	4640      	mov	r0, r8
 8009f10:	4649      	mov	r1, r9
 8009f12:	f7f6 f92b 	bl	800016c <__adddf3>
 8009f16:	a37a      	add	r3, pc, #488	@ (adr r3, 800a100 <__ieee754_pow+0x9f8>)
 8009f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f1c:	4620      	mov	r0, r4
 8009f1e:	460d      	mov	r5, r1
 8009f20:	f7f6 fada 	bl	80004d8 <__aeabi_dmul>
 8009f24:	4642      	mov	r2, r8
 8009f26:	464b      	mov	r3, r9
 8009f28:	e9cd 0100 	strd	r0, r1, [sp]
 8009f2c:	4620      	mov	r0, r4
 8009f2e:	4629      	mov	r1, r5
 8009f30:	f7f6 f91a 	bl	8000168 <__aeabi_dsub>
 8009f34:	4602      	mov	r2, r0
 8009f36:	460b      	mov	r3, r1
 8009f38:	4630      	mov	r0, r6
 8009f3a:	4639      	mov	r1, r7
 8009f3c:	f7f6 f914 	bl	8000168 <__aeabi_dsub>
 8009f40:	a371      	add	r3, pc, #452	@ (adr r3, 800a108 <__ieee754_pow+0xa00>)
 8009f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f46:	f7f6 fac7 	bl	80004d8 <__aeabi_dmul>
 8009f4a:	a371      	add	r3, pc, #452	@ (adr r3, 800a110 <__ieee754_pow+0xa08>)
 8009f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f50:	4680      	mov	r8, r0
 8009f52:	4689      	mov	r9, r1
 8009f54:	4620      	mov	r0, r4
 8009f56:	4629      	mov	r1, r5
 8009f58:	f7f6 fabe 	bl	80004d8 <__aeabi_dmul>
 8009f5c:	4602      	mov	r2, r0
 8009f5e:	460b      	mov	r3, r1
 8009f60:	4640      	mov	r0, r8
 8009f62:	4649      	mov	r1, r9
 8009f64:	f7f6 f902 	bl	800016c <__adddf3>
 8009f68:	4604      	mov	r4, r0
 8009f6a:	460d      	mov	r5, r1
 8009f6c:	4602      	mov	r2, r0
 8009f6e:	460b      	mov	r3, r1
 8009f70:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009f74:	f7f6 f8fa 	bl	800016c <__adddf3>
 8009f78:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f7c:	4680      	mov	r8, r0
 8009f7e:	4689      	mov	r9, r1
 8009f80:	f7f6 f8f2 	bl	8000168 <__aeabi_dsub>
 8009f84:	4602      	mov	r2, r0
 8009f86:	460b      	mov	r3, r1
 8009f88:	4620      	mov	r0, r4
 8009f8a:	4629      	mov	r1, r5
 8009f8c:	f7f6 f8ec 	bl	8000168 <__aeabi_dsub>
 8009f90:	4642      	mov	r2, r8
 8009f92:	4606      	mov	r6, r0
 8009f94:	460f      	mov	r7, r1
 8009f96:	464b      	mov	r3, r9
 8009f98:	4640      	mov	r0, r8
 8009f9a:	4649      	mov	r1, r9
 8009f9c:	f7f6 fa9c 	bl	80004d8 <__aeabi_dmul>
 8009fa0:	a35d      	add	r3, pc, #372	@ (adr r3, 800a118 <__ieee754_pow+0xa10>)
 8009fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa6:	4604      	mov	r4, r0
 8009fa8:	460d      	mov	r5, r1
 8009faa:	f7f6 fa95 	bl	80004d8 <__aeabi_dmul>
 8009fae:	a35c      	add	r3, pc, #368	@ (adr r3, 800a120 <__ieee754_pow+0xa18>)
 8009fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fb4:	f7f6 f8d8 	bl	8000168 <__aeabi_dsub>
 8009fb8:	4622      	mov	r2, r4
 8009fba:	462b      	mov	r3, r5
 8009fbc:	f7f6 fa8c 	bl	80004d8 <__aeabi_dmul>
 8009fc0:	a359      	add	r3, pc, #356	@ (adr r3, 800a128 <__ieee754_pow+0xa20>)
 8009fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fc6:	f7f6 f8d1 	bl	800016c <__adddf3>
 8009fca:	4622      	mov	r2, r4
 8009fcc:	462b      	mov	r3, r5
 8009fce:	f7f6 fa83 	bl	80004d8 <__aeabi_dmul>
 8009fd2:	a357      	add	r3, pc, #348	@ (adr r3, 800a130 <__ieee754_pow+0xa28>)
 8009fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd8:	f7f6 f8c6 	bl	8000168 <__aeabi_dsub>
 8009fdc:	4622      	mov	r2, r4
 8009fde:	462b      	mov	r3, r5
 8009fe0:	f7f6 fa7a 	bl	80004d8 <__aeabi_dmul>
 8009fe4:	a354      	add	r3, pc, #336	@ (adr r3, 800a138 <__ieee754_pow+0xa30>)
 8009fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fea:	f7f6 f8bf 	bl	800016c <__adddf3>
 8009fee:	4622      	mov	r2, r4
 8009ff0:	462b      	mov	r3, r5
 8009ff2:	f7f6 fa71 	bl	80004d8 <__aeabi_dmul>
 8009ff6:	4602      	mov	r2, r0
 8009ff8:	460b      	mov	r3, r1
 8009ffa:	4640      	mov	r0, r8
 8009ffc:	4649      	mov	r1, r9
 8009ffe:	f7f6 f8b3 	bl	8000168 <__aeabi_dsub>
 800a002:	4604      	mov	r4, r0
 800a004:	460d      	mov	r5, r1
 800a006:	4602      	mov	r2, r0
 800a008:	460b      	mov	r3, r1
 800a00a:	4640      	mov	r0, r8
 800a00c:	4649      	mov	r1, r9
 800a00e:	f7f6 fa63 	bl	80004d8 <__aeabi_dmul>
 800a012:	2200      	movs	r2, #0
 800a014:	e9cd 0100 	strd	r0, r1, [sp]
 800a018:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a01c:	4620      	mov	r0, r4
 800a01e:	4629      	mov	r1, r5
 800a020:	f7f6 f8a2 	bl	8000168 <__aeabi_dsub>
 800a024:	4602      	mov	r2, r0
 800a026:	460b      	mov	r3, r1
 800a028:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a02c:	f7f6 fb7e 	bl	800072c <__aeabi_ddiv>
 800a030:	4632      	mov	r2, r6
 800a032:	4604      	mov	r4, r0
 800a034:	460d      	mov	r5, r1
 800a036:	463b      	mov	r3, r7
 800a038:	4640      	mov	r0, r8
 800a03a:	4649      	mov	r1, r9
 800a03c:	f7f6 fa4c 	bl	80004d8 <__aeabi_dmul>
 800a040:	4632      	mov	r2, r6
 800a042:	463b      	mov	r3, r7
 800a044:	f7f6 f892 	bl	800016c <__adddf3>
 800a048:	4602      	mov	r2, r0
 800a04a:	460b      	mov	r3, r1
 800a04c:	4620      	mov	r0, r4
 800a04e:	4629      	mov	r1, r5
 800a050:	f7f6 f88a 	bl	8000168 <__aeabi_dsub>
 800a054:	4642      	mov	r2, r8
 800a056:	464b      	mov	r3, r9
 800a058:	f7f6 f886 	bl	8000168 <__aeabi_dsub>
 800a05c:	4602      	mov	r2, r0
 800a05e:	460b      	mov	r3, r1
 800a060:	2000      	movs	r0, #0
 800a062:	4938      	ldr	r1, [pc, #224]	@ (800a144 <__ieee754_pow+0xa3c>)
 800a064:	f7f6 f880 	bl	8000168 <__aeabi_dsub>
 800a068:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800a06c:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 800a070:	da2e      	bge.n	800a0d0 <__ieee754_pow+0x9c8>
 800a072:	4652      	mov	r2, sl
 800a074:	f000 f874 	bl	800a160 <scalbn>
 800a078:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a07c:	f7ff bbed 	b.w	800985a <__ieee754_pow+0x152>
 800a080:	4c31      	ldr	r4, [pc, #196]	@ (800a148 <__ieee754_pow+0xa40>)
 800a082:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a086:	42a3      	cmp	r3, r4
 800a088:	d91a      	bls.n	800a0c0 <__ieee754_pow+0x9b8>
 800a08a:	4b30      	ldr	r3, [pc, #192]	@ (800a14c <__ieee754_pow+0xa44>)
 800a08c:	440b      	add	r3, r1
 800a08e:	4303      	orrs	r3, r0
 800a090:	d009      	beq.n	800a0a6 <__ieee754_pow+0x99e>
 800a092:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a096:	2200      	movs	r2, #0
 800a098:	2300      	movs	r3, #0
 800a09a:	f7f6 fc8f 	bl	80009bc <__aeabi_dcmplt>
 800a09e:	3800      	subs	r0, #0
 800a0a0:	bf18      	it	ne
 800a0a2:	2001      	movne	r0, #1
 800a0a4:	e444      	b.n	8009930 <__ieee754_pow+0x228>
 800a0a6:	4642      	mov	r2, r8
 800a0a8:	464b      	mov	r3, r9
 800a0aa:	f7f6 f85d 	bl	8000168 <__aeabi_dsub>
 800a0ae:	4632      	mov	r2, r6
 800a0b0:	463b      	mov	r3, r7
 800a0b2:	f7f6 fc97 	bl	80009e4 <__aeabi_dcmpge>
 800a0b6:	2800      	cmp	r0, #0
 800a0b8:	d1eb      	bne.n	800a092 <__ieee754_pow+0x98a>
 800a0ba:	f8df a094 	ldr.w	sl, [pc, #148]	@ 800a150 <__ieee754_pow+0xa48>
 800a0be:	e6fd      	b.n	8009ebc <__ieee754_pow+0x7b4>
 800a0c0:	469a      	mov	sl, r3
 800a0c2:	4b24      	ldr	r3, [pc, #144]	@ (800a154 <__ieee754_pow+0xa4c>)
 800a0c4:	459a      	cmp	sl, r3
 800a0c6:	f63f aef9 	bhi.w	8009ebc <__ieee754_pow+0x7b4>
 800a0ca:	f8dd a010 	ldr.w	sl, [sp, #16]
 800a0ce:	e71b      	b.n	8009f08 <__ieee754_pow+0x800>
 800a0d0:	4621      	mov	r1, r4
 800a0d2:	e7d1      	b.n	800a078 <__ieee754_pow+0x970>
 800a0d4:	2000      	movs	r0, #0
 800a0d6:	491b      	ldr	r1, [pc, #108]	@ (800a144 <__ieee754_pow+0xa3c>)
 800a0d8:	f7ff bb34 	b.w	8009744 <__ieee754_pow+0x3c>
 800a0dc:	2000      	movs	r0, #0
 800a0de:	2100      	movs	r1, #0
 800a0e0:	f7ff bb30 	b.w	8009744 <__ieee754_pow+0x3c>
 800a0e4:	4650      	mov	r0, sl
 800a0e6:	4659      	mov	r1, fp
 800a0e8:	f7ff bb2c 	b.w	8009744 <__ieee754_pow+0x3c>
 800a0ec:	460c      	mov	r4, r1
 800a0ee:	f7ff bb79 	b.w	80097e4 <__ieee754_pow+0xdc>
 800a0f2:	2400      	movs	r4, #0
 800a0f4:	f7ff bb64 	b.w	80097c0 <__ieee754_pow+0xb8>
 800a0f8:	652b82fe 	.word	0x652b82fe
 800a0fc:	3c971547 	.word	0x3c971547
 800a100:	00000000 	.word	0x00000000
 800a104:	3fe62e43 	.word	0x3fe62e43
 800a108:	fefa39ef 	.word	0xfefa39ef
 800a10c:	3fe62e42 	.word	0x3fe62e42
 800a110:	0ca86c39 	.word	0x0ca86c39
 800a114:	be205c61 	.word	0xbe205c61
 800a118:	72bea4d0 	.word	0x72bea4d0
 800a11c:	3e663769 	.word	0x3e663769
 800a120:	c5d26bf1 	.word	0xc5d26bf1
 800a124:	3ebbbd41 	.word	0x3ebbbd41
 800a128:	af25de2c 	.word	0xaf25de2c
 800a12c:	3f11566a 	.word	0x3f11566a
 800a130:	16bebd93 	.word	0x16bebd93
 800a134:	3f66c16c 	.word	0x3f66c16c
 800a138:	5555553e 	.word	0x5555553e
 800a13c:	3fc55555 	.word	0x3fc55555
 800a140:	fff00000 	.word	0xfff00000
 800a144:	3ff00000 	.word	0x3ff00000
 800a148:	4090cbff 	.word	0x4090cbff
 800a14c:	3f6f3400 	.word	0x3f6f3400
 800a150:	4090cc00 	.word	0x4090cc00
 800a154:	3fe00000 	.word	0x3fe00000

0800a158 <fabs>:
 800a158:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a15c:	4619      	mov	r1, r3
 800a15e:	4770      	bx	lr

0800a160 <scalbn>:
 800a160:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 800a164:	4616      	mov	r6, r2
 800a166:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a16a:	4683      	mov	fp, r0
 800a16c:	468c      	mov	ip, r1
 800a16e:	460b      	mov	r3, r1
 800a170:	b982      	cbnz	r2, 800a194 <scalbn+0x34>
 800a172:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a176:	4303      	orrs	r3, r0
 800a178:	d039      	beq.n	800a1ee <scalbn+0x8e>
 800a17a:	4b2f      	ldr	r3, [pc, #188]	@ (800a238 <scalbn+0xd8>)
 800a17c:	2200      	movs	r2, #0
 800a17e:	f7f6 f9ab 	bl	80004d8 <__aeabi_dmul>
 800a182:	4b2e      	ldr	r3, [pc, #184]	@ (800a23c <scalbn+0xdc>)
 800a184:	4683      	mov	fp, r0
 800a186:	429e      	cmp	r6, r3
 800a188:	468c      	mov	ip, r1
 800a18a:	da0d      	bge.n	800a1a8 <scalbn+0x48>
 800a18c:	a326      	add	r3, pc, #152	@ (adr r3, 800a228 <scalbn+0xc8>)
 800a18e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a192:	e01b      	b.n	800a1cc <scalbn+0x6c>
 800a194:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 800a198:	42ba      	cmp	r2, r7
 800a19a:	d109      	bne.n	800a1b0 <scalbn+0x50>
 800a19c:	4602      	mov	r2, r0
 800a19e:	f7f5 ffe5 	bl	800016c <__adddf3>
 800a1a2:	4683      	mov	fp, r0
 800a1a4:	468c      	mov	ip, r1
 800a1a6:	e022      	b.n	800a1ee <scalbn+0x8e>
 800a1a8:	460b      	mov	r3, r1
 800a1aa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a1ae:	3a36      	subs	r2, #54	@ 0x36
 800a1b0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800a1b4:	428e      	cmp	r6, r1
 800a1b6:	dd0c      	ble.n	800a1d2 <scalbn+0x72>
 800a1b8:	a31d      	add	r3, pc, #116	@ (adr r3, 800a230 <scalbn+0xd0>)
 800a1ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1be:	461c      	mov	r4, r3
 800a1c0:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 800a1c4:	f361 74df 	bfi	r4, r1, #31, #1
 800a1c8:	4621      	mov	r1, r4
 800a1ca:	481d      	ldr	r0, [pc, #116]	@ (800a240 <scalbn+0xe0>)
 800a1cc:	f7f6 f984 	bl	80004d8 <__aeabi_dmul>
 800a1d0:	e7e7      	b.n	800a1a2 <scalbn+0x42>
 800a1d2:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800a1d6:	4432      	add	r2, r6
 800a1d8:	428a      	cmp	r2, r1
 800a1da:	dced      	bgt.n	800a1b8 <scalbn+0x58>
 800a1dc:	2a00      	cmp	r2, #0
 800a1de:	dd0a      	ble.n	800a1f6 <scalbn+0x96>
 800a1e0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800a1e4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800a1e8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a1ec:	46ac      	mov	ip, r5
 800a1ee:	4658      	mov	r0, fp
 800a1f0:	4661      	mov	r1, ip
 800a1f2:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 800a1f6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800a1fa:	da09      	bge.n	800a210 <scalbn+0xb0>
 800a1fc:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 800a200:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 800a204:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 800a208:	480e      	ldr	r0, [pc, #56]	@ (800a244 <scalbn+0xe4>)
 800a20a:	f041 011f 	orr.w	r1, r1, #31
 800a20e:	e7bd      	b.n	800a18c <scalbn+0x2c>
 800a210:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800a214:	3236      	adds	r2, #54	@ 0x36
 800a216:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800a21a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a21e:	4658      	mov	r0, fp
 800a220:	4629      	mov	r1, r5
 800a222:	2200      	movs	r2, #0
 800a224:	4b08      	ldr	r3, [pc, #32]	@ (800a248 <scalbn+0xe8>)
 800a226:	e7d1      	b.n	800a1cc <scalbn+0x6c>
 800a228:	c2f8f359 	.word	0xc2f8f359
 800a22c:	01a56e1f 	.word	0x01a56e1f
 800a230:	8800759c 	.word	0x8800759c
 800a234:	7e37e43c 	.word	0x7e37e43c
 800a238:	43500000 	.word	0x43500000
 800a23c:	ffff3cb0 	.word	0xffff3cb0
 800a240:	8800759c 	.word	0x8800759c
 800a244:	c2f8f359 	.word	0xc2f8f359
 800a248:	3c900000 	.word	0x3c900000

0800a24c <with_errno>:
 800a24c:	b570      	push	{r4, r5, r6, lr}
 800a24e:	4604      	mov	r4, r0
 800a250:	460d      	mov	r5, r1
 800a252:	4616      	mov	r6, r2
 800a254:	f7fe fd1c 	bl	8008c90 <__errno>
 800a258:	4629      	mov	r1, r5
 800a25a:	6006      	str	r6, [r0, #0]
 800a25c:	4620      	mov	r0, r4
 800a25e:	bd70      	pop	{r4, r5, r6, pc}

0800a260 <xflow>:
 800a260:	b513      	push	{r0, r1, r4, lr}
 800a262:	4604      	mov	r4, r0
 800a264:	4619      	mov	r1, r3
 800a266:	4610      	mov	r0, r2
 800a268:	b10c      	cbz	r4, 800a26e <xflow+0xe>
 800a26a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a26e:	e9cd 2300 	strd	r2, r3, [sp]
 800a272:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a276:	f7f6 f92f 	bl	80004d8 <__aeabi_dmul>
 800a27a:	2222      	movs	r2, #34	@ 0x22
 800a27c:	b002      	add	sp, #8
 800a27e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a282:	f7ff bfe3 	b.w	800a24c <with_errno>

0800a286 <__math_uflow>:
 800a286:	2200      	movs	r2, #0
 800a288:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a28c:	f7ff bfe8 	b.w	800a260 <xflow>

0800a290 <__math_oflow>:
 800a290:	2200      	movs	r2, #0
 800a292:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 800a296:	f7ff bfe3 	b.w	800a260 <xflow>
	...

0800a29c <__ieee754_sqrt>:
 800a29c:	4a67      	ldr	r2, [pc, #412]	@ (800a43c <__ieee754_sqrt+0x1a0>)
 800a29e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2a2:	438a      	bics	r2, r1
 800a2a4:	4606      	mov	r6, r0
 800a2a6:	460f      	mov	r7, r1
 800a2a8:	460b      	mov	r3, r1
 800a2aa:	4604      	mov	r4, r0
 800a2ac:	d10e      	bne.n	800a2cc <__ieee754_sqrt+0x30>
 800a2ae:	4602      	mov	r2, r0
 800a2b0:	f7f6 f912 	bl	80004d8 <__aeabi_dmul>
 800a2b4:	4602      	mov	r2, r0
 800a2b6:	460b      	mov	r3, r1
 800a2b8:	4630      	mov	r0, r6
 800a2ba:	4639      	mov	r1, r7
 800a2bc:	f7f5 ff56 	bl	800016c <__adddf3>
 800a2c0:	4606      	mov	r6, r0
 800a2c2:	460f      	mov	r7, r1
 800a2c4:	4630      	mov	r0, r6
 800a2c6:	4639      	mov	r1, r7
 800a2c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2cc:	2900      	cmp	r1, #0
 800a2ce:	dc0c      	bgt.n	800a2ea <__ieee754_sqrt+0x4e>
 800a2d0:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800a2d4:	4302      	orrs	r2, r0
 800a2d6:	d0f5      	beq.n	800a2c4 <__ieee754_sqrt+0x28>
 800a2d8:	b189      	cbz	r1, 800a2fe <__ieee754_sqrt+0x62>
 800a2da:	4602      	mov	r2, r0
 800a2dc:	f7f5 ff44 	bl	8000168 <__aeabi_dsub>
 800a2e0:	4602      	mov	r2, r0
 800a2e2:	460b      	mov	r3, r1
 800a2e4:	f7f6 fa22 	bl	800072c <__aeabi_ddiv>
 800a2e8:	e7ea      	b.n	800a2c0 <__ieee754_sqrt+0x24>
 800a2ea:	150a      	asrs	r2, r1, #20
 800a2ec:	d115      	bne.n	800a31a <__ieee754_sqrt+0x7e>
 800a2ee:	2100      	movs	r1, #0
 800a2f0:	e009      	b.n	800a306 <__ieee754_sqrt+0x6a>
 800a2f2:	0ae3      	lsrs	r3, r4, #11
 800a2f4:	3a15      	subs	r2, #21
 800a2f6:	0564      	lsls	r4, r4, #21
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d0fa      	beq.n	800a2f2 <__ieee754_sqrt+0x56>
 800a2fc:	e7f7      	b.n	800a2ee <__ieee754_sqrt+0x52>
 800a2fe:	460a      	mov	r2, r1
 800a300:	e7fa      	b.n	800a2f8 <__ieee754_sqrt+0x5c>
 800a302:	005b      	lsls	r3, r3, #1
 800a304:	3101      	adds	r1, #1
 800a306:	02d8      	lsls	r0, r3, #11
 800a308:	d5fb      	bpl.n	800a302 <__ieee754_sqrt+0x66>
 800a30a:	1e48      	subs	r0, r1, #1
 800a30c:	1a12      	subs	r2, r2, r0
 800a30e:	f1c1 0020 	rsb	r0, r1, #32
 800a312:	fa24 f000 	lsr.w	r0, r4, r0
 800a316:	4303      	orrs	r3, r0
 800a318:	408c      	lsls	r4, r1
 800a31a:	2600      	movs	r6, #0
 800a31c:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800a320:	2116      	movs	r1, #22
 800a322:	07d2      	lsls	r2, r2, #31
 800a324:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800a328:	4632      	mov	r2, r6
 800a32a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a32e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a332:	bf5c      	itt	pl
 800a334:	005b      	lslpl	r3, r3, #1
 800a336:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800a33a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a33e:	bf58      	it	pl
 800a340:	0064      	lslpl	r4, r4, #1
 800a342:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800a346:	107f      	asrs	r7, r7, #1
 800a348:	0064      	lsls	r4, r4, #1
 800a34a:	1815      	adds	r5, r2, r0
 800a34c:	429d      	cmp	r5, r3
 800a34e:	bfde      	ittt	le
 800a350:	182a      	addle	r2, r5, r0
 800a352:	1b5b      	suble	r3, r3, r5
 800a354:	1836      	addle	r6, r6, r0
 800a356:	0fe5      	lsrs	r5, r4, #31
 800a358:	3901      	subs	r1, #1
 800a35a:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800a35e:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a362:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800a366:	d1f0      	bne.n	800a34a <__ieee754_sqrt+0xae>
 800a368:	460d      	mov	r5, r1
 800a36a:	f04f 0a20 	mov.w	sl, #32
 800a36e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800a372:	429a      	cmp	r2, r3
 800a374:	eb01 0c00 	add.w	ip, r1, r0
 800a378:	db02      	blt.n	800a380 <__ieee754_sqrt+0xe4>
 800a37a:	d113      	bne.n	800a3a4 <__ieee754_sqrt+0x108>
 800a37c:	45a4      	cmp	ip, r4
 800a37e:	d811      	bhi.n	800a3a4 <__ieee754_sqrt+0x108>
 800a380:	f1bc 0f00 	cmp.w	ip, #0
 800a384:	eb0c 0100 	add.w	r1, ip, r0
 800a388:	da42      	bge.n	800a410 <__ieee754_sqrt+0x174>
 800a38a:	2900      	cmp	r1, #0
 800a38c:	db40      	blt.n	800a410 <__ieee754_sqrt+0x174>
 800a38e:	f102 0e01 	add.w	lr, r2, #1
 800a392:	1a9b      	subs	r3, r3, r2
 800a394:	4672      	mov	r2, lr
 800a396:	45a4      	cmp	ip, r4
 800a398:	bf88      	it	hi
 800a39a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a39e:	eba4 040c 	sub.w	r4, r4, ip
 800a3a2:	4405      	add	r5, r0
 800a3a4:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800a3a8:	f1ba 0a01 	subs.w	sl, sl, #1
 800a3ac:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800a3b0:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a3b4:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800a3b8:	d1db      	bne.n	800a372 <__ieee754_sqrt+0xd6>
 800a3ba:	431c      	orrs	r4, r3
 800a3bc:	d01a      	beq.n	800a3f4 <__ieee754_sqrt+0x158>
 800a3be:	4c20      	ldr	r4, [pc, #128]	@ (800a440 <__ieee754_sqrt+0x1a4>)
 800a3c0:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800a444 <__ieee754_sqrt+0x1a8>
 800a3c4:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a3c8:	e9db 2300 	ldrd	r2, r3, [fp]
 800a3cc:	f7f5 fecc 	bl	8000168 <__aeabi_dsub>
 800a3d0:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a3d4:	4602      	mov	r2, r0
 800a3d6:	460b      	mov	r3, r1
 800a3d8:	4640      	mov	r0, r8
 800a3da:	4649      	mov	r1, r9
 800a3dc:	f7f6 faf8 	bl	80009d0 <__aeabi_dcmple>
 800a3e0:	b140      	cbz	r0, 800a3f4 <__ieee754_sqrt+0x158>
 800a3e2:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a3e6:	e9db 2300 	ldrd	r2, r3, [fp]
 800a3ea:	f1b5 3fff 	cmp.w	r5, #4294967295
 800a3ee:	d111      	bne.n	800a414 <__ieee754_sqrt+0x178>
 800a3f0:	4655      	mov	r5, sl
 800a3f2:	3601      	adds	r6, #1
 800a3f4:	1072      	asrs	r2, r6, #1
 800a3f6:	086b      	lsrs	r3, r5, #1
 800a3f8:	07f1      	lsls	r1, r6, #31
 800a3fa:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800a3fe:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800a402:	bf48      	it	mi
 800a404:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800a408:	4618      	mov	r0, r3
 800a40a:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 800a40e:	e757      	b.n	800a2c0 <__ieee754_sqrt+0x24>
 800a410:	4696      	mov	lr, r2
 800a412:	e7be      	b.n	800a392 <__ieee754_sqrt+0xf6>
 800a414:	f7f5 feaa 	bl	800016c <__adddf3>
 800a418:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a41c:	4602      	mov	r2, r0
 800a41e:	460b      	mov	r3, r1
 800a420:	4640      	mov	r0, r8
 800a422:	4649      	mov	r1, r9
 800a424:	f7f6 faca 	bl	80009bc <__aeabi_dcmplt>
 800a428:	b120      	cbz	r0, 800a434 <__ieee754_sqrt+0x198>
 800a42a:	1ca8      	adds	r0, r5, #2
 800a42c:	bf08      	it	eq
 800a42e:	3601      	addeq	r6, #1
 800a430:	3502      	adds	r5, #2
 800a432:	e7df      	b.n	800a3f4 <__ieee754_sqrt+0x158>
 800a434:	1c6b      	adds	r3, r5, #1
 800a436:	f023 0501 	bic.w	r5, r3, #1
 800a43a:	e7db      	b.n	800a3f4 <__ieee754_sqrt+0x158>
 800a43c:	7ff00000 	.word	0x7ff00000
 800a440:	200000e0 	.word	0x200000e0
 800a444:	200000d8 	.word	0x200000d8

0800a448 <_init>:
 800a448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a44a:	bf00      	nop
 800a44c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a44e:	bc08      	pop	{r3}
 800a450:	469e      	mov	lr, r3
 800a452:	4770      	bx	lr

0800a454 <_fini>:
 800a454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a456:	bf00      	nop
 800a458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a45a:	bc08      	pop	{r3}
 800a45c:	469e      	mov	lr, r3
 800a45e:	4770      	bx	lr
