+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[10]/D|
|               clk_fpga_0 |             adc_data_clk |     nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/adcclkdm_tvalid_init_reg/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[21]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[22]/D|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[12]/S|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[27]/S|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[28]/S|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[28]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[20]/D|
|            cfg_bram_clkb |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[9]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[24]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[18]/D|
|            cfg_bram_clkb |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[2]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[12]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[17]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[15]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[27]/D|
|            cfg_bram_clkb |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[6]/D|
|            cfg_bram_clkb |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[1]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[25]/D|
|            cfg_bram_clkb |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[7]/D|
|            cfg_bram_clkb |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[8]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[16]/D|
|            cfg_bram_clkb |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[5]/D|
|            cfg_bram_clkb |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[4]/D|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[21]/S|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[31]/S|
|               clk_fpga_0 |             adc_data_clk |           nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[6]/S|
|               clk_fpga_0 |             adc_data_clk |           nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[9]/S|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[24]/S|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[25]/S|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[26]/S|
|               clk_fpga_0 |             adc_data_clk |           nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[5]/S|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[16]/S|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[30]/S|
|               clk_fpga_0 |             adc_data_clk |           nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[3]/S|
|               clk_fpga_0 |             adc_data_clk |           nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[7]/S|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[11]/S|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[22]/S|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[23]/S|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[17]/S|
|            cfg_bram_clkb |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[3]/D|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[13]/S|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[19]/S|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[14]/S|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[29]/S|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[20]/S|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[10]/S|
|               clk_fpga_0 |             adc_data_clk |           nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/S|
|               clk_fpga_0 |             adc_data_clk |           nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[8]/S|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[15]/S|
|               clk_fpga_0 |             adc_data_clk |           nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[4]/S|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[18]/S|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[14]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[11]/D|
|               clk_fpga_0 |             adc_data_clk |                 nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DONE_reg/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[19]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[13]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[23]/D|
|               clk_fpga_0 |             adc_data_clk |            nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_HAVE_TRIG_reg/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[26]/D|
|               clk_fpga_0 |             adc_data_clk |    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[22]/R|
|               clk_fpga_0 |             adc_data_clk |    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[24]/R|
|               clk_fpga_0 |             adc_data_clk |    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[21]/R|
|               clk_fpga_0 |             adc_data_clk |    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[23]/R|
|               clk_fpga_0 |             adc_data_clk |    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[20]/R|
|               clk_fpga_0 |             adc_data_clk |    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[17]/R|
|               clk_fpga_0 |             adc_data_clk |    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[18]/R|
|               clk_fpga_0 |             adc_data_clk |    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[19]/R|
|               clk_fpga_0 |             adc_data_clk |    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[25]/R|
|               clk_fpga_0 |             adc_data_clk |    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[28]/R|
|               clk_fpga_0 |             adc_data_clk |    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[27]/R|
|               clk_fpga_0 |             adc_data_clk |     nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[0]/R|
|               clk_fpga_0 |             adc_data_clk |    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[26]/R|
|               clk_fpga_0 |             adc_data_clk |    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[10]/R|
|               clk_fpga_0 |             adc_data_clk |    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[11]/R|
|               clk_fpga_0 |             adc_data_clk |     nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[9]/R|
|               clk_fpga_0 |             adc_data_clk |    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[12]/R|
|               clk_fpga_0 |             adc_data_clk |    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[13]/R|
|               clk_fpga_0 |             adc_data_clk |    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[14]/R|
|               clk_fpga_0 |             adc_data_clk |    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[15]/R|
|               clk_fpga_0 |             adc_data_clk |    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[16]/R|
|               clk_fpga_0 |             adc_data_clk |     nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[6]/R|
|               clk_fpga_0 |             adc_data_clk |     nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[7]/R|
|               clk_fpga_0 |             adc_data_clk |     nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[5]/R|
|               clk_fpga_0 |             adc_data_clk |     nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[8]/R|
|               clk_fpga_0 |             adc_data_clk |     nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[2]/R|
|               clk_fpga_0 |             adc_data_clk |     nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[3]/R|
|               clk_fpga_0 |             adc_data_clk |     nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[4]/R|
|               clk_fpga_0 |             adc_data_clk |     nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[1]/R|
|            cfg_bram_clkb |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[0]/D|
|               clk_fpga_0 |             adc_data_clk |          nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_running_reg/D|
|               clk_fpga_0 |             adc_data_clk | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[21]/CE|
|               clk_fpga_0 |             adc_data_clk | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[23]/CE|
|               clk_fpga_0 |             adc_data_clk | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[10]/CE|
|               clk_fpga_0 |             adc_data_clk | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[16]/CE|
|               clk_fpga_0 |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[25]/CE|
|               clk_fpga_0 |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[27]/CE|
|               clk_fpga_0 |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[28]/CE|
|               clk_fpga_0 |             adc_data_clk |    nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[0]/CE|
|               clk_fpga_0 |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[26]/CE|
|               clk_fpga_0 |             adc_data_clk | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[25]/CE|
|               clk_fpga_0 |             adc_data_clk | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[13]/CE|
|               clk_fpga_0 |             adc_data_clk | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[24]/CE|
|               clk_fpga_0 |             adc_data_clk | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[27]/CE|
|               clk_fpga_0 |             adc_data_clk | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[19]/CE|
|               clk_fpga_0 |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[8]/CE|
|               clk_fpga_0 |             adc_data_clk | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[22]/CE|
|               clk_fpga_0 |             adc_data_clk | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[11]/CE|
|               clk_fpga_0 |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[24]/CE|
|               clk_fpga_0 |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[23]/CE|
|               clk_fpga_0 |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[21]/CE|
|               clk_fpga_0 |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[22]/CE|
|               clk_fpga_0 |             adc_data_clk | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[28]/CE|
|               clk_fpga_0 |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[19]/CE|
|               clk_fpga_0 |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[17]/CE|
|               clk_fpga_0 |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[18]/CE|
|               clk_fpga_0 |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[20]/CE|
|               clk_fpga_0 |             adc_data_clk | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[20]/CE|
|               clk_fpga_0 |             adc_data_clk | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[14]/CE|
|               clk_fpga_0 |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[3]/CE|
|               clk_fpga_0 |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[13]/CE|
|               clk_fpga_0 |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[14]/CE|
|               clk_fpga_0 |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[15]/CE|
|               clk_fpga_0 |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_upcounter_reg[16]/CE|
|               clk_fpga_0 |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[5]/CE|
|             adc_data_clk |               clk_fpga_0 |                               nolabel_line124/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][300]_srl8/D|
|             adc_data_clk |               clk_fpga_0 |                               nolabel_line124/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][287]_srl8/D|
|             adc_data_clk |               clk_fpga_0 |                                nolabel_line124/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[2]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
