module LATCH_v (input en,
					 input [15:0] D,
					 output reg [15:0] Q);
	//reg [15:0] temp;
	always@(en, D) begin
		if(en)
			Q = D;
	end
endmodule