
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chgrp_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016d0 <.init>:
  4016d0:	stp	x29, x30, [sp, #-16]!
  4016d4:	mov	x29, sp
  4016d8:	bl	401ba0 <__fxstatat@plt+0x60>
  4016dc:	ldp	x29, x30, [sp], #16
  4016e0:	ret

Disassembly of section .plt:

00000000004016f0 <mbrtowc@plt-0x20>:
  4016f0:	stp	x16, x30, [sp, #-16]!
  4016f4:	adrp	x16, 41f000 <__fxstatat@plt+0x1d4c0>
  4016f8:	ldr	x17, [x16, #4088]
  4016fc:	add	x16, x16, #0xff8
  401700:	br	x17
  401704:	nop
  401708:	nop
  40170c:	nop

0000000000401710 <mbrtowc@plt>:
  401710:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401714:	ldr	x17, [x16]
  401718:	add	x16, x16, #0x0
  40171c:	br	x17

0000000000401720 <memcpy@plt>:
  401720:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401724:	ldr	x17, [x16, #8]
  401728:	add	x16, x16, #0x8
  40172c:	br	x17

0000000000401730 <memmove@plt>:
  401730:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401734:	ldr	x17, [x16, #16]
  401738:	add	x16, x16, #0x10
  40173c:	br	x17

0000000000401740 <_exit@plt>:
  401740:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401744:	ldr	x17, [x16, #24]
  401748:	add	x16, x16, #0x18
  40174c:	br	x17

0000000000401750 <strtoul@plt>:
  401750:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401754:	ldr	x17, [x16, #32]
  401758:	add	x16, x16, #0x20
  40175c:	br	x17

0000000000401760 <strlen@plt>:
  401760:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401764:	ldr	x17, [x16, #40]
  401768:	add	x16, x16, #0x28
  40176c:	br	x17

0000000000401770 <fputs@plt>:
  401770:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401774:	ldr	x17, [x16, #48]
  401778:	add	x16, x16, #0x30
  40177c:	br	x17

0000000000401780 <exit@plt>:
  401780:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401784:	ldr	x17, [x16, #56]
  401788:	add	x16, x16, #0x38
  40178c:	br	x17

0000000000401790 <error@plt>:
  401790:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401794:	ldr	x17, [x16, #64]
  401798:	add	x16, x16, #0x40
  40179c:	br	x17

00000000004017a0 <fchdir@plt>:
  4017a0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  4017a4:	ldr	x17, [x16, #72]
  4017a8:	add	x16, x16, #0x48
  4017ac:	br	x17

00000000004017b0 <getgrnam@plt>:
  4017b0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  4017b4:	ldr	x17, [x16, #80]
  4017b8:	add	x16, x16, #0x50
  4017bc:	br	x17

00000000004017c0 <ferror_unlocked@plt>:
  4017c0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  4017c4:	ldr	x17, [x16, #88]
  4017c8:	add	x16, x16, #0x58
  4017cc:	br	x17

00000000004017d0 <__cxa_atexit@plt>:
  4017d0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  4017d4:	ldr	x17, [x16, #96]
  4017d8:	add	x16, x16, #0x60
  4017dc:	br	x17

00000000004017e0 <qsort@plt>:
  4017e0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  4017e4:	ldr	x17, [x16, #104]
  4017e8:	add	x16, x16, #0x68
  4017ec:	br	x17

00000000004017f0 <endgrent@plt>:
  4017f0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  4017f4:	ldr	x17, [x16, #112]
  4017f8:	add	x16, x16, #0x70
  4017fc:	br	x17

0000000000401800 <lseek@plt>:
  401800:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401804:	ldr	x17, [x16, #120]
  401808:	add	x16, x16, #0x78
  40180c:	br	x17

0000000000401810 <__fpending@plt>:
  401810:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401814:	ldr	x17, [x16, #128]
  401818:	add	x16, x16, #0x80
  40181c:	br	x17

0000000000401820 <stpcpy@plt>:
  401820:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401824:	ldr	x17, [x16, #136]
  401828:	add	x16, x16, #0x88
  40182c:	br	x17

0000000000401830 <fileno@plt>:
  401830:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401834:	ldr	x17, [x16, #144]
  401838:	add	x16, x16, #0x90
  40183c:	br	x17

0000000000401840 <fclose@plt>:
  401840:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401844:	ldr	x17, [x16, #152]
  401848:	add	x16, x16, #0x98
  40184c:	br	x17

0000000000401850 <nl_langinfo@plt>:
  401850:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401854:	ldr	x17, [x16, #160]
  401858:	add	x16, x16, #0xa0
  40185c:	br	x17

0000000000401860 <malloc@plt>:
  401860:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401864:	ldr	x17, [x16, #168]
  401868:	add	x16, x16, #0xa8
  40186c:	br	x17

0000000000401870 <open@plt>:
  401870:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401874:	ldr	x17, [x16, #176]
  401878:	add	x16, x16, #0xb0
  40187c:	br	x17

0000000000401880 <strncmp@plt>:
  401880:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401884:	ldr	x17, [x16, #184]
  401888:	add	x16, x16, #0xb8
  40188c:	br	x17

0000000000401890 <bindtextdomain@plt>:
  401890:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401894:	ldr	x17, [x16, #192]
  401898:	add	x16, x16, #0xc0
  40189c:	br	x17

00000000004018a0 <__libc_start_main@plt>:
  4018a0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  4018a4:	ldr	x17, [x16, #200]
  4018a8:	add	x16, x16, #0xc8
  4018ac:	br	x17

00000000004018b0 <fstatfs@plt>:
  4018b0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  4018b4:	ldr	x17, [x16, #208]
  4018b8:	add	x16, x16, #0xd0
  4018bc:	br	x17

00000000004018c0 <memset@plt>:
  4018c0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  4018c4:	ldr	x17, [x16, #216]
  4018c8:	add	x16, x16, #0xd8
  4018cc:	br	x17

00000000004018d0 <calloc@plt>:
  4018d0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  4018d4:	ldr	x17, [x16, #224]
  4018d8:	add	x16, x16, #0xe0
  4018dc:	br	x17

00000000004018e0 <readdir@plt>:
  4018e0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  4018e4:	ldr	x17, [x16, #232]
  4018e8:	add	x16, x16, #0xe8
  4018ec:	br	x17

00000000004018f0 <realloc@plt>:
  4018f0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  4018f4:	ldr	x17, [x16, #240]
  4018f8:	add	x16, x16, #0xf0
  4018fc:	br	x17

0000000000401900 <closedir@plt>:
  401900:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401904:	ldr	x17, [x16, #248]
  401908:	add	x16, x16, #0xf8
  40190c:	br	x17

0000000000401910 <close@plt>:
  401910:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401914:	ldr	x17, [x16, #256]
  401918:	add	x16, x16, #0x100
  40191c:	br	x17

0000000000401920 <strrchr@plt>:
  401920:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401924:	ldr	x17, [x16, #264]
  401928:	add	x16, x16, #0x108
  40192c:	br	x17

0000000000401930 <__gmon_start__@plt>:
  401930:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401934:	ldr	x17, [x16, #272]
  401938:	add	x16, x16, #0x110
  40193c:	br	x17

0000000000401940 <fdopendir@plt>:
  401940:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401944:	ldr	x17, [x16, #280]
  401948:	add	x16, x16, #0x118
  40194c:	br	x17

0000000000401950 <abort@plt>:
  401950:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401954:	ldr	x17, [x16, #288]
  401958:	add	x16, x16, #0x120
  40195c:	br	x17

0000000000401960 <mbsinit@plt>:
  401960:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401964:	ldr	x17, [x16, #296]
  401968:	add	x16, x16, #0x128
  40196c:	br	x17

0000000000401970 <memcmp@plt>:
  401970:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401974:	ldr	x17, [x16, #304]
  401978:	add	x16, x16, #0x130
  40197c:	br	x17

0000000000401980 <textdomain@plt>:
  401980:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401984:	ldr	x17, [x16, #312]
  401988:	add	x16, x16, #0x138
  40198c:	br	x17

0000000000401990 <getopt_long@plt>:
  401990:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401994:	ldr	x17, [x16, #320]
  401998:	add	x16, x16, #0x140
  40199c:	br	x17

00000000004019a0 <strcmp@plt>:
  4019a0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  4019a4:	ldr	x17, [x16, #328]
  4019a8:	add	x16, x16, #0x148
  4019ac:	br	x17

00000000004019b0 <getpwuid@plt>:
  4019b0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  4019b4:	ldr	x17, [x16, #336]
  4019b8:	add	x16, x16, #0x150
  4019bc:	br	x17

00000000004019c0 <__ctype_b_loc@plt>:
  4019c0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  4019c4:	ldr	x17, [x16, #344]
  4019c8:	add	x16, x16, #0x158
  4019cc:	br	x17

00000000004019d0 <fseeko@plt>:
  4019d0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  4019d4:	ldr	x17, [x16, #352]
  4019d8:	add	x16, x16, #0x160
  4019dc:	br	x17

00000000004019e0 <free@plt>:
  4019e0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  4019e4:	ldr	x17, [x16, #360]
  4019e8:	add	x16, x16, #0x168
  4019ec:	br	x17

00000000004019f0 <__ctype_get_mb_cur_max@plt>:
  4019f0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  4019f4:	ldr	x17, [x16, #368]
  4019f8:	add	x16, x16, #0x170
  4019fc:	br	x17

0000000000401a00 <fchownat@plt>:
  401a00:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401a04:	ldr	x17, [x16, #376]
  401a08:	add	x16, x16, #0x178
  401a0c:	br	x17

0000000000401a10 <strchr@plt>:
  401a10:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401a14:	ldr	x17, [x16, #384]
  401a18:	add	x16, x16, #0x180
  401a1c:	br	x17

0000000000401a20 <fcntl@plt>:
  401a20:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401a24:	ldr	x17, [x16, #392]
  401a28:	add	x16, x16, #0x188
  401a2c:	br	x17

0000000000401a30 <fflush@plt>:
  401a30:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401a34:	ldr	x17, [x16, #400]
  401a38:	add	x16, x16, #0x190
  401a3c:	br	x17

0000000000401a40 <dirfd@plt>:
  401a40:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401a44:	ldr	x17, [x16, #408]
  401a48:	add	x16, x16, #0x198
  401a4c:	br	x17

0000000000401a50 <__lxstat@plt>:
  401a50:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401a54:	ldr	x17, [x16, #416]
  401a58:	add	x16, x16, #0x1a0
  401a5c:	br	x17

0000000000401a60 <__fxstat@plt>:
  401a60:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401a64:	ldr	x17, [x16, #424]
  401a68:	add	x16, x16, #0x1a8
  401a6c:	br	x17

0000000000401a70 <fputs_unlocked@plt>:
  401a70:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401a74:	ldr	x17, [x16, #432]
  401a78:	add	x16, x16, #0x1b0
  401a7c:	br	x17

0000000000401a80 <__freading@plt>:
  401a80:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401a84:	ldr	x17, [x16, #440]
  401a88:	add	x16, x16, #0x1b8
  401a8c:	br	x17

0000000000401a90 <iswprint@plt>:
  401a90:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401a94:	ldr	x17, [x16, #448]
  401a98:	add	x16, x16, #0x1c0
  401a9c:	br	x17

0000000000401aa0 <openat@plt>:
  401aa0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401aa4:	ldr	x17, [x16, #456]
  401aa8:	add	x16, x16, #0x1c8
  401aac:	br	x17

0000000000401ab0 <printf@plt>:
  401ab0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401ab4:	ldr	x17, [x16, #464]
  401ab8:	add	x16, x16, #0x1d0
  401abc:	br	x17

0000000000401ac0 <__assert_fail@plt>:
  401ac0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401ac4:	ldr	x17, [x16, #472]
  401ac8:	add	x16, x16, #0x1d8
  401acc:	br	x17

0000000000401ad0 <__errno_location@plt>:
  401ad0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401ad4:	ldr	x17, [x16, #480]
  401ad8:	add	x16, x16, #0x1e0
  401adc:	br	x17

0000000000401ae0 <__xstat@plt>:
  401ae0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401ae4:	ldr	x17, [x16, #488]
  401ae8:	add	x16, x16, #0x1e8
  401aec:	br	x17

0000000000401af0 <getgrgid@plt>:
  401af0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401af4:	ldr	x17, [x16, #496]
  401af8:	add	x16, x16, #0x1f0
  401afc:	br	x17

0000000000401b00 <gettext@plt>:
  401b00:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401b04:	ldr	x17, [x16, #504]
  401b08:	add	x16, x16, #0x1f8
  401b0c:	br	x17

0000000000401b10 <fchown@plt>:
  401b10:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401b14:	ldr	x17, [x16, #512]
  401b18:	add	x16, x16, #0x200
  401b1c:	br	x17

0000000000401b20 <fprintf@plt>:
  401b20:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401b24:	ldr	x17, [x16, #520]
  401b28:	add	x16, x16, #0x208
  401b2c:	br	x17

0000000000401b30 <setlocale@plt>:
  401b30:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401b34:	ldr	x17, [x16, #528]
  401b38:	add	x16, x16, #0x210
  401b3c:	br	x17

0000000000401b40 <__fxstatat@plt>:
  401b40:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401b44:	ldr	x17, [x16, #536]
  401b48:	add	x16, x16, #0x218
  401b4c:	br	x17

Disassembly of section .text:

0000000000401b50 <.text>:
  401b50:	mov	x29, #0x0                   	// #0
  401b54:	mov	x30, #0x0                   	// #0
  401b58:	mov	x5, x0
  401b5c:	ldr	x1, [sp]
  401b60:	add	x2, sp, #0x8
  401b64:	mov	x6, sp
  401b68:	movz	x0, #0x0, lsl #48
  401b6c:	movk	x0, #0x0, lsl #32
  401b70:	movk	x0, #0x40, lsl #16
  401b74:	movk	x0, #0x1fb0
  401b78:	movz	x3, #0x0, lsl #48
  401b7c:	movk	x3, #0x0, lsl #32
  401b80:	movk	x3, #0x40, lsl #16
  401b84:	movk	x3, #0xdde0
  401b88:	movz	x4, #0x0, lsl #48
  401b8c:	movk	x4, #0x0, lsl #32
  401b90:	movk	x4, #0x40, lsl #16
  401b94:	movk	x4, #0xde60
  401b98:	bl	4018a0 <__libc_start_main@plt>
  401b9c:	bl	401950 <abort@plt>
  401ba0:	adrp	x0, 41f000 <__fxstatat@plt+0x1d4c0>
  401ba4:	ldr	x0, [x0, #4064]
  401ba8:	cbz	x0, 401bb0 <__fxstatat@plt+0x70>
  401bac:	b	401930 <__gmon_start__@plt>
  401bb0:	ret
  401bb4:	nop
  401bb8:	adrp	x0, 420000 <__fxstatat@plt+0x1e4c0>
  401bbc:	add	x0, x0, #0x298
  401bc0:	adrp	x1, 420000 <__fxstatat@plt+0x1e4c0>
  401bc4:	add	x1, x1, #0x298
  401bc8:	cmp	x1, x0
  401bcc:	b.eq	401be4 <__fxstatat@plt+0xa4>  // b.none
  401bd0:	adrp	x1, 40d000 <__fxstatat@plt+0xb4c0>
  401bd4:	ldr	x1, [x1, #3808]
  401bd8:	cbz	x1, 401be4 <__fxstatat@plt+0xa4>
  401bdc:	mov	x16, x1
  401be0:	br	x16
  401be4:	ret
  401be8:	adrp	x0, 420000 <__fxstatat@plt+0x1e4c0>
  401bec:	add	x0, x0, #0x298
  401bf0:	adrp	x1, 420000 <__fxstatat@plt+0x1e4c0>
  401bf4:	add	x1, x1, #0x298
  401bf8:	sub	x1, x1, x0
  401bfc:	lsr	x2, x1, #63
  401c00:	add	x1, x2, x1, asr #3
  401c04:	cmp	xzr, x1, asr #1
  401c08:	asr	x1, x1, #1
  401c0c:	b.eq	401c24 <__fxstatat@plt+0xe4>  // b.none
  401c10:	adrp	x2, 40d000 <__fxstatat@plt+0xb4c0>
  401c14:	ldr	x2, [x2, #3816]
  401c18:	cbz	x2, 401c24 <__fxstatat@plt+0xe4>
  401c1c:	mov	x16, x2
  401c20:	br	x16
  401c24:	ret
  401c28:	stp	x29, x30, [sp, #-32]!
  401c2c:	mov	x29, sp
  401c30:	str	x19, [sp, #16]
  401c34:	adrp	x19, 420000 <__fxstatat@plt+0x1e4c0>
  401c38:	ldrb	w0, [x19, #712]
  401c3c:	cbnz	w0, 401c4c <__fxstatat@plt+0x10c>
  401c40:	bl	401bb8 <__fxstatat@plt+0x78>
  401c44:	mov	w0, #0x1                   	// #1
  401c48:	strb	w0, [x19, #712]
  401c4c:	ldr	x19, [sp, #16]
  401c50:	ldp	x29, x30, [sp], #32
  401c54:	ret
  401c58:	b	401be8 <__fxstatat@plt+0xa8>
  401c5c:	sub	sp, sp, #0x40
  401c60:	stp	x29, x30, [sp, #48]
  401c64:	add	x29, sp, #0x30
  401c68:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  401c6c:	add	x8, x8, #0x2f8
  401c70:	adrp	x9, 420000 <__fxstatat@plt+0x1e4c0>
  401c74:	add	x9, x9, #0x2b8
  401c78:	stur	w0, [x29, #-4]
  401c7c:	ldur	w10, [x29, #-4]
  401c80:	stur	x8, [x29, #-16]
  401c84:	str	x9, [sp, #24]
  401c88:	cbz	w10, 401ccc <__fxstatat@plt+0x18c>
  401c8c:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  401c90:	add	x8, x8, #0x2a0
  401c94:	ldr	x0, [x8]
  401c98:	adrp	x8, 40d000 <__fxstatat@plt+0xb4c0>
  401c9c:	add	x8, x8, #0xef0
  401ca0:	str	x0, [sp, #16]
  401ca4:	mov	x0, x8
  401ca8:	bl	401b00 <gettext@plt>
  401cac:	ldur	x8, [x29, #-16]
  401cb0:	ldr	x2, [x8]
  401cb4:	ldr	x9, [sp, #16]
  401cb8:	str	x0, [sp, #8]
  401cbc:	mov	x0, x9
  401cc0:	ldr	x1, [sp, #8]
  401cc4:	bl	401b20 <fprintf@plt>
  401cc8:	b	401e30 <__fxstatat@plt+0x2f0>
  401ccc:	adrp	x0, 40d000 <__fxstatat@plt+0xb4c0>
  401cd0:	add	x0, x0, #0xf17
  401cd4:	bl	401b00 <gettext@plt>
  401cd8:	ldur	x8, [x29, #-16]
  401cdc:	ldr	x1, [x8]
  401ce0:	ldr	x2, [x8]
  401ce4:	bl	401ab0 <printf@plt>
  401ce8:	adrp	x8, 40d000 <__fxstatat@plt+0xb4c0>
  401cec:	add	x8, x8, #0xf6c
  401cf0:	mov	x0, x8
  401cf4:	bl	401b00 <gettext@plt>
  401cf8:	ldr	x8, [sp, #24]
  401cfc:	ldr	x1, [x8]
  401d00:	bl	401a70 <fputs_unlocked@plt>
  401d04:	adrp	x8, 40d000 <__fxstatat@plt+0xb4c0>
  401d08:	add	x8, x8, #0xfd8
  401d0c:	mov	x0, x8
  401d10:	bl	401b00 <gettext@plt>
  401d14:	ldr	x8, [sp, #24]
  401d18:	ldr	x1, [x8]
  401d1c:	bl	401a70 <fputs_unlocked@plt>
  401d20:	adrp	x8, 40e000 <__fxstatat@plt+0xc4c0>
  401d24:	add	x8, x8, #0xa1
  401d28:	mov	x0, x8
  401d2c:	bl	401b00 <gettext@plt>
  401d30:	ldr	x8, [sp, #24]
  401d34:	ldr	x1, [x8]
  401d38:	bl	401a70 <fputs_unlocked@plt>
  401d3c:	adrp	x8, 40e000 <__fxstatat@plt+0xc4c0>
  401d40:	add	x8, x8, #0x188
  401d44:	mov	x0, x8
  401d48:	bl	401b00 <gettext@plt>
  401d4c:	ldr	x8, [sp, #24]
  401d50:	ldr	x1, [x8]
  401d54:	bl	401a70 <fputs_unlocked@plt>
  401d58:	adrp	x8, 40e000 <__fxstatat@plt+0xc4c0>
  401d5c:	add	x8, x8, #0x1ff
  401d60:	mov	x0, x8
  401d64:	bl	401b00 <gettext@plt>
  401d68:	ldr	x8, [sp, #24]
  401d6c:	ldr	x1, [x8]
  401d70:	bl	401a70 <fputs_unlocked@plt>
  401d74:	adrp	x8, 40e000 <__fxstatat@plt+0xc4c0>
  401d78:	add	x8, x8, #0x27f
  401d7c:	mov	x0, x8
  401d80:	bl	401b00 <gettext@plt>
  401d84:	ldr	x8, [sp, #24]
  401d88:	ldr	x1, [x8]
  401d8c:	bl	401a70 <fputs_unlocked@plt>
  401d90:	adrp	x8, 40e000 <__fxstatat@plt+0xc4c0>
  401d94:	add	x8, x8, #0x2e9
  401d98:	mov	x0, x8
  401d9c:	bl	401b00 <gettext@plt>
  401da0:	ldr	x8, [sp, #24]
  401da4:	ldr	x1, [x8]
  401da8:	bl	401a70 <fputs_unlocked@plt>
  401dac:	adrp	x8, 40e000 <__fxstatat@plt+0xc4c0>
  401db0:	add	x8, x8, #0x330
  401db4:	mov	x0, x8
  401db8:	bl	401b00 <gettext@plt>
  401dbc:	ldr	x8, [sp, #24]
  401dc0:	ldr	x1, [x8]
  401dc4:	bl	401a70 <fputs_unlocked@plt>
  401dc8:	adrp	x8, 40e000 <__fxstatat@plt+0xc4c0>
  401dcc:	add	x8, x8, #0x501
  401dd0:	mov	x0, x8
  401dd4:	bl	401b00 <gettext@plt>
  401dd8:	ldr	x8, [sp, #24]
  401ddc:	ldr	x1, [x8]
  401de0:	bl	401a70 <fputs_unlocked@plt>
  401de4:	adrp	x8, 40e000 <__fxstatat@plt+0xc4c0>
  401de8:	add	x8, x8, #0x52e
  401dec:	mov	x0, x8
  401df0:	bl	401b00 <gettext@plt>
  401df4:	ldr	x8, [sp, #24]
  401df8:	ldr	x1, [x8]
  401dfc:	bl	401a70 <fputs_unlocked@plt>
  401e00:	adrp	x8, 40e000 <__fxstatat@plt+0xc4c0>
  401e04:	add	x8, x8, #0x564
  401e08:	mov	x0, x8
  401e0c:	bl	401b00 <gettext@plt>
  401e10:	ldur	x8, [x29, #-16]
  401e14:	ldr	x1, [x8]
  401e18:	ldr	x2, [x8]
  401e1c:	bl	401ab0 <printf@plt>
  401e20:	adrp	x8, 40e000 <__fxstatat@plt+0xc4c0>
  401e24:	add	x8, x8, #0x5e9
  401e28:	mov	x0, x8
  401e2c:	bl	401e38 <__fxstatat@plt+0x2f8>
  401e30:	ldur	w0, [x29, #-4]
  401e34:	bl	401780 <exit@plt>
  401e38:	sub	sp, sp, #0xb0
  401e3c:	stp	x29, x30, [sp, #160]
  401e40:	add	x29, sp, #0xa0
  401e44:	adrp	x1, 40e000 <__fxstatat@plt+0xc4c0>
  401e48:	add	x1, x1, #0x9e8
  401e4c:	mov	x2, #0x70                  	// #112
  401e50:	add	x8, sp, #0x28
  401e54:	stur	x0, [x29, #-8]
  401e58:	mov	x0, x8
  401e5c:	str	x8, [sp, #8]
  401e60:	bl	401720 <memcpy@plt>
  401e64:	ldur	x8, [x29, #-8]
  401e68:	str	x8, [sp, #32]
  401e6c:	ldr	x8, [sp, #8]
  401e70:	str	x8, [sp, #24]
  401e74:	ldr	x8, [sp, #24]
  401e78:	ldr	x8, [x8]
  401e7c:	mov	w9, #0x0                   	// #0
  401e80:	str	w9, [sp, #4]
  401e84:	cbz	x8, 401ea8 <__fxstatat@plt+0x368>
  401e88:	ldur	x0, [x29, #-8]
  401e8c:	ldr	x8, [sp, #24]
  401e90:	ldr	x1, [x8]
  401e94:	bl	4019a0 <strcmp@plt>
  401e98:	cmp	w0, #0x0
  401e9c:	cset	w9, eq  // eq = none
  401ea0:	eor	w9, w9, #0x1
  401ea4:	str	w9, [sp, #4]
  401ea8:	ldr	w8, [sp, #4]
  401eac:	tbnz	w8, #0, 401eb4 <__fxstatat@plt+0x374>
  401eb0:	b	401ec4 <__fxstatat@plt+0x384>
  401eb4:	ldr	x8, [sp, #24]
  401eb8:	add	x8, x8, #0x10
  401ebc:	str	x8, [sp, #24]
  401ec0:	b	401e74 <__fxstatat@plt+0x334>
  401ec4:	ldr	x8, [sp, #24]
  401ec8:	ldr	x8, [x8, #8]
  401ecc:	cbz	x8, 401edc <__fxstatat@plt+0x39c>
  401ed0:	ldr	x8, [sp, #24]
  401ed4:	ldr	x8, [x8, #8]
  401ed8:	str	x8, [sp, #32]
  401edc:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  401ee0:	add	x0, x0, #0x706
  401ee4:	bl	401b00 <gettext@plt>
  401ee8:	adrp	x1, 40e000 <__fxstatat@plt+0xc4c0>
  401eec:	add	x1, x1, #0x60a
  401ef0:	adrp	x2, 40e000 <__fxstatat@plt+0xc4c0>
  401ef4:	add	x2, x2, #0x71d
  401ef8:	bl	401ab0 <printf@plt>
  401efc:	mov	w8, #0x5                   	// #5
  401f00:	mov	w0, w8
  401f04:	mov	x9, xzr
  401f08:	mov	x1, x9
  401f0c:	bl	401b30 <setlocale@plt>
  401f10:	str	x0, [sp, #16]
  401f14:	ldr	x9, [sp, #16]
  401f18:	cbz	x9, 401f50 <__fxstatat@plt+0x410>
  401f1c:	ldr	x0, [sp, #16]
  401f20:	adrp	x1, 40e000 <__fxstatat@plt+0xc4c0>
  401f24:	add	x1, x1, #0x745
  401f28:	mov	x2, #0x3                   	// #3
  401f2c:	bl	401880 <strncmp@plt>
  401f30:	cbz	w0, 401f50 <__fxstatat@plt+0x410>
  401f34:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  401f38:	add	x0, x0, #0x749
  401f3c:	bl	401b00 <gettext@plt>
  401f40:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  401f44:	add	x8, x8, #0x2b8
  401f48:	ldr	x1, [x8]
  401f4c:	bl	401a70 <fputs_unlocked@plt>
  401f50:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  401f54:	add	x0, x0, #0x790
  401f58:	bl	401b00 <gettext@plt>
  401f5c:	ldur	x2, [x29, #-8]
  401f60:	adrp	x1, 40e000 <__fxstatat@plt+0xc4c0>
  401f64:	add	x1, x1, #0x71d
  401f68:	bl	401ab0 <printf@plt>
  401f6c:	adrp	x8, 40e000 <__fxstatat@plt+0xc4c0>
  401f70:	add	x8, x8, #0x7ab
  401f74:	mov	x0, x8
  401f78:	bl	401b00 <gettext@plt>
  401f7c:	ldr	x1, [sp, #32]
  401f80:	ldr	x8, [sp, #32]
  401f84:	ldur	x9, [x29, #-8]
  401f88:	adrp	x10, 40e000 <__fxstatat@plt+0xc4c0>
  401f8c:	add	x10, x10, #0x500
  401f90:	adrp	x11, 40e000 <__fxstatat@plt+0xc4c0>
  401f94:	add	x11, x11, #0x6c3
  401f98:	cmp	x8, x9
  401f9c:	csel	x2, x11, x10, eq  // eq = none
  401fa0:	bl	401ab0 <printf@plt>
  401fa4:	ldp	x29, x30, [sp, #160]
  401fa8:	add	sp, sp, #0xb0
  401fac:	ret
  401fb0:	sub	sp, sp, #0x1a0
  401fb4:	stp	x29, x30, [sp, #384]
  401fb8:	str	x28, [sp, #400]
  401fbc:	add	x29, sp, #0x180
  401fc0:	mov	w8, #0x0                   	// #0
  401fc4:	mov	w9, #0x10                  	// #16
  401fc8:	mov	w10, #0xffffffff            	// #-1
  401fcc:	mov	w11, #0x6                   	// #6
  401fd0:	adrp	x12, 40e000 <__fxstatat@plt+0xc4c0>
  401fd4:	add	x12, x12, #0x500
  401fd8:	adrp	x13, 40e000 <__fxstatat@plt+0xc4c0>
  401fdc:	add	x13, x13, #0x60e
  401fe0:	adrp	x14, 40e000 <__fxstatat@plt+0xc4c0>
  401fe4:	add	x14, x14, #0x5ef
  401fe8:	adrp	x15, 403000 <__fxstatat@plt+0x14c0>
  401fec:	add	x15, x15, #0xaec
  401ff0:	adrp	x16, 420000 <__fxstatat@plt+0x1e4c0>
  401ff4:	add	x16, x16, #0x2b0
  401ff8:	adrp	x17, 420000 <__fxstatat@plt+0x1e4c0>
  401ffc:	add	x17, x17, #0x2d0
  402000:	sub	x18, x29, #0x48
  402004:	stur	wzr, [x29, #-4]
  402008:	stur	w0, [x29, #-8]
  40200c:	stur	x1, [x29, #-16]
  402010:	sturb	w8, [x29, #-17]
  402014:	stur	w9, [x29, #-28]
  402018:	stur	w10, [x29, #-32]
  40201c:	ldur	x1, [x29, #-16]
  402020:	ldr	x0, [x1]
  402024:	str	w11, [sp, #164]
  402028:	str	x12, [sp, #152]
  40202c:	str	x13, [sp, #144]
  402030:	str	x14, [sp, #136]
  402034:	str	x15, [sp, #128]
  402038:	str	x16, [sp, #120]
  40203c:	str	x17, [sp, #112]
  402040:	str	x18, [sp, #104]
  402044:	bl	403d58 <__fxstatat@plt+0x2218>
  402048:	ldr	w0, [sp, #164]
  40204c:	ldr	x1, [sp, #152]
  402050:	bl	401b30 <setlocale@plt>
  402054:	ldr	x12, [sp, #144]
  402058:	mov	x0, x12
  40205c:	ldr	x1, [sp, #136]
  402060:	bl	401890 <bindtextdomain@plt>
  402064:	ldr	x12, [sp, #144]
  402068:	mov	x0, x12
  40206c:	bl	401980 <textdomain@plt>
  402070:	ldr	x12, [sp, #128]
  402074:	mov	x0, x12
  402078:	bl	40de68 <__fxstatat@plt+0xc328>
  40207c:	ldr	x12, [sp, #104]
  402080:	mov	x0, x12
  402084:	bl	4026a8 <__fxstatat@plt+0xb68>
  402088:	ldur	w0, [x29, #-8]
  40208c:	ldur	x1, [x29, #-16]
  402090:	adrp	x2, 40e000 <__fxstatat@plt+0xc4c0>
  402094:	add	x2, x2, #0x601
  402098:	adrp	x3, 40e000 <__fxstatat@plt+0xc4c0>
  40209c:	add	x3, x3, #0x848
  4020a0:	mov	x8, xzr
  4020a4:	mov	x4, x8
  4020a8:	bl	401990 <getopt_long@plt>
  4020ac:	stur	w0, [x29, #-80]
  4020b0:	mov	w9, #0xffffffff            	// #-1
  4020b4:	cmp	w0, w9
  4020b8:	b.eq	4022ac <__fxstatat@plt+0x76c>  // b.none
  4020bc:	ldur	w8, [x29, #-80]
  4020c0:	mov	w9, #0xfffffffd            	// #-3
  4020c4:	cmp	w8, w9
  4020c8:	str	w8, [sp, #100]
  4020cc:	b.eq	402250 <__fxstatat@plt+0x710>  // b.none
  4020d0:	b	4020d4 <__fxstatat@plt+0x594>
  4020d4:	mov	w8, #0xfffffffe            	// #-2
  4020d8:	ldr	w9, [sp, #100]
  4020dc:	cmp	w9, w8
  4020e0:	b.eq	402244 <__fxstatat@plt+0x704>  // b.none
  4020e4:	b	4020e8 <__fxstatat@plt+0x5a8>
  4020e8:	ldr	w8, [sp, #100]
  4020ec:	cmp	w8, #0x48
  4020f0:	b.eq	4021a8 <__fxstatat@plt+0x668>  // b.none
  4020f4:	b	4020f8 <__fxstatat@plt+0x5b8>
  4020f8:	ldr	w8, [sp, #100]
  4020fc:	cmp	w8, #0x4c
  402100:	b.eq	4021b4 <__fxstatat@plt+0x674>  // b.none
  402104:	b	402108 <__fxstatat@plt+0x5c8>
  402108:	ldr	w8, [sp, #100]
  40210c:	cmp	w8, #0x50
  402110:	b.eq	4021c0 <__fxstatat@plt+0x680>  // b.none
  402114:	b	402118 <__fxstatat@plt+0x5d8>
  402118:	ldr	w8, [sp, #100]
  40211c:	cmp	w8, #0x52
  402120:	b.eq	402210 <__fxstatat@plt+0x6d0>  // b.none
  402124:	b	402128 <__fxstatat@plt+0x5e8>
  402128:	ldr	w8, [sp, #100]
  40212c:	cmp	w8, #0x63
  402130:	b.eq	402220 <__fxstatat@plt+0x6e0>  // b.none
  402134:	b	402138 <__fxstatat@plt+0x5f8>
  402138:	ldr	w8, [sp, #100]
  40213c:	cmp	w8, #0x66
  402140:	b.eq	40222c <__fxstatat@plt+0x6ec>  // b.none
  402144:	b	402148 <__fxstatat@plt+0x608>
  402148:	ldr	w8, [sp, #100]
  40214c:	cmp	w8, #0x68
  402150:	b.eq	4021cc <__fxstatat@plt+0x68c>  // b.none
  402154:	b	402158 <__fxstatat@plt+0x618>
  402158:	ldr	w8, [sp, #100]
  40215c:	cmp	w8, #0x76
  402160:	b.eq	40223c <__fxstatat@plt+0x6fc>  // b.none
  402164:	b	402168 <__fxstatat@plt+0x628>
  402168:	ldr	w8, [sp, #100]
  40216c:	cmp	w8, #0x100
  402170:	b.eq	4021d4 <__fxstatat@plt+0x694>  // b.none
  402174:	b	402178 <__fxstatat@plt+0x638>
  402178:	ldr	w8, [sp, #100]
  40217c:	cmp	w8, #0x101
  402180:	b.eq	4021e0 <__fxstatat@plt+0x6a0>  // b.none
  402184:	b	402188 <__fxstatat@plt+0x648>
  402188:	ldr	w8, [sp, #100]
  40218c:	cmp	w8, #0x102
  402190:	b.eq	4021ec <__fxstatat@plt+0x6ac>  // b.none
  402194:	b	402198 <__fxstatat@plt+0x658>
  402198:	ldr	w8, [sp, #100]
  40219c:	cmp	w8, #0x103
  4021a0:	b.eq	4021f8 <__fxstatat@plt+0x6b8>  // b.none
  4021a4:	b	4022a0 <__fxstatat@plt+0x760>
  4021a8:	mov	w8, #0x11                  	// #17
  4021ac:	stur	w8, [x29, #-28]
  4021b0:	b	4022a8 <__fxstatat@plt+0x768>
  4021b4:	mov	w8, #0x2                   	// #2
  4021b8:	stur	w8, [x29, #-28]
  4021bc:	b	4022a8 <__fxstatat@plt+0x768>
  4021c0:	mov	w8, #0x10                  	// #16
  4021c4:	stur	w8, [x29, #-28]
  4021c8:	b	4022a8 <__fxstatat@plt+0x768>
  4021cc:	stur	wzr, [x29, #-32]
  4021d0:	b	4022a8 <__fxstatat@plt+0x768>
  4021d4:	mov	w8, #0x1                   	// #1
  4021d8:	stur	w8, [x29, #-32]
  4021dc:	b	4022a8 <__fxstatat@plt+0x768>
  4021e0:	mov	w8, #0x0                   	// #0
  4021e4:	sturb	w8, [x29, #-17]
  4021e8:	b	4022a8 <__fxstatat@plt+0x768>
  4021ec:	mov	w8, #0x1                   	// #1
  4021f0:	sturb	w8, [x29, #-17]
  4021f4:	b	4022a8 <__fxstatat@plt+0x768>
  4021f8:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  4021fc:	add	x8, x8, #0x2a8
  402200:	ldr	x8, [x8]
  402204:	ldr	x9, [sp, #112]
  402208:	str	x8, [x9]
  40220c:	b	4022a8 <__fxstatat@plt+0x768>
  402210:	sub	x8, x29, #0x48
  402214:	mov	w9, #0x1                   	// #1
  402218:	strb	w9, [x8, #4]
  40221c:	b	4022a8 <__fxstatat@plt+0x768>
  402220:	mov	w8, #0x1                   	// #1
  402224:	stur	w8, [x29, #-72]
  402228:	b	4022a8 <__fxstatat@plt+0x768>
  40222c:	sub	x8, x29, #0x48
  402230:	mov	w9, #0x1                   	// #1
  402234:	strb	w9, [x8, #17]
  402238:	b	4022a8 <__fxstatat@plt+0x768>
  40223c:	stur	wzr, [x29, #-72]
  402240:	b	4022a8 <__fxstatat@plt+0x768>
  402244:	mov	w8, wzr
  402248:	mov	w0, w8
  40224c:	bl	401c5c <__fxstatat@plt+0x11c>
  402250:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  402254:	add	x8, x8, #0x2b8
  402258:	ldr	x0, [x8]
  40225c:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  402260:	add	x8, x8, #0x230
  402264:	ldr	x3, [x8]
  402268:	adrp	x1, 40e000 <__fxstatat@plt+0xc4c0>
  40226c:	add	x1, x1, #0x5e9
  402270:	adrp	x2, 40e000 <__fxstatat@plt+0xc4c0>
  402274:	add	x2, x2, #0x60a
  402278:	adrp	x4, 40e000 <__fxstatat@plt+0xc4c0>
  40227c:	add	x4, x4, #0x618
  402280:	adrp	x5, 40e000 <__fxstatat@plt+0xc4c0>
  402284:	add	x5, x5, #0x628
  402288:	mov	x8, xzr
  40228c:	mov	x6, x8
  402290:	bl	406704 <__fxstatat@plt+0x4bc4>
  402294:	mov	w9, wzr
  402298:	mov	w0, w9
  40229c:	bl	401780 <exit@plt>
  4022a0:	mov	w0, #0x1                   	// #1
  4022a4:	bl	401c5c <__fxstatat@plt+0x11c>
  4022a8:	b	402088 <__fxstatat@plt+0x548>
  4022ac:	sub	x8, x29, #0x48
  4022b0:	ldrb	w9, [x8, #4]
  4022b4:	tbnz	w9, #0, 4022bc <__fxstatat@plt+0x77c>
  4022b8:	b	402304 <__fxstatat@plt+0x7c4>
  4022bc:	ldur	w8, [x29, #-28]
  4022c0:	cmp	w8, #0x10
  4022c4:	b.ne	402300 <__fxstatat@plt+0x7c0>  // b.any
  4022c8:	ldur	w8, [x29, #-32]
  4022cc:	cmp	w8, #0x1
  4022d0:	b.ne	4022fc <__fxstatat@plt+0x7bc>  // b.any
  4022d4:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  4022d8:	add	x0, x0, #0x635
  4022dc:	bl	401b00 <gettext@plt>
  4022e0:	mov	w8, #0x1                   	// #1
  4022e4:	str	x0, [sp, #88]
  4022e8:	mov	w0, w8
  4022ec:	mov	w8, wzr
  4022f0:	mov	w1, w8
  4022f4:	ldr	x2, [sp, #88]
  4022f8:	bl	401790 <error@plt>
  4022fc:	stur	wzr, [x29, #-32]
  402300:	b	40230c <__fxstatat@plt+0x7cc>
  402304:	mov	w8, #0x10                  	// #16
  402308:	stur	w8, [x29, #-28]
  40230c:	ldur	w8, [x29, #-32]
  402310:	cmp	w8, #0x0
  402314:	cset	w8, ne  // ne = any
  402318:	sub	x9, x29, #0x48
  40231c:	and	w8, w8, #0x1
  402320:	strb	w8, [x9, #16]
  402324:	ldur	w8, [x29, #-8]
  402328:	ldr	x9, [sp, #120]
  40232c:	ldr	w10, [x9]
  402330:	subs	w8, w8, w10
  402334:	ldr	x11, [sp, #112]
  402338:	ldr	x12, [x11]
  40233c:	mov	w10, #0x2                   	// #2
  402340:	mov	w13, #0x1                   	// #1
  402344:	cmp	x12, #0x0
  402348:	csel	w10, w13, w10, ne  // ne = any
  40234c:	cmp	w8, w10
  402350:	b.ge	4023f0 <__fxstatat@plt+0x8b0>  // b.tcont
  402354:	ldur	w8, [x29, #-8]
  402358:	ldr	x9, [sp, #120]
  40235c:	ldr	w10, [x9]
  402360:	cmp	w8, w10
  402364:	b.gt	402390 <__fxstatat@plt+0x850>
  402368:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  40236c:	add	x0, x0, #0x65f
  402370:	bl	401b00 <gettext@plt>
  402374:	mov	w8, wzr
  402378:	str	x0, [sp, #80]
  40237c:	mov	w0, w8
  402380:	mov	w1, w8
  402384:	ldr	x2, [sp, #80]
  402388:	bl	401790 <error@plt>
  40238c:	b	4023e8 <__fxstatat@plt+0x8a8>
  402390:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  402394:	add	x0, x0, #0x66f
  402398:	bl	401b00 <gettext@plt>
  40239c:	ldur	x8, [x29, #-16]
  4023a0:	ldur	w9, [x29, #-8]
  4023a4:	subs	w9, w9, #0x1
  4023a8:	mov	w1, w9
  4023ac:	sxtw	x10, w1
  4023b0:	mov	x11, #0x8                   	// #8
  4023b4:	mul	x10, x11, x10
  4023b8:	add	x8, x8, x10
  4023bc:	ldr	x8, [x8]
  4023c0:	str	x0, [sp, #72]
  4023c4:	mov	x0, x8
  4023c8:	bl	405f38 <__fxstatat@plt+0x43f8>
  4023cc:	mov	w9, wzr
  4023d0:	str	x0, [sp, #64]
  4023d4:	mov	w0, w9
  4023d8:	mov	w1, w9
  4023dc:	ldr	x2, [sp, #72]
  4023e0:	ldr	x3, [sp, #64]
  4023e4:	bl	401790 <error@plt>
  4023e8:	mov	w0, #0x1                   	// #1
  4023ec:	bl	401c5c <__fxstatat@plt+0x11c>
  4023f0:	ldr	x8, [sp, #112]
  4023f4:	ldr	x9, [x8]
  4023f8:	cbz	x9, 402478 <__fxstatat@plt+0x938>
  4023fc:	ldr	x8, [sp, #112]
  402400:	ldr	x0, [x8]
  402404:	add	x1, sp, #0xb0
  402408:	bl	40de78 <__fxstatat@plt+0xc338>
  40240c:	cbz	w0, 40245c <__fxstatat@plt+0x91c>
  402410:	bl	401ad0 <__errno_location@plt>
  402414:	ldr	w1, [x0]
  402418:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  40241c:	add	x0, x0, #0x688
  402420:	str	w1, [sp, #60]
  402424:	bl	401b00 <gettext@plt>
  402428:	ldr	x8, [sp, #112]
  40242c:	ldr	x1, [x8]
  402430:	mov	w9, #0x4                   	// #4
  402434:	str	x0, [sp, #48]
  402438:	mov	w0, w9
  40243c:	bl	405b58 <__fxstatat@plt+0x4018>
  402440:	mov	w9, #0x1                   	// #1
  402444:	str	x0, [sp, #40]
  402448:	mov	w0, w9
  40244c:	ldr	w1, [sp, #60]
  402450:	ldr	x2, [sp, #48]
  402454:	ldr	x3, [sp, #40]
  402458:	bl	401790 <error@plt>
  40245c:	ldr	w8, [sp, #204]
  402460:	stur	w8, [x29, #-24]
  402464:	ldr	w0, [sp, #204]
  402468:	bl	402734 <__fxstatat@plt+0xbf4>
  40246c:	sub	x9, x29, #0x48
  402470:	str	x0, [x9, #32]
  402474:	b	4024e0 <__fxstatat@plt+0x9a0>
  402478:	ldur	x8, [x29, #-16]
  40247c:	ldr	x9, [sp, #120]
  402480:	ldrsw	x10, [x9]
  402484:	mov	w11, w10
  402488:	add	w11, w11, #0x1
  40248c:	str	w11, [x9]
  402490:	mov	x12, #0x8                   	// #8
  402494:	mul	x10, x12, x10
  402498:	add	x8, x8, x10
  40249c:	ldr	x8, [x8]
  4024a0:	str	x8, [sp, #168]
  4024a4:	ldr	x8, [sp, #168]
  4024a8:	ldrb	w11, [x8]
  4024ac:	cbz	w11, 4024c0 <__fxstatat@plt+0x980>
  4024b0:	ldr	x0, [sp, #168]
  4024b4:	bl	406bc0 <__fxstatat@plt+0x5080>
  4024b8:	str	x0, [sp, #32]
  4024bc:	b	4024c8 <__fxstatat@plt+0x988>
  4024c0:	mov	x8, xzr
  4024c4:	str	x8, [sp, #32]
  4024c8:	ldr	x8, [sp, #32]
  4024cc:	sub	x9, x29, #0x48
  4024d0:	str	x8, [x9, #32]
  4024d4:	ldr	x0, [sp, #168]
  4024d8:	bl	4025d4 <__fxstatat@plt+0xa94>
  4024dc:	stur	w0, [x29, #-24]
  4024e0:	sub	x8, x29, #0x48
  4024e4:	ldrb	w9, [x8, #4]
  4024e8:	tbnz	w9, #0, 4024f0 <__fxstatat@plt+0x9b0>
  4024ec:	b	402564 <__fxstatat@plt+0xa24>
  4024f0:	ldurb	w8, [x29, #-17]
  4024f4:	tbnz	w8, #0, 4024fc <__fxstatat@plt+0x9bc>
  4024f8:	b	402564 <__fxstatat@plt+0xa24>
  4024fc:	adrp	x0, 420000 <__fxstatat@plt+0x1e4c0>
  402500:	add	x0, x0, #0x2d8
  402504:	bl	406050 <__fxstatat@plt+0x4510>
  402508:	sub	x8, x29, #0x48
  40250c:	str	x0, [x8, #8]
  402510:	ldr	x8, [x8, #8]
  402514:	cbnz	x8, 402564 <__fxstatat@plt+0xa24>
  402518:	bl	401ad0 <__errno_location@plt>
  40251c:	ldr	w1, [x0]
  402520:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  402524:	add	x0, x0, #0x688
  402528:	str	w1, [sp, #28]
  40252c:	bl	401b00 <gettext@plt>
  402530:	mov	w8, #0x4                   	// #4
  402534:	str	x0, [sp, #16]
  402538:	mov	w0, w8
  40253c:	adrp	x1, 40e000 <__fxstatat@plt+0xc4c0>
  402540:	add	x1, x1, #0xe8d
  402544:	bl	405b58 <__fxstatat@plt+0x4018>
  402548:	mov	w8, #0x1                   	// #1
  40254c:	str	x0, [sp, #8]
  402550:	mov	w0, w8
  402554:	ldr	w1, [sp, #28]
  402558:	ldr	x2, [sp, #16]
  40255c:	ldr	x3, [sp, #8]
  402560:	bl	401790 <error@plt>
  402564:	ldur	w8, [x29, #-28]
  402568:	orr	w8, w8, #0x400
  40256c:	stur	w8, [x29, #-28]
  402570:	ldur	x9, [x29, #-16]
  402574:	ldr	x10, [sp, #120]
  402578:	ldrsw	x11, [x10]
  40257c:	mov	x12, #0x8                   	// #8
  402580:	mul	x11, x12, x11
  402584:	add	x0, x9, x11
  402588:	ldur	w1, [x29, #-28]
  40258c:	ldur	w3, [x29, #-24]
  402590:	mov	w8, #0xffffffff            	// #-1
  402594:	mov	w2, w8
  402598:	mov	w4, w8
  40259c:	mov	w5, w8
  4025a0:	sub	x6, x29, #0x48
  4025a4:	bl	4027f4 <__fxstatat@plt+0xcb4>
  4025a8:	and	w8, w0, #0x1
  4025ac:	sturb	w8, [x29, #-73]
  4025b0:	ldurb	w8, [x29, #-73]
  4025b4:	mov	w13, #0x1                   	// #1
  4025b8:	mov	w14, wzr
  4025bc:	tst	w8, #0x1
  4025c0:	csel	w0, w14, w13, ne  // ne = any
  4025c4:	ldr	x28, [sp, #400]
  4025c8:	ldp	x29, x30, [sp, #384]
  4025cc:	add	sp, sp, #0x1a0
  4025d0:	ret
  4025d4:	sub	sp, sp, #0x40
  4025d8:	stp	x29, x30, [sp, #48]
  4025dc:	add	x29, sp, #0x30
  4025e0:	mov	w8, #0xffffffff            	// #-1
  4025e4:	stur	x0, [x29, #-8]
  4025e8:	stur	w8, [x29, #-12]
  4025ec:	ldur	x9, [x29, #-8]
  4025f0:	ldrb	w8, [x9]
  4025f4:	cbz	w8, 402698 <__fxstatat@plt+0xb58>
  4025f8:	ldur	x0, [x29, #-8]
  4025fc:	bl	4017b0 <getgrnam@plt>
  402600:	str	x0, [sp, #24]
  402604:	ldr	x8, [sp, #24]
  402608:	cbz	x8, 40261c <__fxstatat@plt+0xadc>
  40260c:	ldr	x8, [sp, #24]
  402610:	ldr	w9, [x8, #16]
  402614:	stur	w9, [x29, #-12]
  402618:	b	402694 <__fxstatat@plt+0xb54>
  40261c:	ldur	x0, [x29, #-8]
  402620:	mov	x8, xzr
  402624:	mov	x1, x8
  402628:	mov	w2, #0xa                   	// #10
  40262c:	add	x3, sp, #0x10
  402630:	adrp	x4, 40e000 <__fxstatat@plt+0xc4c0>
  402634:	add	x4, x4, #0x500
  402638:	bl	406d68 <__fxstatat@plt+0x5228>
  40263c:	cbnz	w0, 402650 <__fxstatat@plt+0xb10>
  402640:	ldr	x8, [sp, #16]
  402644:	mov	x9, #0xffffffff            	// #4294967295
  402648:	cmp	x8, x9
  40264c:	b.ls	40268c <__fxstatat@plt+0xb4c>  // b.plast
  402650:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  402654:	add	x0, x0, #0x832
  402658:	bl	401b00 <gettext@plt>
  40265c:	ldur	x8, [x29, #-8]
  402660:	str	x0, [sp, #8]
  402664:	mov	x0, x8
  402668:	bl	405f38 <__fxstatat@plt+0x43f8>
  40266c:	mov	w9, #0x1                   	// #1
  402670:	str	x0, [sp]
  402674:	mov	w0, w9
  402678:	mov	w9, wzr
  40267c:	mov	w1, w9
  402680:	ldr	x2, [sp, #8]
  402684:	ldr	x3, [sp]
  402688:	bl	401790 <error@plt>
  40268c:	ldr	x8, [sp, #16]
  402690:	stur	w8, [x29, #-12]
  402694:	bl	4017f0 <endgrent@plt>
  402698:	ldur	w0, [x29, #-12]
  40269c:	ldp	x29, x30, [sp, #48]
  4026a0:	add	sp, sp, #0x40
  4026a4:	ret
  4026a8:	sub	sp, sp, #0x10
  4026ac:	mov	w8, #0x2                   	// #2
  4026b0:	mov	x9, xzr
  4026b4:	mov	w10, #0x1                   	// #1
  4026b8:	mov	w11, #0x0                   	// #0
  4026bc:	str	x0, [sp, #8]
  4026c0:	ldr	x12, [sp, #8]
  4026c4:	str	w8, [x12]
  4026c8:	ldr	x12, [sp, #8]
  4026cc:	str	x9, [x12, #8]
  4026d0:	ldr	x12, [sp, #8]
  4026d4:	strb	w10, [x12, #16]
  4026d8:	ldr	x12, [sp, #8]
  4026dc:	strb	w11, [x12, #4]
  4026e0:	ldr	x12, [sp, #8]
  4026e4:	strb	w11, [x12, #17]
  4026e8:	ldr	x12, [sp, #8]
  4026ec:	str	x9, [x12, #24]
  4026f0:	ldr	x12, [sp, #8]
  4026f4:	str	x9, [x12, #32]
  4026f8:	add	sp, sp, #0x10
  4026fc:	ret
  402700:	sub	sp, sp, #0x20
  402704:	stp	x29, x30, [sp, #16]
  402708:	add	x29, sp, #0x10
  40270c:	str	x0, [sp, #8]
  402710:	ldr	x8, [sp, #8]
  402714:	ldr	x0, [x8, #24]
  402718:	bl	4019e0 <free@plt>
  40271c:	ldr	x8, [sp, #8]
  402720:	ldr	x0, [x8, #32]
  402724:	bl	4019e0 <free@plt>
  402728:	ldp	x29, x30, [sp, #16]
  40272c:	add	sp, sp, #0x20
  402730:	ret
  402734:	sub	sp, sp, #0x40
  402738:	stp	x29, x30, [sp, #48]
  40273c:	add	x29, sp, #0x30
  402740:	stur	w0, [x29, #-4]
  402744:	ldur	w0, [x29, #-4]
  402748:	bl	401af0 <getgrgid@plt>
  40274c:	str	x0, [sp, #8]
  402750:	ldr	x8, [sp, #8]
  402754:	cbz	x8, 402768 <__fxstatat@plt+0xc28>
  402758:	ldr	x8, [sp, #8]
  40275c:	ldr	x8, [x8]
  402760:	str	x8, [sp]
  402764:	b	40277c <__fxstatat@plt+0xc3c>
  402768:	ldur	w8, [x29, #-4]
  40276c:	mov	w0, w8
  402770:	add	x1, sp, #0x17
  402774:	bl	403c78 <__fxstatat@plt+0x2138>
  402778:	str	x0, [sp]
  40277c:	ldr	x8, [sp]
  402780:	mov	x0, x8
  402784:	bl	406bc0 <__fxstatat@plt+0x5080>
  402788:	ldp	x29, x30, [sp, #48]
  40278c:	add	sp, sp, #0x40
  402790:	ret
  402794:	sub	sp, sp, #0x40
  402798:	stp	x29, x30, [sp, #48]
  40279c:	add	x29, sp, #0x30
  4027a0:	stur	w0, [x29, #-4]
  4027a4:	ldur	w0, [x29, #-4]
  4027a8:	bl	4019b0 <getpwuid@plt>
  4027ac:	str	x0, [sp, #8]
  4027b0:	ldr	x8, [sp, #8]
  4027b4:	cbz	x8, 4027c8 <__fxstatat@plt+0xc88>
  4027b8:	ldr	x8, [sp, #8]
  4027bc:	ldr	x8, [x8]
  4027c0:	str	x8, [sp]
  4027c4:	b	4027dc <__fxstatat@plt+0xc9c>
  4027c8:	ldur	w8, [x29, #-4]
  4027cc:	mov	w0, w8
  4027d0:	add	x1, sp, #0x17
  4027d4:	bl	403c78 <__fxstatat@plt+0x2138>
  4027d8:	str	x0, [sp]
  4027dc:	ldr	x8, [sp]
  4027e0:	mov	x0, x8
  4027e4:	bl	406bc0 <__fxstatat@plt+0x5080>
  4027e8:	ldp	x29, x30, [sp, #48]
  4027ec:	add	sp, sp, #0x40
  4027f0:	ret
  4027f4:	sub	sp, sp, #0x70
  4027f8:	stp	x29, x30, [sp, #96]
  4027fc:	add	x29, sp, #0x60
  402800:	mov	w8, #0x1                   	// #1
  402804:	mov	w9, #0xffffffff            	// #-1
  402808:	stur	x0, [x29, #-8]
  40280c:	stur	w1, [x29, #-12]
  402810:	stur	w2, [x29, #-16]
  402814:	stur	w3, [x29, #-20]
  402818:	stur	w4, [x29, #-24]
  40281c:	stur	w5, [x29, #-28]
  402820:	stur	x6, [x29, #-40]
  402824:	sturb	w8, [x29, #-41]
  402828:	ldur	w8, [x29, #-24]
  40282c:	mov	w10, #0x1                   	// #1
  402830:	cmp	w8, w9
  402834:	str	w10, [sp, #28]
  402838:	b.ne	40287c <__fxstatat@plt+0xd3c>  // b.any
  40283c:	ldur	w8, [x29, #-28]
  402840:	mov	w9, #0xffffffff            	// #-1
  402844:	mov	w10, #0x1                   	// #1
  402848:	cmp	w8, w9
  40284c:	str	w10, [sp, #28]
  402850:	b.ne	40287c <__fxstatat@plt+0xd3c>  // b.any
  402854:	ldur	x8, [x29, #-40]
  402858:	ldrb	w9, [x8, #16]
  40285c:	mov	w10, #0x1                   	// #1
  402860:	str	w10, [sp, #28]
  402864:	tbnz	w9, #0, 40287c <__fxstatat@plt+0xd3c>
  402868:	ldur	x8, [x29, #-40]
  40286c:	ldr	w9, [x8]
  402870:	cmp	w9, #0x2
  402874:	cset	w9, ne  // ne = any
  402878:	str	w9, [sp, #28]
  40287c:	ldr	w8, [sp, #28]
  402880:	mov	w9, #0x8                   	// #8
  402884:	mov	w10, wzr
  402888:	tst	w8, #0x1
  40288c:	csel	w8, w10, w9, ne  // ne = any
  402890:	str	w8, [sp, #48]
  402894:	ldur	x0, [x29, #-8]
  402898:	ldur	w8, [x29, #-12]
  40289c:	ldr	w9, [sp, #48]
  4028a0:	orr	w1, w8, w9
  4028a4:	mov	x11, xzr
  4028a8:	mov	x2, x11
  4028ac:	bl	406c58 <__fxstatat@plt+0x5118>
  4028b0:	str	x0, [sp, #40]
  4028b4:	ldr	x0, [sp, #40]
  4028b8:	bl	40834c <__fxstatat@plt+0x680c>
  4028bc:	str	x0, [sp, #32]
  4028c0:	ldr	x8, [sp, #32]
  4028c4:	cbnz	x8, 40291c <__fxstatat@plt+0xddc>
  4028c8:	bl	401ad0 <__errno_location@plt>
  4028cc:	ldr	w8, [x0]
  4028d0:	cbz	w8, 402918 <__fxstatat@plt+0xdd8>
  4028d4:	ldur	x8, [x29, #-40]
  4028d8:	ldrb	w9, [x8, #17]
  4028dc:	tbnz	w9, #0, 402910 <__fxstatat@plt+0xdd0>
  4028e0:	bl	401ad0 <__errno_location@plt>
  4028e4:	ldr	w1, [x0]
  4028e8:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  4028ec:	add	x0, x0, #0xa94
  4028f0:	str	w1, [sp, #24]
  4028f4:	bl	401b00 <gettext@plt>
  4028f8:	mov	w8, wzr
  4028fc:	str	x0, [sp, #16]
  402900:	mov	w0, w8
  402904:	ldr	w1, [sp, #24]
  402908:	ldr	x2, [sp, #16]
  40290c:	bl	401790 <error@plt>
  402910:	mov	w8, #0x0                   	// #0
  402914:	sturb	w8, [x29, #-41]
  402918:	b	402960 <__fxstatat@plt+0xe20>
  40291c:	ldr	x0, [sp, #40]
  402920:	ldr	x1, [sp, #32]
  402924:	ldur	w2, [x29, #-16]
  402928:	ldur	w3, [x29, #-20]
  40292c:	ldur	w4, [x29, #-24]
  402930:	ldur	w5, [x29, #-28]
  402934:	ldur	x6, [x29, #-40]
  402938:	bl	4029b8 <__fxstatat@plt+0xe78>
  40293c:	mov	w8, #0x1                   	// #1
  402940:	and	w9, w0, #0x1
  402944:	ldurb	w10, [x29, #-41]
  402948:	and	w10, w10, #0x1
  40294c:	tst	w10, w9
  402950:	cset	w9, ne  // ne = any
  402954:	and	w8, w9, w8
  402958:	sturb	w8, [x29, #-41]
  40295c:	b	4028b4 <__fxstatat@plt+0xd74>
  402960:	ldr	x0, [sp, #40]
  402964:	bl	4080d4 <__fxstatat@plt+0x6594>
  402968:	cbz	w0, 4029a4 <__fxstatat@plt+0xe64>
  40296c:	bl	401ad0 <__errno_location@plt>
  402970:	ldr	w1, [x0]
  402974:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  402978:	add	x0, x0, #0xaa4
  40297c:	str	w1, [sp, #12]
  402980:	bl	401b00 <gettext@plt>
  402984:	mov	w8, wzr
  402988:	str	x0, [sp]
  40298c:	mov	w0, w8
  402990:	ldr	w1, [sp, #12]
  402994:	ldr	x2, [sp]
  402998:	bl	401790 <error@plt>
  40299c:	mov	w8, #0x0                   	// #0
  4029a0:	sturb	w8, [x29, #-41]
  4029a4:	ldurb	w8, [x29, #-41]
  4029a8:	and	w0, w8, #0x1
  4029ac:	ldp	x29, x30, [sp, #96]
  4029b0:	add	sp, sp, #0x70
  4029b4:	ret
  4029b8:	stp	x29, x30, [sp, #-32]!
  4029bc:	str	x28, [sp, #16]
  4029c0:	mov	x29, sp
  4029c4:	sub	sp, sp, #0x240
  4029c8:	mov	w8, #0x1                   	// #1
  4029cc:	adrp	x9, 40e000 <__fxstatat@plt+0xc4c0>
  4029d0:	add	x9, x9, #0xe8d
  4029d4:	stur	x0, [x29, #-16]
  4029d8:	stur	x1, [x29, #-24]
  4029dc:	stur	w2, [x29, #-28]
  4029e0:	stur	w3, [x29, #-32]
  4029e4:	stur	w4, [x29, #-36]
  4029e8:	stur	w5, [x29, #-40]
  4029ec:	stur	x6, [x29, #-48]
  4029f0:	ldur	x10, [x29, #-24]
  4029f4:	ldr	x10, [x10, #56]
  4029f8:	stur	x10, [x29, #-56]
  4029fc:	ldur	x10, [x29, #-24]
  402a00:	ldr	x10, [x10, #48]
  402a04:	stur	x10, [x29, #-64]
  402a08:	sturb	w8, [x29, #-201]
  402a0c:	sturb	w8, [x29, #-203]
  402a10:	ldur	x10, [x29, #-24]
  402a14:	ldrh	w8, [x10, #108]
  402a18:	subs	w8, w8, #0x1
  402a1c:	mov	w10, w8
  402a20:	ubfx	x10, x10, #0, #32
  402a24:	cmp	x10, #0x9
  402a28:	stur	x9, [x29, #-256]
  402a2c:	str	x10, [sp, #312]
  402a30:	b.hi	402db0 <__fxstatat@plt+0x1270>  // b.pmore
  402a34:	adrp	x8, 40e000 <__fxstatat@plt+0xc4c0>
  402a38:	add	x8, x8, #0xa58
  402a3c:	ldr	x11, [sp, #312]
  402a40:	ldrsw	x10, [x8, x11, lsl #2]
  402a44:	add	x9, x8, x10
  402a48:	br	x9
  402a4c:	ldur	x8, [x29, #-48]
  402a50:	ldrb	w9, [x8, #4]
  402a54:	tbnz	w9, #0, 402a5c <__fxstatat@plt+0xf1c>
  402a58:	b	402bbc <__fxstatat@plt+0x107c>
  402a5c:	ldur	x8, [x29, #-48]
  402a60:	ldr	x8, [x8, #8]
  402a64:	cbz	x8, 402bac <__fxstatat@plt+0x106c>
  402a68:	ldur	x8, [x29, #-24]
  402a6c:	ldr	x8, [x8, #128]
  402a70:	ldur	x9, [x29, #-48]
  402a74:	ldr	x9, [x9, #8]
  402a78:	ldr	x9, [x9]
  402a7c:	cmp	x8, x9
  402a80:	b.ne	402bac <__fxstatat@plt+0x106c>  // b.any
  402a84:	ldur	x8, [x29, #-24]
  402a88:	ldr	x8, [x8, #120]
  402a8c:	ldur	x9, [x29, #-48]
  402a90:	ldr	x9, [x9, #8]
  402a94:	ldr	x9, [x9, #8]
  402a98:	cmp	x8, x9
  402a9c:	b.ne	402bac <__fxstatat@plt+0x106c>  // b.any
  402aa0:	ldur	x0, [x29, #-56]
  402aa4:	ldur	x1, [x29, #-256]
  402aa8:	bl	4019a0 <strcmp@plt>
  402aac:	cbnz	w0, 402af0 <__fxstatat@plt+0xfb0>
  402ab0:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  402ab4:	add	x0, x0, #0xab5
  402ab8:	bl	401b00 <gettext@plt>
  402abc:	ldur	x1, [x29, #-56]
  402ac0:	mov	w8, #0x4                   	// #4
  402ac4:	str	x0, [sp, #304]
  402ac8:	mov	w0, w8
  402acc:	bl	405b58 <__fxstatat@plt+0x4018>
  402ad0:	mov	w8, wzr
  402ad4:	str	x0, [sp, #296]
  402ad8:	mov	w0, w8
  402adc:	mov	w1, w8
  402ae0:	ldr	x2, [sp, #304]
  402ae4:	ldr	x3, [sp, #296]
  402ae8:	bl	401790 <error@plt>
  402aec:	b	402b58 <__fxstatat@plt+0x1018>
  402af0:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  402af4:	add	x0, x0, #0xae2
  402af8:	bl	401b00 <gettext@plt>
  402afc:	ldur	x2, [x29, #-56]
  402b00:	mov	w8, wzr
  402b04:	str	x0, [sp, #288]
  402b08:	mov	w0, w8
  402b0c:	mov	w9, #0x4                   	// #4
  402b10:	mov	w1, w9
  402b14:	str	w8, [sp, #284]
  402b18:	str	w9, [sp, #280]
  402b1c:	bl	405a68 <__fxstatat@plt+0x3f28>
  402b20:	mov	w8, #0x1                   	// #1
  402b24:	str	x0, [sp, #272]
  402b28:	mov	w0, w8
  402b2c:	ldr	w1, [sp, #280]
  402b30:	ldur	x2, [x29, #-256]
  402b34:	bl	405a68 <__fxstatat@plt+0x3f28>
  402b38:	ldr	w8, [sp, #284]
  402b3c:	str	x0, [sp, #264]
  402b40:	mov	w0, w8
  402b44:	mov	w1, w8
  402b48:	ldr	x2, [sp, #288]
  402b4c:	ldr	x3, [sp, #272]
  402b50:	ldr	x4, [sp, #264]
  402b54:	bl	401790 <error@plt>
  402b58:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  402b5c:	add	x0, x0, #0xb1c
  402b60:	bl	401b00 <gettext@plt>
  402b64:	mov	w8, wzr
  402b68:	str	x0, [sp, #256]
  402b6c:	mov	w0, w8
  402b70:	mov	w1, w8
  402b74:	ldr	x2, [sp, #256]
  402b78:	bl	401790 <error@plt>
  402b7c:	ldur	x0, [x29, #-16]
  402b80:	ldur	x1, [x29, #-24]
  402b84:	mov	w2, #0x4                   	// #4
  402b88:	bl	40a1f0 <__fxstatat@plt+0x86b0>
  402b8c:	ldur	x8, [x29, #-16]
  402b90:	mov	x0, x8
  402b94:	bl	40834c <__fxstatat@plt+0x680c>
  402b98:	stur	x0, [x29, #-216]
  402b9c:	mov	w9, wzr
  402ba0:	and	w9, w9, #0x1
  402ba4:	sturb	w9, [x29, #-1]
  402ba8:	b	40346c <__fxstatat@plt+0x192c>
  402bac:	mov	w8, #0x1                   	// #1
  402bb0:	and	w8, w8, #0x1
  402bb4:	sturb	w8, [x29, #-1]
  402bb8:	b	40346c <__fxstatat@plt+0x192c>
  402bbc:	b	402db0 <__fxstatat@plt+0x1270>
  402bc0:	ldur	x8, [x29, #-48]
  402bc4:	ldrb	w9, [x8, #4]
  402bc8:	tbnz	w9, #0, 402bdc <__fxstatat@plt+0x109c>
  402bcc:	mov	w8, #0x1                   	// #1
  402bd0:	and	w8, w8, #0x1
  402bd4:	sturb	w8, [x29, #-1]
  402bd8:	b	40346c <__fxstatat@plt+0x192c>
  402bdc:	b	402db0 <__fxstatat@plt+0x1270>
  402be0:	ldur	x8, [x29, #-24]
  402be4:	ldr	x8, [x8, #88]
  402be8:	cbnz	x8, 402c24 <__fxstatat@plt+0x10e4>
  402bec:	ldur	x8, [x29, #-24]
  402bf0:	ldr	x8, [x8, #32]
  402bf4:	cbnz	x8, 402c24 <__fxstatat@plt+0x10e4>
  402bf8:	ldur	x8, [x29, #-24]
  402bfc:	mov	x9, #0x1                   	// #1
  402c00:	str	x9, [x8, #32]
  402c04:	ldur	x0, [x29, #-16]
  402c08:	ldur	x1, [x29, #-24]
  402c0c:	mov	w2, #0x1                   	// #1
  402c10:	bl	40a1f0 <__fxstatat@plt+0x86b0>
  402c14:	mov	w10, #0x1                   	// #1
  402c18:	and	w10, w10, #0x1
  402c1c:	sturb	w10, [x29, #-1]
  402c20:	b	40346c <__fxstatat@plt+0x192c>
  402c24:	ldur	x8, [x29, #-48]
  402c28:	ldrb	w9, [x8, #17]
  402c2c:	tbnz	w9, #0, 402c78 <__fxstatat@plt+0x1138>
  402c30:	ldur	x8, [x29, #-24]
  402c34:	ldr	w1, [x8, #64]
  402c38:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  402c3c:	add	x0, x0, #0xb4d
  402c40:	str	w1, [sp, #252]
  402c44:	bl	401b00 <gettext@plt>
  402c48:	ldur	x1, [x29, #-56]
  402c4c:	mov	w9, #0x4                   	// #4
  402c50:	str	x0, [sp, #240]
  402c54:	mov	w0, w9
  402c58:	bl	405b58 <__fxstatat@plt+0x4018>
  402c5c:	mov	w9, wzr
  402c60:	str	x0, [sp, #232]
  402c64:	mov	w0, w9
  402c68:	ldr	w1, [sp, #252]
  402c6c:	ldr	x2, [sp, #240]
  402c70:	ldr	x3, [sp, #232]
  402c74:	bl	401790 <error@plt>
  402c78:	mov	w8, #0x0                   	// #0
  402c7c:	sturb	w8, [x29, #-201]
  402c80:	b	402db0 <__fxstatat@plt+0x1270>
  402c84:	ldur	x8, [x29, #-48]
  402c88:	ldrb	w9, [x8, #17]
  402c8c:	tbnz	w9, #0, 402cd8 <__fxstatat@plt+0x1198>
  402c90:	ldur	x8, [x29, #-24]
  402c94:	ldr	w1, [x8, #64]
  402c98:	ldur	x2, [x29, #-56]
  402c9c:	mov	w9, wzr
  402ca0:	mov	w0, w9
  402ca4:	mov	w10, #0x3                   	// #3
  402ca8:	str	w1, [sp, #228]
  402cac:	mov	w1, w10
  402cb0:	str	w9, [sp, #224]
  402cb4:	bl	405cd4 <__fxstatat@plt+0x4194>
  402cb8:	ldr	w9, [sp, #224]
  402cbc:	str	x0, [sp, #216]
  402cc0:	mov	w0, w9
  402cc4:	ldr	w1, [sp, #228]
  402cc8:	adrp	x2, 40e000 <__fxstatat@plt+0xc4c0>
  402ccc:	add	x2, x2, #0x841
  402cd0:	ldr	x3, [sp, #216]
  402cd4:	bl	401790 <error@plt>
  402cd8:	mov	w8, #0x0                   	// #0
  402cdc:	sturb	w8, [x29, #-201]
  402ce0:	b	402db0 <__fxstatat@plt+0x1270>
  402ce4:	ldur	x8, [x29, #-48]
  402ce8:	ldrb	w9, [x8, #17]
  402cec:	tbnz	w9, #0, 402d38 <__fxstatat@plt+0x11f8>
  402cf0:	ldur	x8, [x29, #-24]
  402cf4:	ldr	w1, [x8, #64]
  402cf8:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  402cfc:	add	x0, x0, #0xb5e
  402d00:	str	w1, [sp, #212]
  402d04:	bl	401b00 <gettext@plt>
  402d08:	ldur	x1, [x29, #-56]
  402d0c:	mov	w9, #0x4                   	// #4
  402d10:	str	x0, [sp, #200]
  402d14:	mov	w0, w9
  402d18:	bl	405b58 <__fxstatat@plt+0x4018>
  402d1c:	mov	w9, wzr
  402d20:	str	x0, [sp, #192]
  402d24:	mov	w0, w9
  402d28:	ldr	w1, [sp, #212]
  402d2c:	ldr	x2, [sp, #200]
  402d30:	ldr	x3, [sp, #192]
  402d34:	bl	401790 <error@plt>
  402d38:	mov	w8, #0x0                   	// #0
  402d3c:	sturb	w8, [x29, #-201]
  402d40:	b	402db0 <__fxstatat@plt+0x1270>
  402d44:	ldur	x0, [x29, #-16]
  402d48:	ldur	x1, [x29, #-24]
  402d4c:	bl	406cd8 <__fxstatat@plt+0x5198>
  402d50:	tbnz	w0, #0, 402d58 <__fxstatat@plt+0x1218>
  402d54:	b	402dac <__fxstatat@plt+0x126c>
  402d58:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  402d5c:	add	x0, x0, #0xb77
  402d60:	bl	401b00 <gettext@plt>
  402d64:	ldur	x2, [x29, #-56]
  402d68:	mov	w8, wzr
  402d6c:	str	x0, [sp, #184]
  402d70:	mov	w0, w8
  402d74:	mov	w1, #0x3                   	// #3
  402d78:	str	w8, [sp, #180]
  402d7c:	bl	405cd4 <__fxstatat@plt+0x4194>
  402d80:	ldr	w8, [sp, #180]
  402d84:	str	x0, [sp, #168]
  402d88:	mov	w0, w8
  402d8c:	mov	w1, w8
  402d90:	ldr	x2, [sp, #184]
  402d94:	ldr	x3, [sp, #168]
  402d98:	bl	401790 <error@plt>
  402d9c:	mov	w8, wzr
  402da0:	and	w8, w8, #0x1
  402da4:	sturb	w8, [x29, #-1]
  402da8:	b	40346c <__fxstatat@plt+0x192c>
  402dac:	b	402db0 <__fxstatat@plt+0x1270>
  402db0:	ldurb	w8, [x29, #-201]
  402db4:	tbnz	w8, #0, 402dcc <__fxstatat@plt+0x128c>
  402db8:	mov	w8, #0x0                   	// #0
  402dbc:	sturb	w8, [x29, #-202]
  402dc0:	mov	x9, xzr
  402dc4:	stur	x9, [x29, #-72]
  402dc8:	b	402f64 <__fxstatat@plt+0x1424>
  402dcc:	ldur	w8, [x29, #-36]
  402dd0:	mov	w9, #0xffffffff            	// #-1
  402dd4:	cmp	w8, w9
  402dd8:	b.ne	402e2c <__fxstatat@plt+0x12ec>  // b.any
  402ddc:	ldur	w8, [x29, #-40]
  402de0:	mov	w9, #0xffffffff            	// #-1
  402de4:	cmp	w8, w9
  402de8:	b.ne	402e2c <__fxstatat@plt+0x12ec>  // b.any
  402dec:	ldur	x8, [x29, #-48]
  402df0:	ldr	w9, [x8]
  402df4:	cmp	w9, #0x2
  402df8:	b.ne	402e2c <__fxstatat@plt+0x12ec>  // b.any
  402dfc:	ldur	x8, [x29, #-48]
  402e00:	ldr	x8, [x8, #8]
  402e04:	cbnz	x8, 402e2c <__fxstatat@plt+0x12ec>
  402e08:	ldur	x8, [x29, #-48]
  402e0c:	ldrb	w9, [x8, #16]
  402e10:	tbnz	w9, #0, 402e2c <__fxstatat@plt+0x12ec>
  402e14:	mov	w8, #0x1                   	// #1
  402e18:	sturb	w8, [x29, #-202]
  402e1c:	ldur	x9, [x29, #-24]
  402e20:	add	x9, x9, #0x78
  402e24:	stur	x9, [x29, #-72]
  402e28:	b	402f64 <__fxstatat@plt+0x1424>
  402e2c:	ldur	x8, [x29, #-24]
  402e30:	add	x8, x8, #0x78
  402e34:	stur	x8, [x29, #-72]
  402e38:	ldur	x8, [x29, #-48]
  402e3c:	ldrb	w9, [x8, #16]
  402e40:	tbnz	w9, #0, 402e48 <__fxstatat@plt+0x1308>
  402e44:	b	402ee0 <__fxstatat@plt+0x13a0>
  402e48:	ldur	x8, [x29, #-72]
  402e4c:	ldr	w9, [x8, #16]
  402e50:	and	w9, w9, #0xf000
  402e54:	cmp	w9, #0xa, lsl #12
  402e58:	b.ne	402ee0 <__fxstatat@plt+0x13a0>  // b.any
  402e5c:	ldur	x8, [x29, #-16]
  402e60:	ldr	w0, [x8, #44]
  402e64:	ldur	x1, [x29, #-64]
  402e68:	sub	x2, x29, #0xc8
  402e6c:	mov	w9, wzr
  402e70:	mov	w3, w9
  402e74:	bl	40dea8 <__fxstatat@plt+0xc368>
  402e78:	cbz	w0, 402ed8 <__fxstatat@plt+0x1398>
  402e7c:	ldur	x8, [x29, #-48]
  402e80:	ldrb	w9, [x8, #17]
  402e84:	tbnz	w9, #0, 402ed0 <__fxstatat@plt+0x1390>
  402e88:	bl	401ad0 <__errno_location@plt>
  402e8c:	ldr	w1, [x0]
  402e90:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  402e94:	add	x0, x0, #0xc31
  402e98:	str	w1, [sp, #164]
  402e9c:	bl	401b00 <gettext@plt>
  402ea0:	ldur	x1, [x29, #-56]
  402ea4:	mov	w8, #0x4                   	// #4
  402ea8:	str	x0, [sp, #152]
  402eac:	mov	w0, w8
  402eb0:	bl	405b58 <__fxstatat@plt+0x4018>
  402eb4:	mov	w8, wzr
  402eb8:	str	x0, [sp, #144]
  402ebc:	mov	w0, w8
  402ec0:	ldr	w1, [sp, #164]
  402ec4:	ldr	x2, [sp, #152]
  402ec8:	ldr	x3, [sp, #144]
  402ecc:	bl	401790 <error@plt>
  402ed0:	mov	w8, #0x0                   	// #0
  402ed4:	sturb	w8, [x29, #-201]
  402ed8:	sub	x8, x29, #0xc8
  402edc:	stur	x8, [x29, #-72]
  402ee0:	ldurb	w8, [x29, #-201]
  402ee4:	mov	w9, #0x0                   	// #0
  402ee8:	str	w9, [sp, #140]
  402eec:	tbnz	w8, #0, 402ef4 <__fxstatat@plt+0x13b4>
  402ef0:	b	402f58 <__fxstatat@plt+0x1418>
  402ef4:	ldur	w8, [x29, #-36]
  402ef8:	mov	w9, #0xffffffff            	// #-1
  402efc:	cmp	w8, w9
  402f00:	b.eq	402f20 <__fxstatat@plt+0x13e0>  // b.none
  402f04:	ldur	w8, [x29, #-36]
  402f08:	ldur	x9, [x29, #-72]
  402f0c:	ldr	w10, [x9, #24]
  402f10:	mov	w11, #0x0                   	// #0
  402f14:	cmp	w8, w10
  402f18:	str	w11, [sp, #140]
  402f1c:	b.ne	402f58 <__fxstatat@plt+0x1418>  // b.any
  402f20:	ldur	w8, [x29, #-40]
  402f24:	mov	w9, #0xffffffff            	// #-1
  402f28:	mov	w10, #0x1                   	// #1
  402f2c:	cmp	w8, w9
  402f30:	str	w10, [sp, #136]
  402f34:	b.eq	402f50 <__fxstatat@plt+0x1410>  // b.none
  402f38:	ldur	w8, [x29, #-40]
  402f3c:	ldur	x9, [x29, #-72]
  402f40:	ldr	w10, [x9, #28]
  402f44:	cmp	w8, w10
  402f48:	cset	w8, eq  // eq = none
  402f4c:	str	w8, [sp, #136]
  402f50:	ldr	w8, [sp, #136]
  402f54:	str	w8, [sp, #140]
  402f58:	ldr	w8, [sp, #140]
  402f5c:	and	w8, w8, #0x1
  402f60:	sturb	w8, [x29, #-202]
  402f64:	ldurb	w8, [x29, #-201]
  402f68:	tbnz	w8, #0, 402f70 <__fxstatat@plt+0x1430>
  402f6c:	b	4030e0 <__fxstatat@plt+0x15a0>
  402f70:	ldur	x8, [x29, #-24]
  402f74:	ldrh	w9, [x8, #108]
  402f78:	cmp	w9, #0x1
  402f7c:	b.eq	402fb0 <__fxstatat@plt+0x1470>  // b.none
  402f80:	ldur	x8, [x29, #-24]
  402f84:	ldrh	w9, [x8, #108]
  402f88:	cmp	w9, #0x2
  402f8c:	b.eq	402fb0 <__fxstatat@plt+0x1470>  // b.none
  402f90:	ldur	x8, [x29, #-24]
  402f94:	ldrh	w9, [x8, #108]
  402f98:	cmp	w9, #0x6
  402f9c:	b.eq	402fb0 <__fxstatat@plt+0x1470>  // b.none
  402fa0:	ldur	x8, [x29, #-24]
  402fa4:	ldrh	w9, [x8, #108]
  402fa8:	cmp	w9, #0x4
  402fac:	b.ne	4030e0 <__fxstatat@plt+0x15a0>  // b.any
  402fb0:	ldur	x8, [x29, #-48]
  402fb4:	ldr	x8, [x8, #8]
  402fb8:	cbz	x8, 4030e0 <__fxstatat@plt+0x15a0>
  402fbc:	ldur	x8, [x29, #-72]
  402fc0:	ldr	x8, [x8, #8]
  402fc4:	ldur	x9, [x29, #-48]
  402fc8:	ldr	x9, [x9, #8]
  402fcc:	ldr	x9, [x9]
  402fd0:	cmp	x8, x9
  402fd4:	b.ne	4030e0 <__fxstatat@plt+0x15a0>  // b.any
  402fd8:	ldur	x8, [x29, #-72]
  402fdc:	ldr	x8, [x8]
  402fe0:	ldur	x9, [x29, #-48]
  402fe4:	ldr	x9, [x9, #8]
  402fe8:	ldr	x9, [x9, #8]
  402fec:	cmp	x8, x9
  402ff0:	b.ne	4030e0 <__fxstatat@plt+0x15a0>  // b.any
  402ff4:	ldur	x0, [x29, #-56]
  402ff8:	ldur	x1, [x29, #-256]
  402ffc:	bl	4019a0 <strcmp@plt>
  403000:	cbnz	w0, 403044 <__fxstatat@plt+0x1504>
  403004:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  403008:	add	x0, x0, #0xab5
  40300c:	bl	401b00 <gettext@plt>
  403010:	ldur	x1, [x29, #-56]
  403014:	mov	w8, #0x4                   	// #4
  403018:	str	x0, [sp, #128]
  40301c:	mov	w0, w8
  403020:	bl	405b58 <__fxstatat@plt+0x4018>
  403024:	mov	w8, wzr
  403028:	str	x0, [sp, #120]
  40302c:	mov	w0, w8
  403030:	mov	w1, w8
  403034:	ldr	x2, [sp, #128]
  403038:	ldr	x3, [sp, #120]
  40303c:	bl	401790 <error@plt>
  403040:	b	4030ac <__fxstatat@plt+0x156c>
  403044:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  403048:	add	x0, x0, #0xae2
  40304c:	bl	401b00 <gettext@plt>
  403050:	ldur	x2, [x29, #-56]
  403054:	mov	w8, wzr
  403058:	str	x0, [sp, #112]
  40305c:	mov	w0, w8
  403060:	mov	w9, #0x4                   	// #4
  403064:	mov	w1, w9
  403068:	str	w8, [sp, #108]
  40306c:	str	w9, [sp, #104]
  403070:	bl	405a68 <__fxstatat@plt+0x3f28>
  403074:	mov	w8, #0x1                   	// #1
  403078:	str	x0, [sp, #96]
  40307c:	mov	w0, w8
  403080:	ldr	w1, [sp, #104]
  403084:	ldur	x2, [x29, #-256]
  403088:	bl	405a68 <__fxstatat@plt+0x3f28>
  40308c:	ldr	w8, [sp, #108]
  403090:	str	x0, [sp, #88]
  403094:	mov	w0, w8
  403098:	mov	w1, w8
  40309c:	ldr	x2, [sp, #112]
  4030a0:	ldr	x3, [sp, #96]
  4030a4:	ldr	x4, [sp, #88]
  4030a8:	bl	401790 <error@plt>
  4030ac:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  4030b0:	add	x0, x0, #0xb1c
  4030b4:	bl	401b00 <gettext@plt>
  4030b8:	mov	w8, wzr
  4030bc:	str	x0, [sp, #80]
  4030c0:	mov	w0, w8
  4030c4:	mov	w1, w8
  4030c8:	ldr	x2, [sp, #80]
  4030cc:	bl	401790 <error@plt>
  4030d0:	mov	w8, wzr
  4030d4:	and	w8, w8, #0x1
  4030d8:	sturb	w8, [x29, #-1]
  4030dc:	b	40346c <__fxstatat@plt+0x192c>
  4030e0:	ldurb	w8, [x29, #-202]
  4030e4:	tbnz	w8, #0, 4030ec <__fxstatat@plt+0x15ac>
  4030e8:	b	403288 <__fxstatat@plt+0x1748>
  4030ec:	ldur	x8, [x29, #-48]
  4030f0:	ldrb	w9, [x8, #16]
  4030f4:	tbnz	w9, #0, 40314c <__fxstatat@plt+0x160c>
  4030f8:	ldur	x8, [x29, #-16]
  4030fc:	ldr	w0, [x8, #44]
  403100:	ldur	x1, [x29, #-64]
  403104:	ldur	w2, [x29, #-28]
  403108:	ldur	w3, [x29, #-32]
  40310c:	bl	403c38 <__fxstatat@plt+0x20f8>
  403110:	cmp	w0, #0x0
  403114:	cset	w9, eq  // eq = none
  403118:	and	w9, w9, #0x1
  40311c:	sturb	w9, [x29, #-201]
  403120:	ldurb	w9, [x29, #-201]
  403124:	tbnz	w9, #0, 403148 <__fxstatat@plt+0x1608>
  403128:	bl	401ad0 <__errno_location@plt>
  40312c:	ldr	w8, [x0]
  403130:	cmp	w8, #0x5f
  403134:	b.ne	403148 <__fxstatat@plt+0x1608>  // b.any
  403138:	mov	w8, #0x1                   	// #1
  40313c:	sturb	w8, [x29, #-201]
  403140:	mov	w8, #0x0                   	// #0
  403144:	sturb	w8, [x29, #-203]
  403148:	b	4031f8 <__fxstatat@plt+0x16b8>
  40314c:	ldur	x8, [x29, #-16]
  403150:	ldr	w0, [x8, #44]
  403154:	ldur	x1, [x29, #-64]
  403158:	ldur	x2, [x29, #-72]
  40315c:	ldur	w3, [x29, #-28]
  403160:	ldur	w4, [x29, #-32]
  403164:	ldur	w5, [x29, #-36]
  403168:	ldur	w6, [x29, #-40]
  40316c:	bl	403484 <__fxstatat@plt+0x1944>
  403170:	stur	w0, [x29, #-220]
  403174:	ldur	w9, [x29, #-220]
  403178:	subs	w9, w9, #0x2
  40317c:	mov	w8, w9
  403180:	ubfx	x8, x8, #0, #32
  403184:	cmp	x8, #0x4
  403188:	str	x8, [sp, #72]
  40318c:	b.hi	4031f4 <__fxstatat@plt+0x16b4>  // b.pmore
  403190:	adrp	x8, 40e000 <__fxstatat@plt+0xc4c0>
  403194:	add	x8, x8, #0xa80
  403198:	ldr	x11, [sp, #72]
  40319c:	ldrsw	x10, [x8, x11, lsl #2]
  4031a0:	add	x9, x8, x10
  4031a4:	br	x9
  4031a8:	b	4031f8 <__fxstatat@plt+0x16b8>
  4031ac:	ldur	x8, [x29, #-16]
  4031b0:	ldr	w0, [x8, #44]
  4031b4:	ldur	x1, [x29, #-64]
  4031b8:	ldur	w2, [x29, #-28]
  4031bc:	ldur	w3, [x29, #-32]
  4031c0:	bl	403bf4 <__fxstatat@plt+0x20b4>
  4031c4:	cmp	w0, #0x0
  4031c8:	cset	w9, eq  // eq = none
  4031cc:	and	w9, w9, #0x1
  4031d0:	sturb	w9, [x29, #-201]
  4031d4:	b	4031f8 <__fxstatat@plt+0x16b8>
  4031d8:	mov	w8, #0x0                   	// #0
  4031dc:	sturb	w8, [x29, #-201]
  4031e0:	b	4031f8 <__fxstatat@plt+0x16b8>
  4031e4:	mov	w8, #0x0                   	// #0
  4031e8:	sturb	w8, [x29, #-202]
  4031ec:	sturb	w8, [x29, #-201]
  4031f0:	b	4031f8 <__fxstatat@plt+0x16b8>
  4031f4:	bl	401950 <abort@plt>
  4031f8:	ldurb	w8, [x29, #-202]
  4031fc:	tbnz	w8, #0, 403204 <__fxstatat@plt+0x16c4>
  403200:	b	403288 <__fxstatat@plt+0x1748>
  403204:	ldurb	w8, [x29, #-201]
  403208:	tbnz	w8, #0, 403288 <__fxstatat@plt+0x1748>
  40320c:	ldur	x8, [x29, #-48]
  403210:	ldrb	w9, [x8, #17]
  403214:	tbnz	w9, #0, 403288 <__fxstatat@plt+0x1748>
  403218:	bl	401ad0 <__errno_location@plt>
  40321c:	ldr	w1, [x0]
  403220:	ldur	w8, [x29, #-28]
  403224:	mov	w9, #0xffffffff            	// #-1
  403228:	cmp	w8, w9
  40322c:	str	w1, [sp, #68]
  403230:	b.eq	403248 <__fxstatat@plt+0x1708>  // b.none
  403234:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  403238:	add	x0, x0, #0xc47
  40323c:	bl	401b00 <gettext@plt>
  403240:	str	x0, [sp, #56]
  403244:	b	403258 <__fxstatat@plt+0x1718>
  403248:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  40324c:	add	x0, x0, #0xc60
  403250:	bl	401b00 <gettext@plt>
  403254:	str	x0, [sp, #56]
  403258:	ldr	x8, [sp, #56]
  40325c:	ldur	x1, [x29, #-56]
  403260:	mov	w0, #0x4                   	// #4
  403264:	str	x8, [sp, #48]
  403268:	bl	405b58 <__fxstatat@plt+0x4018>
  40326c:	mov	w9, wzr
  403270:	str	x0, [sp, #40]
  403274:	mov	w0, w9
  403278:	ldr	w1, [sp, #68]
  40327c:	ldr	x2, [sp, #48]
  403280:	ldr	x3, [sp, #40]
  403284:	bl	401790 <error@plt>
  403288:	ldur	x8, [x29, #-48]
  40328c:	ldr	w9, [x8]
  403290:	cmp	w9, #0x2
  403294:	b.eq	403444 <__fxstatat@plt+0x1904>  // b.none
  403298:	ldurb	w8, [x29, #-202]
  40329c:	mov	w9, #0x0                   	// #0
  4032a0:	str	w9, [sp, #36]
  4032a4:	tbnz	w8, #0, 4032ac <__fxstatat@plt+0x176c>
  4032a8:	b	403344 <__fxstatat@plt+0x1804>
  4032ac:	ldurb	w8, [x29, #-201]
  4032b0:	mov	w9, #0x0                   	// #0
  4032b4:	str	w9, [sp, #36]
  4032b8:	tbnz	w8, #0, 4032c0 <__fxstatat@plt+0x1780>
  4032bc:	b	403344 <__fxstatat@plt+0x1804>
  4032c0:	ldurb	w8, [x29, #-203]
  4032c4:	mov	w9, #0x0                   	// #0
  4032c8:	str	w9, [sp, #36]
  4032cc:	tbnz	w8, #0, 4032d4 <__fxstatat@plt+0x1794>
  4032d0:	b	403344 <__fxstatat@plt+0x1804>
  4032d4:	ldur	w8, [x29, #-28]
  4032d8:	mov	w9, #0xffffffff            	// #-1
  4032dc:	cmp	w8, w9
  4032e0:	b.eq	403300 <__fxstatat@plt+0x17c0>  // b.none
  4032e4:	ldur	w8, [x29, #-28]
  4032e8:	ldur	x9, [x29, #-72]
  4032ec:	ldr	w10, [x9, #24]
  4032f0:	mov	w11, #0x0                   	// #0
  4032f4:	cmp	w8, w10
  4032f8:	str	w11, [sp, #32]
  4032fc:	b.ne	403338 <__fxstatat@plt+0x17f8>  // b.any
  403300:	ldur	w8, [x29, #-32]
  403304:	mov	w9, #0xffffffff            	// #-1
  403308:	mov	w10, #0x1                   	// #1
  40330c:	cmp	w8, w9
  403310:	str	w10, [sp, #28]
  403314:	b.eq	403330 <__fxstatat@plt+0x17f0>  // b.none
  403318:	ldur	w8, [x29, #-32]
  40331c:	ldur	x9, [x29, #-72]
  403320:	ldr	w10, [x9, #28]
  403324:	cmp	w8, w10
  403328:	cset	w8, eq  // eq = none
  40332c:	str	w8, [sp, #28]
  403330:	ldr	w8, [sp, #28]
  403334:	str	w8, [sp, #32]
  403338:	ldr	w8, [sp, #32]
  40333c:	eor	w8, w8, #0x1
  403340:	str	w8, [sp, #36]
  403344:	ldr	w8, [sp, #36]
  403348:	and	w8, w8, #0x1
  40334c:	sturb	w8, [x29, #-221]
  403350:	ldurb	w8, [x29, #-221]
  403354:	tbnz	w8, #0, 403364 <__fxstatat@plt+0x1824>
  403358:	ldur	x8, [x29, #-48]
  40335c:	ldr	w9, [x8]
  403360:	cbnz	w9, 403444 <__fxstatat@plt+0x1904>
  403364:	ldurb	w8, [x29, #-201]
  403368:	tbnz	w8, #0, 403378 <__fxstatat@plt+0x1838>
  40336c:	mov	w8, #0x3                   	// #3
  403370:	str	w8, [sp, #24]
  403374:	b	4033b0 <__fxstatat@plt+0x1870>
  403378:	ldurb	w8, [x29, #-203]
  40337c:	tbnz	w8, #0, 40338c <__fxstatat@plt+0x184c>
  403380:	mov	w8, #0x1                   	// #1
  403384:	str	w8, [sp, #20]
  403388:	b	4033a8 <__fxstatat@plt+0x1868>
  40338c:	ldurb	w8, [x29, #-221]
  403390:	eor	w8, w8, #0x1
  403394:	mov	w9, #0x2                   	// #2
  403398:	mov	w10, #0x4                   	// #4
  40339c:	tst	w8, #0x1
  4033a0:	csel	w8, w10, w9, ne  // ne = any
  4033a4:	str	w8, [sp, #20]
  4033a8:	ldr	w8, [sp, #20]
  4033ac:	str	w8, [sp, #24]
  4033b0:	ldr	w8, [sp, #24]
  4033b4:	stur	w8, [x29, #-228]
  4033b8:	ldur	x9, [x29, #-72]
  4033bc:	cbz	x9, 4033d4 <__fxstatat@plt+0x1894>
  4033c0:	ldur	x8, [x29, #-72]
  4033c4:	ldr	w0, [x8, #24]
  4033c8:	bl	402794 <__fxstatat@plt+0xc54>
  4033cc:	str	x0, [sp, #8]
  4033d0:	b	4033dc <__fxstatat@plt+0x189c>
  4033d4:	mov	x8, xzr
  4033d8:	str	x8, [sp, #8]
  4033dc:	ldr	x8, [sp, #8]
  4033e0:	stur	x8, [x29, #-240]
  4033e4:	ldur	x8, [x29, #-72]
  4033e8:	cbz	x8, 403400 <__fxstatat@plt+0x18c0>
  4033ec:	ldur	x8, [x29, #-72]
  4033f0:	ldr	w0, [x8, #28]
  4033f4:	bl	402734 <__fxstatat@plt+0xbf4>
  4033f8:	str	x0, [sp]
  4033fc:	b	403408 <__fxstatat@plt+0x18c8>
  403400:	mov	x8, xzr
  403404:	str	x8, [sp]
  403408:	ldr	x8, [sp]
  40340c:	stur	x8, [x29, #-248]
  403410:	ldur	x0, [x29, #-56]
  403414:	ldur	w1, [x29, #-228]
  403418:	ldur	x2, [x29, #-240]
  40341c:	ldur	x3, [x29, #-248]
  403420:	ldur	x8, [x29, #-48]
  403424:	ldr	x4, [x8, #24]
  403428:	ldur	x8, [x29, #-48]
  40342c:	ldr	x5, [x8, #32]
  403430:	bl	403708 <__fxstatat@plt+0x1bc8>
  403434:	ldur	x0, [x29, #-240]
  403438:	bl	4019e0 <free@plt>
  40343c:	ldur	x0, [x29, #-248]
  403440:	bl	4019e0 <free@plt>
  403444:	ldur	x8, [x29, #-48]
  403448:	ldrb	w9, [x8, #4]
  40344c:	tbnz	w9, #0, 403460 <__fxstatat@plt+0x1920>
  403450:	ldur	x0, [x29, #-16]
  403454:	ldur	x1, [x29, #-24]
  403458:	mov	w2, #0x4                   	// #4
  40345c:	bl	40a1f0 <__fxstatat@plt+0x86b0>
  403460:	ldurb	w8, [x29, #-201]
  403464:	and	w8, w8, #0x1
  403468:	sturb	w8, [x29, #-1]
  40346c:	ldurb	w8, [x29, #-1]
  403470:	and	w0, w8, #0x1
  403474:	add	sp, sp, #0x240
  403478:	ldr	x28, [sp, #16]
  40347c:	ldp	x29, x30, [sp], #32
  403480:	ret
  403484:	sub	sp, sp, #0xe0
  403488:	stp	x29, x30, [sp, #208]
  40348c:	add	x29, sp, #0xd0
  403490:	sub	x8, x29, #0x18
  403494:	mov	w9, #0x2                   	// #2
  403498:	mov	w10, #0x900                 	// #2304
  40349c:	mov	w11, #0xffffffff            	// #-1
  4034a0:	stur	w0, [x29, #-8]
  4034a4:	str	x1, [x8, #8]
  4034a8:	str	x2, [x8]
  4034ac:	stur	w3, [x29, #-28]
  4034b0:	stur	w4, [x29, #-32]
  4034b4:	stur	w5, [x29, #-36]
  4034b8:	stur	w6, [x29, #-40]
  4034bc:	stur	w9, [x29, #-44]
  4034c0:	str	w10, [sp, #28]
  4034c4:	ldur	w9, [x29, #-36]
  4034c8:	cmp	w9, w11
  4034cc:	str	x8, [sp, #8]
  4034d0:	b.ne	4034f0 <__fxstatat@plt+0x19b0>  // b.any
  4034d4:	ldur	w8, [x29, #-40]
  4034d8:	mov	w9, #0xffffffff            	// #-1
  4034dc:	cmp	w8, w9
  4034e0:	b.ne	4034f0 <__fxstatat@plt+0x19b0>  // b.any
  4034e4:	mov	w8, #0x5                   	// #5
  4034e8:	stur	w8, [x29, #-4]
  4034ec:	b	4036f8 <__fxstatat@plt+0x1bb8>
  4034f0:	ldr	x8, [sp, #8]
  4034f4:	ldr	x9, [x8]
  4034f8:	ldr	w10, [x9, #16]
  4034fc:	and	w10, w10, #0xf000
  403500:	cmp	w10, #0x8, lsl #12
  403504:	b.eq	40353c <__fxstatat@plt+0x19fc>  // b.none
  403508:	ldr	x8, [sp, #8]
  40350c:	ldr	x9, [x8]
  403510:	ldr	w10, [x9, #16]
  403514:	and	w10, w10, #0xf000
  403518:	cmp	w10, #0x4, lsl #12
  40351c:	b.ne	403530 <__fxstatat@plt+0x19f0>  // b.any
  403520:	ldr	w8, [sp, #28]
  403524:	orr	w8, w8, #0x4000
  403528:	str	w8, [sp, #28]
  40352c:	b	40353c <__fxstatat@plt+0x19fc>
  403530:	mov	w8, #0x5                   	// #5
  403534:	stur	w8, [x29, #-4]
  403538:	b	4036f8 <__fxstatat@plt+0x1bb8>
  40353c:	ldur	w0, [x29, #-8]
  403540:	ldr	x8, [sp, #8]
  403544:	ldr	x1, [x8, #8]
  403548:	ldr	w9, [sp, #28]
  40354c:	mov	w10, wzr
  403550:	orr	w2, w10, w9
  403554:	str	w10, [sp, #4]
  403558:	bl	401aa0 <openat@plt>
  40355c:	str	w0, [sp, #24]
  403560:	ldr	w9, [sp, #24]
  403564:	ldr	w10, [sp, #4]
  403568:	cmp	w10, w9
  40356c:	cset	w9, le
  403570:	tbnz	w9, #0, 4035ec <__fxstatat@plt+0x1aac>
  403574:	bl	401ad0 <__errno_location@plt>
  403578:	ldr	w8, [x0]
  40357c:	cmp	w8, #0xd
  403580:	b.ne	4035cc <__fxstatat@plt+0x1a8c>  // b.any
  403584:	ldr	x8, [sp, #8]
  403588:	ldr	x9, [x8]
  40358c:	ldr	w10, [x9, #16]
  403590:	and	w10, w10, #0xf000
  403594:	cmp	w10, #0x8, lsl #12
  403598:	b.ne	4035cc <__fxstatat@plt+0x1a8c>  // b.any
  40359c:	ldur	w0, [x29, #-8]
  4035a0:	ldr	x8, [sp, #8]
  4035a4:	ldr	x1, [x8, #8]
  4035a8:	ldr	w9, [sp, #28]
  4035ac:	mov	w10, #0x1                   	// #1
  4035b0:	orr	w2, w10, w9
  4035b4:	bl	401aa0 <openat@plt>
  4035b8:	str	w0, [sp, #24]
  4035bc:	mov	w9, wzr
  4035c0:	cmp	w9, w0
  4035c4:	cset	w9, le
  4035c8:	tbnz	w9, #0, 4035ec <__fxstatat@plt+0x1aac>
  4035cc:	bl	401ad0 <__errno_location@plt>
  4035d0:	ldr	w8, [x0]
  4035d4:	mov	w9, #0x6                   	// #6
  4035d8:	mov	w10, #0x5                   	// #5
  4035dc:	cmp	w8, #0xd
  4035e0:	csel	w8, w10, w9, eq  // eq = none
  4035e4:	stur	w8, [x29, #-4]
  4035e8:	b	4036f8 <__fxstatat@plt+0x1bb8>
  4035ec:	ldr	w0, [sp, #24]
  4035f0:	add	x1, sp, #0x20
  4035f4:	bl	40de88 <__fxstatat@plt+0xc348>
  4035f8:	cbz	w0, 403608 <__fxstatat@plt+0x1ac8>
  4035fc:	mov	w8, #0x6                   	// #6
  403600:	stur	w8, [x29, #-44]
  403604:	b	4036c8 <__fxstatat@plt+0x1b88>
  403608:	ldr	x8, [sp, #8]
  40360c:	ldr	x9, [x8]
  403610:	ldr	x9, [x9, #8]
  403614:	ldr	x10, [sp, #40]
  403618:	cmp	x9, x10
  40361c:	b.ne	403638 <__fxstatat@plt+0x1af8>  // b.any
  403620:	ldr	x8, [sp, #8]
  403624:	ldr	x9, [x8]
  403628:	ldr	x9, [x9]
  40362c:	ldr	x10, [sp, #32]
  403630:	cmp	x9, x10
  403634:	b.eq	403644 <__fxstatat@plt+0x1b04>  // b.none
  403638:	mov	w8, #0x4                   	// #4
  40363c:	stur	w8, [x29, #-44]
  403640:	b	4036c8 <__fxstatat@plt+0x1b88>
  403644:	ldur	w8, [x29, #-36]
  403648:	mov	w9, #0xffffffff            	// #-1
  40364c:	cmp	w8, w9
  403650:	b.eq	403664 <__fxstatat@plt+0x1b24>  // b.none
  403654:	ldur	w8, [x29, #-36]
  403658:	ldr	w9, [sp, #56]
  40365c:	cmp	w8, w9
  403660:	b.ne	4036c8 <__fxstatat@plt+0x1b88>  // b.any
  403664:	ldur	w8, [x29, #-40]
  403668:	mov	w9, #0xffffffff            	// #-1
  40366c:	cmp	w8, w9
  403670:	b.eq	403684 <__fxstatat@plt+0x1b44>  // b.none
  403674:	ldur	w8, [x29, #-40]
  403678:	ldr	w9, [sp, #60]
  40367c:	cmp	w8, w9
  403680:	b.ne	4036c8 <__fxstatat@plt+0x1b88>  // b.any
  403684:	ldr	w0, [sp, #24]
  403688:	ldur	w1, [x29, #-28]
  40368c:	ldur	w2, [x29, #-32]
  403690:	bl	401b10 <fchown@plt>
  403694:	cbnz	w0, 4036c0 <__fxstatat@plt+0x1b80>
  403698:	ldr	w0, [sp, #24]
  40369c:	bl	401910 <close@plt>
  4036a0:	mov	w8, #0x6                   	// #6
  4036a4:	mov	w9, #0x2                   	// #2
  4036a8:	cmp	w0, #0x0
  4036ac:	csel	w8, w9, w8, eq  // eq = none
  4036b0:	stur	w8, [x29, #-44]
  4036b4:	ldur	w8, [x29, #-44]
  4036b8:	stur	w8, [x29, #-4]
  4036bc:	b	4036f8 <__fxstatat@plt+0x1bb8>
  4036c0:	mov	w8, #0x6                   	// #6
  4036c4:	stur	w8, [x29, #-44]
  4036c8:	bl	401ad0 <__errno_location@plt>
  4036cc:	ldr	w8, [x0]
  4036d0:	str	w8, [sp, #20]
  4036d4:	ldr	w0, [sp, #24]
  4036d8:	bl	401910 <close@plt>
  4036dc:	ldr	w8, [sp, #20]
  4036e0:	str	w8, [sp]
  4036e4:	bl	401ad0 <__errno_location@plt>
  4036e8:	ldr	w8, [sp]
  4036ec:	str	w8, [x0]
  4036f0:	ldur	w9, [x29, #-44]
  4036f4:	stur	w9, [x29, #-4]
  4036f8:	ldur	w0, [x29, #-4]
  4036fc:	ldp	x29, x30, [sp, #208]
  403700:	add	sp, sp, #0xe0
  403704:	ret
  403708:	sub	sp, sp, #0xe0
  40370c:	stp	x29, x30, [sp, #208]
  403710:	add	x29, sp, #0xd0
  403714:	stur	x0, [x29, #-8]
  403718:	stur	w1, [x29, #-12]
  40371c:	stur	x2, [x29, #-24]
  403720:	stur	x3, [x29, #-32]
  403724:	stur	x4, [x29, #-40]
  403728:	stur	x5, [x29, #-48]
  40372c:	ldur	w8, [x29, #-12]
  403730:	cmp	w8, #0x1
  403734:	b.ne	403770 <__fxstatat@plt+0x1c30>  // b.any
  403738:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  40373c:	add	x0, x0, #0xc75
  403740:	bl	401b00 <gettext@plt>
  403744:	ldur	x1, [x29, #-8]
  403748:	mov	w8, #0x4                   	// #4
  40374c:	stur	x0, [x29, #-80]
  403750:	mov	w0, w8
  403754:	bl	405b58 <__fxstatat@plt+0x4018>
  403758:	ldur	x1, [x29, #-80]
  40375c:	stur	x0, [x29, #-88]
  403760:	mov	x0, x1
  403764:	ldur	x1, [x29, #-88]
  403768:	bl	401ab0 <printf@plt>
  40376c:	b	4039e4 <__fxstatat@plt+0x1ea4>
  403770:	ldur	x0, [x29, #-40]
  403774:	ldur	x1, [x29, #-48]
  403778:	bl	4039f0 <__fxstatat@plt+0x1eb0>
  40377c:	stur	x0, [x29, #-72]
  403780:	ldur	x8, [x29, #-40]
  403784:	cbz	x8, 403794 <__fxstatat@plt+0x1c54>
  403788:	ldur	x8, [x29, #-24]
  40378c:	stur	x8, [x29, #-96]
  403790:	b	40379c <__fxstatat@plt+0x1c5c>
  403794:	mov	x8, xzr
  403798:	stur	x8, [x29, #-96]
  40379c:	ldur	x8, [x29, #-96]
  4037a0:	ldur	x9, [x29, #-48]
  4037a4:	str	x8, [sp, #104]
  4037a8:	cbz	x9, 4037b8 <__fxstatat@plt+0x1c78>
  4037ac:	ldur	x8, [x29, #-32]
  4037b0:	str	x8, [sp, #96]
  4037b4:	b	4037c0 <__fxstatat@plt+0x1c80>
  4037b8:	mov	x8, xzr
  4037bc:	str	x8, [sp, #96]
  4037c0:	ldr	x8, [sp, #96]
  4037c4:	ldr	x0, [sp, #104]
  4037c8:	mov	x1, x8
  4037cc:	bl	4039f0 <__fxstatat@plt+0x1eb0>
  4037d0:	stur	x0, [x29, #-64]
  4037d4:	ldur	w9, [x29, #-12]
  4037d8:	cmp	w9, #0x2
  4037dc:	str	w9, [sp, #92]
  4037e0:	b.eq	403808 <__fxstatat@plt+0x1cc8>  // b.none
  4037e4:	b	4037e8 <__fxstatat@plt+0x1ca8>
  4037e8:	ldr	w8, [sp, #92]
  4037ec:	cmp	w8, #0x3
  4037f0:	b.eq	403864 <__fxstatat@plt+0x1d24>  // b.none
  4037f4:	b	4037f8 <__fxstatat@plt+0x1cb8>
  4037f8:	ldr	w8, [sp, #92]
  4037fc:	cmp	w8, #0x4
  403800:	b.eq	40393c <__fxstatat@plt+0x1dfc>  // b.none
  403804:	b	403998 <__fxstatat@plt+0x1e58>
  403808:	ldur	x8, [x29, #-40]
  40380c:	cbz	x8, 403824 <__fxstatat@plt+0x1ce4>
  403810:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  403814:	add	x0, x0, #0xcad
  403818:	bl	401b00 <gettext@plt>
  40381c:	str	x0, [sp, #80]
  403820:	b	403858 <__fxstatat@plt+0x1d18>
  403824:	ldur	x8, [x29, #-48]
  403828:	cbz	x8, 403840 <__fxstatat@plt+0x1d00>
  40382c:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  403830:	add	x0, x0, #0xcd4
  403834:	bl	401b00 <gettext@plt>
  403838:	str	x0, [sp, #72]
  40383c:	b	403850 <__fxstatat@plt+0x1d10>
  403840:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  403844:	add	x0, x0, #0xcf7
  403848:	bl	401b00 <gettext@plt>
  40384c:	str	x0, [sp, #72]
  403850:	ldr	x8, [sp, #72]
  403854:	str	x8, [sp, #80]
  403858:	ldr	x8, [sp, #80]
  40385c:	stur	x8, [x29, #-56]
  403860:	b	40399c <__fxstatat@plt+0x1e5c>
  403864:	ldur	x8, [x29, #-64]
  403868:	cbz	x8, 4038c8 <__fxstatat@plt+0x1d88>
  40386c:	ldur	x8, [x29, #-40]
  403870:	cbz	x8, 403888 <__fxstatat@plt+0x1d48>
  403874:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  403878:	add	x0, x0, #0xd15
  40387c:	bl	401b00 <gettext@plt>
  403880:	str	x0, [sp, #64]
  403884:	b	4038bc <__fxstatat@plt+0x1d7c>
  403888:	ldur	x8, [x29, #-48]
  40388c:	cbz	x8, 4038a4 <__fxstatat@plt+0x1d64>
  403890:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  403894:	add	x0, x0, #0xd45
  403898:	bl	401b00 <gettext@plt>
  40389c:	str	x0, [sp, #56]
  4038a0:	b	4038b4 <__fxstatat@plt+0x1d74>
  4038a4:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  4038a8:	add	x0, x0, #0xd71
  4038ac:	bl	401b00 <gettext@plt>
  4038b0:	str	x0, [sp, #56]
  4038b4:	ldr	x8, [sp, #56]
  4038b8:	str	x8, [sp, #64]
  4038bc:	ldr	x8, [sp, #64]
  4038c0:	stur	x8, [x29, #-56]
  4038c4:	b	403938 <__fxstatat@plt+0x1df8>
  4038c8:	ldur	x8, [x29, #-40]
  4038cc:	cbz	x8, 4038e4 <__fxstatat@plt+0x1da4>
  4038d0:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  4038d4:	add	x0, x0, #0xd93
  4038d8:	bl	401b00 <gettext@plt>
  4038dc:	str	x0, [sp, #48]
  4038e0:	b	403918 <__fxstatat@plt+0x1dd8>
  4038e4:	ldur	x8, [x29, #-48]
  4038e8:	cbz	x8, 403900 <__fxstatat@plt+0x1dc0>
  4038ec:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  4038f0:	add	x0, x0, #0xdbb
  4038f4:	bl	401b00 <gettext@plt>
  4038f8:	str	x0, [sp, #40]
  4038fc:	b	403910 <__fxstatat@plt+0x1dd0>
  403900:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  403904:	add	x0, x0, #0xd71
  403908:	bl	401b00 <gettext@plt>
  40390c:	str	x0, [sp, #40]
  403910:	ldr	x8, [sp, #40]
  403914:	str	x8, [sp, #48]
  403918:	ldr	x8, [sp, #48]
  40391c:	stur	x8, [x29, #-56]
  403920:	ldur	x0, [x29, #-64]
  403924:	bl	4019e0 <free@plt>
  403928:	ldur	x8, [x29, #-72]
  40392c:	stur	x8, [x29, #-64]
  403930:	mov	x8, xzr
  403934:	stur	x8, [x29, #-72]
  403938:	b	40399c <__fxstatat@plt+0x1e5c>
  40393c:	ldur	x8, [x29, #-40]
  403940:	cbz	x8, 403958 <__fxstatat@plt+0x1e18>
  403944:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  403948:	add	x0, x0, #0xddf
  40394c:	bl	401b00 <gettext@plt>
  403950:	str	x0, [sp, #32]
  403954:	b	40398c <__fxstatat@plt+0x1e4c>
  403958:	ldur	x8, [x29, #-48]
  40395c:	cbz	x8, 403974 <__fxstatat@plt+0x1e34>
  403960:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  403964:	add	x0, x0, #0xdff
  403968:	bl	401b00 <gettext@plt>
  40396c:	str	x0, [sp, #24]
  403970:	b	403984 <__fxstatat@plt+0x1e44>
  403974:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  403978:	add	x0, x0, #0xe1b
  40397c:	bl	401b00 <gettext@plt>
  403980:	str	x0, [sp, #24]
  403984:	ldr	x8, [sp, #24]
  403988:	str	x8, [sp, #32]
  40398c:	ldr	x8, [sp, #32]
  403990:	stur	x8, [x29, #-56]
  403994:	b	40399c <__fxstatat@plt+0x1e5c>
  403998:	bl	401950 <abort@plt>
  40399c:	ldur	x0, [x29, #-56]
  4039a0:	ldur	x1, [x29, #-8]
  4039a4:	mov	w8, #0x4                   	// #4
  4039a8:	str	x0, [sp, #16]
  4039ac:	mov	w0, w8
  4039b0:	bl	405b58 <__fxstatat@plt+0x4018>
  4039b4:	ldur	x2, [x29, #-64]
  4039b8:	ldur	x3, [x29, #-72]
  4039bc:	ldr	x9, [sp, #16]
  4039c0:	str	x0, [sp, #8]
  4039c4:	mov	x0, x9
  4039c8:	ldr	x1, [sp, #8]
  4039cc:	bl	401ab0 <printf@plt>
  4039d0:	ldur	x9, [x29, #-64]
  4039d4:	mov	x0, x9
  4039d8:	bl	4019e0 <free@plt>
  4039dc:	ldur	x0, [x29, #-72]
  4039e0:	bl	4019e0 <free@plt>
  4039e4:	ldp	x29, x30, [sp, #208]
  4039e8:	add	sp, sp, #0xe0
  4039ec:	ret
  4039f0:	sub	sp, sp, #0x30
  4039f4:	stp	x29, x30, [sp, #32]
  4039f8:	add	x29, sp, #0x20
  4039fc:	mov	x8, xzr
  403a00:	stur	x0, [x29, #-8]
  403a04:	str	x1, [sp, #16]
  403a08:	str	x8, [sp, #8]
  403a0c:	ldur	x8, [x29, #-8]
  403a10:	cbz	x8, 403a7c <__fxstatat@plt+0x1f3c>
  403a14:	ldr	x8, [sp, #16]
  403a18:	cbz	x8, 403a6c <__fxstatat@plt+0x1f2c>
  403a1c:	ldur	x0, [x29, #-8]
  403a20:	bl	401760 <strlen@plt>
  403a24:	add	x8, x0, #0x1
  403a28:	ldr	x0, [sp, #16]
  403a2c:	str	x8, [sp]
  403a30:	bl	401760 <strlen@plt>
  403a34:	ldr	x8, [sp]
  403a38:	add	x9, x8, x0
  403a3c:	add	x0, x9, #0x1
  403a40:	bl	4068ac <__fxstatat@plt+0x4d6c>
  403a44:	str	x0, [sp, #8]
  403a48:	ldr	x0, [sp, #8]
  403a4c:	ldur	x1, [x29, #-8]
  403a50:	bl	401820 <stpcpy@plt>
  403a54:	adrp	x1, 40e000 <__fxstatat@plt+0xc4c0>
  403a58:	add	x1, x1, #0xe35
  403a5c:	bl	401820 <stpcpy@plt>
  403a60:	ldr	x1, [sp, #16]
  403a64:	bl	401820 <stpcpy@plt>
  403a68:	b	403a78 <__fxstatat@plt+0x1f38>
  403a6c:	ldur	x0, [x29, #-8]
  403a70:	bl	406bc0 <__fxstatat@plt+0x5080>
  403a74:	str	x0, [sp, #8]
  403a78:	b	403a90 <__fxstatat@plt+0x1f50>
  403a7c:	ldr	x8, [sp, #16]
  403a80:	cbz	x8, 403a90 <__fxstatat@plt+0x1f50>
  403a84:	ldr	x0, [sp, #16]
  403a88:	bl	406bc0 <__fxstatat@plt+0x5080>
  403a8c:	str	x0, [sp, #8]
  403a90:	ldr	x0, [sp, #8]
  403a94:	ldp	x29, x30, [sp, #32]
  403a98:	add	sp, sp, #0x30
  403a9c:	ret
  403aa0:	sub	sp, sp, #0x10
  403aa4:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  403aa8:	add	x8, x8, #0x2e8
  403aac:	str	x0, [sp, #8]
  403ab0:	ldr	x9, [sp, #8]
  403ab4:	str	x9, [x8]
  403ab8:	add	sp, sp, #0x10
  403abc:	ret
  403ac0:	sub	sp, sp, #0x10
  403ac4:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  403ac8:	add	x8, x8, #0x2f0
  403acc:	mov	w9, #0x1                   	// #1
  403ad0:	and	w9, w0, w9
  403ad4:	strb	w9, [sp, #15]
  403ad8:	ldrb	w9, [sp, #15]
  403adc:	and	w9, w9, #0x1
  403ae0:	strb	w9, [x8]
  403ae4:	add	sp, sp, #0x10
  403ae8:	ret
  403aec:	sub	sp, sp, #0x30
  403af0:	stp	x29, x30, [sp, #32]
  403af4:	add	x29, sp, #0x20
  403af8:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  403afc:	add	x8, x8, #0x2b8
  403b00:	ldr	x0, [x8]
  403b04:	bl	40ab9c <__fxstatat@plt+0x905c>
  403b08:	cbz	w0, 403bc4 <__fxstatat@plt+0x2084>
  403b0c:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  403b10:	add	x8, x8, #0x2f0
  403b14:	ldrb	w9, [x8]
  403b18:	tbnz	w9, #0, 403b20 <__fxstatat@plt+0x1fe0>
  403b1c:	b	403b30 <__fxstatat@plt+0x1ff0>
  403b20:	bl	401ad0 <__errno_location@plt>
  403b24:	ldr	w8, [x0]
  403b28:	cmp	w8, #0x20
  403b2c:	b.eq	403bc4 <__fxstatat@plt+0x2084>  // b.none
  403b30:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  403b34:	add	x0, x0, #0xe3c
  403b38:	bl	401b00 <gettext@plt>
  403b3c:	stur	x0, [x29, #-8]
  403b40:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  403b44:	add	x8, x8, #0x2e8
  403b48:	ldr	x8, [x8]
  403b4c:	cbz	x8, 403b94 <__fxstatat@plt+0x2054>
  403b50:	bl	401ad0 <__errno_location@plt>
  403b54:	ldr	w1, [x0]
  403b58:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  403b5c:	add	x8, x8, #0x2e8
  403b60:	ldr	x0, [x8]
  403b64:	stur	w1, [x29, #-12]
  403b68:	bl	405c7c <__fxstatat@plt+0x413c>
  403b6c:	ldur	x4, [x29, #-8]
  403b70:	mov	w9, wzr
  403b74:	str	x0, [sp, #8]
  403b78:	mov	w0, w9
  403b7c:	ldur	w1, [x29, #-12]
  403b80:	adrp	x2, 40e000 <__fxstatat@plt+0xc4c0>
  403b84:	add	x2, x2, #0xe48
  403b88:	ldr	x3, [sp, #8]
  403b8c:	bl	401790 <error@plt>
  403b90:	b	403bb4 <__fxstatat@plt+0x2074>
  403b94:	bl	401ad0 <__errno_location@plt>
  403b98:	ldr	w1, [x0]
  403b9c:	ldur	x3, [x29, #-8]
  403ba0:	mov	w8, wzr
  403ba4:	mov	w0, w8
  403ba8:	adrp	x2, 40e000 <__fxstatat@plt+0xc4c0>
  403bac:	add	x2, x2, #0x841
  403bb0:	bl	401790 <error@plt>
  403bb4:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  403bb8:	add	x8, x8, #0x238
  403bbc:	ldr	w0, [x8]
  403bc0:	bl	401740 <_exit@plt>
  403bc4:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  403bc8:	add	x8, x8, #0x2a0
  403bcc:	ldr	x0, [x8]
  403bd0:	bl	40ab9c <__fxstatat@plt+0x905c>
  403bd4:	cbz	w0, 403be8 <__fxstatat@plt+0x20a8>
  403bd8:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  403bdc:	add	x8, x8, #0x238
  403be0:	ldr	w0, [x8]
  403be4:	bl	401740 <_exit@plt>
  403be8:	ldp	x29, x30, [sp, #32]
  403bec:	add	sp, sp, #0x30
  403bf0:	ret
  403bf4:	sub	sp, sp, #0x30
  403bf8:	stp	x29, x30, [sp, #32]
  403bfc:	add	x29, sp, #0x20
  403c00:	mov	w8, wzr
  403c04:	stur	w0, [x29, #-4]
  403c08:	str	x1, [sp, #16]
  403c0c:	str	w2, [sp, #12]
  403c10:	str	w3, [sp, #8]
  403c14:	ldur	w0, [x29, #-4]
  403c18:	ldr	x1, [sp, #16]
  403c1c:	ldr	w2, [sp, #12]
  403c20:	ldr	w3, [sp, #8]
  403c24:	mov	w4, w8
  403c28:	bl	401a00 <fchownat@plt>
  403c2c:	ldp	x29, x30, [sp, #32]
  403c30:	add	sp, sp, #0x30
  403c34:	ret
  403c38:	sub	sp, sp, #0x30
  403c3c:	stp	x29, x30, [sp, #32]
  403c40:	add	x29, sp, #0x20
  403c44:	mov	w4, #0x100                 	// #256
  403c48:	stur	w0, [x29, #-4]
  403c4c:	str	x1, [sp, #16]
  403c50:	str	w2, [sp, #12]
  403c54:	str	w3, [sp, #8]
  403c58:	ldur	w0, [x29, #-4]
  403c5c:	ldr	x1, [sp, #16]
  403c60:	ldr	w2, [sp, #12]
  403c64:	ldr	w3, [sp, #8]
  403c68:	bl	401a00 <fchownat@plt>
  403c6c:	ldp	x29, x30, [sp, #32]
  403c70:	add	sp, sp, #0x30
  403c74:	ret
  403c78:	sub	sp, sp, #0x20
  403c7c:	mov	w8, #0x0                   	// #0
  403c80:	str	x0, [sp, #24]
  403c84:	str	x1, [sp, #16]
  403c88:	ldr	x9, [sp, #16]
  403c8c:	add	x9, x9, #0x14
  403c90:	str	x9, [sp, #8]
  403c94:	ldr	x9, [sp, #8]
  403c98:	strb	w8, [x9]
  403c9c:	ldr	x9, [sp, #24]
  403ca0:	cmp	x9, #0x0
  403ca4:	cset	w8, cs  // cs = hs, nlast
  403ca8:	tbnz	w8, #0, 403d0c <__fxstatat@plt+0x21cc>
  403cac:	ldr	x8, [sp, #24]
  403cb0:	mov	x9, #0xa                   	// #10
  403cb4:	udiv	x10, x8, x9
  403cb8:	mul	x9, x10, x9
  403cbc:	subs	x8, x8, x9
  403cc0:	mov	x9, #0x30                  	// #48
  403cc4:	subs	x8, x9, x8
  403cc8:	ldr	x9, [sp, #8]
  403ccc:	mov	x10, #0xffffffffffffffff    	// #-1
  403cd0:	add	x9, x9, x10
  403cd4:	str	x9, [sp, #8]
  403cd8:	strb	w8, [x9]
  403cdc:	ldr	x8, [sp, #24]
  403ce0:	mov	x9, #0xa                   	// #10
  403ce4:	udiv	x8, x8, x9
  403ce8:	str	x8, [sp, #24]
  403cec:	cbnz	x8, 403cac <__fxstatat@plt+0x216c>
  403cf0:	ldr	x8, [sp, #8]
  403cf4:	mov	x9, #0xffffffffffffffff    	// #-1
  403cf8:	add	x8, x8, x9
  403cfc:	str	x8, [sp, #8]
  403d00:	mov	w10, #0x2d                  	// #45
  403d04:	strb	w10, [x8]
  403d08:	b	403d4c <__fxstatat@plt+0x220c>
  403d0c:	ldr	x8, [sp, #24]
  403d10:	mov	x9, #0xa                   	// #10
  403d14:	udiv	x10, x8, x9
  403d18:	mul	x9, x10, x9
  403d1c:	subs	x8, x8, x9
  403d20:	add	x8, x8, #0x30
  403d24:	ldr	x9, [sp, #8]
  403d28:	mov	x10, #0xffffffffffffffff    	// #-1
  403d2c:	add	x9, x9, x10
  403d30:	str	x9, [sp, #8]
  403d34:	strb	w8, [x9]
  403d38:	ldr	x8, [sp, #24]
  403d3c:	mov	x9, #0xa                   	// #10
  403d40:	udiv	x8, x8, x9
  403d44:	str	x8, [sp, #24]
  403d48:	cbnz	x8, 403d0c <__fxstatat@plt+0x21cc>
  403d4c:	ldr	x0, [sp, #8]
  403d50:	add	sp, sp, #0x20
  403d54:	ret
  403d58:	sub	sp, sp, #0x30
  403d5c:	stp	x29, x30, [sp, #32]
  403d60:	add	x29, sp, #0x20
  403d64:	stur	x0, [x29, #-8]
  403d68:	ldur	x8, [x29, #-8]
  403d6c:	cbnz	x8, 403d8c <__fxstatat@plt+0x224c>
  403d70:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  403d74:	add	x8, x8, #0x2a0
  403d78:	ldr	x1, [x8]
  403d7c:	adrp	x0, 40e000 <__fxstatat@plt+0xc4c0>
  403d80:	add	x0, x0, #0xe4f
  403d84:	bl	401770 <fputs@plt>
  403d88:	bl	401950 <abort@plt>
  403d8c:	ldur	x0, [x29, #-8]
  403d90:	mov	w1, #0x2f                  	// #47
  403d94:	bl	401920 <strrchr@plt>
  403d98:	str	x0, [sp, #16]
  403d9c:	ldr	x8, [sp, #16]
  403da0:	cbz	x8, 403db4 <__fxstatat@plt+0x2274>
  403da4:	ldr	x8, [sp, #16]
  403da8:	add	x8, x8, #0x1
  403dac:	str	x8, [sp]
  403db0:	b	403dbc <__fxstatat@plt+0x227c>
  403db4:	ldur	x8, [x29, #-8]
  403db8:	str	x8, [sp]
  403dbc:	ldr	x8, [sp]
  403dc0:	str	x8, [sp, #8]
  403dc4:	ldr	x8, [sp, #8]
  403dc8:	ldur	x9, [x29, #-8]
  403dcc:	subs	x8, x8, x9
  403dd0:	cmp	x8, #0x7
  403dd4:	b.lt	403e34 <__fxstatat@plt+0x22f4>  // b.tstop
  403dd8:	ldr	x8, [sp, #8]
  403ddc:	mov	x9, #0xfffffffffffffff9    	// #-7
  403de0:	add	x0, x8, x9
  403de4:	adrp	x1, 40e000 <__fxstatat@plt+0xc4c0>
  403de8:	add	x1, x1, #0xe87
  403dec:	mov	x2, #0x7                   	// #7
  403df0:	bl	401880 <strncmp@plt>
  403df4:	cbnz	w0, 403e34 <__fxstatat@plt+0x22f4>
  403df8:	ldr	x8, [sp, #8]
  403dfc:	stur	x8, [x29, #-8]
  403e00:	ldr	x0, [sp, #8]
  403e04:	adrp	x1, 40e000 <__fxstatat@plt+0xc4c0>
  403e08:	add	x1, x1, #0xe8f
  403e0c:	mov	x2, #0x3                   	// #3
  403e10:	bl	401880 <strncmp@plt>
  403e14:	cbnz	w0, 403e34 <__fxstatat@plt+0x22f4>
  403e18:	ldr	x8, [sp, #8]
  403e1c:	add	x8, x8, #0x3
  403e20:	stur	x8, [x29, #-8]
  403e24:	ldur	x8, [x29, #-8]
  403e28:	adrp	x9, 420000 <__fxstatat@plt+0x1e4c0>
  403e2c:	add	x9, x9, #0x2c0
  403e30:	str	x8, [x9]
  403e34:	ldur	x8, [x29, #-8]
  403e38:	adrp	x9, 420000 <__fxstatat@plt+0x1e4c0>
  403e3c:	add	x9, x9, #0x2f8
  403e40:	str	x8, [x9]
  403e44:	ldur	x8, [x29, #-8]
  403e48:	adrp	x9, 420000 <__fxstatat@plt+0x1e4c0>
  403e4c:	add	x9, x9, #0x298
  403e50:	str	x8, [x9]
  403e54:	ldp	x29, x30, [sp, #32]
  403e58:	add	sp, sp, #0x30
  403e5c:	ret
  403e60:	sub	sp, sp, #0x40
  403e64:	stp	x29, x30, [sp, #48]
  403e68:	add	x29, sp, #0x30
  403e6c:	stur	x0, [x29, #-8]
  403e70:	bl	401ad0 <__errno_location@plt>
  403e74:	ldr	w8, [x0]
  403e78:	stur	w8, [x29, #-12]
  403e7c:	ldur	x9, [x29, #-8]
  403e80:	cbz	x9, 403e90 <__fxstatat@plt+0x2350>
  403e84:	ldur	x8, [x29, #-8]
  403e88:	str	x8, [sp, #16]
  403e8c:	b	403e9c <__fxstatat@plt+0x235c>
  403e90:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  403e94:	add	x8, x8, #0x300
  403e98:	str	x8, [sp, #16]
  403e9c:	ldr	x8, [sp, #16]
  403ea0:	mov	x0, x8
  403ea4:	mov	x1, #0x38                  	// #56
  403ea8:	bl	406b84 <__fxstatat@plt+0x5044>
  403eac:	str	x0, [sp, #24]
  403eb0:	ldur	w9, [x29, #-12]
  403eb4:	str	w9, [sp, #12]
  403eb8:	bl	401ad0 <__errno_location@plt>
  403ebc:	ldr	w9, [sp, #12]
  403ec0:	str	w9, [x0]
  403ec4:	ldr	x0, [sp, #24]
  403ec8:	ldp	x29, x30, [sp, #48]
  403ecc:	add	sp, sp, #0x40
  403ed0:	ret
  403ed4:	sub	sp, sp, #0x10
  403ed8:	str	x0, [sp, #8]
  403edc:	ldr	x8, [sp, #8]
  403ee0:	cbz	x8, 403ef0 <__fxstatat@plt+0x23b0>
  403ee4:	ldr	x8, [sp, #8]
  403ee8:	str	x8, [sp]
  403eec:	b	403efc <__fxstatat@plt+0x23bc>
  403ef0:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  403ef4:	add	x8, x8, #0x300
  403ef8:	str	x8, [sp]
  403efc:	ldr	x8, [sp]
  403f00:	ldr	w0, [x8]
  403f04:	add	sp, sp, #0x10
  403f08:	ret
  403f0c:	sub	sp, sp, #0x20
  403f10:	str	x0, [sp, #24]
  403f14:	str	w1, [sp, #20]
  403f18:	ldr	w8, [sp, #20]
  403f1c:	ldr	x9, [sp, #24]
  403f20:	str	w8, [sp, #16]
  403f24:	cbz	x9, 403f34 <__fxstatat@plt+0x23f4>
  403f28:	ldr	x8, [sp, #24]
  403f2c:	str	x8, [sp, #8]
  403f30:	b	403f40 <__fxstatat@plt+0x2400>
  403f34:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  403f38:	add	x8, x8, #0x300
  403f3c:	str	x8, [sp, #8]
  403f40:	ldr	x8, [sp, #8]
  403f44:	ldr	w9, [sp, #16]
  403f48:	str	w9, [x8]
  403f4c:	add	sp, sp, #0x20
  403f50:	ret
  403f54:	sub	sp, sp, #0x30
  403f58:	str	x0, [sp, #40]
  403f5c:	strb	w1, [sp, #39]
  403f60:	str	w2, [sp, #32]
  403f64:	ldrb	w8, [sp, #39]
  403f68:	strb	w8, [sp, #31]
  403f6c:	ldr	x9, [sp, #40]
  403f70:	cbz	x9, 403f80 <__fxstatat@plt+0x2440>
  403f74:	ldr	x8, [sp, #40]
  403f78:	str	x8, [sp]
  403f7c:	b	403f8c <__fxstatat@plt+0x244c>
  403f80:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  403f84:	add	x8, x8, #0x300
  403f88:	str	x8, [sp]
  403f8c:	ldr	x8, [sp]
  403f90:	add	x8, x8, #0x8
  403f94:	ldrb	w9, [sp, #31]
  403f98:	mov	w10, w9
  403f9c:	mov	x11, #0x20                  	// #32
  403fa0:	udiv	x10, x10, x11
  403fa4:	mov	x12, #0x4                   	// #4
  403fa8:	mul	x10, x12, x10
  403fac:	add	x8, x8, x10
  403fb0:	str	x8, [sp, #16]
  403fb4:	ldrb	w9, [sp, #31]
  403fb8:	mov	w8, w9
  403fbc:	udiv	x10, x8, x11
  403fc0:	mul	x10, x10, x11
  403fc4:	subs	x8, x8, x10
  403fc8:	str	w8, [sp, #12]
  403fcc:	ldr	x10, [sp, #16]
  403fd0:	ldr	w8, [x10]
  403fd4:	ldr	w9, [sp, #12]
  403fd8:	lsr	w8, w8, w9
  403fdc:	and	w8, w8, #0x1
  403fe0:	str	w8, [sp, #8]
  403fe4:	ldr	w8, [sp, #32]
  403fe8:	and	w8, w8, #0x1
  403fec:	ldr	w9, [sp, #8]
  403ff0:	eor	w8, w8, w9
  403ff4:	ldr	w9, [sp, #12]
  403ff8:	lsl	w8, w8, w9
  403ffc:	ldr	x10, [sp, #16]
  404000:	ldr	w9, [x10]
  404004:	eor	w8, w9, w8
  404008:	str	w8, [x10]
  40400c:	ldr	w0, [sp, #8]
  404010:	add	sp, sp, #0x30
  404014:	ret
  404018:	sub	sp, sp, #0x10
  40401c:	str	x0, [sp, #8]
  404020:	str	w1, [sp, #4]
  404024:	ldr	x8, [sp, #8]
  404028:	cbnz	x8, 404038 <__fxstatat@plt+0x24f8>
  40402c:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  404030:	add	x8, x8, #0x300
  404034:	str	x8, [sp, #8]
  404038:	ldr	x8, [sp, #8]
  40403c:	ldr	w9, [x8, #4]
  404040:	str	w9, [sp]
  404044:	ldr	w9, [sp, #4]
  404048:	ldr	x8, [sp, #8]
  40404c:	str	w9, [x8, #4]
  404050:	ldr	w0, [sp]
  404054:	add	sp, sp, #0x10
  404058:	ret
  40405c:	sub	sp, sp, #0x30
  404060:	stp	x29, x30, [sp, #32]
  404064:	add	x29, sp, #0x20
  404068:	stur	x0, [x29, #-8]
  40406c:	str	x1, [sp, #16]
  404070:	str	x2, [sp, #8]
  404074:	ldur	x8, [x29, #-8]
  404078:	cbnz	x8, 404088 <__fxstatat@plt+0x2548>
  40407c:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  404080:	add	x8, x8, #0x300
  404084:	stur	x8, [x29, #-8]
  404088:	ldur	x8, [x29, #-8]
  40408c:	mov	w9, #0xa                   	// #10
  404090:	str	w9, [x8]
  404094:	ldr	x8, [sp, #16]
  404098:	cbz	x8, 4040a4 <__fxstatat@plt+0x2564>
  40409c:	ldr	x8, [sp, #8]
  4040a0:	cbnz	x8, 4040a8 <__fxstatat@plt+0x2568>
  4040a4:	bl	401950 <abort@plt>
  4040a8:	ldr	x8, [sp, #16]
  4040ac:	ldur	x9, [x29, #-8]
  4040b0:	str	x8, [x9, #40]
  4040b4:	ldr	x8, [sp, #8]
  4040b8:	ldur	x9, [x29, #-8]
  4040bc:	str	x8, [x9, #48]
  4040c0:	ldp	x29, x30, [sp, #32]
  4040c4:	add	sp, sp, #0x30
  4040c8:	ret
  4040cc:	sub	sp, sp, #0x70
  4040d0:	stp	x29, x30, [sp, #96]
  4040d4:	add	x29, sp, #0x60
  4040d8:	stur	x0, [x29, #-8]
  4040dc:	stur	x1, [x29, #-16]
  4040e0:	stur	x2, [x29, #-24]
  4040e4:	stur	x3, [x29, #-32]
  4040e8:	stur	x4, [x29, #-40]
  4040ec:	ldur	x8, [x29, #-40]
  4040f0:	cbz	x8, 404100 <__fxstatat@plt+0x25c0>
  4040f4:	ldur	x8, [x29, #-40]
  4040f8:	str	x8, [sp, #24]
  4040fc:	b	40410c <__fxstatat@plt+0x25cc>
  404100:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  404104:	add	x8, x8, #0x300
  404108:	str	x8, [sp, #24]
  40410c:	ldr	x8, [sp, #24]
  404110:	str	x8, [sp, #48]
  404114:	bl	401ad0 <__errno_location@plt>
  404118:	ldr	w9, [x0]
  40411c:	str	w9, [sp, #44]
  404120:	ldur	x0, [x29, #-8]
  404124:	ldur	x1, [x29, #-16]
  404128:	ldur	x2, [x29, #-24]
  40412c:	ldur	x3, [x29, #-32]
  404130:	ldr	x8, [sp, #48]
  404134:	ldr	w4, [x8]
  404138:	ldr	x8, [sp, #48]
  40413c:	ldr	w5, [x8, #4]
  404140:	ldr	x8, [sp, #48]
  404144:	add	x6, x8, #0x8
  404148:	ldr	x8, [sp, #48]
  40414c:	ldr	x7, [x8, #40]
  404150:	ldr	x8, [sp, #48]
  404154:	ldr	x8, [x8, #48]
  404158:	mov	x10, sp
  40415c:	str	x8, [x10]
  404160:	bl	40418c <__fxstatat@plt+0x264c>
  404164:	str	x0, [sp, #32]
  404168:	ldr	w9, [sp, #44]
  40416c:	str	w9, [sp, #20]
  404170:	bl	401ad0 <__errno_location@plt>
  404174:	ldr	w9, [sp, #20]
  404178:	str	w9, [x0]
  40417c:	ldr	x0, [sp, #32]
  404180:	ldp	x29, x30, [sp, #96]
  404184:	add	sp, sp, #0x70
  404188:	ret
  40418c:	sub	sp, sp, #0x130
  404190:	stp	x29, x30, [sp, #272]
  404194:	str	x28, [sp, #288]
  404198:	add	x29, sp, #0x110
  40419c:	ldr	x8, [x29, #32]
  4041a0:	mov	x9, xzr
  4041a4:	mov	w10, #0x0                   	// #0
  4041a8:	mov	w11, #0x1                   	// #1
  4041ac:	mov	w12, #0x1                   	// #1
  4041b0:	stur	x0, [x29, #-16]
  4041b4:	stur	x1, [x29, #-24]
  4041b8:	stur	x2, [x29, #-32]
  4041bc:	stur	x3, [x29, #-40]
  4041c0:	stur	w4, [x29, #-44]
  4041c4:	stur	w5, [x29, #-48]
  4041c8:	stur	x6, [x29, #-56]
  4041cc:	stur	x7, [x29, #-64]
  4041d0:	stur	x8, [x29, #-72]
  4041d4:	stur	xzr, [x29, #-88]
  4041d8:	stur	xzr, [x29, #-96]
  4041dc:	stur	x9, [x29, #-104]
  4041e0:	stur	xzr, [x29, #-112]
  4041e4:	sturb	w10, [x29, #-113]
  4041e8:	str	w10, [sp, #84]
  4041ec:	str	w11, [sp, #80]
  4041f0:	str	w12, [sp, #76]
  4041f4:	bl	4019f0 <__ctype_get_mb_cur_max@plt>
  4041f8:	cmp	x0, #0x1
  4041fc:	cset	w10, eq  // eq = none
  404200:	ldr	w11, [sp, #76]
  404204:	and	w10, w10, w11
  404208:	sturb	w10, [x29, #-114]
  40420c:	ldur	w10, [x29, #-48]
  404210:	tst	w10, #0x2
  404214:	cset	w10, ne  // ne = any
  404218:	and	w10, w10, w11
  40421c:	sturb	w10, [x29, #-115]
  404220:	ldr	w10, [sp, #84]
  404224:	sturb	w10, [x29, #-116]
  404228:	sturb	w10, [x29, #-117]
  40422c:	ldr	w12, [sp, #80]
  404230:	sturb	w12, [x29, #-118]
  404234:	ldur	w8, [x29, #-44]
  404238:	subs	w8, w8, #0x0
  40423c:	mov	w9, w8
  404240:	ubfx	x9, x9, #0, #32
  404244:	cmp	x9, #0xa
  404248:	str	x9, [sp, #64]
  40424c:	b.hi	40441c <__fxstatat@plt+0x28dc>  // b.pmore
  404250:	adrp	x8, 40e000 <__fxstatat@plt+0xc4c0>
  404254:	add	x8, x8, #0xe98
  404258:	ldr	x11, [sp, #64]
  40425c:	ldrsw	x10, [x8, x11, lsl #2]
  404260:	add	x9, x8, x10
  404264:	br	x9
  404268:	mov	w8, #0x5                   	// #5
  40426c:	stur	w8, [x29, #-44]
  404270:	mov	w8, #0x1                   	// #1
  404274:	sturb	w8, [x29, #-115]
  404278:	ldurb	w8, [x29, #-115]
  40427c:	tbnz	w8, #0, 4042b0 <__fxstatat@plt+0x2770>
  404280:	ldur	x8, [x29, #-88]
  404284:	ldur	x9, [x29, #-24]
  404288:	cmp	x8, x9
  40428c:	b.cs	4042a4 <__fxstatat@plt+0x2764>  // b.hs, b.nlast
  404290:	ldur	x8, [x29, #-16]
  404294:	ldur	x9, [x29, #-88]
  404298:	add	x8, x8, x9
  40429c:	mov	w10, #0x22                  	// #34
  4042a0:	strb	w10, [x8]
  4042a4:	ldur	x8, [x29, #-88]
  4042a8:	add	x8, x8, #0x1
  4042ac:	stur	x8, [x29, #-88]
  4042b0:	mov	w8, #0x1                   	// #1
  4042b4:	sturb	w8, [x29, #-113]
  4042b8:	adrp	x9, 40f000 <__fxstatat@plt+0xd4c0>
  4042bc:	add	x9, x9, #0x18c
  4042c0:	stur	x9, [x29, #-104]
  4042c4:	mov	x9, #0x1                   	// #1
  4042c8:	stur	x9, [x29, #-112]
  4042cc:	b	404420 <__fxstatat@plt+0x28e0>
  4042d0:	mov	w8, #0x1                   	// #1
  4042d4:	sturb	w8, [x29, #-113]
  4042d8:	mov	w8, #0x0                   	// #0
  4042dc:	sturb	w8, [x29, #-115]
  4042e0:	b	404420 <__fxstatat@plt+0x28e0>
  4042e4:	ldur	w8, [x29, #-44]
  4042e8:	cmp	w8, #0xa
  4042ec:	b.eq	404318 <__fxstatat@plt+0x27d8>  // b.none
  4042f0:	ldur	w1, [x29, #-44]
  4042f4:	adrp	x0, 40f000 <__fxstatat@plt+0xd4c0>
  4042f8:	add	x0, x0, #0x18e
  4042fc:	bl	405f64 <__fxstatat@plt+0x4424>
  404300:	stur	x0, [x29, #-64]
  404304:	ldur	w1, [x29, #-44]
  404308:	adrp	x0, 40f000 <__fxstatat@plt+0xd4c0>
  40430c:	add	x0, x0, #0x190
  404310:	bl	405f64 <__fxstatat@plt+0x4424>
  404314:	stur	x0, [x29, #-72]
  404318:	ldurb	w8, [x29, #-115]
  40431c:	tbnz	w8, #0, 404378 <__fxstatat@plt+0x2838>
  404320:	ldur	x8, [x29, #-64]
  404324:	stur	x8, [x29, #-104]
  404328:	ldur	x8, [x29, #-104]
  40432c:	ldrb	w9, [x8]
  404330:	cbz	w9, 404378 <__fxstatat@plt+0x2838>
  404334:	ldur	x8, [x29, #-88]
  404338:	ldur	x9, [x29, #-24]
  40433c:	cmp	x8, x9
  404340:	b.cs	40435c <__fxstatat@plt+0x281c>  // b.hs, b.nlast
  404344:	ldur	x8, [x29, #-104]
  404348:	ldrb	w9, [x8]
  40434c:	ldur	x8, [x29, #-16]
  404350:	ldur	x10, [x29, #-88]
  404354:	add	x8, x8, x10
  404358:	strb	w9, [x8]
  40435c:	ldur	x8, [x29, #-88]
  404360:	add	x8, x8, #0x1
  404364:	stur	x8, [x29, #-88]
  404368:	ldur	x8, [x29, #-104]
  40436c:	add	x8, x8, #0x1
  404370:	stur	x8, [x29, #-104]
  404374:	b	404328 <__fxstatat@plt+0x27e8>
  404378:	mov	w8, #0x1                   	// #1
  40437c:	sturb	w8, [x29, #-113]
  404380:	ldur	x9, [x29, #-72]
  404384:	stur	x9, [x29, #-104]
  404388:	ldur	x0, [x29, #-104]
  40438c:	bl	401760 <strlen@plt>
  404390:	stur	x0, [x29, #-112]
  404394:	b	404420 <__fxstatat@plt+0x28e0>
  404398:	mov	w8, #0x1                   	// #1
  40439c:	sturb	w8, [x29, #-113]
  4043a0:	mov	w8, #0x1                   	// #1
  4043a4:	sturb	w8, [x29, #-115]
  4043a8:	ldurb	w8, [x29, #-115]
  4043ac:	tbnz	w8, #0, 4043b8 <__fxstatat@plt+0x2878>
  4043b0:	mov	w8, #0x1                   	// #1
  4043b4:	sturb	w8, [x29, #-113]
  4043b8:	mov	w8, #0x2                   	// #2
  4043bc:	stur	w8, [x29, #-44]
  4043c0:	ldurb	w8, [x29, #-115]
  4043c4:	tbnz	w8, #0, 4043f8 <__fxstatat@plt+0x28b8>
  4043c8:	ldur	x8, [x29, #-88]
  4043cc:	ldur	x9, [x29, #-24]
  4043d0:	cmp	x8, x9
  4043d4:	b.cs	4043ec <__fxstatat@plt+0x28ac>  // b.hs, b.nlast
  4043d8:	ldur	x8, [x29, #-16]
  4043dc:	ldur	x9, [x29, #-88]
  4043e0:	add	x8, x8, x9
  4043e4:	mov	w10, #0x27                  	// #39
  4043e8:	strb	w10, [x8]
  4043ec:	ldur	x8, [x29, #-88]
  4043f0:	add	x8, x8, #0x1
  4043f4:	stur	x8, [x29, #-88]
  4043f8:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  4043fc:	add	x8, x8, #0x190
  404400:	stur	x8, [x29, #-104]
  404404:	mov	x8, #0x1                   	// #1
  404408:	stur	x8, [x29, #-112]
  40440c:	b	404420 <__fxstatat@plt+0x28e0>
  404410:	mov	w8, #0x0                   	// #0
  404414:	sturb	w8, [x29, #-115]
  404418:	b	404420 <__fxstatat@plt+0x28e0>
  40441c:	bl	401950 <abort@plt>
  404420:	stur	xzr, [x29, #-80]
  404424:	ldur	x8, [x29, #-40]
  404428:	mov	x9, #0xffffffffffffffff    	// #-1
  40442c:	cmp	x8, x9
  404430:	b.ne	404454 <__fxstatat@plt+0x2914>  // b.any
  404434:	ldur	x8, [x29, #-32]
  404438:	ldur	x9, [x29, #-80]
  40443c:	ldrb	w10, [x8, x9]
  404440:	cmp	w10, #0x0
  404444:	cset	w10, eq  // eq = none
  404448:	and	w10, w10, #0x1
  40444c:	str	w10, [sp, #60]
  404450:	b	40446c <__fxstatat@plt+0x292c>
  404454:	ldur	x8, [x29, #-80]
  404458:	ldur	x9, [x29, #-40]
  40445c:	cmp	x8, x9
  404460:	cset	w10, eq  // eq = none
  404464:	and	w10, w10, #0x1
  404468:	str	w10, [sp, #60]
  40446c:	ldr	w8, [sp, #60]
  404470:	cmp	w8, #0x0
  404474:	cset	w8, ne  // ne = any
  404478:	eor	w8, w8, #0x1
  40447c:	tbnz	w8, #0, 404484 <__fxstatat@plt+0x2944>
  404480:	b	4052b8 <__fxstatat@plt+0x3778>
  404484:	mov	w8, #0x0                   	// #0
  404488:	sturb	w8, [x29, #-121]
  40448c:	sturb	w8, [x29, #-122]
  404490:	sturb	w8, [x29, #-123]
  404494:	ldurb	w8, [x29, #-113]
  404498:	tbnz	w8, #0, 4044a0 <__fxstatat@plt+0x2960>
  40449c:	b	404544 <__fxstatat@plt+0x2a04>
  4044a0:	ldur	w8, [x29, #-44]
  4044a4:	cmp	w8, #0x2
  4044a8:	b.eq	404544 <__fxstatat@plt+0x2a04>  // b.none
  4044ac:	ldur	x8, [x29, #-112]
  4044b0:	cbz	x8, 404544 <__fxstatat@plt+0x2a04>
  4044b4:	ldur	x8, [x29, #-80]
  4044b8:	ldur	x9, [x29, #-112]
  4044bc:	add	x8, x8, x9
  4044c0:	ldur	x9, [x29, #-40]
  4044c4:	mov	x10, #0xffffffffffffffff    	// #-1
  4044c8:	cmp	x9, x10
  4044cc:	str	x8, [sp, #48]
  4044d0:	b.ne	4044f8 <__fxstatat@plt+0x29b8>  // b.any
  4044d4:	ldur	x8, [x29, #-112]
  4044d8:	mov	x9, #0x1                   	// #1
  4044dc:	cmp	x9, x8
  4044e0:	b.cs	4044f8 <__fxstatat@plt+0x29b8>  // b.hs, b.nlast
  4044e4:	ldur	x0, [x29, #-32]
  4044e8:	bl	401760 <strlen@plt>
  4044ec:	stur	x0, [x29, #-40]
  4044f0:	str	x0, [sp, #40]
  4044f4:	b	404500 <__fxstatat@plt+0x29c0>
  4044f8:	ldur	x8, [x29, #-40]
  4044fc:	str	x8, [sp, #40]
  404500:	ldr	x8, [sp, #40]
  404504:	ldr	x9, [sp, #48]
  404508:	cmp	x9, x8
  40450c:	b.hi	404544 <__fxstatat@plt+0x2a04>  // b.pmore
  404510:	ldur	x8, [x29, #-32]
  404514:	ldur	x9, [x29, #-80]
  404518:	add	x0, x8, x9
  40451c:	ldur	x1, [x29, #-104]
  404520:	ldur	x2, [x29, #-112]
  404524:	bl	401970 <memcmp@plt>
  404528:	cbnz	w0, 404544 <__fxstatat@plt+0x2a04>
  40452c:	ldurb	w8, [x29, #-115]
  404530:	tbnz	w8, #0, 404538 <__fxstatat@plt+0x29f8>
  404534:	b	40453c <__fxstatat@plt+0x29fc>
  404538:	b	4053f0 <__fxstatat@plt+0x38b0>
  40453c:	mov	w8, #0x1                   	// #1
  404540:	sturb	w8, [x29, #-121]
  404544:	ldur	x8, [x29, #-32]
  404548:	ldur	x9, [x29, #-80]
  40454c:	add	x8, x8, x9
  404550:	ldrb	w10, [x8]
  404554:	sturb	w10, [x29, #-119]
  404558:	ldurb	w10, [x29, #-119]
  40455c:	subs	w10, w10, #0x0
  404560:	mov	w8, w10
  404564:	ubfx	x8, x8, #0, #32
  404568:	cmp	x8, #0x7e
  40456c:	str	x8, [sp, #32]
  404570:	b.hi	404b68 <__fxstatat@plt+0x3028>  // b.pmore
  404574:	adrp	x8, 40e000 <__fxstatat@plt+0xc4c0>
  404578:	add	x8, x8, #0xec4
  40457c:	ldr	x11, [sp, #32]
  404580:	ldrsw	x10, [x8, x11, lsl #2]
  404584:	add	x9, x8, x10
  404588:	br	x9
  40458c:	ldurb	w8, [x29, #-113]
  404590:	tbnz	w8, #0, 404598 <__fxstatat@plt+0x2a58>
  404594:	b	40474c <__fxstatat@plt+0x2c0c>
  404598:	ldurb	w8, [x29, #-115]
  40459c:	tbnz	w8, #0, 4045a4 <__fxstatat@plt+0x2a64>
  4045a0:	b	4045a8 <__fxstatat@plt+0x2a68>
  4045a4:	b	4053f0 <__fxstatat@plt+0x38b0>
  4045a8:	mov	w8, #0x1                   	// #1
  4045ac:	sturb	w8, [x29, #-122]
  4045b0:	ldur	w8, [x29, #-44]
  4045b4:	cmp	w8, #0x2
  4045b8:	b.ne	40465c <__fxstatat@plt+0x2b1c>  // b.any
  4045bc:	ldurb	w8, [x29, #-116]
  4045c0:	tbnz	w8, #0, 40465c <__fxstatat@plt+0x2b1c>
  4045c4:	ldur	x8, [x29, #-88]
  4045c8:	ldur	x9, [x29, #-24]
  4045cc:	cmp	x8, x9
  4045d0:	b.cs	4045e8 <__fxstatat@plt+0x2aa8>  // b.hs, b.nlast
  4045d4:	ldur	x8, [x29, #-16]
  4045d8:	ldur	x9, [x29, #-88]
  4045dc:	add	x8, x8, x9
  4045e0:	mov	w10, #0x27                  	// #39
  4045e4:	strb	w10, [x8]
  4045e8:	ldur	x8, [x29, #-88]
  4045ec:	add	x8, x8, #0x1
  4045f0:	stur	x8, [x29, #-88]
  4045f4:	ldur	x8, [x29, #-88]
  4045f8:	ldur	x9, [x29, #-24]
  4045fc:	cmp	x8, x9
  404600:	b.cs	404618 <__fxstatat@plt+0x2ad8>  // b.hs, b.nlast
  404604:	ldur	x8, [x29, #-16]
  404608:	ldur	x9, [x29, #-88]
  40460c:	add	x8, x8, x9
  404610:	mov	w10, #0x24                  	// #36
  404614:	strb	w10, [x8]
  404618:	ldur	x8, [x29, #-88]
  40461c:	add	x8, x8, #0x1
  404620:	stur	x8, [x29, #-88]
  404624:	ldur	x8, [x29, #-88]
  404628:	ldur	x9, [x29, #-24]
  40462c:	cmp	x8, x9
  404630:	b.cs	404648 <__fxstatat@plt+0x2b08>  // b.hs, b.nlast
  404634:	ldur	x8, [x29, #-16]
  404638:	ldur	x9, [x29, #-88]
  40463c:	add	x8, x8, x9
  404640:	mov	w10, #0x27                  	// #39
  404644:	strb	w10, [x8]
  404648:	ldur	x8, [x29, #-88]
  40464c:	add	x8, x8, #0x1
  404650:	stur	x8, [x29, #-88]
  404654:	mov	w8, #0x1                   	// #1
  404658:	sturb	w8, [x29, #-116]
  40465c:	ldur	x8, [x29, #-88]
  404660:	ldur	x9, [x29, #-24]
  404664:	cmp	x8, x9
  404668:	b.cs	404680 <__fxstatat@plt+0x2b40>  // b.hs, b.nlast
  40466c:	ldur	x8, [x29, #-16]
  404670:	ldur	x9, [x29, #-88]
  404674:	add	x8, x8, x9
  404678:	mov	w10, #0x5c                  	// #92
  40467c:	strb	w10, [x8]
  404680:	ldur	x8, [x29, #-88]
  404684:	add	x8, x8, #0x1
  404688:	stur	x8, [x29, #-88]
  40468c:	ldur	w8, [x29, #-44]
  404690:	cmp	w8, #0x2
  404694:	b.eq	404740 <__fxstatat@plt+0x2c00>  // b.none
  404698:	ldur	x8, [x29, #-80]
  40469c:	add	x8, x8, #0x1
  4046a0:	ldur	x9, [x29, #-40]
  4046a4:	cmp	x8, x9
  4046a8:	b.cs	404740 <__fxstatat@plt+0x2c00>  // b.hs, b.nlast
  4046ac:	ldur	x8, [x29, #-32]
  4046b0:	ldur	x9, [x29, #-80]
  4046b4:	add	x9, x9, #0x1
  4046b8:	ldrb	w10, [x8, x9]
  4046bc:	mov	w11, #0x30                  	// #48
  4046c0:	cmp	w11, w10
  4046c4:	b.gt	404740 <__fxstatat@plt+0x2c00>
  4046c8:	ldur	x8, [x29, #-32]
  4046cc:	ldur	x9, [x29, #-80]
  4046d0:	add	x9, x9, #0x1
  4046d4:	ldrb	w10, [x8, x9]
  4046d8:	cmp	w10, #0x39
  4046dc:	b.gt	404740 <__fxstatat@plt+0x2c00>
  4046e0:	ldur	x8, [x29, #-88]
  4046e4:	ldur	x9, [x29, #-24]
  4046e8:	cmp	x8, x9
  4046ec:	b.cs	404704 <__fxstatat@plt+0x2bc4>  // b.hs, b.nlast
  4046f0:	ldur	x8, [x29, #-16]
  4046f4:	ldur	x9, [x29, #-88]
  4046f8:	add	x8, x8, x9
  4046fc:	mov	w10, #0x30                  	// #48
  404700:	strb	w10, [x8]
  404704:	ldur	x8, [x29, #-88]
  404708:	add	x8, x8, #0x1
  40470c:	stur	x8, [x29, #-88]
  404710:	ldur	x8, [x29, #-88]
  404714:	ldur	x9, [x29, #-24]
  404718:	cmp	x8, x9
  40471c:	b.cs	404734 <__fxstatat@plt+0x2bf4>  // b.hs, b.nlast
  404720:	ldur	x8, [x29, #-16]
  404724:	ldur	x9, [x29, #-88]
  404728:	add	x8, x8, x9
  40472c:	mov	w10, #0x30                  	// #48
  404730:	strb	w10, [x8]
  404734:	ldur	x8, [x29, #-88]
  404738:	add	x8, x8, #0x1
  40473c:	stur	x8, [x29, #-88]
  404740:	mov	w8, #0x30                  	// #48
  404744:	sturb	w8, [x29, #-119]
  404748:	b	40475c <__fxstatat@plt+0x2c1c>
  40474c:	ldur	w8, [x29, #-48]
  404750:	and	w8, w8, #0x1
  404754:	cbz	w8, 40475c <__fxstatat@plt+0x2c1c>
  404758:	b	4052a8 <__fxstatat@plt+0x3768>
  40475c:	b	405088 <__fxstatat@plt+0x3548>
  404760:	ldur	w8, [x29, #-44]
  404764:	cmp	w8, #0x2
  404768:	str	w8, [sp, #28]
  40476c:	b.eq	404784 <__fxstatat@plt+0x2c44>  // b.none
  404770:	b	404774 <__fxstatat@plt+0x2c34>
  404774:	ldr	w8, [sp, #28]
  404778:	cmp	w8, #0x5
  40477c:	b.eq	404798 <__fxstatat@plt+0x2c58>  // b.none
  404780:	b	40493c <__fxstatat@plt+0x2dfc>
  404784:	ldurb	w8, [x29, #-115]
  404788:	tbnz	w8, #0, 404790 <__fxstatat@plt+0x2c50>
  40478c:	b	404794 <__fxstatat@plt+0x2c54>
  404790:	b	4053f0 <__fxstatat@plt+0x38b0>
  404794:	b	40493c <__fxstatat@plt+0x2dfc>
  404798:	ldur	w8, [x29, #-48]
  40479c:	and	w8, w8, #0x4
  4047a0:	cbz	w8, 404938 <__fxstatat@plt+0x2df8>
  4047a4:	ldur	x8, [x29, #-80]
  4047a8:	add	x8, x8, #0x2
  4047ac:	ldur	x9, [x29, #-40]
  4047b0:	cmp	x8, x9
  4047b4:	b.cs	404938 <__fxstatat@plt+0x2df8>  // b.hs, b.nlast
  4047b8:	ldur	x8, [x29, #-32]
  4047bc:	ldur	x9, [x29, #-80]
  4047c0:	add	x9, x9, #0x1
  4047c4:	ldrb	w10, [x8, x9]
  4047c8:	cmp	w10, #0x3f
  4047cc:	b.ne	404938 <__fxstatat@plt+0x2df8>  // b.any
  4047d0:	ldur	x8, [x29, #-32]
  4047d4:	ldur	x9, [x29, #-80]
  4047d8:	add	x9, x9, #0x2
  4047dc:	ldrb	w10, [x8, x9]
  4047e0:	cmp	w10, #0x21
  4047e4:	str	w10, [sp, #24]
  4047e8:	b.eq	404840 <__fxstatat@plt+0x2d00>  // b.none
  4047ec:	b	4047f0 <__fxstatat@plt+0x2cb0>
  4047f0:	ldr	w8, [sp, #24]
  4047f4:	subs	w9, w8, #0x27
  4047f8:	cmp	w9, #0x2
  4047fc:	b.ls	404840 <__fxstatat@plt+0x2d00>  // b.plast
  404800:	b	404804 <__fxstatat@plt+0x2cc4>
  404804:	ldr	w8, [sp, #24]
  404808:	cmp	w8, #0x2d
  40480c:	b.eq	404840 <__fxstatat@plt+0x2d00>  // b.none
  404810:	b	404814 <__fxstatat@plt+0x2cd4>
  404814:	ldr	w8, [sp, #24]
  404818:	cmp	w8, #0x2f
  40481c:	b.eq	404840 <__fxstatat@plt+0x2d00>  // b.none
  404820:	b	404824 <__fxstatat@plt+0x2ce4>
  404824:	ldr	w8, [sp, #24]
  404828:	subs	w9, w8, #0x3c
  40482c:	cmp	w9, #0x2
  404830:	cset	w9, ls  // ls = plast
  404834:	eor	w9, w9, #0x1
  404838:	tbnz	w9, #0, 404938 <__fxstatat@plt+0x2df8>
  40483c:	b	404840 <__fxstatat@plt+0x2d00>
  404840:	ldurb	w8, [x29, #-115]
  404844:	tbnz	w8, #0, 40484c <__fxstatat@plt+0x2d0c>
  404848:	b	404850 <__fxstatat@plt+0x2d10>
  40484c:	b	4053f0 <__fxstatat@plt+0x38b0>
  404850:	ldur	x8, [x29, #-32]
  404854:	ldur	x9, [x29, #-80]
  404858:	add	x9, x9, #0x2
  40485c:	add	x8, x8, x9
  404860:	ldrb	w10, [x8]
  404864:	sturb	w10, [x29, #-119]
  404868:	ldur	x8, [x29, #-80]
  40486c:	add	x8, x8, #0x2
  404870:	stur	x8, [x29, #-80]
  404874:	ldur	x8, [x29, #-88]
  404878:	ldur	x9, [x29, #-24]
  40487c:	cmp	x8, x9
  404880:	b.cs	404898 <__fxstatat@plt+0x2d58>  // b.hs, b.nlast
  404884:	ldur	x8, [x29, #-16]
  404888:	ldur	x9, [x29, #-88]
  40488c:	add	x8, x8, x9
  404890:	mov	w10, #0x3f                  	// #63
  404894:	strb	w10, [x8]
  404898:	ldur	x8, [x29, #-88]
  40489c:	add	x8, x8, #0x1
  4048a0:	stur	x8, [x29, #-88]
  4048a4:	ldur	x8, [x29, #-88]
  4048a8:	ldur	x9, [x29, #-24]
  4048ac:	cmp	x8, x9
  4048b0:	b.cs	4048c8 <__fxstatat@plt+0x2d88>  // b.hs, b.nlast
  4048b4:	ldur	x8, [x29, #-16]
  4048b8:	ldur	x9, [x29, #-88]
  4048bc:	add	x8, x8, x9
  4048c0:	mov	w10, #0x22                  	// #34
  4048c4:	strb	w10, [x8]
  4048c8:	ldur	x8, [x29, #-88]
  4048cc:	add	x8, x8, #0x1
  4048d0:	stur	x8, [x29, #-88]
  4048d4:	ldur	x8, [x29, #-88]
  4048d8:	ldur	x9, [x29, #-24]
  4048dc:	cmp	x8, x9
  4048e0:	b.cs	4048f8 <__fxstatat@plt+0x2db8>  // b.hs, b.nlast
  4048e4:	ldur	x8, [x29, #-16]
  4048e8:	ldur	x9, [x29, #-88]
  4048ec:	add	x8, x8, x9
  4048f0:	mov	w10, #0x22                  	// #34
  4048f4:	strb	w10, [x8]
  4048f8:	ldur	x8, [x29, #-88]
  4048fc:	add	x8, x8, #0x1
  404900:	stur	x8, [x29, #-88]
  404904:	ldur	x8, [x29, #-88]
  404908:	ldur	x9, [x29, #-24]
  40490c:	cmp	x8, x9
  404910:	b.cs	404928 <__fxstatat@plt+0x2de8>  // b.hs, b.nlast
  404914:	ldur	x8, [x29, #-16]
  404918:	ldur	x9, [x29, #-88]
  40491c:	add	x8, x8, x9
  404920:	mov	w10, #0x3f                  	// #63
  404924:	strb	w10, [x8]
  404928:	ldur	x8, [x29, #-88]
  40492c:	add	x8, x8, #0x1
  404930:	stur	x8, [x29, #-88]
  404934:	b	404938 <__fxstatat@plt+0x2df8>
  404938:	b	40493c <__fxstatat@plt+0x2dfc>
  40493c:	b	405088 <__fxstatat@plt+0x3548>
  404940:	mov	w8, #0x61                  	// #97
  404944:	sturb	w8, [x29, #-120]
  404948:	b	4049fc <__fxstatat@plt+0x2ebc>
  40494c:	mov	w8, #0x62                  	// #98
  404950:	sturb	w8, [x29, #-120]
  404954:	b	4049fc <__fxstatat@plt+0x2ebc>
  404958:	mov	w8, #0x66                  	// #102
  40495c:	sturb	w8, [x29, #-120]
  404960:	b	4049fc <__fxstatat@plt+0x2ebc>
  404964:	mov	w8, #0x6e                  	// #110
  404968:	sturb	w8, [x29, #-120]
  40496c:	b	4049e0 <__fxstatat@plt+0x2ea0>
  404970:	mov	w8, #0x72                  	// #114
  404974:	sturb	w8, [x29, #-120]
  404978:	b	4049e0 <__fxstatat@plt+0x2ea0>
  40497c:	mov	w8, #0x74                  	// #116
  404980:	sturb	w8, [x29, #-120]
  404984:	b	4049e0 <__fxstatat@plt+0x2ea0>
  404988:	mov	w8, #0x76                  	// #118
  40498c:	sturb	w8, [x29, #-120]
  404990:	b	4049fc <__fxstatat@plt+0x2ebc>
  404994:	ldurb	w8, [x29, #-119]
  404998:	sturb	w8, [x29, #-120]
  40499c:	ldur	w8, [x29, #-44]
  4049a0:	cmp	w8, #0x2
  4049a4:	b.ne	4049bc <__fxstatat@plt+0x2e7c>  // b.any
  4049a8:	ldurb	w8, [x29, #-115]
  4049ac:	tbnz	w8, #0, 4049b4 <__fxstatat@plt+0x2e74>
  4049b0:	b	4049b8 <__fxstatat@plt+0x2e78>
  4049b4:	b	4053f0 <__fxstatat@plt+0x38b0>
  4049b8:	b	4051ec <__fxstatat@plt+0x36ac>
  4049bc:	ldurb	w8, [x29, #-113]
  4049c0:	tbnz	w8, #0, 4049c8 <__fxstatat@plt+0x2e88>
  4049c4:	b	4049e0 <__fxstatat@plt+0x2ea0>
  4049c8:	ldurb	w8, [x29, #-115]
  4049cc:	tbnz	w8, #0, 4049d4 <__fxstatat@plt+0x2e94>
  4049d0:	b	4049e0 <__fxstatat@plt+0x2ea0>
  4049d4:	ldur	x8, [x29, #-112]
  4049d8:	cbz	x8, 4049e0 <__fxstatat@plt+0x2ea0>
  4049dc:	b	4051ec <__fxstatat@plt+0x36ac>
  4049e0:	ldur	w8, [x29, #-44]
  4049e4:	cmp	w8, #0x2
  4049e8:	b.ne	4049fc <__fxstatat@plt+0x2ebc>  // b.any
  4049ec:	ldurb	w8, [x29, #-115]
  4049f0:	tbnz	w8, #0, 4049f8 <__fxstatat@plt+0x2eb8>
  4049f4:	b	4049fc <__fxstatat@plt+0x2ebc>
  4049f8:	b	4053f0 <__fxstatat@plt+0x38b0>
  4049fc:	ldurb	w8, [x29, #-113]
  404a00:	tbnz	w8, #0, 404a08 <__fxstatat@plt+0x2ec8>
  404a04:	b	404a14 <__fxstatat@plt+0x2ed4>
  404a08:	ldurb	w8, [x29, #-120]
  404a0c:	sturb	w8, [x29, #-119]
  404a10:	b	4050f8 <__fxstatat@plt+0x35b8>
  404a14:	b	405088 <__fxstatat@plt+0x3548>
  404a18:	ldur	x8, [x29, #-40]
  404a1c:	mov	x9, #0xffffffffffffffff    	// #-1
  404a20:	cmp	x8, x9
  404a24:	b.ne	404a38 <__fxstatat@plt+0x2ef8>  // b.any
  404a28:	ldur	x8, [x29, #-32]
  404a2c:	ldrb	w9, [x8, #1]
  404a30:	cbz	w9, 404a48 <__fxstatat@plt+0x2f08>
  404a34:	b	404a44 <__fxstatat@plt+0x2f04>
  404a38:	ldur	x8, [x29, #-40]
  404a3c:	cmp	x8, #0x1
  404a40:	b.eq	404a48 <__fxstatat@plt+0x2f08>  // b.none
  404a44:	b	405088 <__fxstatat@plt+0x3548>
  404a48:	ldur	x8, [x29, #-80]
  404a4c:	cbz	x8, 404a54 <__fxstatat@plt+0x2f14>
  404a50:	b	405088 <__fxstatat@plt+0x3548>
  404a54:	mov	w8, #0x1                   	// #1
  404a58:	sturb	w8, [x29, #-123]
  404a5c:	ldur	w8, [x29, #-44]
  404a60:	cmp	w8, #0x2
  404a64:	b.ne	404a78 <__fxstatat@plt+0x2f38>  // b.any
  404a68:	ldurb	w8, [x29, #-115]
  404a6c:	tbnz	w8, #0, 404a74 <__fxstatat@plt+0x2f34>
  404a70:	b	404a78 <__fxstatat@plt+0x2f38>
  404a74:	b	4053f0 <__fxstatat@plt+0x38b0>
  404a78:	b	405088 <__fxstatat@plt+0x3548>
  404a7c:	mov	w8, #0x1                   	// #1
  404a80:	sturb	w8, [x29, #-117]
  404a84:	sturb	w8, [x29, #-123]
  404a88:	ldur	w8, [x29, #-44]
  404a8c:	cmp	w8, #0x2
  404a90:	b.ne	404b58 <__fxstatat@plt+0x3018>  // b.any
  404a94:	ldurb	w8, [x29, #-115]
  404a98:	tbnz	w8, #0, 404aa0 <__fxstatat@plt+0x2f60>
  404a9c:	b	404aa4 <__fxstatat@plt+0x2f64>
  404aa0:	b	4053f0 <__fxstatat@plt+0x38b0>
  404aa4:	ldur	x8, [x29, #-24]
  404aa8:	cbz	x8, 404ac0 <__fxstatat@plt+0x2f80>
  404aac:	ldur	x8, [x29, #-96]
  404ab0:	cbnz	x8, 404ac0 <__fxstatat@plt+0x2f80>
  404ab4:	ldur	x8, [x29, #-24]
  404ab8:	stur	x8, [x29, #-96]
  404abc:	stur	xzr, [x29, #-24]
  404ac0:	ldur	x8, [x29, #-88]
  404ac4:	ldur	x9, [x29, #-24]
  404ac8:	cmp	x8, x9
  404acc:	b.cs	404ae4 <__fxstatat@plt+0x2fa4>  // b.hs, b.nlast
  404ad0:	ldur	x8, [x29, #-16]
  404ad4:	ldur	x9, [x29, #-88]
  404ad8:	add	x8, x8, x9
  404adc:	mov	w10, #0x27                  	// #39
  404ae0:	strb	w10, [x8]
  404ae4:	ldur	x8, [x29, #-88]
  404ae8:	add	x8, x8, #0x1
  404aec:	stur	x8, [x29, #-88]
  404af0:	ldur	x8, [x29, #-88]
  404af4:	ldur	x9, [x29, #-24]
  404af8:	cmp	x8, x9
  404afc:	b.cs	404b14 <__fxstatat@plt+0x2fd4>  // b.hs, b.nlast
  404b00:	ldur	x8, [x29, #-16]
  404b04:	ldur	x9, [x29, #-88]
  404b08:	add	x8, x8, x9
  404b0c:	mov	w10, #0x5c                  	// #92
  404b10:	strb	w10, [x8]
  404b14:	ldur	x8, [x29, #-88]
  404b18:	add	x8, x8, #0x1
  404b1c:	stur	x8, [x29, #-88]
  404b20:	ldur	x8, [x29, #-88]
  404b24:	ldur	x9, [x29, #-24]
  404b28:	cmp	x8, x9
  404b2c:	b.cs	404b44 <__fxstatat@plt+0x3004>  // b.hs, b.nlast
  404b30:	ldur	x8, [x29, #-16]
  404b34:	ldur	x9, [x29, #-88]
  404b38:	add	x8, x8, x9
  404b3c:	mov	w10, #0x27                  	// #39
  404b40:	strb	w10, [x8]
  404b44:	ldur	x8, [x29, #-88]
  404b48:	add	x8, x8, #0x1
  404b4c:	stur	x8, [x29, #-88]
  404b50:	mov	w8, #0x0                   	// #0
  404b54:	sturb	w8, [x29, #-116]
  404b58:	b	405088 <__fxstatat@plt+0x3548>
  404b5c:	mov	w8, #0x1                   	// #1
  404b60:	sturb	w8, [x29, #-123]
  404b64:	b	405088 <__fxstatat@plt+0x3548>
  404b68:	ldurb	w8, [x29, #-114]
  404b6c:	tbnz	w8, #0, 404b74 <__fxstatat@plt+0x3034>
  404b70:	b	404ba0 <__fxstatat@plt+0x3060>
  404b74:	mov	x8, #0x1                   	// #1
  404b78:	str	x8, [sp, #136]
  404b7c:	bl	4019c0 <__ctype_b_loc@plt>
  404b80:	ldr	x8, [x0]
  404b84:	ldurb	w9, [x29, #-119]
  404b88:	ldrh	w9, [x8, w9, sxtw #1]
  404b8c:	tst	w9, #0x4000
  404b90:	cset	w9, ne  // ne = any
  404b94:	and	w9, w9, #0x1
  404b98:	strb	w9, [sp, #135]
  404b9c:	b	404d8c <__fxstatat@plt+0x324c>
  404ba0:	str	xzr, [sp, #120]
  404ba4:	str	xzr, [sp, #136]
  404ba8:	mov	w8, #0x1                   	// #1
  404bac:	strb	w8, [sp, #135]
  404bb0:	ldur	x9, [x29, #-40]
  404bb4:	mov	x10, #0xffffffffffffffff    	// #-1
  404bb8:	cmp	x9, x10
  404bbc:	b.ne	404bcc <__fxstatat@plt+0x308c>  // b.any
  404bc0:	ldur	x0, [x29, #-32]
  404bc4:	bl	401760 <strlen@plt>
  404bc8:	stur	x0, [x29, #-40]
  404bcc:	ldur	x8, [x29, #-32]
  404bd0:	ldur	x9, [x29, #-80]
  404bd4:	ldr	x10, [sp, #136]
  404bd8:	add	x9, x9, x10
  404bdc:	add	x1, x8, x9
  404be0:	ldur	x8, [x29, #-40]
  404be4:	ldur	x9, [x29, #-80]
  404be8:	ldr	x10, [sp, #136]
  404bec:	add	x9, x9, x10
  404bf0:	subs	x2, x8, x9
  404bf4:	add	x0, sp, #0x74
  404bf8:	add	x3, sp, #0x78
  404bfc:	bl	40aa44 <__fxstatat@plt+0x8f04>
  404c00:	str	x0, [sp, #104]
  404c04:	ldr	x8, [sp, #104]
  404c08:	cbnz	x8, 404c10 <__fxstatat@plt+0x30d0>
  404c0c:	b	404d8c <__fxstatat@plt+0x324c>
  404c10:	ldr	x8, [sp, #104]
  404c14:	mov	x9, #0xffffffffffffffff    	// #-1
  404c18:	cmp	x8, x9
  404c1c:	b.ne	404c2c <__fxstatat@plt+0x30ec>  // b.any
  404c20:	mov	w8, #0x0                   	// #0
  404c24:	strb	w8, [sp, #135]
  404c28:	b	404d8c <__fxstatat@plt+0x324c>
  404c2c:	ldr	x8, [sp, #104]
  404c30:	mov	x9, #0xfffffffffffffffe    	// #-2
  404c34:	cmp	x8, x9
  404c38:	b.ne	404ca4 <__fxstatat@plt+0x3164>  // b.any
  404c3c:	mov	w8, #0x0                   	// #0
  404c40:	strb	w8, [sp, #135]
  404c44:	ldur	x8, [x29, #-80]
  404c48:	ldr	x9, [sp, #136]
  404c4c:	add	x8, x8, x9
  404c50:	ldur	x9, [x29, #-40]
  404c54:	mov	w10, #0x0                   	// #0
  404c58:	cmp	x8, x9
  404c5c:	str	w10, [sp, #20]
  404c60:	b.cs	404c84 <__fxstatat@plt+0x3144>  // b.hs, b.nlast
  404c64:	ldur	x8, [x29, #-32]
  404c68:	ldur	x9, [x29, #-80]
  404c6c:	ldr	x10, [sp, #136]
  404c70:	add	x9, x9, x10
  404c74:	ldrb	w11, [x8, x9]
  404c78:	cmp	w11, #0x0
  404c7c:	cset	w11, ne  // ne = any
  404c80:	str	w11, [sp, #20]
  404c84:	ldr	w8, [sp, #20]
  404c88:	tbnz	w8, #0, 404c90 <__fxstatat@plt+0x3150>
  404c8c:	b	404ca0 <__fxstatat@plt+0x3160>
  404c90:	ldr	x8, [sp, #136]
  404c94:	add	x8, x8, #0x1
  404c98:	str	x8, [sp, #136]
  404c9c:	b	404c44 <__fxstatat@plt+0x3104>
  404ca0:	b	404d8c <__fxstatat@plt+0x324c>
  404ca4:	ldurb	w8, [x29, #-115]
  404ca8:	tbnz	w8, #0, 404cb0 <__fxstatat@plt+0x3170>
  404cac:	b	404d50 <__fxstatat@plt+0x3210>
  404cb0:	ldur	w8, [x29, #-44]
  404cb4:	cmp	w8, #0x2
  404cb8:	b.ne	404d50 <__fxstatat@plt+0x3210>  // b.any
  404cbc:	mov	x8, #0x1                   	// #1
  404cc0:	str	x8, [sp, #96]
  404cc4:	ldr	x8, [sp, #96]
  404cc8:	ldr	x9, [sp, #104]
  404ccc:	cmp	x8, x9
  404cd0:	b.cs	404d50 <__fxstatat@plt+0x3210>  // b.hs, b.nlast
  404cd4:	ldur	x8, [x29, #-32]
  404cd8:	ldur	x9, [x29, #-80]
  404cdc:	ldr	x10, [sp, #136]
  404ce0:	add	x9, x9, x10
  404ce4:	ldr	x10, [sp, #96]
  404ce8:	add	x9, x9, x10
  404cec:	ldrb	w11, [x8, x9]
  404cf0:	subs	w12, w11, #0x5b
  404cf4:	cmp	w12, #0x1
  404cf8:	str	w11, [sp, #16]
  404cfc:	b.ls	404d3c <__fxstatat@plt+0x31fc>  // b.plast
  404d00:	b	404d04 <__fxstatat@plt+0x31c4>
  404d04:	ldr	w8, [sp, #16]
  404d08:	cmp	w8, #0x5e
  404d0c:	b.eq	404d3c <__fxstatat@plt+0x31fc>  // b.none
  404d10:	b	404d14 <__fxstatat@plt+0x31d4>
  404d14:	ldr	w8, [sp, #16]
  404d18:	cmp	w8, #0x60
  404d1c:	b.eq	404d3c <__fxstatat@plt+0x31fc>  // b.none
  404d20:	b	404d24 <__fxstatat@plt+0x31e4>
  404d24:	ldr	w8, [sp, #16]
  404d28:	cmp	w8, #0x7c
  404d2c:	cset	w9, eq  // eq = none
  404d30:	eor	w9, w9, #0x1
  404d34:	tbnz	w9, #0, 404d40 <__fxstatat@plt+0x3200>
  404d38:	b	404d3c <__fxstatat@plt+0x31fc>
  404d3c:	b	4053f0 <__fxstatat@plt+0x38b0>
  404d40:	ldr	x8, [sp, #96]
  404d44:	add	x8, x8, #0x1
  404d48:	str	x8, [sp, #96]
  404d4c:	b	404cc4 <__fxstatat@plt+0x3184>
  404d50:	ldr	w0, [sp, #116]
  404d54:	bl	401a90 <iswprint@plt>
  404d58:	cbnz	w0, 404d64 <__fxstatat@plt+0x3224>
  404d5c:	mov	w8, #0x0                   	// #0
  404d60:	strb	w8, [sp, #135]
  404d64:	ldr	x8, [sp, #104]
  404d68:	ldr	x9, [sp, #136]
  404d6c:	add	x8, x9, x8
  404d70:	str	x8, [sp, #136]
  404d74:	add	x0, sp, #0x78
  404d78:	bl	401960 <mbsinit@plt>
  404d7c:	cmp	w0, #0x0
  404d80:	cset	w8, ne  // ne = any
  404d84:	eor	w8, w8, #0x1
  404d88:	tbnz	w8, #0, 404bcc <__fxstatat@plt+0x308c>
  404d8c:	ldrb	w8, [sp, #135]
  404d90:	and	w8, w8, #0x1
  404d94:	sturb	w8, [x29, #-123]
  404d98:	ldr	x9, [sp, #136]
  404d9c:	mov	x10, #0x1                   	// #1
  404da0:	cmp	x10, x9
  404da4:	b.cc	404dbc <__fxstatat@plt+0x327c>  // b.lo, b.ul, b.last
  404da8:	ldurb	w8, [x29, #-113]
  404dac:	tbnz	w8, #0, 404db4 <__fxstatat@plt+0x3274>
  404db0:	b	405088 <__fxstatat@plt+0x3548>
  404db4:	ldrb	w8, [sp, #135]
  404db8:	tbnz	w8, #0, 405088 <__fxstatat@plt+0x3548>
  404dbc:	ldur	x8, [x29, #-80]
  404dc0:	ldr	x9, [sp, #136]
  404dc4:	add	x8, x8, x9
  404dc8:	str	x8, [sp, #88]
  404dcc:	ldurb	w8, [x29, #-113]
  404dd0:	tbnz	w8, #0, 404dd8 <__fxstatat@plt+0x3298>
  404dd4:	b	404f5c <__fxstatat@plt+0x341c>
  404dd8:	ldrb	w8, [sp, #135]
  404ddc:	tbnz	w8, #0, 404f5c <__fxstatat@plt+0x341c>
  404de0:	ldurb	w8, [x29, #-115]
  404de4:	tbnz	w8, #0, 404dec <__fxstatat@plt+0x32ac>
  404de8:	b	404df0 <__fxstatat@plt+0x32b0>
  404dec:	b	4053f0 <__fxstatat@plt+0x38b0>
  404df0:	mov	w8, #0x1                   	// #1
  404df4:	sturb	w8, [x29, #-122]
  404df8:	ldur	w8, [x29, #-44]
  404dfc:	cmp	w8, #0x2
  404e00:	b.ne	404ea4 <__fxstatat@plt+0x3364>  // b.any
  404e04:	ldurb	w8, [x29, #-116]
  404e08:	tbnz	w8, #0, 404ea4 <__fxstatat@plt+0x3364>
  404e0c:	ldur	x8, [x29, #-88]
  404e10:	ldur	x9, [x29, #-24]
  404e14:	cmp	x8, x9
  404e18:	b.cs	404e30 <__fxstatat@plt+0x32f0>  // b.hs, b.nlast
  404e1c:	ldur	x8, [x29, #-16]
  404e20:	ldur	x9, [x29, #-88]
  404e24:	add	x8, x8, x9
  404e28:	mov	w10, #0x27                  	// #39
  404e2c:	strb	w10, [x8]
  404e30:	ldur	x8, [x29, #-88]
  404e34:	add	x8, x8, #0x1
  404e38:	stur	x8, [x29, #-88]
  404e3c:	ldur	x8, [x29, #-88]
  404e40:	ldur	x9, [x29, #-24]
  404e44:	cmp	x8, x9
  404e48:	b.cs	404e60 <__fxstatat@plt+0x3320>  // b.hs, b.nlast
  404e4c:	ldur	x8, [x29, #-16]
  404e50:	ldur	x9, [x29, #-88]
  404e54:	add	x8, x8, x9
  404e58:	mov	w10, #0x24                  	// #36
  404e5c:	strb	w10, [x8]
  404e60:	ldur	x8, [x29, #-88]
  404e64:	add	x8, x8, #0x1
  404e68:	stur	x8, [x29, #-88]
  404e6c:	ldur	x8, [x29, #-88]
  404e70:	ldur	x9, [x29, #-24]
  404e74:	cmp	x8, x9
  404e78:	b.cs	404e90 <__fxstatat@plt+0x3350>  // b.hs, b.nlast
  404e7c:	ldur	x8, [x29, #-16]
  404e80:	ldur	x9, [x29, #-88]
  404e84:	add	x8, x8, x9
  404e88:	mov	w10, #0x27                  	// #39
  404e8c:	strb	w10, [x8]
  404e90:	ldur	x8, [x29, #-88]
  404e94:	add	x8, x8, #0x1
  404e98:	stur	x8, [x29, #-88]
  404e9c:	mov	w8, #0x1                   	// #1
  404ea0:	sturb	w8, [x29, #-116]
  404ea4:	ldur	x8, [x29, #-88]
  404ea8:	ldur	x9, [x29, #-24]
  404eac:	cmp	x8, x9
  404eb0:	b.cs	404ec8 <__fxstatat@plt+0x3388>  // b.hs, b.nlast
  404eb4:	ldur	x8, [x29, #-16]
  404eb8:	ldur	x9, [x29, #-88]
  404ebc:	add	x8, x8, x9
  404ec0:	mov	w10, #0x5c                  	// #92
  404ec4:	strb	w10, [x8]
  404ec8:	ldur	x8, [x29, #-88]
  404ecc:	add	x8, x8, #0x1
  404ed0:	stur	x8, [x29, #-88]
  404ed4:	ldur	x8, [x29, #-88]
  404ed8:	ldur	x9, [x29, #-24]
  404edc:	cmp	x8, x9
  404ee0:	b.cs	404f00 <__fxstatat@plt+0x33c0>  // b.hs, b.nlast
  404ee4:	ldurb	w8, [x29, #-119]
  404ee8:	asr	w8, w8, #6
  404eec:	add	w8, w8, #0x30
  404ef0:	ldur	x9, [x29, #-16]
  404ef4:	ldur	x10, [x29, #-88]
  404ef8:	add	x9, x9, x10
  404efc:	strb	w8, [x9]
  404f00:	ldur	x8, [x29, #-88]
  404f04:	add	x8, x8, #0x1
  404f08:	stur	x8, [x29, #-88]
  404f0c:	ldur	x8, [x29, #-88]
  404f10:	ldur	x9, [x29, #-24]
  404f14:	cmp	x8, x9
  404f18:	b.cs	404f3c <__fxstatat@plt+0x33fc>  // b.hs, b.nlast
  404f1c:	ldurb	w8, [x29, #-119]
  404f20:	asr	w8, w8, #3
  404f24:	and	w8, w8, #0x7
  404f28:	add	w8, w8, #0x30
  404f2c:	ldur	x9, [x29, #-16]
  404f30:	ldur	x10, [x29, #-88]
  404f34:	add	x9, x9, x10
  404f38:	strb	w8, [x9]
  404f3c:	ldur	x8, [x29, #-88]
  404f40:	add	x8, x8, #0x1
  404f44:	stur	x8, [x29, #-88]
  404f48:	ldurb	w8, [x29, #-119]
  404f4c:	and	w8, w8, #0x7
  404f50:	add	w8, w8, #0x30
  404f54:	sturb	w8, [x29, #-119]
  404f58:	b	404fa0 <__fxstatat@plt+0x3460>
  404f5c:	ldurb	w8, [x29, #-121]
  404f60:	tbnz	w8, #0, 404f68 <__fxstatat@plt+0x3428>
  404f64:	b	404fa0 <__fxstatat@plt+0x3460>
  404f68:	ldur	x8, [x29, #-88]
  404f6c:	ldur	x9, [x29, #-24]
  404f70:	cmp	x8, x9
  404f74:	b.cs	404f8c <__fxstatat@plt+0x344c>  // b.hs, b.nlast
  404f78:	ldur	x8, [x29, #-16]
  404f7c:	ldur	x9, [x29, #-88]
  404f80:	add	x8, x8, x9
  404f84:	mov	w10, #0x5c                  	// #92
  404f88:	strb	w10, [x8]
  404f8c:	ldur	x8, [x29, #-88]
  404f90:	add	x8, x8, #0x1
  404f94:	stur	x8, [x29, #-88]
  404f98:	mov	w8, #0x0                   	// #0
  404f9c:	sturb	w8, [x29, #-121]
  404fa0:	ldr	x8, [sp, #88]
  404fa4:	ldur	x9, [x29, #-80]
  404fa8:	add	x9, x9, #0x1
  404fac:	cmp	x8, x9
  404fb0:	b.hi	404fb8 <__fxstatat@plt+0x3478>  // b.pmore
  404fb4:	b	405084 <__fxstatat@plt+0x3544>
  404fb8:	ldurb	w8, [x29, #-116]
  404fbc:	tbnz	w8, #0, 404fc4 <__fxstatat@plt+0x3484>
  404fc0:	b	405034 <__fxstatat@plt+0x34f4>
  404fc4:	ldurb	w8, [x29, #-122]
  404fc8:	tbnz	w8, #0, 405034 <__fxstatat@plt+0x34f4>
  404fcc:	ldur	x8, [x29, #-88]
  404fd0:	ldur	x9, [x29, #-24]
  404fd4:	cmp	x8, x9
  404fd8:	b.cs	404ff0 <__fxstatat@plt+0x34b0>  // b.hs, b.nlast
  404fdc:	ldur	x8, [x29, #-16]
  404fe0:	ldur	x9, [x29, #-88]
  404fe4:	add	x8, x8, x9
  404fe8:	mov	w10, #0x27                  	// #39
  404fec:	strb	w10, [x8]
  404ff0:	ldur	x8, [x29, #-88]
  404ff4:	add	x8, x8, #0x1
  404ff8:	stur	x8, [x29, #-88]
  404ffc:	ldur	x8, [x29, #-88]
  405000:	ldur	x9, [x29, #-24]
  405004:	cmp	x8, x9
  405008:	b.cs	405020 <__fxstatat@plt+0x34e0>  // b.hs, b.nlast
  40500c:	ldur	x8, [x29, #-16]
  405010:	ldur	x9, [x29, #-88]
  405014:	add	x8, x8, x9
  405018:	mov	w10, #0x27                  	// #39
  40501c:	strb	w10, [x8]
  405020:	ldur	x8, [x29, #-88]
  405024:	add	x8, x8, #0x1
  405028:	stur	x8, [x29, #-88]
  40502c:	mov	w8, #0x0                   	// #0
  405030:	sturb	w8, [x29, #-116]
  405034:	ldur	x8, [x29, #-88]
  405038:	ldur	x9, [x29, #-24]
  40503c:	cmp	x8, x9
  405040:	b.cs	405058 <__fxstatat@plt+0x3518>  // b.hs, b.nlast
  405044:	ldurb	w8, [x29, #-119]
  405048:	ldur	x9, [x29, #-16]
  40504c:	ldur	x10, [x29, #-88]
  405050:	add	x9, x9, x10
  405054:	strb	w8, [x9]
  405058:	ldur	x8, [x29, #-88]
  40505c:	add	x8, x8, #0x1
  405060:	stur	x8, [x29, #-88]
  405064:	ldur	x8, [x29, #-32]
  405068:	ldur	x9, [x29, #-80]
  40506c:	add	x9, x9, #0x1
  405070:	stur	x9, [x29, #-80]
  405074:	add	x8, x8, x9
  405078:	ldrb	w10, [x8]
  40507c:	sturb	w10, [x29, #-119]
  405080:	b	404dcc <__fxstatat@plt+0x328c>
  405084:	b	4051ec <__fxstatat@plt+0x36ac>
  405088:	ldurb	w8, [x29, #-113]
  40508c:	tbnz	w8, #0, 405094 <__fxstatat@plt+0x3554>
  405090:	b	4050a0 <__fxstatat@plt+0x3560>
  405094:	ldur	w8, [x29, #-44]
  405098:	cmp	w8, #0x2
  40509c:	b.ne	4050ac <__fxstatat@plt+0x356c>  // b.any
  4050a0:	ldurb	w8, [x29, #-115]
  4050a4:	tbnz	w8, #0, 4050ac <__fxstatat@plt+0x356c>
  4050a8:	b	4050ec <__fxstatat@plt+0x35ac>
  4050ac:	ldur	x8, [x29, #-56]
  4050b0:	cbz	x8, 4050ec <__fxstatat@plt+0x35ac>
  4050b4:	ldur	x8, [x29, #-56]
  4050b8:	ldurb	w9, [x29, #-119]
  4050bc:	mov	w10, w9
  4050c0:	mov	x11, #0x20                  	// #32
  4050c4:	udiv	x10, x10, x11
  4050c8:	ldr	w9, [x8, x10, lsl #2]
  4050cc:	ldurb	w12, [x29, #-119]
  4050d0:	mov	w8, w12
  4050d4:	udiv	x10, x8, x11
  4050d8:	mul	x10, x10, x11
  4050dc:	subs	x8, x8, x10
  4050e0:	lsr	w8, w9, w8
  4050e4:	and	w8, w8, #0x1
  4050e8:	cbnz	w8, 4050f8 <__fxstatat@plt+0x35b8>
  4050ec:	ldurb	w8, [x29, #-121]
  4050f0:	tbnz	w8, #0, 4050f8 <__fxstatat@plt+0x35b8>
  4050f4:	b	4051ec <__fxstatat@plt+0x36ac>
  4050f8:	ldurb	w8, [x29, #-115]
  4050fc:	tbnz	w8, #0, 405104 <__fxstatat@plt+0x35c4>
  405100:	b	405108 <__fxstatat@plt+0x35c8>
  405104:	b	4053f0 <__fxstatat@plt+0x38b0>
  405108:	mov	w8, #0x1                   	// #1
  40510c:	sturb	w8, [x29, #-122]
  405110:	ldur	w8, [x29, #-44]
  405114:	cmp	w8, #0x2
  405118:	b.ne	4051bc <__fxstatat@plt+0x367c>  // b.any
  40511c:	ldurb	w8, [x29, #-116]
  405120:	tbnz	w8, #0, 4051bc <__fxstatat@plt+0x367c>
  405124:	ldur	x8, [x29, #-88]
  405128:	ldur	x9, [x29, #-24]
  40512c:	cmp	x8, x9
  405130:	b.cs	405148 <__fxstatat@plt+0x3608>  // b.hs, b.nlast
  405134:	ldur	x8, [x29, #-16]
  405138:	ldur	x9, [x29, #-88]
  40513c:	add	x8, x8, x9
  405140:	mov	w10, #0x27                  	// #39
  405144:	strb	w10, [x8]
  405148:	ldur	x8, [x29, #-88]
  40514c:	add	x8, x8, #0x1
  405150:	stur	x8, [x29, #-88]
  405154:	ldur	x8, [x29, #-88]
  405158:	ldur	x9, [x29, #-24]
  40515c:	cmp	x8, x9
  405160:	b.cs	405178 <__fxstatat@plt+0x3638>  // b.hs, b.nlast
  405164:	ldur	x8, [x29, #-16]
  405168:	ldur	x9, [x29, #-88]
  40516c:	add	x8, x8, x9
  405170:	mov	w10, #0x24                  	// #36
  405174:	strb	w10, [x8]
  405178:	ldur	x8, [x29, #-88]
  40517c:	add	x8, x8, #0x1
  405180:	stur	x8, [x29, #-88]
  405184:	ldur	x8, [x29, #-88]
  405188:	ldur	x9, [x29, #-24]
  40518c:	cmp	x8, x9
  405190:	b.cs	4051a8 <__fxstatat@plt+0x3668>  // b.hs, b.nlast
  405194:	ldur	x8, [x29, #-16]
  405198:	ldur	x9, [x29, #-88]
  40519c:	add	x8, x8, x9
  4051a0:	mov	w10, #0x27                  	// #39
  4051a4:	strb	w10, [x8]
  4051a8:	ldur	x8, [x29, #-88]
  4051ac:	add	x8, x8, #0x1
  4051b0:	stur	x8, [x29, #-88]
  4051b4:	mov	w8, #0x1                   	// #1
  4051b8:	sturb	w8, [x29, #-116]
  4051bc:	ldur	x8, [x29, #-88]
  4051c0:	ldur	x9, [x29, #-24]
  4051c4:	cmp	x8, x9
  4051c8:	b.cs	4051e0 <__fxstatat@plt+0x36a0>  // b.hs, b.nlast
  4051cc:	ldur	x8, [x29, #-16]
  4051d0:	ldur	x9, [x29, #-88]
  4051d4:	add	x8, x8, x9
  4051d8:	mov	w10, #0x5c                  	// #92
  4051dc:	strb	w10, [x8]
  4051e0:	ldur	x8, [x29, #-88]
  4051e4:	add	x8, x8, #0x1
  4051e8:	stur	x8, [x29, #-88]
  4051ec:	ldurb	w8, [x29, #-116]
  4051f0:	tbnz	w8, #0, 4051f8 <__fxstatat@plt+0x36b8>
  4051f4:	b	405268 <__fxstatat@plt+0x3728>
  4051f8:	ldurb	w8, [x29, #-122]
  4051fc:	tbnz	w8, #0, 405268 <__fxstatat@plt+0x3728>
  405200:	ldur	x8, [x29, #-88]
  405204:	ldur	x9, [x29, #-24]
  405208:	cmp	x8, x9
  40520c:	b.cs	405224 <__fxstatat@plt+0x36e4>  // b.hs, b.nlast
  405210:	ldur	x8, [x29, #-16]
  405214:	ldur	x9, [x29, #-88]
  405218:	add	x8, x8, x9
  40521c:	mov	w10, #0x27                  	// #39
  405220:	strb	w10, [x8]
  405224:	ldur	x8, [x29, #-88]
  405228:	add	x8, x8, #0x1
  40522c:	stur	x8, [x29, #-88]
  405230:	ldur	x8, [x29, #-88]
  405234:	ldur	x9, [x29, #-24]
  405238:	cmp	x8, x9
  40523c:	b.cs	405254 <__fxstatat@plt+0x3714>  // b.hs, b.nlast
  405240:	ldur	x8, [x29, #-16]
  405244:	ldur	x9, [x29, #-88]
  405248:	add	x8, x8, x9
  40524c:	mov	w10, #0x27                  	// #39
  405250:	strb	w10, [x8]
  405254:	ldur	x8, [x29, #-88]
  405258:	add	x8, x8, #0x1
  40525c:	stur	x8, [x29, #-88]
  405260:	mov	w8, #0x0                   	// #0
  405264:	sturb	w8, [x29, #-116]
  405268:	ldur	x8, [x29, #-88]
  40526c:	ldur	x9, [x29, #-24]
  405270:	cmp	x8, x9
  405274:	b.cs	40528c <__fxstatat@plt+0x374c>  // b.hs, b.nlast
  405278:	ldurb	w8, [x29, #-119]
  40527c:	ldur	x9, [x29, #-16]
  405280:	ldur	x10, [x29, #-88]
  405284:	add	x9, x9, x10
  405288:	strb	w8, [x9]
  40528c:	ldur	x8, [x29, #-88]
  405290:	add	x8, x8, #0x1
  405294:	stur	x8, [x29, #-88]
  405298:	ldurb	w8, [x29, #-123]
  40529c:	tbnz	w8, #0, 4052a8 <__fxstatat@plt+0x3768>
  4052a0:	mov	w8, #0x0                   	// #0
  4052a4:	sturb	w8, [x29, #-118]
  4052a8:	ldur	x8, [x29, #-80]
  4052ac:	add	x8, x8, #0x1
  4052b0:	stur	x8, [x29, #-80]
  4052b4:	b	404424 <__fxstatat@plt+0x28e4>
  4052b8:	ldur	x8, [x29, #-88]
  4052bc:	cbnz	x8, 4052dc <__fxstatat@plt+0x379c>
  4052c0:	ldur	w8, [x29, #-44]
  4052c4:	cmp	w8, #0x2
  4052c8:	b.ne	4052dc <__fxstatat@plt+0x379c>  // b.any
  4052cc:	ldurb	w8, [x29, #-115]
  4052d0:	tbnz	w8, #0, 4052d8 <__fxstatat@plt+0x3798>
  4052d4:	b	4052dc <__fxstatat@plt+0x379c>
  4052d8:	b	4053f0 <__fxstatat@plt+0x38b0>
  4052dc:	ldur	w8, [x29, #-44]
  4052e0:	cmp	w8, #0x2
  4052e4:	b.ne	405360 <__fxstatat@plt+0x3820>  // b.any
  4052e8:	ldurb	w8, [x29, #-115]
  4052ec:	tbnz	w8, #0, 405360 <__fxstatat@plt+0x3820>
  4052f0:	ldurb	w8, [x29, #-117]
  4052f4:	tbnz	w8, #0, 4052fc <__fxstatat@plt+0x37bc>
  4052f8:	b	405360 <__fxstatat@plt+0x3820>
  4052fc:	ldurb	w8, [x29, #-118]
  405300:	tbnz	w8, #0, 405308 <__fxstatat@plt+0x37c8>
  405304:	b	405340 <__fxstatat@plt+0x3800>
  405308:	ldur	x0, [x29, #-16]
  40530c:	ldur	x1, [x29, #-96]
  405310:	ldur	x2, [x29, #-32]
  405314:	ldur	x3, [x29, #-40]
  405318:	ldur	w5, [x29, #-48]
  40531c:	ldur	x6, [x29, #-56]
  405320:	ldur	x7, [x29, #-64]
  405324:	ldur	x8, [x29, #-72]
  405328:	mov	w4, #0x5                   	// #5
  40532c:	mov	x9, sp
  405330:	str	x8, [x9]
  405334:	bl	40418c <__fxstatat@plt+0x264c>
  405338:	stur	x0, [x29, #-8]
  40533c:	b	40544c <__fxstatat@plt+0x390c>
  405340:	ldur	x8, [x29, #-24]
  405344:	cbnz	x8, 405360 <__fxstatat@plt+0x3820>
  405348:	ldur	x8, [x29, #-96]
  40534c:	cbz	x8, 405360 <__fxstatat@plt+0x3820>
  405350:	ldur	x8, [x29, #-96]
  405354:	stur	x8, [x29, #-24]
  405358:	stur	xzr, [x29, #-88]
  40535c:	b	404234 <__fxstatat@plt+0x26f4>
  405360:	ldur	x8, [x29, #-104]
  405364:	cbz	x8, 4053c0 <__fxstatat@plt+0x3880>
  405368:	ldurb	w8, [x29, #-115]
  40536c:	tbnz	w8, #0, 4053c0 <__fxstatat@plt+0x3880>
  405370:	ldur	x8, [x29, #-104]
  405374:	ldrb	w9, [x8]
  405378:	cbz	w9, 4053c0 <__fxstatat@plt+0x3880>
  40537c:	ldur	x8, [x29, #-88]
  405380:	ldur	x9, [x29, #-24]
  405384:	cmp	x8, x9
  405388:	b.cs	4053a4 <__fxstatat@plt+0x3864>  // b.hs, b.nlast
  40538c:	ldur	x8, [x29, #-104]
  405390:	ldrb	w9, [x8]
  405394:	ldur	x8, [x29, #-16]
  405398:	ldur	x10, [x29, #-88]
  40539c:	add	x8, x8, x10
  4053a0:	strb	w9, [x8]
  4053a4:	ldur	x8, [x29, #-88]
  4053a8:	add	x8, x8, #0x1
  4053ac:	stur	x8, [x29, #-88]
  4053b0:	ldur	x8, [x29, #-104]
  4053b4:	add	x8, x8, #0x1
  4053b8:	stur	x8, [x29, #-104]
  4053bc:	b	405370 <__fxstatat@plt+0x3830>
  4053c0:	ldur	x8, [x29, #-88]
  4053c4:	ldur	x9, [x29, #-24]
  4053c8:	cmp	x8, x9
  4053cc:	b.cs	4053e4 <__fxstatat@plt+0x38a4>  // b.hs, b.nlast
  4053d0:	ldur	x8, [x29, #-16]
  4053d4:	ldur	x9, [x29, #-88]
  4053d8:	add	x8, x8, x9
  4053dc:	mov	w10, #0x0                   	// #0
  4053e0:	strb	w10, [x8]
  4053e4:	ldur	x8, [x29, #-88]
  4053e8:	stur	x8, [x29, #-8]
  4053ec:	b	40544c <__fxstatat@plt+0x390c>
  4053f0:	ldur	w8, [x29, #-44]
  4053f4:	cmp	w8, #0x2
  4053f8:	b.ne	405410 <__fxstatat@plt+0x38d0>  // b.any
  4053fc:	ldurb	w8, [x29, #-113]
  405400:	tbnz	w8, #0, 405408 <__fxstatat@plt+0x38c8>
  405404:	b	405410 <__fxstatat@plt+0x38d0>
  405408:	mov	w8, #0x4                   	// #4
  40540c:	stur	w8, [x29, #-44]
  405410:	ldur	x0, [x29, #-16]
  405414:	ldur	x1, [x29, #-24]
  405418:	ldur	x2, [x29, #-32]
  40541c:	ldur	x3, [x29, #-40]
  405420:	ldur	w4, [x29, #-44]
  405424:	ldur	w8, [x29, #-48]
  405428:	and	w5, w8, #0xfffffffd
  40542c:	ldur	x7, [x29, #-64]
  405430:	ldur	x9, [x29, #-72]
  405434:	mov	x10, xzr
  405438:	mov	x6, x10
  40543c:	mov	x10, sp
  405440:	str	x9, [x10]
  405444:	bl	40418c <__fxstatat@plt+0x264c>
  405448:	stur	x0, [x29, #-8]
  40544c:	ldur	x0, [x29, #-8]
  405450:	ldr	x28, [sp, #288]
  405454:	ldp	x29, x30, [sp, #272]
  405458:	add	sp, sp, #0x130
  40545c:	ret
  405460:	sub	sp, sp, #0x30
  405464:	stp	x29, x30, [sp, #32]
  405468:	add	x29, sp, #0x20
  40546c:	mov	x8, xzr
  405470:	stur	x0, [x29, #-8]
  405474:	str	x1, [sp, #16]
  405478:	str	x2, [sp, #8]
  40547c:	ldur	x0, [x29, #-8]
  405480:	ldr	x1, [sp, #16]
  405484:	ldr	x3, [sp, #8]
  405488:	mov	x2, x8
  40548c:	bl	40549c <__fxstatat@plt+0x395c>
  405490:	ldp	x29, x30, [sp, #32]
  405494:	add	sp, sp, #0x30
  405498:	ret
  40549c:	sub	sp, sp, #0x70
  4054a0:	stp	x29, x30, [sp, #96]
  4054a4:	add	x29, sp, #0x60
  4054a8:	stur	x0, [x29, #-8]
  4054ac:	stur	x1, [x29, #-16]
  4054b0:	stur	x2, [x29, #-24]
  4054b4:	stur	x3, [x29, #-32]
  4054b8:	ldur	x8, [x29, #-32]
  4054bc:	cbz	x8, 4054cc <__fxstatat@plt+0x398c>
  4054c0:	ldur	x8, [x29, #-32]
  4054c4:	str	x8, [sp, #24]
  4054c8:	b	4054d8 <__fxstatat@plt+0x3998>
  4054cc:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  4054d0:	add	x8, x8, #0x300
  4054d4:	str	x8, [sp, #24]
  4054d8:	ldr	x8, [sp, #24]
  4054dc:	stur	x8, [x29, #-40]
  4054e0:	bl	401ad0 <__errno_location@plt>
  4054e4:	ldr	w9, [x0]
  4054e8:	stur	w9, [x29, #-44]
  4054ec:	ldur	x8, [x29, #-40]
  4054f0:	ldr	w9, [x8, #4]
  4054f4:	ldur	x8, [x29, #-24]
  4054f8:	mov	x10, xzr
  4054fc:	mov	w11, #0x1                   	// #1
  405500:	mov	w12, wzr
  405504:	cmp	x8, #0x0
  405508:	csel	w11, w12, w11, ne  // ne = any
  40550c:	orr	w9, w9, w11
  405510:	str	w9, [sp, #48]
  405514:	ldur	x2, [x29, #-8]
  405518:	ldur	x3, [x29, #-16]
  40551c:	ldur	x8, [x29, #-40]
  405520:	ldr	w4, [x8]
  405524:	ldr	w5, [sp, #48]
  405528:	ldur	x8, [x29, #-40]
  40552c:	add	x6, x8, #0x8
  405530:	ldur	x8, [x29, #-40]
  405534:	ldr	x7, [x8, #40]
  405538:	ldur	x8, [x29, #-40]
  40553c:	ldr	x8, [x8, #48]
  405540:	mov	x0, x10
  405544:	mov	x1, x10
  405548:	mov	x10, sp
  40554c:	str	x8, [x10]
  405550:	bl	40418c <__fxstatat@plt+0x264c>
  405554:	add	x8, x0, #0x1
  405558:	str	x8, [sp, #40]
  40555c:	ldr	x0, [sp, #40]
  405560:	bl	406aa0 <__fxstatat@plt+0x4f60>
  405564:	str	x0, [sp, #32]
  405568:	ldr	x0, [sp, #32]
  40556c:	ldr	x1, [sp, #40]
  405570:	ldur	x2, [x29, #-8]
  405574:	ldur	x3, [x29, #-16]
  405578:	ldur	x8, [x29, #-40]
  40557c:	ldr	w4, [x8]
  405580:	ldr	w5, [sp, #48]
  405584:	ldur	x8, [x29, #-40]
  405588:	add	x6, x8, #0x8
  40558c:	ldur	x8, [x29, #-40]
  405590:	ldr	x7, [x8, #40]
  405594:	ldur	x8, [x29, #-40]
  405598:	ldr	x8, [x8, #48]
  40559c:	mov	x10, sp
  4055a0:	str	x8, [x10]
  4055a4:	bl	40418c <__fxstatat@plt+0x264c>
  4055a8:	ldur	w9, [x29, #-44]
  4055ac:	str	w9, [sp, #20]
  4055b0:	bl	401ad0 <__errno_location@plt>
  4055b4:	ldr	w9, [sp, #20]
  4055b8:	str	w9, [x0]
  4055bc:	ldur	x8, [x29, #-24]
  4055c0:	cbz	x8, 4055d4 <__fxstatat@plt+0x3a94>
  4055c4:	ldr	x8, [sp, #40]
  4055c8:	subs	x8, x8, #0x1
  4055cc:	ldur	x9, [x29, #-24]
  4055d0:	str	x8, [x9]
  4055d4:	ldr	x0, [sp, #32]
  4055d8:	ldp	x29, x30, [sp, #96]
  4055dc:	add	sp, sp, #0x70
  4055e0:	ret
  4055e4:	sub	sp, sp, #0x30
  4055e8:	stp	x29, x30, [sp, #32]
  4055ec:	add	x29, sp, #0x20
  4055f0:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  4055f4:	add	x8, x8, #0x240
  4055f8:	mov	w9, #0x1                   	// #1
  4055fc:	adrp	x10, 420000 <__fxstatat@plt+0x1e4c0>
  405600:	add	x10, x10, #0x250
  405604:	ldr	x8, [x8]
  405608:	stur	x8, [x29, #-8]
  40560c:	stur	w9, [x29, #-12]
  405610:	str	x10, [sp, #8]
  405614:	ldur	w8, [x29, #-12]
  405618:	adrp	x9, 420000 <__fxstatat@plt+0x1e4c0>
  40561c:	add	x9, x9, #0x248
  405620:	ldr	w10, [x9]
  405624:	cmp	w8, w10
  405628:	b.ge	405658 <__fxstatat@plt+0x3b18>  // b.tcont
  40562c:	ldur	x8, [x29, #-8]
  405630:	ldursw	x9, [x29, #-12]
  405634:	mov	x10, #0x10                  	// #16
  405638:	mul	x9, x10, x9
  40563c:	add	x8, x8, x9
  405640:	ldr	x0, [x8, #8]
  405644:	bl	4019e0 <free@plt>
  405648:	ldur	w8, [x29, #-12]
  40564c:	add	w8, w8, #0x1
  405650:	stur	w8, [x29, #-12]
  405654:	b	405614 <__fxstatat@plt+0x3ad4>
  405658:	ldur	x8, [x29, #-8]
  40565c:	ldr	x8, [x8, #8]
  405660:	adrp	x9, 420000 <__fxstatat@plt+0x1e4c0>
  405664:	add	x9, x9, #0x338
  405668:	cmp	x8, x9
  40566c:	b.eq	405694 <__fxstatat@plt+0x3b54>  // b.none
  405670:	ldur	x8, [x29, #-8]
  405674:	ldr	x0, [x8, #8]
  405678:	bl	4019e0 <free@plt>
  40567c:	mov	x8, #0x100                 	// #256
  405680:	ldr	x9, [sp, #8]
  405684:	str	x8, [x9]
  405688:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  40568c:	add	x8, x8, #0x338
  405690:	str	x8, [x9, #8]
  405694:	ldur	x8, [x29, #-8]
  405698:	ldr	x9, [sp, #8]
  40569c:	cmp	x8, x9
  4056a0:	b.eq	4056bc <__fxstatat@plt+0x3b7c>  // b.none
  4056a4:	ldur	x0, [x29, #-8]
  4056a8:	bl	4019e0 <free@plt>
  4056ac:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  4056b0:	add	x8, x8, #0x240
  4056b4:	ldr	x9, [sp, #8]
  4056b8:	str	x9, [x8]
  4056bc:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  4056c0:	add	x8, x8, #0x248
  4056c4:	mov	w9, #0x1                   	// #1
  4056c8:	str	w9, [x8]
  4056cc:	ldp	x29, x30, [sp, #32]
  4056d0:	add	sp, sp, #0x30
  4056d4:	ret
  4056d8:	sub	sp, sp, #0x20
  4056dc:	stp	x29, x30, [sp, #16]
  4056e0:	add	x29, sp, #0x10
  4056e4:	mov	x2, #0xffffffffffffffff    	// #-1
  4056e8:	adrp	x3, 420000 <__fxstatat@plt+0x1e4c0>
  4056ec:	add	x3, x3, #0x300
  4056f0:	stur	w0, [x29, #-4]
  4056f4:	str	x1, [sp]
  4056f8:	ldur	w0, [x29, #-4]
  4056fc:	ldr	x1, [sp]
  405700:	bl	405710 <__fxstatat@plt+0x3bd0>
  405704:	ldp	x29, x30, [sp, #16]
  405708:	add	sp, sp, #0x20
  40570c:	ret
  405710:	sub	sp, sp, #0x90
  405714:	stp	x29, x30, [sp, #128]
  405718:	add	x29, sp, #0x80
  40571c:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  405720:	add	x8, x8, #0x240
  405724:	adrp	x9, 420000 <__fxstatat@plt+0x1e4c0>
  405728:	add	x9, x9, #0x248
  40572c:	stur	w0, [x29, #-4]
  405730:	stur	x1, [x29, #-16]
  405734:	stur	x2, [x29, #-24]
  405738:	stur	x3, [x29, #-32]
  40573c:	str	x8, [sp, #32]
  405740:	str	x9, [sp, #24]
  405744:	bl	401ad0 <__errno_location@plt>
  405748:	ldr	w10, [x0]
  40574c:	stur	w10, [x29, #-36]
  405750:	ldr	x8, [sp, #32]
  405754:	ldr	x9, [x8]
  405758:	stur	x9, [x29, #-48]
  40575c:	ldur	w10, [x29, #-4]
  405760:	cmp	w10, #0x0
  405764:	cset	w10, ge  // ge = tcont
  405768:	tbnz	w10, #0, 405770 <__fxstatat@plt+0x3c30>
  40576c:	bl	401950 <abort@plt>
  405770:	ldr	x8, [sp, #24]
  405774:	ldr	w9, [x8]
  405778:	ldur	w10, [x29, #-4]
  40577c:	cmp	w9, w10
  405780:	b.gt	405874 <__fxstatat@plt+0x3d34>
  405784:	ldur	x8, [x29, #-48]
  405788:	adrp	x9, 420000 <__fxstatat@plt+0x1e4c0>
  40578c:	add	x9, x9, #0x250
  405790:	cmp	x8, x9
  405794:	cset	w10, eq  // eq = none
  405798:	and	w10, w10, #0x1
  40579c:	sturb	w10, [x29, #-49]
  4057a0:	mov	w10, #0x7ffffffe            	// #2147483646
  4057a4:	stur	w10, [x29, #-56]
  4057a8:	ldur	w10, [x29, #-56]
  4057ac:	ldur	w11, [x29, #-4]
  4057b0:	cmp	w10, w11
  4057b4:	b.ge	4057bc <__fxstatat@plt+0x3c7c>  // b.tcont
  4057b8:	bl	406bfc <__fxstatat@plt+0x50bc>
  4057bc:	ldurb	w8, [x29, #-49]
  4057c0:	tbnz	w8, #0, 4057c8 <__fxstatat@plt+0x3c88>
  4057c4:	b	4057d4 <__fxstatat@plt+0x3c94>
  4057c8:	mov	x8, xzr
  4057cc:	str	x8, [sp, #16]
  4057d0:	b	4057dc <__fxstatat@plt+0x3c9c>
  4057d4:	ldur	x8, [x29, #-48]
  4057d8:	str	x8, [sp, #16]
  4057dc:	ldr	x8, [sp, #16]
  4057e0:	ldur	w9, [x29, #-4]
  4057e4:	add	w9, w9, #0x1
  4057e8:	mov	w10, #0x10                  	// #16
  4057ec:	smull	x1, w9, w10
  4057f0:	mov	x0, x8
  4057f4:	bl	406940 <__fxstatat@plt+0x4e00>
  4057f8:	stur	x0, [x29, #-48]
  4057fc:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  405800:	add	x8, x8, #0x240
  405804:	str	x0, [x8]
  405808:	ldurb	w9, [x29, #-49]
  40580c:	tbnz	w9, #0, 405814 <__fxstatat@plt+0x3cd4>
  405810:	b	405828 <__fxstatat@plt+0x3ce8>
  405814:	ldur	x8, [x29, #-48]
  405818:	adrp	x9, 420000 <__fxstatat@plt+0x1e4c0>
  40581c:	add	x9, x9, #0x250
  405820:	ldr	q0, [x9]
  405824:	str	q0, [x8]
  405828:	ldur	x8, [x29, #-48]
  40582c:	ldr	x9, [sp, #24]
  405830:	ldrsw	x10, [x9]
  405834:	mov	x11, #0x10                  	// #16
  405838:	mul	x10, x11, x10
  40583c:	add	x0, x8, x10
  405840:	ldur	w12, [x29, #-4]
  405844:	add	w12, w12, #0x1
  405848:	ldr	w13, [x9]
  40584c:	subs	w12, w12, w13
  405850:	mov	w13, #0x10                  	// #16
  405854:	smull	x2, w12, w13
  405858:	mov	w12, wzr
  40585c:	mov	w1, w12
  405860:	bl	4018c0 <memset@plt>
  405864:	ldur	w12, [x29, #-4]
  405868:	add	w12, w12, #0x1
  40586c:	ldr	x8, [sp, #24]
  405870:	str	w12, [x8]
  405874:	ldur	x8, [x29, #-48]
  405878:	ldursw	x9, [x29, #-4]
  40587c:	mov	x10, #0x10                  	// #16
  405880:	mul	x9, x10, x9
  405884:	ldr	x8, [x8, x9]
  405888:	str	x8, [sp, #64]
  40588c:	ldur	x8, [x29, #-48]
  405890:	ldursw	x9, [x29, #-4]
  405894:	mul	x9, x10, x9
  405898:	add	x8, x8, x9
  40589c:	ldr	x8, [x8, #8]
  4058a0:	str	x8, [sp, #56]
  4058a4:	ldur	x8, [x29, #-32]
  4058a8:	ldr	w11, [x8, #4]
  4058ac:	orr	w11, w11, #0x1
  4058b0:	str	w11, [sp, #52]
  4058b4:	ldr	x0, [sp, #56]
  4058b8:	ldr	x1, [sp, #64]
  4058bc:	ldur	x2, [x29, #-16]
  4058c0:	ldur	x3, [x29, #-24]
  4058c4:	ldur	x8, [x29, #-32]
  4058c8:	ldr	w4, [x8]
  4058cc:	ldr	w5, [sp, #52]
  4058d0:	ldur	x8, [x29, #-32]
  4058d4:	add	x6, x8, #0x8
  4058d8:	ldur	x8, [x29, #-32]
  4058dc:	ldr	x7, [x8, #40]
  4058e0:	ldur	x8, [x29, #-32]
  4058e4:	ldr	x8, [x8, #48]
  4058e8:	mov	x9, sp
  4058ec:	str	x8, [x9]
  4058f0:	bl	40418c <__fxstatat@plt+0x264c>
  4058f4:	str	x0, [sp, #40]
  4058f8:	ldr	x8, [sp, #64]
  4058fc:	ldr	x9, [sp, #40]
  405900:	cmp	x8, x9
  405904:	b.hi	4059a8 <__fxstatat@plt+0x3e68>  // b.pmore
  405908:	ldr	x8, [sp, #40]
  40590c:	add	x8, x8, #0x1
  405910:	str	x8, [sp, #64]
  405914:	ldur	x9, [x29, #-48]
  405918:	ldursw	x10, [x29, #-4]
  40591c:	mov	x11, #0x10                  	// #16
  405920:	mul	x10, x11, x10
  405924:	str	x8, [x9, x10]
  405928:	ldr	x8, [sp, #56]
  40592c:	adrp	x9, 420000 <__fxstatat@plt+0x1e4c0>
  405930:	add	x9, x9, #0x338
  405934:	cmp	x8, x9
  405938:	b.eq	405944 <__fxstatat@plt+0x3e04>  // b.none
  40593c:	ldr	x0, [sp, #56]
  405940:	bl	4019e0 <free@plt>
  405944:	ldr	x0, [sp, #64]
  405948:	bl	406aa0 <__fxstatat@plt+0x4f60>
  40594c:	str	x0, [sp, #56]
  405950:	ldur	x8, [x29, #-48]
  405954:	ldursw	x9, [x29, #-4]
  405958:	mov	x10, #0x10                  	// #16
  40595c:	mul	x9, x10, x9
  405960:	add	x8, x8, x9
  405964:	str	x0, [x8, #8]
  405968:	ldr	x0, [sp, #56]
  40596c:	ldr	x1, [sp, #64]
  405970:	ldur	x2, [x29, #-16]
  405974:	ldur	x3, [x29, #-24]
  405978:	ldur	x8, [x29, #-32]
  40597c:	ldr	w4, [x8]
  405980:	ldr	w5, [sp, #52]
  405984:	ldur	x8, [x29, #-32]
  405988:	add	x6, x8, #0x8
  40598c:	ldur	x8, [x29, #-32]
  405990:	ldr	x7, [x8, #40]
  405994:	ldur	x8, [x29, #-32]
  405998:	ldr	x8, [x8, #48]
  40599c:	mov	x9, sp
  4059a0:	str	x8, [x9]
  4059a4:	bl	40418c <__fxstatat@plt+0x264c>
  4059a8:	ldur	w8, [x29, #-36]
  4059ac:	str	w8, [sp, #12]
  4059b0:	bl	401ad0 <__errno_location@plt>
  4059b4:	ldr	w8, [sp, #12]
  4059b8:	str	w8, [x0]
  4059bc:	ldr	x0, [sp, #56]
  4059c0:	ldp	x29, x30, [sp, #128]
  4059c4:	add	sp, sp, #0x90
  4059c8:	ret
  4059cc:	sub	sp, sp, #0x30
  4059d0:	stp	x29, x30, [sp, #32]
  4059d4:	add	x29, sp, #0x20
  4059d8:	adrp	x3, 420000 <__fxstatat@plt+0x1e4c0>
  4059dc:	add	x3, x3, #0x300
  4059e0:	stur	w0, [x29, #-4]
  4059e4:	str	x1, [sp, #16]
  4059e8:	str	x2, [sp, #8]
  4059ec:	ldur	w0, [x29, #-4]
  4059f0:	ldr	x1, [sp, #16]
  4059f4:	ldr	x2, [sp, #8]
  4059f8:	bl	405710 <__fxstatat@plt+0x3bd0>
  4059fc:	ldp	x29, x30, [sp, #32]
  405a00:	add	sp, sp, #0x30
  405a04:	ret
  405a08:	sub	sp, sp, #0x20
  405a0c:	stp	x29, x30, [sp, #16]
  405a10:	add	x29, sp, #0x10
  405a14:	mov	w8, wzr
  405a18:	str	x0, [sp, #8]
  405a1c:	ldr	x1, [sp, #8]
  405a20:	mov	w0, w8
  405a24:	bl	4056d8 <__fxstatat@plt+0x3b98>
  405a28:	ldp	x29, x30, [sp, #16]
  405a2c:	add	sp, sp, #0x20
  405a30:	ret
  405a34:	sub	sp, sp, #0x20
  405a38:	stp	x29, x30, [sp, #16]
  405a3c:	add	x29, sp, #0x10
  405a40:	mov	w8, wzr
  405a44:	str	x0, [sp, #8]
  405a48:	str	x1, [sp]
  405a4c:	ldr	x1, [sp, #8]
  405a50:	ldr	x2, [sp]
  405a54:	mov	w0, w8
  405a58:	bl	4059cc <__fxstatat@plt+0x3e8c>
  405a5c:	ldp	x29, x30, [sp, #16]
  405a60:	add	sp, sp, #0x20
  405a64:	ret
  405a68:	sub	sp, sp, #0x70
  405a6c:	stp	x29, x30, [sp, #96]
  405a70:	add	x29, sp, #0x60
  405a74:	mov	x8, #0xffffffffffffffff    	// #-1
  405a78:	add	x9, sp, #0x18
  405a7c:	stur	w0, [x29, #-4]
  405a80:	stur	w1, [x29, #-8]
  405a84:	stur	x2, [x29, #-16]
  405a88:	ldur	w0, [x29, #-8]
  405a8c:	str	x8, [sp, #16]
  405a90:	mov	x8, x9
  405a94:	str	x9, [sp, #8]
  405a98:	bl	405abc <__fxstatat@plt+0x3f7c>
  405a9c:	ldur	w0, [x29, #-4]
  405aa0:	ldur	x1, [x29, #-16]
  405aa4:	ldr	x2, [sp, #16]
  405aa8:	ldr	x3, [sp, #8]
  405aac:	bl	405710 <__fxstatat@plt+0x3bd0>
  405ab0:	ldp	x29, x30, [sp, #96]
  405ab4:	add	sp, sp, #0x70
  405ab8:	ret
  405abc:	sub	sp, sp, #0x20
  405ac0:	stp	x29, x30, [sp, #16]
  405ac4:	add	x29, sp, #0x10
  405ac8:	mov	x2, #0x38                  	// #56
  405acc:	stur	w0, [x29, #-4]
  405ad0:	mov	x0, x8
  405ad4:	mov	w9, wzr
  405ad8:	mov	w1, w9
  405adc:	str	x8, [sp]
  405ae0:	bl	4018c0 <memset@plt>
  405ae4:	ldur	w9, [x29, #-4]
  405ae8:	cmp	w9, #0xa
  405aec:	b.ne	405af4 <__fxstatat@plt+0x3fb4>  // b.any
  405af0:	bl	401950 <abort@plt>
  405af4:	ldur	w8, [x29, #-4]
  405af8:	ldr	x9, [sp]
  405afc:	str	w8, [x9]
  405b00:	ldp	x29, x30, [sp, #16]
  405b04:	add	sp, sp, #0x20
  405b08:	ret
  405b0c:	sub	sp, sp, #0x70
  405b10:	stp	x29, x30, [sp, #96]
  405b14:	add	x29, sp, #0x60
  405b18:	add	x8, sp, #0x10
  405b1c:	stur	w0, [x29, #-4]
  405b20:	stur	w1, [x29, #-8]
  405b24:	stur	x2, [x29, #-16]
  405b28:	stur	x3, [x29, #-24]
  405b2c:	ldur	w0, [x29, #-8]
  405b30:	str	x8, [sp, #8]
  405b34:	bl	405abc <__fxstatat@plt+0x3f7c>
  405b38:	ldur	w0, [x29, #-4]
  405b3c:	ldur	x1, [x29, #-16]
  405b40:	ldur	x2, [x29, #-24]
  405b44:	ldr	x3, [sp, #8]
  405b48:	bl	405710 <__fxstatat@plt+0x3bd0>
  405b4c:	ldp	x29, x30, [sp, #96]
  405b50:	add	sp, sp, #0x70
  405b54:	ret
  405b58:	sub	sp, sp, #0x20
  405b5c:	stp	x29, x30, [sp, #16]
  405b60:	add	x29, sp, #0x10
  405b64:	mov	w8, wzr
  405b68:	stur	w0, [x29, #-4]
  405b6c:	str	x1, [sp]
  405b70:	ldur	w1, [x29, #-4]
  405b74:	ldr	x2, [sp]
  405b78:	mov	w0, w8
  405b7c:	bl	405a68 <__fxstatat@plt+0x3f28>
  405b80:	ldp	x29, x30, [sp, #16]
  405b84:	add	sp, sp, #0x20
  405b88:	ret
  405b8c:	sub	sp, sp, #0x30
  405b90:	stp	x29, x30, [sp, #32]
  405b94:	add	x29, sp, #0x20
  405b98:	mov	w8, wzr
  405b9c:	stur	w0, [x29, #-4]
  405ba0:	str	x1, [sp, #16]
  405ba4:	str	x2, [sp, #8]
  405ba8:	ldur	w1, [x29, #-4]
  405bac:	ldr	x2, [sp, #16]
  405bb0:	ldr	x3, [sp, #8]
  405bb4:	mov	w0, w8
  405bb8:	bl	405b0c <__fxstatat@plt+0x3fcc>
  405bbc:	ldp	x29, x30, [sp, #32]
  405bc0:	add	sp, sp, #0x30
  405bc4:	ret
  405bc8:	sub	sp, sp, #0x70
  405bcc:	stp	x29, x30, [sp, #96]
  405bd0:	add	x29, sp, #0x60
  405bd4:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  405bd8:	add	x8, x8, #0x300
  405bdc:	mov	x9, #0x38                  	// #56
  405be0:	mov	w10, #0x1                   	// #1
  405be4:	mov	w11, wzr
  405be8:	add	x12, sp, #0x10
  405bec:	stur	x0, [x29, #-8]
  405bf0:	stur	x1, [x29, #-16]
  405bf4:	sturb	w2, [x29, #-17]
  405bf8:	mov	x0, x12
  405bfc:	mov	x1, x8
  405c00:	mov	x2, x9
  405c04:	str	w10, [sp, #12]
  405c08:	str	w11, [sp, #8]
  405c0c:	str	x12, [sp]
  405c10:	bl	401720 <memcpy@plt>
  405c14:	ldurb	w1, [x29, #-17]
  405c18:	ldr	x0, [sp]
  405c1c:	ldr	w2, [sp, #12]
  405c20:	bl	403f54 <__fxstatat@plt+0x2414>
  405c24:	ldur	x1, [x29, #-8]
  405c28:	ldur	x2, [x29, #-16]
  405c2c:	ldr	w10, [sp, #8]
  405c30:	mov	w0, w10
  405c34:	ldr	x3, [sp]
  405c38:	bl	405710 <__fxstatat@plt+0x3bd0>
  405c3c:	ldp	x29, x30, [sp, #96]
  405c40:	add	sp, sp, #0x70
  405c44:	ret
  405c48:	sub	sp, sp, #0x20
  405c4c:	stp	x29, x30, [sp, #16]
  405c50:	add	x29, sp, #0x10
  405c54:	mov	x8, #0xffffffffffffffff    	// #-1
  405c58:	str	x0, [sp, #8]
  405c5c:	strb	w1, [sp, #7]
  405c60:	ldr	x0, [sp, #8]
  405c64:	ldrb	w2, [sp, #7]
  405c68:	mov	x1, x8
  405c6c:	bl	405bc8 <__fxstatat@plt+0x4088>
  405c70:	ldp	x29, x30, [sp, #16]
  405c74:	add	sp, sp, #0x20
  405c78:	ret
  405c7c:	sub	sp, sp, #0x20
  405c80:	stp	x29, x30, [sp, #16]
  405c84:	add	x29, sp, #0x10
  405c88:	str	x0, [sp, #8]
  405c8c:	ldr	x0, [sp, #8]
  405c90:	mov	w1, #0x3a                  	// #58
  405c94:	bl	405c48 <__fxstatat@plt+0x4108>
  405c98:	ldp	x29, x30, [sp, #16]
  405c9c:	add	sp, sp, #0x20
  405ca0:	ret
  405ca4:	sub	sp, sp, #0x20
  405ca8:	stp	x29, x30, [sp, #16]
  405cac:	add	x29, sp, #0x10
  405cb0:	str	x0, [sp, #8]
  405cb4:	str	x1, [sp]
  405cb8:	ldr	x0, [sp, #8]
  405cbc:	ldr	x1, [sp]
  405cc0:	mov	w2, #0x3a                  	// #58
  405cc4:	bl	405bc8 <__fxstatat@plt+0x4088>
  405cc8:	ldp	x29, x30, [sp, #16]
  405ccc:	add	sp, sp, #0x20
  405cd0:	ret
  405cd4:	sub	sp, sp, #0xc0
  405cd8:	stp	x29, x30, [sp, #176]
  405cdc:	add	x29, sp, #0xb0
  405ce0:	mov	x8, #0x38                  	// #56
  405ce4:	mov	w9, #0x1                   	// #1
  405ce8:	mov	x10, #0xffffffffffffffff    	// #-1
  405cec:	sub	x11, x29, #0x48
  405cf0:	add	x12, sp, #0x30
  405cf4:	stur	w0, [x29, #-4]
  405cf8:	stur	w1, [x29, #-8]
  405cfc:	stur	x2, [x29, #-16]
  405d00:	ldur	w0, [x29, #-8]
  405d04:	str	x8, [sp, #40]
  405d08:	mov	x8, x12
  405d0c:	str	w9, [sp, #36]
  405d10:	str	x10, [sp, #24]
  405d14:	str	x11, [sp, #16]
  405d18:	str	x12, [sp, #8]
  405d1c:	bl	405abc <__fxstatat@plt+0x3f7c>
  405d20:	ldr	x0, [sp, #16]
  405d24:	ldr	x1, [sp, #8]
  405d28:	ldr	x2, [sp, #40]
  405d2c:	bl	401720 <memcpy@plt>
  405d30:	ldr	x0, [sp, #16]
  405d34:	mov	w1, #0x3a                  	// #58
  405d38:	ldr	w2, [sp, #36]
  405d3c:	bl	403f54 <__fxstatat@plt+0x2414>
  405d40:	ldur	w9, [x29, #-4]
  405d44:	ldur	x1, [x29, #-16]
  405d48:	mov	w0, w9
  405d4c:	ldr	x2, [sp, #24]
  405d50:	ldr	x3, [sp, #16]
  405d54:	bl	405710 <__fxstatat@plt+0x3bd0>
  405d58:	ldp	x29, x30, [sp, #176]
  405d5c:	add	sp, sp, #0xc0
  405d60:	ret
  405d64:	sub	sp, sp, #0x30
  405d68:	stp	x29, x30, [sp, #32]
  405d6c:	add	x29, sp, #0x20
  405d70:	mov	x4, #0xffffffffffffffff    	// #-1
  405d74:	stur	w0, [x29, #-4]
  405d78:	str	x1, [sp, #16]
  405d7c:	str	x2, [sp, #8]
  405d80:	str	x3, [sp]
  405d84:	ldur	w0, [x29, #-4]
  405d88:	ldr	x1, [sp, #16]
  405d8c:	ldr	x2, [sp, #8]
  405d90:	ldr	x3, [sp]
  405d94:	bl	405da4 <__fxstatat@plt+0x4264>
  405d98:	ldp	x29, x30, [sp, #32]
  405d9c:	add	sp, sp, #0x30
  405da0:	ret
  405da4:	sub	sp, sp, #0x80
  405da8:	stp	x29, x30, [sp, #112]
  405dac:	add	x29, sp, #0x70
  405db0:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  405db4:	add	x8, x8, #0x300
  405db8:	mov	x9, #0x38                  	// #56
  405dbc:	add	x10, sp, #0x10
  405dc0:	stur	w0, [x29, #-4]
  405dc4:	stur	x1, [x29, #-16]
  405dc8:	stur	x2, [x29, #-24]
  405dcc:	stur	x3, [x29, #-32]
  405dd0:	stur	x4, [x29, #-40]
  405dd4:	mov	x0, x10
  405dd8:	mov	x1, x8
  405ddc:	mov	x2, x9
  405de0:	str	x10, [sp, #8]
  405de4:	bl	401720 <memcpy@plt>
  405de8:	ldur	x1, [x29, #-16]
  405dec:	ldur	x2, [x29, #-24]
  405df0:	ldr	x0, [sp, #8]
  405df4:	bl	40405c <__fxstatat@plt+0x251c>
  405df8:	ldur	w0, [x29, #-4]
  405dfc:	ldur	x1, [x29, #-32]
  405e00:	ldur	x2, [x29, #-40]
  405e04:	ldr	x3, [sp, #8]
  405e08:	bl	405710 <__fxstatat@plt+0x3bd0>
  405e0c:	ldp	x29, x30, [sp, #112]
  405e10:	add	sp, sp, #0x80
  405e14:	ret
  405e18:	sub	sp, sp, #0x30
  405e1c:	stp	x29, x30, [sp, #32]
  405e20:	add	x29, sp, #0x20
  405e24:	mov	w8, wzr
  405e28:	stur	x0, [x29, #-8]
  405e2c:	str	x1, [sp, #16]
  405e30:	str	x2, [sp, #8]
  405e34:	ldur	x1, [x29, #-8]
  405e38:	ldr	x2, [sp, #16]
  405e3c:	ldr	x3, [sp, #8]
  405e40:	mov	w0, w8
  405e44:	bl	405d64 <__fxstatat@plt+0x4224>
  405e48:	ldp	x29, x30, [sp, #32]
  405e4c:	add	sp, sp, #0x30
  405e50:	ret
  405e54:	sub	sp, sp, #0x30
  405e58:	stp	x29, x30, [sp, #32]
  405e5c:	add	x29, sp, #0x20
  405e60:	mov	w8, wzr
  405e64:	stur	x0, [x29, #-8]
  405e68:	str	x1, [sp, #16]
  405e6c:	str	x2, [sp, #8]
  405e70:	str	x3, [sp]
  405e74:	ldur	x1, [x29, #-8]
  405e78:	ldr	x2, [sp, #16]
  405e7c:	ldr	x3, [sp, #8]
  405e80:	ldr	x4, [sp]
  405e84:	mov	w0, w8
  405e88:	bl	405da4 <__fxstatat@plt+0x4264>
  405e8c:	ldp	x29, x30, [sp, #32]
  405e90:	add	sp, sp, #0x30
  405e94:	ret
  405e98:	sub	sp, sp, #0x30
  405e9c:	stp	x29, x30, [sp, #32]
  405ea0:	add	x29, sp, #0x20
  405ea4:	adrp	x3, 420000 <__fxstatat@plt+0x1e4c0>
  405ea8:	add	x3, x3, #0x260
  405eac:	stur	w0, [x29, #-4]
  405eb0:	str	x1, [sp, #16]
  405eb4:	str	x2, [sp, #8]
  405eb8:	ldur	w0, [x29, #-4]
  405ebc:	ldr	x1, [sp, #16]
  405ec0:	ldr	x2, [sp, #8]
  405ec4:	bl	405710 <__fxstatat@plt+0x3bd0>
  405ec8:	ldp	x29, x30, [sp, #32]
  405ecc:	add	sp, sp, #0x30
  405ed0:	ret
  405ed4:	sub	sp, sp, #0x20
  405ed8:	stp	x29, x30, [sp, #16]
  405edc:	add	x29, sp, #0x10
  405ee0:	mov	w8, wzr
  405ee4:	str	x0, [sp, #8]
  405ee8:	str	x1, [sp]
  405eec:	ldr	x1, [sp, #8]
  405ef0:	ldr	x2, [sp]
  405ef4:	mov	w0, w8
  405ef8:	bl	405e98 <__fxstatat@plt+0x4358>
  405efc:	ldp	x29, x30, [sp, #16]
  405f00:	add	sp, sp, #0x20
  405f04:	ret
  405f08:	sub	sp, sp, #0x20
  405f0c:	stp	x29, x30, [sp, #16]
  405f10:	add	x29, sp, #0x10
  405f14:	mov	x2, #0xffffffffffffffff    	// #-1
  405f18:	stur	w0, [x29, #-4]
  405f1c:	str	x1, [sp]
  405f20:	ldur	w0, [x29, #-4]
  405f24:	ldr	x1, [sp]
  405f28:	bl	405e98 <__fxstatat@plt+0x4358>
  405f2c:	ldp	x29, x30, [sp, #16]
  405f30:	add	sp, sp, #0x20
  405f34:	ret
  405f38:	sub	sp, sp, #0x20
  405f3c:	stp	x29, x30, [sp, #16]
  405f40:	add	x29, sp, #0x10
  405f44:	mov	w8, wzr
  405f48:	str	x0, [sp, #8]
  405f4c:	ldr	x1, [sp, #8]
  405f50:	mov	w0, w8
  405f54:	bl	405f08 <__fxstatat@plt+0x43c8>
  405f58:	ldp	x29, x30, [sp, #16]
  405f5c:	add	sp, sp, #0x20
  405f60:	ret
  405f64:	sub	sp, sp, #0x40
  405f68:	stp	x29, x30, [sp, #48]
  405f6c:	add	x29, sp, #0x30
  405f70:	stur	x0, [x29, #-16]
  405f74:	stur	w1, [x29, #-20]
  405f78:	ldur	x0, [x29, #-16]
  405f7c:	bl	401b00 <gettext@plt>
  405f80:	str	x0, [sp, #16]
  405f84:	ldr	x8, [sp, #16]
  405f88:	ldur	x9, [x29, #-16]
  405f8c:	cmp	x8, x9
  405f90:	b.eq	405fa0 <__fxstatat@plt+0x4460>  // b.none
  405f94:	ldr	x8, [sp, #16]
  405f98:	stur	x8, [x29, #-8]
  405f9c:	b	406040 <__fxstatat@plt+0x4500>
  405fa0:	bl	40cb68 <__fxstatat@plt+0xb028>
  405fa4:	str	x0, [sp, #8]
  405fa8:	ldr	x0, [sp, #8]
  405fac:	adrp	x1, 40f000 <__fxstatat@plt+0xd4c0>
  405fb0:	add	x1, x1, #0x192
  405fb4:	bl	40aaec <__fxstatat@plt+0x8fac>
  405fb8:	cbnz	w0, 405fe4 <__fxstatat@plt+0x44a4>
  405fbc:	ldur	x8, [x29, #-16]
  405fc0:	ldrb	w9, [x8]
  405fc4:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  405fc8:	add	x8, x8, #0x19c
  405fcc:	adrp	x10, 40f000 <__fxstatat@plt+0xd4c0>
  405fd0:	add	x10, x10, #0x198
  405fd4:	cmp	w9, #0x60
  405fd8:	csel	x8, x10, x8, eq  // eq = none
  405fdc:	stur	x8, [x29, #-8]
  405fe0:	b	406040 <__fxstatat@plt+0x4500>
  405fe4:	ldr	x0, [sp, #8]
  405fe8:	adrp	x1, 40f000 <__fxstatat@plt+0xd4c0>
  405fec:	add	x1, x1, #0x1a0
  405ff0:	bl	40aaec <__fxstatat@plt+0x8fac>
  405ff4:	cbnz	w0, 406020 <__fxstatat@plt+0x44e0>
  405ff8:	ldur	x8, [x29, #-16]
  405ffc:	ldrb	w9, [x8]
  406000:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  406004:	add	x8, x8, #0x1ac
  406008:	adrp	x10, 40f000 <__fxstatat@plt+0xd4c0>
  40600c:	add	x10, x10, #0x1a8
  406010:	cmp	w9, #0x60
  406014:	csel	x8, x10, x8, eq  // eq = none
  406018:	stur	x8, [x29, #-8]
  40601c:	b	406040 <__fxstatat@plt+0x4500>
  406020:	ldur	w8, [x29, #-20]
  406024:	adrp	x9, 40f000 <__fxstatat@plt+0xd4c0>
  406028:	add	x9, x9, #0x190
  40602c:	adrp	x10, 40f000 <__fxstatat@plt+0xd4c0>
  406030:	add	x10, x10, #0x18c
  406034:	cmp	w8, #0x9
  406038:	csel	x9, x10, x9, eq  // eq = none
  40603c:	stur	x9, [x29, #-8]
  406040:	ldur	x0, [x29, #-8]
  406044:	ldp	x29, x30, [sp, #48]
  406048:	add	sp, sp, #0x40
  40604c:	ret
  406050:	sub	sp, sp, #0xa0
  406054:	stp	x29, x30, [sp, #144]
  406058:	add	x29, sp, #0x90
  40605c:	adrp	x8, 40e000 <__fxstatat@plt+0xc4c0>
  406060:	add	x8, x8, #0xe8d
  406064:	mov	x1, sp
  406068:	stur	x0, [x29, #-16]
  40606c:	mov	x0, x8
  406070:	bl	40de98 <__fxstatat@plt+0xc358>
  406074:	cbz	w0, 406084 <__fxstatat@plt+0x4544>
  406078:	mov	x8, xzr
  40607c:	stur	x8, [x29, #-8]
  406080:	b	4060a4 <__fxstatat@plt+0x4564>
  406084:	ldr	x8, [sp, #8]
  406088:	ldur	x9, [x29, #-16]
  40608c:	str	x8, [x9]
  406090:	ldr	x8, [sp]
  406094:	ldur	x9, [x29, #-16]
  406098:	str	x8, [x9, #8]
  40609c:	ldur	x8, [x29, #-16]
  4060a0:	stur	x8, [x29, #-8]
  4060a4:	ldur	x0, [x29, #-8]
  4060a8:	ldp	x29, x30, [sp, #144]
  4060ac:	add	sp, sp, #0xa0
  4060b0:	ret
  4060b4:	sub	sp, sp, #0x120
  4060b8:	stp	x29, x30, [sp, #256]
  4060bc:	str	x28, [sp, #272]
  4060c0:	add	x29, sp, #0x100
  4060c4:	stur	x0, [x29, #-8]
  4060c8:	stur	x1, [x29, #-16]
  4060cc:	stur	x2, [x29, #-24]
  4060d0:	stur	x3, [x29, #-32]
  4060d4:	stur	x4, [x29, #-40]
  4060d8:	stur	x5, [x29, #-48]
  4060dc:	ldur	x8, [x29, #-16]
  4060e0:	cbz	x8, 406104 <__fxstatat@plt+0x45c4>
  4060e4:	ldur	x0, [x29, #-8]
  4060e8:	ldur	x2, [x29, #-16]
  4060ec:	ldur	x3, [x29, #-24]
  4060f0:	ldur	x4, [x29, #-32]
  4060f4:	adrp	x1, 40f000 <__fxstatat@plt+0xd4c0>
  4060f8:	add	x1, x1, #0x1d8
  4060fc:	bl	401b20 <fprintf@plt>
  406100:	b	40611c <__fxstatat@plt+0x45dc>
  406104:	ldur	x0, [x29, #-8]
  406108:	ldur	x2, [x29, #-24]
  40610c:	ldur	x3, [x29, #-32]
  406110:	adrp	x1, 40f000 <__fxstatat@plt+0xd4c0>
  406114:	add	x1, x1, #0x1e4
  406118:	bl	401b20 <fprintf@plt>
  40611c:	ldur	x0, [x29, #-8]
  406120:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  406124:	add	x8, x8, #0x1eb
  406128:	stur	x0, [x29, #-56]
  40612c:	mov	x0, x8
  406130:	bl	401b00 <gettext@plt>
  406134:	ldur	x8, [x29, #-56]
  406138:	stur	x0, [x29, #-64]
  40613c:	mov	x0, x8
  406140:	adrp	x1, 40f000 <__fxstatat@plt+0xd4c0>
  406144:	add	x1, x1, #0x4b6
  406148:	ldur	x2, [x29, #-64]
  40614c:	mov	w3, #0x7e3                 	// #2019
  406150:	bl	401b20 <fprintf@plt>
  406154:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  406158:	add	x8, x8, #0x1ef
  40615c:	mov	x0, x8
  406160:	bl	401b00 <gettext@plt>
  406164:	ldur	x1, [x29, #-8]
  406168:	bl	401a70 <fputs_unlocked@plt>
  40616c:	ldur	x8, [x29, #-48]
  406170:	subs	x8, x8, #0x0
  406174:	cmp	x8, #0x9
  406178:	stur	x8, [x29, #-72]
  40617c:	b.hi	4064e4 <__fxstatat@plt+0x49a4>  // b.pmore
  406180:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  406184:	add	x8, x8, #0x1b0
  406188:	ldur	x11, [x29, #-72]
  40618c:	ldrsw	x10, [x8, x11, lsl #2]
  406190:	add	x9, x8, x10
  406194:	br	x9
  406198:	b	406570 <__fxstatat@plt+0x4a30>
  40619c:	ldur	x0, [x29, #-8]
  4061a0:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  4061a4:	add	x8, x8, #0x2bb
  4061a8:	stur	x0, [x29, #-80]
  4061ac:	mov	x0, x8
  4061b0:	bl	401b00 <gettext@plt>
  4061b4:	ldur	x8, [x29, #-40]
  4061b8:	ldr	x2, [x8]
  4061bc:	ldur	x8, [x29, #-80]
  4061c0:	stur	x0, [x29, #-88]
  4061c4:	mov	x0, x8
  4061c8:	ldur	x1, [x29, #-88]
  4061cc:	bl	401b20 <fprintf@plt>
  4061d0:	b	406570 <__fxstatat@plt+0x4a30>
  4061d4:	ldur	x0, [x29, #-8]
  4061d8:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  4061dc:	add	x8, x8, #0x2cb
  4061e0:	stur	x0, [x29, #-96]
  4061e4:	mov	x0, x8
  4061e8:	bl	401b00 <gettext@plt>
  4061ec:	ldur	x8, [x29, #-40]
  4061f0:	ldr	x2, [x8]
  4061f4:	ldur	x8, [x29, #-40]
  4061f8:	ldr	x3, [x8, #8]
  4061fc:	ldur	x8, [x29, #-96]
  406200:	stur	x0, [x29, #-104]
  406204:	mov	x0, x8
  406208:	ldur	x1, [x29, #-104]
  40620c:	bl	401b20 <fprintf@plt>
  406210:	b	406570 <__fxstatat@plt+0x4a30>
  406214:	ldur	x0, [x29, #-8]
  406218:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  40621c:	add	x8, x8, #0x2e2
  406220:	stur	x0, [x29, #-112]
  406224:	mov	x0, x8
  406228:	bl	401b00 <gettext@plt>
  40622c:	ldur	x8, [x29, #-40]
  406230:	ldr	x2, [x8]
  406234:	ldur	x8, [x29, #-40]
  406238:	ldr	x3, [x8, #8]
  40623c:	ldur	x8, [x29, #-40]
  406240:	ldr	x4, [x8, #16]
  406244:	ldur	x8, [x29, #-112]
  406248:	stur	x0, [x29, #-120]
  40624c:	mov	x0, x8
  406250:	ldur	x1, [x29, #-120]
  406254:	bl	401b20 <fprintf@plt>
  406258:	b	406570 <__fxstatat@plt+0x4a30>
  40625c:	ldur	x0, [x29, #-8]
  406260:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  406264:	add	x8, x8, #0x2fe
  406268:	str	x0, [sp, #128]
  40626c:	mov	x0, x8
  406270:	bl	401b00 <gettext@plt>
  406274:	ldur	x8, [x29, #-40]
  406278:	ldr	x2, [x8]
  40627c:	ldur	x8, [x29, #-40]
  406280:	ldr	x3, [x8, #8]
  406284:	ldur	x8, [x29, #-40]
  406288:	ldr	x4, [x8, #16]
  40628c:	ldur	x8, [x29, #-40]
  406290:	ldr	x5, [x8, #24]
  406294:	ldr	x8, [sp, #128]
  406298:	str	x0, [sp, #120]
  40629c:	mov	x0, x8
  4062a0:	ldr	x1, [sp, #120]
  4062a4:	bl	401b20 <fprintf@plt>
  4062a8:	b	406570 <__fxstatat@plt+0x4a30>
  4062ac:	ldur	x0, [x29, #-8]
  4062b0:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  4062b4:	add	x8, x8, #0x31e
  4062b8:	str	x0, [sp, #112]
  4062bc:	mov	x0, x8
  4062c0:	bl	401b00 <gettext@plt>
  4062c4:	ldur	x8, [x29, #-40]
  4062c8:	ldr	x2, [x8]
  4062cc:	ldur	x8, [x29, #-40]
  4062d0:	ldr	x3, [x8, #8]
  4062d4:	ldur	x8, [x29, #-40]
  4062d8:	ldr	x4, [x8, #16]
  4062dc:	ldur	x8, [x29, #-40]
  4062e0:	ldr	x5, [x8, #24]
  4062e4:	ldur	x8, [x29, #-40]
  4062e8:	ldr	x6, [x8, #32]
  4062ec:	ldr	x8, [sp, #112]
  4062f0:	str	x0, [sp, #104]
  4062f4:	mov	x0, x8
  4062f8:	ldr	x1, [sp, #104]
  4062fc:	bl	401b20 <fprintf@plt>
  406300:	b	406570 <__fxstatat@plt+0x4a30>
  406304:	ldur	x0, [x29, #-8]
  406308:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  40630c:	add	x8, x8, #0x342
  406310:	str	x0, [sp, #96]
  406314:	mov	x0, x8
  406318:	bl	401b00 <gettext@plt>
  40631c:	ldur	x8, [x29, #-40]
  406320:	ldr	x2, [x8]
  406324:	ldur	x8, [x29, #-40]
  406328:	ldr	x3, [x8, #8]
  40632c:	ldur	x8, [x29, #-40]
  406330:	ldr	x4, [x8, #16]
  406334:	ldur	x8, [x29, #-40]
  406338:	ldr	x5, [x8, #24]
  40633c:	ldur	x8, [x29, #-40]
  406340:	ldr	x6, [x8, #32]
  406344:	ldur	x8, [x29, #-40]
  406348:	ldr	x7, [x8, #40]
  40634c:	ldr	x8, [sp, #96]
  406350:	str	x0, [sp, #88]
  406354:	mov	x0, x8
  406358:	ldr	x1, [sp, #88]
  40635c:	bl	401b20 <fprintf@plt>
  406360:	b	406570 <__fxstatat@plt+0x4a30>
  406364:	ldur	x0, [x29, #-8]
  406368:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  40636c:	add	x8, x8, #0x36a
  406370:	str	x0, [sp, #80]
  406374:	mov	x0, x8
  406378:	bl	401b00 <gettext@plt>
  40637c:	ldur	x8, [x29, #-40]
  406380:	ldr	x2, [x8]
  406384:	ldur	x8, [x29, #-40]
  406388:	ldr	x3, [x8, #8]
  40638c:	ldur	x8, [x29, #-40]
  406390:	ldr	x4, [x8, #16]
  406394:	ldur	x8, [x29, #-40]
  406398:	ldr	x5, [x8, #24]
  40639c:	ldur	x8, [x29, #-40]
  4063a0:	ldr	x6, [x8, #32]
  4063a4:	ldur	x8, [x29, #-40]
  4063a8:	ldr	x7, [x8, #40]
  4063ac:	ldur	x8, [x29, #-40]
  4063b0:	ldr	x8, [x8, #48]
  4063b4:	ldr	x9, [sp, #80]
  4063b8:	str	x0, [sp, #72]
  4063bc:	mov	x0, x9
  4063c0:	ldr	x1, [sp, #72]
  4063c4:	mov	x10, sp
  4063c8:	str	x8, [x10]
  4063cc:	bl	401b20 <fprintf@plt>
  4063d0:	b	406570 <__fxstatat@plt+0x4a30>
  4063d4:	ldur	x0, [x29, #-8]
  4063d8:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  4063dc:	add	x8, x8, #0x396
  4063e0:	str	x0, [sp, #64]
  4063e4:	mov	x0, x8
  4063e8:	bl	401b00 <gettext@plt>
  4063ec:	ldur	x8, [x29, #-40]
  4063f0:	ldr	x2, [x8]
  4063f4:	ldur	x8, [x29, #-40]
  4063f8:	ldr	x3, [x8, #8]
  4063fc:	ldur	x8, [x29, #-40]
  406400:	ldr	x4, [x8, #16]
  406404:	ldur	x8, [x29, #-40]
  406408:	ldr	x5, [x8, #24]
  40640c:	ldur	x8, [x29, #-40]
  406410:	ldr	x6, [x8, #32]
  406414:	ldur	x8, [x29, #-40]
  406418:	ldr	x7, [x8, #40]
  40641c:	ldur	x8, [x29, #-40]
  406420:	ldr	x8, [x8, #48]
  406424:	ldur	x9, [x29, #-40]
  406428:	ldr	x9, [x9, #56]
  40642c:	ldr	x10, [sp, #64]
  406430:	str	x0, [sp, #56]
  406434:	mov	x0, x10
  406438:	ldr	x1, [sp, #56]
  40643c:	mov	x11, sp
  406440:	str	x8, [x11]
  406444:	mov	x8, sp
  406448:	str	x9, [x8, #8]
  40644c:	bl	401b20 <fprintf@plt>
  406450:	b	406570 <__fxstatat@plt+0x4a30>
  406454:	ldur	x0, [x29, #-8]
  406458:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  40645c:	add	x8, x8, #0x3c6
  406460:	str	x0, [sp, #48]
  406464:	mov	x0, x8
  406468:	bl	401b00 <gettext@plt>
  40646c:	ldur	x8, [x29, #-40]
  406470:	ldr	x2, [x8]
  406474:	ldur	x8, [x29, #-40]
  406478:	ldr	x3, [x8, #8]
  40647c:	ldur	x8, [x29, #-40]
  406480:	ldr	x4, [x8, #16]
  406484:	ldur	x8, [x29, #-40]
  406488:	ldr	x5, [x8, #24]
  40648c:	ldur	x8, [x29, #-40]
  406490:	ldr	x6, [x8, #32]
  406494:	ldur	x8, [x29, #-40]
  406498:	ldr	x7, [x8, #40]
  40649c:	ldur	x8, [x29, #-40]
  4064a0:	ldr	x8, [x8, #48]
  4064a4:	ldur	x9, [x29, #-40]
  4064a8:	ldr	x9, [x9, #56]
  4064ac:	ldur	x10, [x29, #-40]
  4064b0:	ldr	x10, [x10, #64]
  4064b4:	ldr	x11, [sp, #48]
  4064b8:	str	x0, [sp, #40]
  4064bc:	mov	x0, x11
  4064c0:	ldr	x1, [sp, #40]
  4064c4:	mov	x12, sp
  4064c8:	str	x8, [x12]
  4064cc:	mov	x8, sp
  4064d0:	str	x9, [x8, #8]
  4064d4:	mov	x8, sp
  4064d8:	str	x10, [x8, #16]
  4064dc:	bl	401b20 <fprintf@plt>
  4064e0:	b	406570 <__fxstatat@plt+0x4a30>
  4064e4:	ldur	x0, [x29, #-8]
  4064e8:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  4064ec:	add	x8, x8, #0x3fa
  4064f0:	str	x0, [sp, #32]
  4064f4:	mov	x0, x8
  4064f8:	bl	401b00 <gettext@plt>
  4064fc:	ldur	x8, [x29, #-40]
  406500:	ldr	x2, [x8]
  406504:	ldur	x8, [x29, #-40]
  406508:	ldr	x3, [x8, #8]
  40650c:	ldur	x8, [x29, #-40]
  406510:	ldr	x4, [x8, #16]
  406514:	ldur	x8, [x29, #-40]
  406518:	ldr	x5, [x8, #24]
  40651c:	ldur	x8, [x29, #-40]
  406520:	ldr	x6, [x8, #32]
  406524:	ldur	x8, [x29, #-40]
  406528:	ldr	x7, [x8, #40]
  40652c:	ldur	x8, [x29, #-40]
  406530:	ldr	x8, [x8, #48]
  406534:	ldur	x9, [x29, #-40]
  406538:	ldr	x9, [x9, #56]
  40653c:	ldur	x10, [x29, #-40]
  406540:	ldr	x10, [x10, #64]
  406544:	ldr	x11, [sp, #32]
  406548:	str	x0, [sp, #24]
  40654c:	mov	x0, x11
  406550:	ldr	x1, [sp, #24]
  406554:	mov	x12, sp
  406558:	str	x8, [x12]
  40655c:	mov	x8, sp
  406560:	str	x9, [x8, #8]
  406564:	mov	x8, sp
  406568:	str	x10, [x8, #16]
  40656c:	bl	401b20 <fprintf@plt>
  406570:	ldr	x28, [sp, #272]
  406574:	ldp	x29, x30, [sp, #256]
  406578:	add	sp, sp, #0x120
  40657c:	ret
  406580:	sub	sp, sp, #0x40
  406584:	stp	x29, x30, [sp, #48]
  406588:	add	x29, sp, #0x30
  40658c:	stur	x0, [x29, #-8]
  406590:	stur	x1, [x29, #-16]
  406594:	str	x2, [sp, #24]
  406598:	str	x3, [sp, #16]
  40659c:	str	x4, [sp, #8]
  4065a0:	str	xzr, [sp]
  4065a4:	ldr	x8, [sp, #8]
  4065a8:	ldr	x9, [sp]
  4065ac:	mov	x10, #0x8                   	// #8
  4065b0:	mul	x9, x10, x9
  4065b4:	add	x8, x8, x9
  4065b8:	ldr	x8, [x8]
  4065bc:	cbz	x8, 4065d0 <__fxstatat@plt+0x4a90>
  4065c0:	ldr	x8, [sp]
  4065c4:	add	x8, x8, #0x1
  4065c8:	str	x8, [sp]
  4065cc:	b	4065a4 <__fxstatat@plt+0x4a64>
  4065d0:	ldur	x0, [x29, #-8]
  4065d4:	ldur	x1, [x29, #-16]
  4065d8:	ldr	x2, [sp, #24]
  4065dc:	ldr	x3, [sp, #16]
  4065e0:	ldr	x4, [sp, #8]
  4065e4:	ldr	x5, [sp]
  4065e8:	bl	4060b4 <__fxstatat@plt+0x4574>
  4065ec:	ldp	x29, x30, [sp, #48]
  4065f0:	add	sp, sp, #0x40
  4065f4:	ret
  4065f8:	sub	sp, sp, #0xb0
  4065fc:	stp	x29, x30, [sp, #160]
  406600:	add	x29, sp, #0xa0
  406604:	stur	x0, [x29, #-8]
  406608:	stur	x1, [x29, #-16]
  40660c:	stur	x2, [x29, #-24]
  406610:	stur	x3, [x29, #-32]
  406614:	stur	xzr, [x29, #-40]
  406618:	str	x4, [sp, #32]
  40661c:	ldur	x8, [x29, #-40]
  406620:	mov	w9, #0x0                   	// #0
  406624:	cmp	x8, #0xa
  406628:	str	w9, [sp, #28]
  40662c:	b.cs	4066c0 <__fxstatat@plt+0x4b80>  // b.hs, b.nlast
  406630:	ldr	x8, [sp, #32]
  406634:	ldrsw	x9, [x8, #24]
  406638:	mov	w10, w9
  40663c:	cmp	w10, #0x0
  406640:	cset	w10, ge  // ge = tcont
  406644:	str	x9, [sp, #16]
  406648:	tbnz	w10, #0, 406680 <__fxstatat@plt+0x4b40>
  40664c:	ldr	x8, [sp, #16]
  406650:	add	w8, w8, #0x8
  406654:	ldr	x9, [sp, #32]
  406658:	str	w8, [x9, #24]
  40665c:	cmp	w8, #0x0
  406660:	cset	w8, gt
  406664:	tbnz	w8, #0, 406680 <__fxstatat@plt+0x4b40>
  406668:	ldr	x8, [sp, #32]
  40666c:	ldr	x9, [x8, #8]
  406670:	ldr	x10, [sp, #16]
  406674:	add	x9, x9, x10
  406678:	str	x9, [sp, #8]
  40667c:	b	406694 <__fxstatat@plt+0x4b54>
  406680:	ldr	x8, [sp, #32]
  406684:	ldr	x9, [x8]
  406688:	add	x10, x9, #0x8
  40668c:	str	x10, [x8]
  406690:	str	x9, [sp, #8]
  406694:	ldr	x8, [sp, #8]
  406698:	ldr	x8, [x8]
  40669c:	ldur	x9, [x29, #-40]
  4066a0:	mov	x10, #0x8                   	// #8
  4066a4:	mul	x9, x10, x9
  4066a8:	add	x10, sp, #0x28
  4066ac:	add	x9, x10, x9
  4066b0:	str	x8, [x9]
  4066b4:	cmp	x8, #0x0
  4066b8:	cset	w11, ne  // ne = any
  4066bc:	str	w11, [sp, #28]
  4066c0:	ldr	w8, [sp, #28]
  4066c4:	tbnz	w8, #0, 4066cc <__fxstatat@plt+0x4b8c>
  4066c8:	b	4066dc <__fxstatat@plt+0x4b9c>
  4066cc:	ldur	x8, [x29, #-40]
  4066d0:	add	x8, x8, #0x1
  4066d4:	stur	x8, [x29, #-40]
  4066d8:	b	40661c <__fxstatat@plt+0x4adc>
  4066dc:	ldur	x0, [x29, #-8]
  4066e0:	ldur	x1, [x29, #-16]
  4066e4:	ldur	x2, [x29, #-24]
  4066e8:	ldur	x3, [x29, #-32]
  4066ec:	ldur	x5, [x29, #-40]
  4066f0:	add	x4, sp, #0x28
  4066f4:	bl	4060b4 <__fxstatat@plt+0x4574>
  4066f8:	ldp	x29, x30, [sp, #160]
  4066fc:	add	sp, sp, #0xb0
  406700:	ret
  406704:	sub	sp, sp, #0x120
  406708:	stp	x29, x30, [sp, #256]
  40670c:	str	x28, [sp, #272]
  406710:	add	x29, sp, #0x100
  406714:	str	q7, [sp, #112]
  406718:	str	q6, [sp, #96]
  40671c:	str	q5, [sp, #80]
  406720:	str	q4, [sp, #64]
  406724:	str	q3, [sp, #48]
  406728:	str	q2, [sp, #32]
  40672c:	str	q1, [sp, #16]
  406730:	str	q0, [sp]
  406734:	str	x7, [sp, #152]
  406738:	str	x6, [sp, #144]
  40673c:	str	x5, [sp, #136]
  406740:	str	x4, [sp, #128]
  406744:	stur	x0, [x29, #-8]
  406748:	stur	x1, [x29, #-16]
  40674c:	stur	x2, [x29, #-24]
  406750:	stur	x3, [x29, #-32]
  406754:	mov	w8, #0xffffff80            	// #-128
  406758:	stur	w8, [x29, #-36]
  40675c:	mov	w8, #0xffffffe0            	// #-32
  406760:	stur	w8, [x29, #-40]
  406764:	mov	x9, sp
  406768:	add	x9, x9, #0x80
  40676c:	stur	x9, [x29, #-48]
  406770:	add	x9, sp, #0x80
  406774:	add	x9, x9, #0x20
  406778:	stur	x9, [x29, #-56]
  40677c:	add	x9, x29, #0x20
  406780:	stur	x9, [x29, #-64]
  406784:	ldur	x0, [x29, #-8]
  406788:	ldur	x1, [x29, #-16]
  40678c:	ldur	x2, [x29, #-24]
  406790:	ldur	x3, [x29, #-32]
  406794:	ldur	q0, [x29, #-64]
  406798:	ldur	q1, [x29, #-48]
  40679c:	stur	q1, [x29, #-80]
  4067a0:	stur	q0, [x29, #-96]
  4067a4:	sub	x4, x29, #0x60
  4067a8:	bl	4065f8 <__fxstatat@plt+0x4ab8>
  4067ac:	ldr	x28, [sp, #272]
  4067b0:	ldp	x29, x30, [sp, #256]
  4067b4:	add	sp, sp, #0x120
  4067b8:	ret
  4067bc:	sub	sp, sp, #0x40
  4067c0:	stp	x29, x30, [sp, #48]
  4067c4:	add	x29, sp, #0x30
  4067c8:	adrp	x0, 40f000 <__fxstatat@plt+0xd4c0>
  4067cc:	add	x0, x0, #0x436
  4067d0:	adrp	x1, 40f000 <__fxstatat@plt+0xd4c0>
  4067d4:	add	x1, x1, #0x44b
  4067d8:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  4067dc:	add	x8, x8, #0x461
  4067e0:	adrp	x9, 40e000 <__fxstatat@plt+0xc4c0>
  4067e4:	add	x9, x9, #0x60a
  4067e8:	adrp	x2, 40e000 <__fxstatat@plt+0xc4c0>
  4067ec:	add	x2, x2, #0x71d
  4067f0:	adrp	x10, 40f000 <__fxstatat@plt+0xd4c0>
  4067f4:	add	x10, x10, #0x475
  4067f8:	adrp	x11, 420000 <__fxstatat@plt+0x1e4c0>
  4067fc:	add	x11, x11, #0x2b8
  406800:	stur	x1, [x29, #-8]
  406804:	stur	x8, [x29, #-16]
  406808:	str	x9, [sp, #24]
  40680c:	str	x2, [sp, #16]
  406810:	str	x10, [sp, #8]
  406814:	str	x11, [sp]
  406818:	bl	401b00 <gettext@plt>
  40681c:	ldur	x1, [x29, #-8]
  406820:	bl	401ab0 <printf@plt>
  406824:	ldur	x8, [x29, #-16]
  406828:	mov	x0, x8
  40682c:	bl	401b00 <gettext@plt>
  406830:	ldr	x1, [sp, #24]
  406834:	ldr	x2, [sp, #16]
  406838:	bl	401ab0 <printf@plt>
  40683c:	ldr	x8, [sp, #8]
  406840:	mov	x0, x8
  406844:	bl	401b00 <gettext@plt>
  406848:	ldr	x8, [sp]
  40684c:	ldr	x1, [x8]
  406850:	bl	401a70 <fputs_unlocked@plt>
  406854:	ldp	x29, x30, [sp, #48]
  406858:	add	sp, sp, #0x40
  40685c:	ret
  406860:	sub	sp, sp, #0x20
  406864:	stp	x29, x30, [sp, #16]
  406868:	add	x29, sp, #0x10
  40686c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  406870:	str	x0, [sp, #8]
  406874:	str	x1, [sp]
  406878:	ldr	x9, [sp]
  40687c:	udiv	x8, x8, x9
  406880:	ldr	x9, [sp, #8]
  406884:	cmp	x8, x9
  406888:	b.cs	406890 <__fxstatat@plt+0x4d50>  // b.hs, b.nlast
  40688c:	bl	406bfc <__fxstatat@plt+0x50bc>
  406890:	ldr	x8, [sp, #8]
  406894:	ldr	x9, [sp]
  406898:	mul	x0, x8, x9
  40689c:	bl	4068ac <__fxstatat@plt+0x4d6c>
  4068a0:	ldp	x29, x30, [sp, #16]
  4068a4:	add	sp, sp, #0x20
  4068a8:	ret
  4068ac:	sub	sp, sp, #0x20
  4068b0:	stp	x29, x30, [sp, #16]
  4068b4:	add	x29, sp, #0x10
  4068b8:	str	x0, [sp, #8]
  4068bc:	ldr	x0, [sp, #8]
  4068c0:	bl	401860 <malloc@plt>
  4068c4:	str	x0, [sp]
  4068c8:	ldr	x8, [sp]
  4068cc:	cbnz	x8, 4068dc <__fxstatat@plt+0x4d9c>
  4068d0:	ldr	x8, [sp, #8]
  4068d4:	cbz	x8, 4068dc <__fxstatat@plt+0x4d9c>
  4068d8:	bl	406bfc <__fxstatat@plt+0x50bc>
  4068dc:	ldr	x0, [sp]
  4068e0:	ldp	x29, x30, [sp, #16]
  4068e4:	add	sp, sp, #0x20
  4068e8:	ret
  4068ec:	sub	sp, sp, #0x30
  4068f0:	stp	x29, x30, [sp, #32]
  4068f4:	add	x29, sp, #0x20
  4068f8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4068fc:	stur	x0, [x29, #-8]
  406900:	str	x1, [sp, #16]
  406904:	str	x2, [sp, #8]
  406908:	ldr	x9, [sp, #8]
  40690c:	udiv	x8, x8, x9
  406910:	ldr	x9, [sp, #16]
  406914:	cmp	x8, x9
  406918:	b.cs	406920 <__fxstatat@plt+0x4de0>  // b.hs, b.nlast
  40691c:	bl	406bfc <__fxstatat@plt+0x50bc>
  406920:	ldur	x0, [x29, #-8]
  406924:	ldr	x8, [sp, #16]
  406928:	ldr	x9, [sp, #8]
  40692c:	mul	x1, x8, x9
  406930:	bl	406940 <__fxstatat@plt+0x4e00>
  406934:	ldp	x29, x30, [sp, #32]
  406938:	add	sp, sp, #0x30
  40693c:	ret
  406940:	sub	sp, sp, #0x30
  406944:	stp	x29, x30, [sp, #32]
  406948:	add	x29, sp, #0x20
  40694c:	str	x0, [sp, #16]
  406950:	str	x1, [sp, #8]
  406954:	ldr	x8, [sp, #8]
  406958:	cbnz	x8, 406978 <__fxstatat@plt+0x4e38>
  40695c:	ldr	x8, [sp, #16]
  406960:	cbz	x8, 406978 <__fxstatat@plt+0x4e38>
  406964:	ldr	x0, [sp, #16]
  406968:	bl	4019e0 <free@plt>
  40696c:	mov	x8, xzr
  406970:	stur	x8, [x29, #-8]
  406974:	b	4069a4 <__fxstatat@plt+0x4e64>
  406978:	ldr	x0, [sp, #16]
  40697c:	ldr	x1, [sp, #8]
  406980:	bl	4018f0 <realloc@plt>
  406984:	str	x0, [sp, #16]
  406988:	ldr	x8, [sp, #16]
  40698c:	cbnz	x8, 40699c <__fxstatat@plt+0x4e5c>
  406990:	ldr	x8, [sp, #8]
  406994:	cbz	x8, 40699c <__fxstatat@plt+0x4e5c>
  406998:	bl	406bfc <__fxstatat@plt+0x50bc>
  40699c:	ldr	x8, [sp, #16]
  4069a0:	stur	x8, [x29, #-8]
  4069a4:	ldur	x0, [x29, #-8]
  4069a8:	ldp	x29, x30, [sp, #32]
  4069ac:	add	sp, sp, #0x30
  4069b0:	ret
  4069b4:	sub	sp, sp, #0x30
  4069b8:	stp	x29, x30, [sp, #32]
  4069bc:	add	x29, sp, #0x20
  4069c0:	stur	x0, [x29, #-8]
  4069c4:	str	x1, [sp, #16]
  4069c8:	str	x2, [sp, #8]
  4069cc:	ldr	x8, [sp, #16]
  4069d0:	ldr	x8, [x8]
  4069d4:	str	x8, [sp]
  4069d8:	ldur	x8, [x29, #-8]
  4069dc:	cbnz	x8, 406a38 <__fxstatat@plt+0x4ef8>
  4069e0:	ldr	x8, [sp]
  4069e4:	cbnz	x8, 406a18 <__fxstatat@plt+0x4ed8>
  4069e8:	ldr	x8, [sp, #8]
  4069ec:	mov	x9, #0x80                  	// #128
  4069f0:	udiv	x8, x9, x8
  4069f4:	str	x8, [sp]
  4069f8:	ldr	x8, [sp]
  4069fc:	cmp	x8, #0x0
  406a00:	cset	w10, ne  // ne = any
  406a04:	eor	w10, w10, #0x1
  406a08:	and	w10, w10, #0x1
  406a0c:	ldr	x8, [sp]
  406a10:	add	x8, x8, w10, sxtw
  406a14:	str	x8, [sp]
  406a18:	ldr	x8, [sp, #8]
  406a1c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  406a20:	udiv	x8, x9, x8
  406a24:	ldr	x9, [sp]
  406a28:	cmp	x8, x9
  406a2c:	b.cs	406a34 <__fxstatat@plt+0x4ef4>  // b.hs, b.nlast
  406a30:	bl	406bfc <__fxstatat@plt+0x50bc>
  406a34:	b	406a74 <__fxstatat@plt+0x4f34>
  406a38:	ldr	x8, [sp, #8]
  406a3c:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  406a40:	movk	x9, #0x5554
  406a44:	udiv	x8, x9, x8
  406a48:	ldr	x9, [sp]
  406a4c:	cmp	x8, x9
  406a50:	b.hi	406a58 <__fxstatat@plt+0x4f18>  // b.pmore
  406a54:	bl	406bfc <__fxstatat@plt+0x50bc>
  406a58:	ldr	x8, [sp]
  406a5c:	mov	x9, #0x2                   	// #2
  406a60:	udiv	x8, x8, x9
  406a64:	add	x8, x8, #0x1
  406a68:	ldr	x9, [sp]
  406a6c:	add	x8, x9, x8
  406a70:	str	x8, [sp]
  406a74:	ldr	x8, [sp]
  406a78:	ldr	x9, [sp, #16]
  406a7c:	str	x8, [x9]
  406a80:	ldur	x0, [x29, #-8]
  406a84:	ldr	x8, [sp]
  406a88:	ldr	x9, [sp, #8]
  406a8c:	mul	x1, x8, x9
  406a90:	bl	406940 <__fxstatat@plt+0x4e00>
  406a94:	ldp	x29, x30, [sp, #32]
  406a98:	add	sp, sp, #0x30
  406a9c:	ret
  406aa0:	sub	sp, sp, #0x20
  406aa4:	stp	x29, x30, [sp, #16]
  406aa8:	add	x29, sp, #0x10
  406aac:	str	x0, [sp, #8]
  406ab0:	ldr	x0, [sp, #8]
  406ab4:	bl	4068ac <__fxstatat@plt+0x4d6c>
  406ab8:	ldp	x29, x30, [sp, #16]
  406abc:	add	sp, sp, #0x20
  406ac0:	ret
  406ac4:	sub	sp, sp, #0x20
  406ac8:	stp	x29, x30, [sp, #16]
  406acc:	add	x29, sp, #0x10
  406ad0:	mov	x2, #0x1                   	// #1
  406ad4:	str	x0, [sp, #8]
  406ad8:	str	x1, [sp]
  406adc:	ldr	x0, [sp, #8]
  406ae0:	ldr	x1, [sp]
  406ae4:	bl	4069b4 <__fxstatat@plt+0x4e74>
  406ae8:	ldp	x29, x30, [sp, #16]
  406aec:	add	sp, sp, #0x20
  406af0:	ret
  406af4:	sub	sp, sp, #0x20
  406af8:	stp	x29, x30, [sp, #16]
  406afc:	add	x29, sp, #0x10
  406b00:	str	x0, [sp, #8]
  406b04:	ldr	x0, [sp, #8]
  406b08:	bl	4068ac <__fxstatat@plt+0x4d6c>
  406b0c:	ldr	x2, [sp, #8]
  406b10:	str	x0, [sp]
  406b14:	mov	w8, wzr
  406b18:	mov	w1, w8
  406b1c:	bl	4018c0 <memset@plt>
  406b20:	ldr	x0, [sp]
  406b24:	ldp	x29, x30, [sp, #16]
  406b28:	add	sp, sp, #0x20
  406b2c:	ret
  406b30:	sub	sp, sp, #0x30
  406b34:	stp	x29, x30, [sp, #32]
  406b38:	add	x29, sp, #0x20
  406b3c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  406b40:	stur	x0, [x29, #-8]
  406b44:	str	x1, [sp, #16]
  406b48:	ldr	x9, [sp, #16]
  406b4c:	udiv	x8, x8, x9
  406b50:	ldur	x9, [x29, #-8]
  406b54:	cmp	x8, x9
  406b58:	b.cc	406b70 <__fxstatat@plt+0x5030>  // b.lo, b.ul, b.last
  406b5c:	ldur	x0, [x29, #-8]
  406b60:	ldr	x1, [sp, #16]
  406b64:	bl	4018d0 <calloc@plt>
  406b68:	str	x0, [sp, #8]
  406b6c:	cbnz	x0, 406b74 <__fxstatat@plt+0x5034>
  406b70:	bl	406bfc <__fxstatat@plt+0x50bc>
  406b74:	ldr	x0, [sp, #8]
  406b78:	ldp	x29, x30, [sp, #32]
  406b7c:	add	sp, sp, #0x30
  406b80:	ret
  406b84:	sub	sp, sp, #0x30
  406b88:	stp	x29, x30, [sp, #32]
  406b8c:	add	x29, sp, #0x20
  406b90:	stur	x0, [x29, #-8]
  406b94:	str	x1, [sp, #16]
  406b98:	ldr	x0, [sp, #16]
  406b9c:	bl	4068ac <__fxstatat@plt+0x4d6c>
  406ba0:	ldur	x1, [x29, #-8]
  406ba4:	ldr	x2, [sp, #16]
  406ba8:	str	x0, [sp, #8]
  406bac:	bl	401720 <memcpy@plt>
  406bb0:	ldr	x0, [sp, #8]
  406bb4:	ldp	x29, x30, [sp, #32]
  406bb8:	add	sp, sp, #0x30
  406bbc:	ret
  406bc0:	sub	sp, sp, #0x20
  406bc4:	stp	x29, x30, [sp, #16]
  406bc8:	add	x29, sp, #0x10
  406bcc:	str	x0, [sp, #8]
  406bd0:	ldr	x0, [sp, #8]
  406bd4:	ldr	x8, [sp, #8]
  406bd8:	str	x0, [sp]
  406bdc:	mov	x0, x8
  406be0:	bl	401760 <strlen@plt>
  406be4:	add	x1, x0, #0x1
  406be8:	ldr	x0, [sp]
  406bec:	bl	406b84 <__fxstatat@plt+0x5044>
  406bf0:	ldp	x29, x30, [sp, #16]
  406bf4:	add	sp, sp, #0x20
  406bf8:	ret
  406bfc:	sub	sp, sp, #0x30
  406c00:	stp	x29, x30, [sp, #32]
  406c04:	add	x29, sp, #0x20
  406c08:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  406c0c:	add	x8, x8, #0x238
  406c10:	adrp	x0, 40f000 <__fxstatat@plt+0xd4c0>
  406c14:	add	x0, x0, #0x4e5
  406c18:	mov	w9, wzr
  406c1c:	adrp	x2, 40e000 <__fxstatat@plt+0xc4c0>
  406c20:	add	x2, x2, #0x841
  406c24:	ldr	w10, [x8]
  406c28:	stur	w9, [x29, #-4]
  406c2c:	str	x2, [sp, #16]
  406c30:	str	w10, [sp, #12]
  406c34:	bl	401b00 <gettext@plt>
  406c38:	ldr	w9, [sp, #12]
  406c3c:	str	x0, [sp]
  406c40:	mov	w0, w9
  406c44:	ldur	w1, [x29, #-4]
  406c48:	ldr	x2, [sp, #16]
  406c4c:	ldr	x3, [sp]
  406c50:	bl	401790 <error@plt>
  406c54:	bl	401950 <abort@plt>
  406c58:	sub	sp, sp, #0x30
  406c5c:	stp	x29, x30, [sp, #32]
  406c60:	add	x29, sp, #0x20
  406c64:	stur	x0, [x29, #-8]
  406c68:	stur	w1, [x29, #-12]
  406c6c:	str	x2, [sp, #8]
  406c70:	ldur	x0, [x29, #-8]
  406c74:	ldur	w8, [x29, #-12]
  406c78:	orr	w1, w8, #0x200
  406c7c:	ldr	x2, [sp, #8]
  406c80:	bl	407340 <__fxstatat@plt+0x5800>
  406c84:	str	x0, [sp]
  406c88:	ldr	x9, [sp]
  406c8c:	cbnz	x9, 406cc8 <__fxstatat@plt+0x5188>
  406c90:	bl	401ad0 <__errno_location@plt>
  406c94:	ldr	w8, [x0]
  406c98:	cmp	w8, #0x16
  406c9c:	b.eq	406ca4 <__fxstatat@plt+0x5164>  // b.none
  406ca0:	b	406cc4 <__fxstatat@plt+0x5184>
  406ca4:	adrp	x0, 40f000 <__fxstatat@plt+0xd4c0>
  406ca8:	add	x0, x0, #0x4f6
  406cac:	adrp	x1, 40f000 <__fxstatat@plt+0xd4c0>
  406cb0:	add	x1, x1, #0x506
  406cb4:	mov	w2, #0x29                  	// #41
  406cb8:	adrp	x3, 40f000 <__fxstatat@plt+0xd4c0>
  406cbc:	add	x3, x3, #0x511
  406cc0:	bl	401ac0 <__assert_fail@plt>
  406cc4:	bl	406bfc <__fxstatat@plt+0x50bc>
  406cc8:	ldr	x0, [sp]
  406ccc:	ldp	x29, x30, [sp, #32]
  406cd0:	add	sp, sp, #0x30
  406cd4:	ret
  406cd8:	sub	sp, sp, #0x20
  406cdc:	str	x0, [sp, #24]
  406ce0:	str	x1, [sp, #16]
  406ce4:	ldr	x8, [sp, #24]
  406ce8:	ldr	w9, [x8, #72]
  406cec:	and	w9, w9, #0x10
  406cf0:	cbz	w9, 406d0c <__fxstatat@plt+0x51cc>
  406cf4:	ldr	x8, [sp, #24]
  406cf8:	ldr	w9, [x8, #72]
  406cfc:	and	w9, w9, #0x1
  406d00:	mov	w10, #0x1                   	// #1
  406d04:	str	w10, [sp, #12]
  406d08:	cbz	w9, 406d58 <__fxstatat@plt+0x5218>
  406d0c:	ldr	x8, [sp, #24]
  406d10:	ldr	w9, [x8, #72]
  406d14:	and	w9, w9, #0x10
  406d18:	mov	w10, #0x0                   	// #0
  406d1c:	str	w10, [sp, #8]
  406d20:	cbz	w9, 406d50 <__fxstatat@plt+0x5210>
  406d24:	ldr	x8, [sp, #24]
  406d28:	ldr	w9, [x8, #72]
  406d2c:	and	w9, w9, #0x1
  406d30:	mov	w10, #0x0                   	// #0
  406d34:	str	w10, [sp, #8]
  406d38:	cbz	w9, 406d50 <__fxstatat@plt+0x5210>
  406d3c:	ldr	x8, [sp, #16]
  406d40:	ldr	x8, [x8, #88]
  406d44:	cmp	x8, #0x0
  406d48:	cset	w9, ne  // ne = any
  406d4c:	str	w9, [sp, #8]
  406d50:	ldr	w8, [sp, #8]
  406d54:	str	w8, [sp, #12]
  406d58:	ldr	w8, [sp, #12]
  406d5c:	and	w0, w8, #0x1
  406d60:	add	sp, sp, #0x20
  406d64:	ret
  406d68:	sub	sp, sp, #0x90
  406d6c:	stp	x29, x30, [sp, #128]
  406d70:	add	x29, sp, #0x80
  406d74:	mov	w8, wzr
  406d78:	stur	x0, [x29, #-16]
  406d7c:	stur	x1, [x29, #-24]
  406d80:	stur	w2, [x29, #-28]
  406d84:	stur	x3, [x29, #-40]
  406d88:	stur	x4, [x29, #-48]
  406d8c:	str	wzr, [sp, #52]
  406d90:	ldur	w9, [x29, #-28]
  406d94:	cmp	w8, w9
  406d98:	cset	w8, gt
  406d9c:	tbnz	w8, #0, 406db0 <__fxstatat@plt+0x5270>
  406da0:	ldur	w8, [x29, #-28]
  406da4:	cmp	w8, #0x24
  406da8:	b.gt	406db0 <__fxstatat@plt+0x5270>
  406dac:	b	406dd0 <__fxstatat@plt+0x5290>
  406db0:	adrp	x0, 40f000 <__fxstatat@plt+0xd4c0>
  406db4:	add	x0, x0, #0x638
  406db8:	adrp	x1, 40f000 <__fxstatat@plt+0xd4c0>
  406dbc:	add	x1, x1, #0x65e
  406dc0:	mov	w2, #0x54                  	// #84
  406dc4:	adrp	x3, 40f000 <__fxstatat@plt+0xd4c0>
  406dc8:	add	x3, x3, #0x66e
  406dcc:	bl	401ac0 <__assert_fail@plt>
  406dd0:	ldur	x8, [x29, #-24]
  406dd4:	cbz	x8, 406de4 <__fxstatat@plt+0x52a4>
  406dd8:	ldur	x8, [x29, #-24]
  406ddc:	str	x8, [sp, #16]
  406de0:	b	406dec <__fxstatat@plt+0x52ac>
  406de4:	sub	x8, x29, #0x38
  406de8:	str	x8, [sp, #16]
  406dec:	ldr	x8, [sp, #16]
  406df0:	str	x8, [sp, #64]
  406df4:	bl	401ad0 <__errno_location@plt>
  406df8:	str	wzr, [x0]
  406dfc:	ldur	x8, [x29, #-16]
  406e00:	str	x8, [sp, #40]
  406e04:	ldr	x8, [sp, #40]
  406e08:	ldrb	w9, [x8]
  406e0c:	strb	w9, [sp, #39]
  406e10:	bl	4019c0 <__ctype_b_loc@plt>
  406e14:	ldr	x8, [x0]
  406e18:	ldrb	w9, [sp, #39]
  406e1c:	ldrh	w9, [x8, w9, sxtw #1]
  406e20:	and	w9, w9, #0x2000
  406e24:	cbz	w9, 406e40 <__fxstatat@plt+0x5300>
  406e28:	ldr	x8, [sp, #40]
  406e2c:	add	x9, x8, #0x1
  406e30:	str	x9, [sp, #40]
  406e34:	ldrb	w10, [x8, #1]
  406e38:	strb	w10, [sp, #39]
  406e3c:	b	406e10 <__fxstatat@plt+0x52d0>
  406e40:	ldrb	w8, [sp, #39]
  406e44:	cmp	w8, #0x2d
  406e48:	b.ne	406e58 <__fxstatat@plt+0x5318>  // b.any
  406e4c:	mov	w8, #0x4                   	// #4
  406e50:	stur	w8, [x29, #-4]
  406e54:	b	407274 <__fxstatat@plt+0x5734>
  406e58:	ldur	x0, [x29, #-16]
  406e5c:	ldr	x1, [sp, #64]
  406e60:	ldur	w2, [x29, #-28]
  406e64:	bl	401750 <strtoul@plt>
  406e68:	str	x0, [sp, #56]
  406e6c:	ldr	x8, [sp, #64]
  406e70:	ldr	x8, [x8]
  406e74:	ldur	x9, [x29, #-16]
  406e78:	cmp	x8, x9
  406e7c:	b.ne	406ecc <__fxstatat@plt+0x538c>  // b.any
  406e80:	ldur	x8, [x29, #-48]
  406e84:	cbz	x8, 406ebc <__fxstatat@plt+0x537c>
  406e88:	ldr	x8, [sp, #64]
  406e8c:	ldr	x8, [x8]
  406e90:	ldrb	w9, [x8]
  406e94:	cbz	w9, 406ebc <__fxstatat@plt+0x537c>
  406e98:	ldur	x0, [x29, #-48]
  406e9c:	ldr	x8, [sp, #64]
  406ea0:	ldr	x8, [x8]
  406ea4:	ldrb	w1, [x8]
  406ea8:	bl	401a10 <strchr@plt>
  406eac:	cbz	x0, 406ebc <__fxstatat@plt+0x537c>
  406eb0:	mov	x8, #0x1                   	// #1
  406eb4:	str	x8, [sp, #56]
  406eb8:	b	406ec8 <__fxstatat@plt+0x5388>
  406ebc:	mov	w8, #0x4                   	// #4
  406ec0:	stur	w8, [x29, #-4]
  406ec4:	b	407274 <__fxstatat@plt+0x5734>
  406ec8:	b	406efc <__fxstatat@plt+0x53bc>
  406ecc:	bl	401ad0 <__errno_location@plt>
  406ed0:	ldr	w8, [x0]
  406ed4:	cbz	w8, 406efc <__fxstatat@plt+0x53bc>
  406ed8:	bl	401ad0 <__errno_location@plt>
  406edc:	ldr	w8, [x0]
  406ee0:	cmp	w8, #0x22
  406ee4:	b.eq	406ef4 <__fxstatat@plt+0x53b4>  // b.none
  406ee8:	mov	w8, #0x4                   	// #4
  406eec:	stur	w8, [x29, #-4]
  406ef0:	b	407274 <__fxstatat@plt+0x5734>
  406ef4:	mov	w8, #0x1                   	// #1
  406ef8:	str	w8, [sp, #52]
  406efc:	ldur	x8, [x29, #-48]
  406f00:	cbnz	x8, 406f1c <__fxstatat@plt+0x53dc>
  406f04:	ldr	x8, [sp, #56]
  406f08:	ldur	x9, [x29, #-40]
  406f0c:	str	x8, [x9]
  406f10:	ldr	w10, [sp, #52]
  406f14:	stur	w10, [x29, #-4]
  406f18:	b	407274 <__fxstatat@plt+0x5734>
  406f1c:	ldr	x8, [sp, #64]
  406f20:	ldr	x8, [x8]
  406f24:	ldrb	w9, [x8]
  406f28:	cbz	w9, 407260 <__fxstatat@plt+0x5720>
  406f2c:	mov	w8, #0x400                 	// #1024
  406f30:	str	w8, [sp, #32]
  406f34:	mov	w8, #0x1                   	// #1
  406f38:	str	w8, [sp, #28]
  406f3c:	ldur	x0, [x29, #-48]
  406f40:	ldr	x9, [sp, #64]
  406f44:	ldr	x9, [x9]
  406f48:	ldrb	w1, [x9]
  406f4c:	bl	401a10 <strchr@plt>
  406f50:	cbnz	x0, 406f70 <__fxstatat@plt+0x5430>
  406f54:	ldr	x8, [sp, #56]
  406f58:	ldur	x9, [x29, #-40]
  406f5c:	str	x8, [x9]
  406f60:	ldr	w10, [sp, #52]
  406f64:	orr	w10, w10, #0x2
  406f68:	stur	w10, [x29, #-4]
  406f6c:	b	407274 <__fxstatat@plt+0x5734>
  406f70:	ldr	x8, [sp, #64]
  406f74:	ldr	x8, [x8]
  406f78:	ldrb	w9, [x8]
  406f7c:	cmp	w9, #0x45
  406f80:	str	w9, [sp, #12]
  406f84:	b.eq	407038 <__fxstatat@plt+0x54f8>  // b.none
  406f88:	b	406f8c <__fxstatat@plt+0x544c>
  406f8c:	ldr	w8, [sp, #12]
  406f90:	cmp	w8, #0x47
  406f94:	b.eq	407038 <__fxstatat@plt+0x54f8>  // b.none
  406f98:	b	406f9c <__fxstatat@plt+0x545c>
  406f9c:	ldr	w8, [sp, #12]
  406fa0:	cmp	w8, #0x4b
  406fa4:	b.eq	407038 <__fxstatat@plt+0x54f8>  // b.none
  406fa8:	b	406fac <__fxstatat@plt+0x546c>
  406fac:	ldr	w8, [sp, #12]
  406fb0:	cmp	w8, #0x4d
  406fb4:	b.eq	407038 <__fxstatat@plt+0x54f8>  // b.none
  406fb8:	b	406fbc <__fxstatat@plt+0x547c>
  406fbc:	ldr	w8, [sp, #12]
  406fc0:	cmp	w8, #0x50
  406fc4:	b.eq	407038 <__fxstatat@plt+0x54f8>  // b.none
  406fc8:	b	406fcc <__fxstatat@plt+0x548c>
  406fcc:	ldr	w8, [sp, #12]
  406fd0:	cmp	w8, #0x54
  406fd4:	b.eq	407038 <__fxstatat@plt+0x54f8>  // b.none
  406fd8:	b	406fdc <__fxstatat@plt+0x549c>
  406fdc:	ldr	w8, [sp, #12]
  406fe0:	subs	w9, w8, #0x59
  406fe4:	cmp	w9, #0x1
  406fe8:	b.ls	407038 <__fxstatat@plt+0x54f8>  // b.plast
  406fec:	b	406ff0 <__fxstatat@plt+0x54b0>
  406ff0:	ldr	w8, [sp, #12]
  406ff4:	cmp	w8, #0x67
  406ff8:	b.eq	407038 <__fxstatat@plt+0x54f8>  // b.none
  406ffc:	b	407000 <__fxstatat@plt+0x54c0>
  407000:	ldr	w8, [sp, #12]
  407004:	cmp	w8, #0x6b
  407008:	b.eq	407038 <__fxstatat@plt+0x54f8>  // b.none
  40700c:	b	407010 <__fxstatat@plt+0x54d0>
  407010:	ldr	w8, [sp, #12]
  407014:	cmp	w8, #0x6d
  407018:	b.eq	407038 <__fxstatat@plt+0x54f8>  // b.none
  40701c:	b	407020 <__fxstatat@plt+0x54e0>
  407020:	ldr	w8, [sp, #12]
  407024:	cmp	w8, #0x74
  407028:	cset	w9, eq  // eq = none
  40702c:	eor	w9, w9, #0x1
  407030:	tbnz	w9, #0, 4070c4 <__fxstatat@plt+0x5584>
  407034:	b	407038 <__fxstatat@plt+0x54f8>
  407038:	ldur	x0, [x29, #-48]
  40703c:	mov	w1, #0x30                  	// #48
  407040:	bl	401a10 <strchr@plt>
  407044:	cbz	x0, 4070c4 <__fxstatat@plt+0x5584>
  407048:	ldr	x8, [sp, #64]
  40704c:	ldr	x8, [x8]
  407050:	ldrb	w9, [x8, #1]
  407054:	cmp	w9, #0x42
  407058:	str	w9, [sp, #8]
  40705c:	b.eq	4070b0 <__fxstatat@plt+0x5570>  // b.none
  407060:	b	407064 <__fxstatat@plt+0x5524>
  407064:	ldr	w8, [sp, #8]
  407068:	cmp	w8, #0x44
  40706c:	b.eq	4070b0 <__fxstatat@plt+0x5570>  // b.none
  407070:	b	407074 <__fxstatat@plt+0x5534>
  407074:	ldr	w8, [sp, #8]
  407078:	cmp	w8, #0x69
  40707c:	cset	w9, eq  // eq = none
  407080:	eor	w9, w9, #0x1
  407084:	tbnz	w9, #0, 4070c4 <__fxstatat@plt+0x5584>
  407088:	b	40708c <__fxstatat@plt+0x554c>
  40708c:	ldr	x8, [sp, #64]
  407090:	ldr	x8, [x8]
  407094:	ldrb	w9, [x8, #2]
  407098:	cmp	w9, #0x42
  40709c:	b.ne	4070ac <__fxstatat@plt+0x556c>  // b.any
  4070a0:	ldr	w8, [sp, #28]
  4070a4:	add	w8, w8, #0x2
  4070a8:	str	w8, [sp, #28]
  4070ac:	b	4070c4 <__fxstatat@plt+0x5584>
  4070b0:	mov	w8, #0x3e8                 	// #1000
  4070b4:	str	w8, [sp, #32]
  4070b8:	ldr	w8, [sp, #28]
  4070bc:	add	w8, w8, #0x1
  4070c0:	str	w8, [sp, #28]
  4070c4:	ldr	x8, [sp, #64]
  4070c8:	ldr	x8, [x8]
  4070cc:	ldrb	w9, [x8]
  4070d0:	subs	w9, w9, #0x42
  4070d4:	mov	w8, w9
  4070d8:	ubfx	x8, x8, #0, #32
  4070dc:	cmp	x8, #0x35
  4070e0:	str	x8, [sp]
  4070e4:	b.hi	407204 <__fxstatat@plt+0x56c4>  // b.pmore
  4070e8:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  4070ec:	add	x8, x8, #0x560
  4070f0:	ldr	x11, [sp]
  4070f4:	ldrsw	x10, [x8, x11, lsl #2]
  4070f8:	add	x9, x8, x10
  4070fc:	br	x9
  407100:	add	x0, sp, #0x38
  407104:	mov	w1, #0x200                 	// #512
  407108:	bl	407284 <__fxstatat@plt+0x5744>
  40710c:	str	w0, [sp, #24]
  407110:	b	407220 <__fxstatat@plt+0x56e0>
  407114:	add	x0, sp, #0x38
  407118:	mov	w1, #0x400                 	// #1024
  40711c:	bl	407284 <__fxstatat@plt+0x5744>
  407120:	str	w0, [sp, #24]
  407124:	b	407220 <__fxstatat@plt+0x56e0>
  407128:	str	wzr, [sp, #24]
  40712c:	b	407220 <__fxstatat@plt+0x56e0>
  407130:	ldr	w1, [sp, #32]
  407134:	add	x0, sp, #0x38
  407138:	mov	w2, #0x6                   	// #6
  40713c:	bl	4072e8 <__fxstatat@plt+0x57a8>
  407140:	str	w0, [sp, #24]
  407144:	b	407220 <__fxstatat@plt+0x56e0>
  407148:	ldr	w1, [sp, #32]
  40714c:	add	x0, sp, #0x38
  407150:	mov	w2, #0x3                   	// #3
  407154:	bl	4072e8 <__fxstatat@plt+0x57a8>
  407158:	str	w0, [sp, #24]
  40715c:	b	407220 <__fxstatat@plt+0x56e0>
  407160:	ldr	w1, [sp, #32]
  407164:	add	x0, sp, #0x38
  407168:	mov	w2, #0x1                   	// #1
  40716c:	bl	4072e8 <__fxstatat@plt+0x57a8>
  407170:	str	w0, [sp, #24]
  407174:	b	407220 <__fxstatat@plt+0x56e0>
  407178:	ldr	w1, [sp, #32]
  40717c:	add	x0, sp, #0x38
  407180:	mov	w2, #0x2                   	// #2
  407184:	bl	4072e8 <__fxstatat@plt+0x57a8>
  407188:	str	w0, [sp, #24]
  40718c:	b	407220 <__fxstatat@plt+0x56e0>
  407190:	ldr	w1, [sp, #32]
  407194:	add	x0, sp, #0x38
  407198:	mov	w2, #0x5                   	// #5
  40719c:	bl	4072e8 <__fxstatat@plt+0x57a8>
  4071a0:	str	w0, [sp, #24]
  4071a4:	b	407220 <__fxstatat@plt+0x56e0>
  4071a8:	ldr	w1, [sp, #32]
  4071ac:	add	x0, sp, #0x38
  4071b0:	mov	w2, #0x4                   	// #4
  4071b4:	bl	4072e8 <__fxstatat@plt+0x57a8>
  4071b8:	str	w0, [sp, #24]
  4071bc:	b	407220 <__fxstatat@plt+0x56e0>
  4071c0:	add	x0, sp, #0x38
  4071c4:	mov	w1, #0x2                   	// #2
  4071c8:	bl	407284 <__fxstatat@plt+0x5744>
  4071cc:	str	w0, [sp, #24]
  4071d0:	b	407220 <__fxstatat@plt+0x56e0>
  4071d4:	ldr	w1, [sp, #32]
  4071d8:	add	x0, sp, #0x38
  4071dc:	mov	w2, #0x8                   	// #8
  4071e0:	bl	4072e8 <__fxstatat@plt+0x57a8>
  4071e4:	str	w0, [sp, #24]
  4071e8:	b	407220 <__fxstatat@plt+0x56e0>
  4071ec:	ldr	w1, [sp, #32]
  4071f0:	add	x0, sp, #0x38
  4071f4:	mov	w2, #0x7                   	// #7
  4071f8:	bl	4072e8 <__fxstatat@plt+0x57a8>
  4071fc:	str	w0, [sp, #24]
  407200:	b	407220 <__fxstatat@plt+0x56e0>
  407204:	ldr	x8, [sp, #56]
  407208:	ldur	x9, [x29, #-40]
  40720c:	str	x8, [x9]
  407210:	ldr	w10, [sp, #52]
  407214:	orr	w10, w10, #0x2
  407218:	stur	w10, [x29, #-4]
  40721c:	b	407274 <__fxstatat@plt+0x5734>
  407220:	ldr	w8, [sp, #24]
  407224:	ldr	w9, [sp, #52]
  407228:	orr	w8, w9, w8
  40722c:	str	w8, [sp, #52]
  407230:	ldrsw	x10, [sp, #28]
  407234:	ldr	x11, [sp, #64]
  407238:	ldr	x12, [x11]
  40723c:	add	x10, x12, x10
  407240:	str	x10, [x11]
  407244:	ldr	x10, [sp, #64]
  407248:	ldr	x10, [x10]
  40724c:	ldrb	w8, [x10]
  407250:	cbz	w8, 407260 <__fxstatat@plt+0x5720>
  407254:	ldr	w8, [sp, #52]
  407258:	orr	w8, w8, #0x2
  40725c:	str	w8, [sp, #52]
  407260:	ldr	x8, [sp, #56]
  407264:	ldur	x9, [x29, #-40]
  407268:	str	x8, [x9]
  40726c:	ldr	w10, [sp, #52]
  407270:	stur	w10, [x29, #-4]
  407274:	ldur	w0, [x29, #-4]
  407278:	ldp	x29, x30, [sp, #128]
  40727c:	add	sp, sp, #0x90
  407280:	ret
  407284:	sub	sp, sp, #0x20
  407288:	mov	x8, #0xffffffffffffffff    	// #-1
  40728c:	str	x0, [sp, #16]
  407290:	str	w1, [sp, #12]
  407294:	ldrsw	x9, [sp, #12]
  407298:	udiv	x8, x8, x9
  40729c:	ldr	x9, [sp, #16]
  4072a0:	ldr	x9, [x9]
  4072a4:	cmp	x8, x9
  4072a8:	b.cs	4072c4 <__fxstatat@plt+0x5784>  // b.hs, b.nlast
  4072ac:	ldr	x8, [sp, #16]
  4072b0:	mov	x9, #0xffffffffffffffff    	// #-1
  4072b4:	str	x9, [x8]
  4072b8:	mov	w10, #0x1                   	// #1
  4072bc:	str	w10, [sp, #28]
  4072c0:	b	4072dc <__fxstatat@plt+0x579c>
  4072c4:	ldrsw	x8, [sp, #12]
  4072c8:	ldr	x9, [sp, #16]
  4072cc:	ldr	x10, [x9]
  4072d0:	mul	x8, x10, x8
  4072d4:	str	x8, [x9]
  4072d8:	str	wzr, [sp, #28]
  4072dc:	ldr	w0, [sp, #28]
  4072e0:	add	sp, sp, #0x20
  4072e4:	ret
  4072e8:	sub	sp, sp, #0x30
  4072ec:	stp	x29, x30, [sp, #32]
  4072f0:	add	x29, sp, #0x20
  4072f4:	stur	x0, [x29, #-8]
  4072f8:	stur	w1, [x29, #-12]
  4072fc:	str	w2, [sp, #16]
  407300:	str	wzr, [sp, #12]
  407304:	ldr	w8, [sp, #16]
  407308:	subs	w9, w8, #0x1
  40730c:	str	w9, [sp, #16]
  407310:	cbz	w8, 407330 <__fxstatat@plt+0x57f0>
  407314:	ldur	x0, [x29, #-8]
  407318:	ldur	w1, [x29, #-12]
  40731c:	bl	407284 <__fxstatat@plt+0x5744>
  407320:	ldr	w8, [sp, #12]
  407324:	orr	w8, w8, w0
  407328:	str	w8, [sp, #12]
  40732c:	b	407304 <__fxstatat@plt+0x57c4>
  407330:	ldr	w0, [sp, #12]
  407334:	ldp	x29, x30, [sp, #32]
  407338:	add	sp, sp, #0x30
  40733c:	ret
  407340:	sub	sp, sp, #0xa0
  407344:	stp	x29, x30, [sp, #144]
  407348:	add	x29, sp, #0x90
  40734c:	mov	x8, xzr
  407350:	mov	w9, #0x1                   	// #1
  407354:	stur	x0, [x29, #-16]
  407358:	stur	w1, [x29, #-20]
  40735c:	stur	x2, [x29, #-32]
  407360:	str	x8, [sp, #72]
  407364:	str	x8, [sp, #64]
  407368:	ldur	w10, [x29, #-20]
  40736c:	and	w10, w10, #0xfffff000
  407370:	str	w9, [sp, #28]
  407374:	cbz	w10, 407390 <__fxstatat@plt+0x5850>
  407378:	bl	401ad0 <__errno_location@plt>
  40737c:	mov	w8, #0x16                  	// #22
  407380:	str	w8, [x0]
  407384:	mov	x9, xzr
  407388:	stur	x9, [x29, #-8]
  40738c:	b	407868 <__fxstatat@plt+0x5d28>
  407390:	ldur	w8, [x29, #-20]
  407394:	and	w8, w8, #0x4
  407398:	cbz	w8, 4073c0 <__fxstatat@plt+0x5880>
  40739c:	ldur	w8, [x29, #-20]
  4073a0:	and	w8, w8, #0x200
  4073a4:	cbz	w8, 4073c0 <__fxstatat@plt+0x5880>
  4073a8:	bl	401ad0 <__errno_location@plt>
  4073ac:	mov	w8, #0x16                  	// #22
  4073b0:	str	w8, [x0]
  4073b4:	mov	x9, xzr
  4073b8:	stur	x9, [x29, #-8]
  4073bc:	b	407868 <__fxstatat@plt+0x5d28>
  4073c0:	ldur	w8, [x29, #-20]
  4073c4:	mov	w9, #0x12                  	// #18
  4073c8:	and	w8, w8, w9
  4073cc:	cbnz	w8, 4073e8 <__fxstatat@plt+0x58a8>
  4073d0:	bl	401ad0 <__errno_location@plt>
  4073d4:	mov	w8, #0x16                  	// #22
  4073d8:	str	w8, [x0]
  4073dc:	mov	x9, xzr
  4073e0:	stur	x9, [x29, #-8]
  4073e4:	b	407868 <__fxstatat@plt+0x5d28>
  4073e8:	mov	x0, #0x80                  	// #128
  4073ec:	bl	401860 <malloc@plt>
  4073f0:	stur	x0, [x29, #-40]
  4073f4:	cbnz	x0, 407404 <__fxstatat@plt+0x58c4>
  4073f8:	mov	x8, xzr
  4073fc:	stur	x8, [x29, #-8]
  407400:	b	407868 <__fxstatat@plt+0x5d28>
  407404:	ldur	x0, [x29, #-40]
  407408:	mov	w8, wzr
  40740c:	mov	w1, w8
  407410:	mov	x2, #0x80                  	// #128
  407414:	bl	4018c0 <memset@plt>
  407418:	ldur	x9, [x29, #-32]
  40741c:	ldur	x10, [x29, #-40]
  407420:	str	x9, [x10, #64]
  407424:	ldur	w8, [x29, #-20]
  407428:	ldur	x9, [x29, #-40]
  40742c:	str	w8, [x9, #72]
  407430:	ldur	x9, [x29, #-40]
  407434:	ldr	w8, [x9, #72]
  407438:	and	w8, w8, #0x2
  40743c:	cbz	w8, 407460 <__fxstatat@plt+0x5920>
  407440:	ldur	x8, [x29, #-40]
  407444:	ldr	w9, [x8, #72]
  407448:	orr	w9, w9, #0x4
  40744c:	str	w9, [x8, #72]
  407450:	ldur	x8, [x29, #-40]
  407454:	ldr	w9, [x8, #72]
  407458:	and	w9, w9, #0xfffffdff
  40745c:	str	w9, [x8, #72]
  407460:	ldur	x8, [x29, #-40]
  407464:	mov	w9, #0xffffff9c            	// #-100
  407468:	str	w9, [x8, #44]
  40746c:	ldur	x8, [x29, #-40]
  407470:	ldr	w9, [x8, #72]
  407474:	and	w9, w9, #0x200
  407478:	cbz	w9, 4074b8 <__fxstatat@plt+0x5978>
  40747c:	ldr	w8, [sp, #28]
  407480:	tbnz	w8, #0, 4074b8 <__fxstatat@plt+0x5978>
  407484:	adrp	x0, 40f000 <__fxstatat@plt+0xd4c0>
  407488:	add	x0, x0, #0x6f1
  40748c:	mov	w8, wzr
  407490:	mov	w1, w8
  407494:	bl	40adc4 <__fxstatat@plt+0x9284>
  407498:	str	w0, [sp, #56]
  40749c:	ldr	w8, [sp, #56]
  4074a0:	cmp	w8, #0x0
  4074a4:	cset	w8, ge  // ge = tcont
  4074a8:	tbnz	w8, #0, 4074b0 <__fxstatat@plt+0x5970>
  4074ac:	b	4074b8 <__fxstatat@plt+0x5978>
  4074b0:	ldr	w0, [sp, #56]
  4074b4:	bl	401910 <close@plt>
  4074b8:	ldur	x0, [x29, #-16]
  4074bc:	bl	407878 <__fxstatat@plt+0x5d38>
  4074c0:	str	x0, [sp, #48]
  4074c4:	ldur	x0, [x29, #-40]
  4074c8:	ldr	x8, [sp, #48]
  4074cc:	cmp	x8, #0x1, lsl #12
  4074d0:	str	x0, [sp, #16]
  4074d4:	b.ls	4074e4 <__fxstatat@plt+0x59a4>  // b.plast
  4074d8:	ldr	x8, [sp, #48]
  4074dc:	str	x8, [sp, #8]
  4074e0:	b	4074ec <__fxstatat@plt+0x59ac>
  4074e4:	mov	x8, #0x1000                	// #4096
  4074e8:	str	x8, [sp, #8]
  4074ec:	ldr	x8, [sp, #8]
  4074f0:	ldr	x0, [sp, #16]
  4074f4:	mov	x1, x8
  4074f8:	bl	4078e0 <__fxstatat@plt+0x5da0>
  4074fc:	tbnz	w0, #0, 407504 <__fxstatat@plt+0x59c4>
  407500:	b	407858 <__fxstatat@plt+0x5d18>
  407504:	ldur	x8, [x29, #-16]
  407508:	ldr	x8, [x8]
  40750c:	cbz	x8, 40754c <__fxstatat@plt+0x5a0c>
  407510:	ldur	x0, [x29, #-40]
  407514:	adrp	x1, 40e000 <__fxstatat@plt+0xc4c0>
  407518:	add	x1, x1, #0x500
  40751c:	mov	x8, xzr
  407520:	mov	x2, x8
  407524:	bl	4079d4 <__fxstatat@plt+0x5e94>
  407528:	str	x0, [sp, #72]
  40752c:	cbnz	x0, 407534 <__fxstatat@plt+0x59f4>
  407530:	b	40784c <__fxstatat@plt+0x5d0c>
  407534:	ldr	x8, [sp, #72]
  407538:	mov	x9, #0xffffffffffffffff    	// #-1
  40753c:	str	x9, [x8, #88]
  407540:	ldr	x8, [sp, #72]
  407544:	mov	w10, #0xffffffff            	// #-1
  407548:	str	w10, [x8, #104]
  40754c:	ldur	x8, [x29, #-32]
  407550:	mov	w9, #0x1                   	// #1
  407554:	str	w9, [sp, #4]
  407558:	cbz	x8, 407570 <__fxstatat@plt+0x5a30>
  40755c:	ldur	x8, [x29, #-40]
  407560:	ldr	w9, [x8, #72]
  407564:	tst	w9, #0x400
  407568:	cset	w9, ne  // ne = any
  40756c:	str	w9, [sp, #4]
  407570:	ldr	w8, [sp, #4]
  407574:	and	w8, w8, #0x1
  407578:	strb	w8, [sp, #63]
  40757c:	mov	x9, xzr
  407580:	stur	x9, [x29, #-56]
  407584:	stur	xzr, [x29, #-64]
  407588:	ldur	x8, [x29, #-16]
  40758c:	ldr	x8, [x8]
  407590:	cbz	x8, 40773c <__fxstatat@plt+0x5bfc>
  407594:	ldur	x8, [x29, #-16]
  407598:	ldr	x0, [x8]
  40759c:	bl	401760 <strlen@plt>
  4075a0:	str	x0, [sp, #40]
  4075a4:	ldur	w9, [x29, #-20]
  4075a8:	and	w9, w9, #0x800
  4075ac:	cbnz	w9, 407634 <__fxstatat@plt+0x5af4>
  4075b0:	ldur	x8, [x29, #-16]
  4075b4:	ldr	x8, [x8]
  4075b8:	str	x8, [sp, #32]
  4075bc:	ldr	x8, [sp, #40]
  4075c0:	mov	x9, #0x2                   	// #2
  4075c4:	cmp	x9, x8
  4075c8:	b.cs	407634 <__fxstatat@plt+0x5af4>  // b.hs, b.nlast
  4075cc:	ldr	x8, [sp, #32]
  4075d0:	ldr	x9, [sp, #40]
  4075d4:	subs	x9, x9, #0x1
  4075d8:	ldrb	w10, [x8, x9]
  4075dc:	cmp	w10, #0x2f
  4075e0:	b.ne	407634 <__fxstatat@plt+0x5af4>  // b.any
  4075e4:	ldr	x8, [sp, #40]
  4075e8:	mov	x9, #0x1                   	// #1
  4075ec:	mov	w10, #0x0                   	// #0
  4075f0:	cmp	x9, x8
  4075f4:	str	w10, [sp]
  4075f8:	b.cs	407618 <__fxstatat@plt+0x5ad8>  // b.hs, b.nlast
  4075fc:	ldr	x8, [sp, #32]
  407600:	ldr	x9, [sp, #40]
  407604:	subs	x9, x9, #0x2
  407608:	ldrb	w10, [x8, x9]
  40760c:	cmp	w10, #0x2f
  407610:	cset	w10, eq  // eq = none
  407614:	str	w10, [sp]
  407618:	ldr	w8, [sp]
  40761c:	tbnz	w8, #0, 407624 <__fxstatat@plt+0x5ae4>
  407620:	b	407634 <__fxstatat@plt+0x5af4>
  407624:	ldr	x8, [sp, #40]
  407628:	subs	x8, x8, #0x1
  40762c:	str	x8, [sp, #40]
  407630:	b	4075e4 <__fxstatat@plt+0x5aa4>
  407634:	ldur	x0, [x29, #-40]
  407638:	ldur	x8, [x29, #-16]
  40763c:	ldr	x1, [x8]
  407640:	ldr	x2, [sp, #40]
  407644:	bl	4079d4 <__fxstatat@plt+0x5e94>
  407648:	stur	x0, [x29, #-48]
  40764c:	cbnz	x0, 407654 <__fxstatat@plt+0x5b14>
  407650:	b	40783c <__fxstatat@plt+0x5cfc>
  407654:	ldur	x8, [x29, #-48]
  407658:	str	xzr, [x8, #88]
  40765c:	ldr	x8, [sp, #72]
  407660:	ldur	x9, [x29, #-48]
  407664:	str	x8, [x9, #8]
  407668:	ldur	x8, [x29, #-48]
  40766c:	add	x8, x8, #0xf8
  407670:	ldur	x9, [x29, #-48]
  407674:	str	x8, [x9, #48]
  407678:	ldrb	w10, [sp, #63]
  40767c:	tbnz	w10, #0, 407684 <__fxstatat@plt+0x5b44>
  407680:	b	4076ac <__fxstatat@plt+0x5b6c>
  407684:	ldur	x8, [x29, #-56]
  407688:	cbz	x8, 4076ac <__fxstatat@plt+0x5b6c>
  40768c:	ldur	x8, [x29, #-48]
  407690:	mov	w9, #0xb                   	// #11
  407694:	strh	w9, [x8, #108]
  407698:	ldur	x0, [x29, #-48]
  40769c:	mov	w9, #0x1                   	// #1
  4076a0:	and	w1, w9, #0x1
  4076a4:	bl	407ac4 <__fxstatat@plt+0x5f84>
  4076a8:	b	4076c8 <__fxstatat@plt+0x5b88>
  4076ac:	ldur	x0, [x29, #-40]
  4076b0:	ldur	x1, [x29, #-48]
  4076b4:	mov	w8, wzr
  4076b8:	and	w2, w8, #0x1
  4076bc:	bl	407b24 <__fxstatat@plt+0x5fe4>
  4076c0:	ldur	x9, [x29, #-48]
  4076c4:	strh	w0, [x9, #108]
  4076c8:	ldur	x8, [x29, #-32]
  4076cc:	cbz	x8, 4076e8 <__fxstatat@plt+0x5ba8>
  4076d0:	ldur	x8, [x29, #-56]
  4076d4:	ldur	x9, [x29, #-48]
  4076d8:	str	x8, [x9, #16]
  4076dc:	ldur	x8, [x29, #-48]
  4076e0:	stur	x8, [x29, #-56]
  4076e4:	b	407720 <__fxstatat@plt+0x5be0>
  4076e8:	ldur	x8, [x29, #-48]
  4076ec:	mov	x9, xzr
  4076f0:	str	x9, [x8, #16]
  4076f4:	ldur	x8, [x29, #-56]
  4076f8:	cbnz	x8, 40770c <__fxstatat@plt+0x5bcc>
  4076fc:	ldur	x8, [x29, #-48]
  407700:	stur	x8, [x29, #-56]
  407704:	str	x8, [sp, #64]
  407708:	b	407720 <__fxstatat@plt+0x5be0>
  40770c:	ldur	x8, [x29, #-48]
  407710:	ldr	x9, [sp, #64]
  407714:	str	x8, [x9, #16]
  407718:	ldur	x8, [x29, #-48]
  40771c:	str	x8, [sp, #64]
  407720:	ldur	x8, [x29, #-16]
  407724:	add	x8, x8, #0x8
  407728:	stur	x8, [x29, #-16]
  40772c:	ldur	x8, [x29, #-64]
  407730:	add	x8, x8, #0x1
  407734:	stur	x8, [x29, #-64]
  407738:	b	407588 <__fxstatat@plt+0x5a48>
  40773c:	ldur	x8, [x29, #-32]
  407740:	cbz	x8, 407764 <__fxstatat@plt+0x5c24>
  407744:	ldur	x8, [x29, #-64]
  407748:	cmp	x8, #0x1
  40774c:	b.ls	407764 <__fxstatat@plt+0x5c24>  // b.plast
  407750:	ldur	x0, [x29, #-40]
  407754:	ldur	x1, [x29, #-56]
  407758:	ldur	x2, [x29, #-64]
  40775c:	bl	407d78 <__fxstatat@plt+0x6238>
  407760:	stur	x0, [x29, #-56]
  407764:	ldur	x0, [x29, #-40]
  407768:	adrp	x1, 40e000 <__fxstatat@plt+0xc4c0>
  40776c:	add	x1, x1, #0x500
  407770:	mov	x8, xzr
  407774:	mov	x2, x8
  407778:	bl	4079d4 <__fxstatat@plt+0x5e94>
  40777c:	ldur	x8, [x29, #-40]
  407780:	str	x0, [x8]
  407784:	cbnz	x0, 40778c <__fxstatat@plt+0x5c4c>
  407788:	b	40783c <__fxstatat@plt+0x5cfc>
  40778c:	ldur	x8, [x29, #-56]
  407790:	ldur	x9, [x29, #-40]
  407794:	ldr	x9, [x9]
  407798:	str	x8, [x9, #16]
  40779c:	ldur	x8, [x29, #-40]
  4077a0:	ldr	x8, [x8]
  4077a4:	mov	w10, #0x9                   	// #9
  4077a8:	strh	w10, [x8, #108]
  4077ac:	ldur	x8, [x29, #-40]
  4077b0:	ldr	x8, [x8]
  4077b4:	mov	x9, #0x1                   	// #1
  4077b8:	str	x9, [x8, #88]
  4077bc:	ldur	x0, [x29, #-40]
  4077c0:	bl	407f20 <__fxstatat@plt+0x63e0>
  4077c4:	tbnz	w0, #0, 4077cc <__fxstatat@plt+0x5c8c>
  4077c8:	b	40783c <__fxstatat@plt+0x5cfc>
  4077cc:	ldur	x8, [x29, #-40]
  4077d0:	ldr	w9, [x8, #72]
  4077d4:	and	w9, w9, #0x4
  4077d8:	cbnz	w9, 407820 <__fxstatat@plt+0x5ce0>
  4077dc:	ldur	x8, [x29, #-40]
  4077e0:	ldr	w9, [x8, #72]
  4077e4:	and	w9, w9, #0x200
  4077e8:	cbnz	w9, 407820 <__fxstatat@plt+0x5ce0>
  4077ec:	ldur	x0, [x29, #-40]
  4077f0:	adrp	x1, 40f000 <__fxstatat@plt+0xd4c0>
  4077f4:	add	x1, x1, #0x6f1
  4077f8:	bl	407fec <__fxstatat@plt+0x64ac>
  4077fc:	ldur	x8, [x29, #-40]
  407800:	str	w0, [x8, #40]
  407804:	cmp	w0, #0x0
  407808:	cset	w9, ge  // ge = tcont
  40780c:	tbnz	w9, #0, 407820 <__fxstatat@plt+0x5ce0>
  407810:	ldur	x8, [x29, #-40]
  407814:	ldr	w9, [x8, #72]
  407818:	orr	w9, w9, #0x4
  40781c:	str	w9, [x8, #72]
  407820:	ldur	x8, [x29, #-40]
  407824:	add	x0, x8, #0x60
  407828:	mov	w1, #0xffffffff            	// #-1
  40782c:	bl	40c958 <__fxstatat@plt+0xae18>
  407830:	ldur	x8, [x29, #-40]
  407834:	stur	x8, [x29, #-8]
  407838:	b	407868 <__fxstatat@plt+0x5d28>
  40783c:	ldur	x0, [x29, #-56]
  407840:	bl	40807c <__fxstatat@plt+0x653c>
  407844:	ldr	x0, [sp, #72]
  407848:	bl	4019e0 <free@plt>
  40784c:	ldur	x8, [x29, #-40]
  407850:	ldr	x0, [x8, #32]
  407854:	bl	4019e0 <free@plt>
  407858:	ldur	x0, [x29, #-40]
  40785c:	bl	4019e0 <free@plt>
  407860:	mov	x8, xzr
  407864:	stur	x8, [x29, #-8]
  407868:	ldur	x0, [x29, #-8]
  40786c:	ldp	x29, x30, [sp, #144]
  407870:	add	sp, sp, #0xa0
  407874:	ret
  407878:	sub	sp, sp, #0x30
  40787c:	stp	x29, x30, [sp, #32]
  407880:	add	x29, sp, #0x20
  407884:	stur	x0, [x29, #-8]
  407888:	str	xzr, [sp, #8]
  40788c:	ldur	x8, [x29, #-8]
  407890:	ldr	x8, [x8]
  407894:	cbz	x8, 4078cc <__fxstatat@plt+0x5d8c>
  407898:	ldur	x8, [x29, #-8]
  40789c:	ldr	x0, [x8]
  4078a0:	bl	401760 <strlen@plt>
  4078a4:	str	x0, [sp, #16]
  4078a8:	ldr	x8, [sp, #8]
  4078ac:	cmp	x0, x8
  4078b0:	b.ls	4078bc <__fxstatat@plt+0x5d7c>  // b.plast
  4078b4:	ldr	x8, [sp, #16]
  4078b8:	str	x8, [sp, #8]
  4078bc:	ldur	x8, [x29, #-8]
  4078c0:	add	x8, x8, #0x8
  4078c4:	stur	x8, [x29, #-8]
  4078c8:	b	40788c <__fxstatat@plt+0x5d4c>
  4078cc:	ldr	x8, [sp, #8]
  4078d0:	add	x0, x8, #0x1
  4078d4:	ldp	x29, x30, [sp, #32]
  4078d8:	add	sp, sp, #0x30
  4078dc:	ret
  4078e0:	sub	sp, sp, #0x40
  4078e4:	stp	x29, x30, [sp, #48]
  4078e8:	add	x29, sp, #0x30
  4078ec:	stur	x0, [x29, #-16]
  4078f0:	str	x1, [sp, #24]
  4078f4:	ldur	x8, [x29, #-16]
  4078f8:	ldr	x8, [x8, #48]
  4078fc:	ldr	x9, [sp, #24]
  407900:	add	x8, x8, x9
  407904:	add	x8, x8, #0x100
  407908:	str	x8, [sp, #8]
  40790c:	ldr	x8, [sp, #8]
  407910:	ldur	x9, [x29, #-16]
  407914:	ldr	x9, [x9, #48]
  407918:	cmp	x8, x9
  40791c:	b.cs	407954 <__fxstatat@plt+0x5e14>  // b.hs, b.nlast
  407920:	ldur	x8, [x29, #-16]
  407924:	ldr	x0, [x8, #32]
  407928:	bl	4019e0 <free@plt>
  40792c:	ldur	x8, [x29, #-16]
  407930:	mov	x9, xzr
  407934:	str	x9, [x8, #32]
  407938:	bl	401ad0 <__errno_location@plt>
  40793c:	mov	w10, #0x24                  	// #36
  407940:	str	w10, [x0]
  407944:	mov	w10, wzr
  407948:	and	w10, w10, #0x1
  40794c:	sturb	w10, [x29, #-1]
  407950:	b	4079c0 <__fxstatat@plt+0x5e80>
  407954:	ldr	x8, [sp, #8]
  407958:	ldur	x9, [x29, #-16]
  40795c:	str	x8, [x9, #48]
  407960:	ldur	x8, [x29, #-16]
  407964:	ldr	x0, [x8, #32]
  407968:	ldur	x8, [x29, #-16]
  40796c:	ldr	x1, [x8, #48]
  407970:	bl	4018f0 <realloc@plt>
  407974:	str	x0, [sp, #16]
  407978:	ldr	x8, [sp, #16]
  40797c:	cbnz	x8, 4079a8 <__fxstatat@plt+0x5e68>
  407980:	ldur	x8, [x29, #-16]
  407984:	ldr	x0, [x8, #32]
  407988:	bl	4019e0 <free@plt>
  40798c:	ldur	x8, [x29, #-16]
  407990:	mov	x9, xzr
  407994:	str	x9, [x8, #32]
  407998:	mov	w10, wzr
  40799c:	and	w10, w10, #0x1
  4079a0:	sturb	w10, [x29, #-1]
  4079a4:	b	4079c0 <__fxstatat@plt+0x5e80>
  4079a8:	ldr	x8, [sp, #16]
  4079ac:	ldur	x9, [x29, #-16]
  4079b0:	str	x8, [x9, #32]
  4079b4:	mov	w10, #0x1                   	// #1
  4079b8:	and	w10, w10, #0x1
  4079bc:	sturb	w10, [x29, #-1]
  4079c0:	ldurb	w8, [x29, #-1]
  4079c4:	and	w0, w8, #0x1
  4079c8:	ldp	x29, x30, [sp, #48]
  4079cc:	add	sp, sp, #0x40
  4079d0:	ret
  4079d4:	sub	sp, sp, #0x40
  4079d8:	stp	x29, x30, [sp, #48]
  4079dc:	add	x29, sp, #0x30
  4079e0:	stur	x0, [x29, #-16]
  4079e4:	str	x1, [sp, #24]
  4079e8:	str	x2, [sp, #16]
  4079ec:	ldr	x8, [sp, #16]
  4079f0:	add	x8, x8, #0x1
  4079f4:	add	x8, x8, #0xff
  4079f8:	and	x8, x8, #0xfffffffffffffff8
  4079fc:	str	x8, [sp]
  407a00:	ldr	x0, [sp]
  407a04:	bl	401860 <malloc@plt>
  407a08:	str	x0, [sp, #8]
  407a0c:	cbnz	x0, 407a1c <__fxstatat@plt+0x5edc>
  407a10:	mov	x8, xzr
  407a14:	stur	x8, [x29, #-8]
  407a18:	b	407ab4 <__fxstatat@plt+0x5f74>
  407a1c:	ldr	x8, [sp, #8]
  407a20:	add	x0, x8, #0xf8
  407a24:	ldr	x1, [sp, #24]
  407a28:	ldr	x2, [sp, #16]
  407a2c:	bl	401720 <memcpy@plt>
  407a30:	ldr	x8, [sp, #8]
  407a34:	add	x8, x8, #0xf8
  407a38:	ldr	x9, [sp, #16]
  407a3c:	add	x8, x8, x9
  407a40:	mov	w10, #0x0                   	// #0
  407a44:	strb	w10, [x8]
  407a48:	ldr	x8, [sp, #16]
  407a4c:	ldr	x9, [sp, #8]
  407a50:	str	x8, [x9, #96]
  407a54:	ldur	x8, [x29, #-16]
  407a58:	ldr	x9, [sp, #8]
  407a5c:	str	x8, [x9, #80]
  407a60:	ldur	x8, [x29, #-16]
  407a64:	ldr	x8, [x8, #32]
  407a68:	ldr	x9, [sp, #8]
  407a6c:	str	x8, [x9, #56]
  407a70:	ldr	x8, [sp, #8]
  407a74:	str	wzr, [x8, #64]
  407a78:	ldr	x8, [sp, #8]
  407a7c:	mov	x9, xzr
  407a80:	str	x9, [x8, #24]
  407a84:	ldr	x8, [sp, #8]
  407a88:	mov	w10, #0x0                   	// #0
  407a8c:	strh	w10, [x8, #110]
  407a90:	ldr	x8, [sp, #8]
  407a94:	mov	w10, #0x3                   	// #3
  407a98:	strh	w10, [x8, #112]
  407a9c:	ldr	x8, [sp, #8]
  407aa0:	str	xzr, [x8, #32]
  407aa4:	ldr	x8, [sp, #8]
  407aa8:	str	x9, [x8, #40]
  407aac:	ldr	x8, [sp, #8]
  407ab0:	stur	x8, [x29, #-8]
  407ab4:	ldur	x0, [x29, #-8]
  407ab8:	ldp	x29, x30, [sp, #48]
  407abc:	add	sp, sp, #0x40
  407ac0:	ret
  407ac4:	sub	sp, sp, #0x20
  407ac8:	stp	x29, x30, [sp, #16]
  407acc:	add	x29, sp, #0x10
  407ad0:	mov	w8, #0x1                   	// #1
  407ad4:	str	x0, [sp, #8]
  407ad8:	and	w8, w1, w8
  407adc:	strb	w8, [sp, #7]
  407ae0:	ldr	x8, [sp, #8]
  407ae4:	ldrh	w9, [x8, #108]
  407ae8:	cmp	w9, #0xb
  407aec:	b.eq	407af4 <__fxstatat@plt+0x5fb4>  // b.none
  407af0:	bl	401950 <abort@plt>
  407af4:	ldrb	w8, [sp, #7]
  407af8:	mov	w9, #0x1                   	// #1
  407afc:	mov	w10, #0x2                   	// #2
  407b00:	tst	w8, #0x1
  407b04:	csel	w8, w10, w9, ne  // ne = any
  407b08:	mov	w0, w8
  407b0c:	sxtw	x11, w0
  407b10:	ldr	x12, [sp, #8]
  407b14:	str	x11, [x12, #168]
  407b18:	ldp	x29, x30, [sp, #16]
  407b1c:	add	sp, sp, #0x20
  407b20:	ret
  407b24:	sub	sp, sp, #0x40
  407b28:	stp	x29, x30, [sp, #48]
  407b2c:	add	x29, sp, #0x30
  407b30:	mov	w8, #0x1                   	// #1
  407b34:	stur	x0, [x29, #-16]
  407b38:	str	x1, [sp, #24]
  407b3c:	and	w8, w2, w8
  407b40:	strb	w8, [sp, #23]
  407b44:	ldr	x9, [sp, #24]
  407b48:	add	x9, x9, #0x78
  407b4c:	str	x9, [sp, #8]
  407b50:	ldr	x9, [sp, #24]
  407b54:	ldr	x9, [x9, #88]
  407b58:	cbnz	x9, 407b74 <__fxstatat@plt+0x6034>
  407b5c:	ldur	x8, [x29, #-16]
  407b60:	ldr	w9, [x8, #72]
  407b64:	and	w9, w9, #0x1
  407b68:	cbz	w9, 407b74 <__fxstatat@plt+0x6034>
  407b6c:	mov	w8, #0x1                   	// #1
  407b70:	strb	w8, [sp, #23]
  407b74:	ldur	x8, [x29, #-16]
  407b78:	ldr	w9, [x8, #72]
  407b7c:	and	w9, w9, #0x2
  407b80:	cbnz	w9, 407b90 <__fxstatat@plt+0x6050>
  407b84:	ldrb	w8, [sp, #23]
  407b88:	tbnz	w8, #0, 407b90 <__fxstatat@plt+0x6050>
  407b8c:	b	407bf4 <__fxstatat@plt+0x60b4>
  407b90:	ldr	x8, [sp, #24]
  407b94:	ldr	x0, [x8, #48]
  407b98:	ldr	x1, [sp, #8]
  407b9c:	bl	40de78 <__fxstatat@plt+0xc338>
  407ba0:	cbz	w0, 407bf0 <__fxstatat@plt+0x60b0>
  407ba4:	bl	401ad0 <__errno_location@plt>
  407ba8:	ldr	w8, [x0]
  407bac:	cmp	w8, #0x2
  407bb0:	b.ne	407bdc <__fxstatat@plt+0x609c>  // b.any
  407bb4:	ldr	x8, [sp, #24]
  407bb8:	ldr	x0, [x8, #48]
  407bbc:	ldr	x1, [sp, #8]
  407bc0:	bl	40de98 <__fxstatat@plt+0xc358>
  407bc4:	cbnz	w0, 407bdc <__fxstatat@plt+0x609c>
  407bc8:	bl	401ad0 <__errno_location@plt>
  407bcc:	str	wzr, [x0]
  407bd0:	mov	w8, #0xd                   	// #13
  407bd4:	sturh	w8, [x29, #-2]
  407bd8:	b	407d68 <__fxstatat@plt+0x6228>
  407bdc:	bl	401ad0 <__errno_location@plt>
  407be0:	ldr	w8, [x0]
  407be4:	ldr	x9, [sp, #24]
  407be8:	str	w8, [x9, #64]
  407bec:	b	407c24 <__fxstatat@plt+0x60e4>
  407bf0:	b	407c44 <__fxstatat@plt+0x6104>
  407bf4:	ldur	x8, [x29, #-16]
  407bf8:	ldr	w0, [x8, #44]
  407bfc:	ldr	x8, [sp, #24]
  407c00:	ldr	x1, [x8, #48]
  407c04:	ldr	x2, [sp, #8]
  407c08:	mov	w3, #0x100                 	// #256
  407c0c:	bl	40dea8 <__fxstatat@plt+0xc368>
  407c10:	cbz	w0, 407c44 <__fxstatat@plt+0x6104>
  407c14:	bl	401ad0 <__errno_location@plt>
  407c18:	ldr	w8, [x0]
  407c1c:	ldr	x9, [sp, #24]
  407c20:	str	w8, [x9, #64]
  407c24:	ldr	x0, [sp, #8]
  407c28:	mov	w8, wzr
  407c2c:	mov	w1, w8
  407c30:	mov	x2, #0x80                  	// #128
  407c34:	bl	4018c0 <memset@plt>
  407c38:	mov	w8, #0xa                   	// #10
  407c3c:	sturh	w8, [x29, #-2]
  407c40:	b	407d68 <__fxstatat@plt+0x6228>
  407c44:	ldr	x8, [sp, #8]
  407c48:	ldr	w9, [x8, #16]
  407c4c:	and	w9, w9, #0xf000
  407c50:	cmp	w9, #0x4, lsl #12
  407c54:	b.ne	407d20 <__fxstatat@plt+0x61e0>  // b.any
  407c58:	ldr	x8, [sp, #8]
  407c5c:	ldr	w9, [x8, #20]
  407c60:	cmp	w9, #0x2
  407c64:	b.cc	407c7c <__fxstatat@plt+0x613c>  // b.lo, b.ul, b.last
  407c68:	ldr	x8, [sp, #24]
  407c6c:	ldr	x8, [x8, #88]
  407c70:	cmp	x8, #0x0
  407c74:	cset	w9, gt
  407c78:	tbnz	w9, #0, 407c88 <__fxstatat@plt+0x6148>
  407c7c:	mov	w8, #0xffffffff            	// #-1
  407c80:	str	w8, [sp, #4]
  407c84:	b	407cb0 <__fxstatat@plt+0x6170>
  407c88:	ldr	x8, [sp, #8]
  407c8c:	ldr	w9, [x8, #20]
  407c90:	ldur	x8, [x29, #-16]
  407c94:	ldr	w10, [x8, #72]
  407c98:	mov	w11, wzr
  407c9c:	mov	w12, #0x2                   	// #2
  407ca0:	tst	w10, #0x20
  407ca4:	csel	w10, w11, w12, ne  // ne = any
  407ca8:	subs	w9, w9, w10
  407cac:	str	w9, [sp, #4]
  407cb0:	ldr	w8, [sp, #4]
  407cb4:	ldr	x9, [sp, #24]
  407cb8:	str	w8, [x9, #104]
  407cbc:	ldr	x9, [sp, #24]
  407cc0:	ldrb	w8, [x9, #248]
  407cc4:	cmp	w8, #0x2e
  407cc8:	b.ne	407d14 <__fxstatat@plt+0x61d4>  // b.any
  407ccc:	ldr	x8, [sp, #24]
  407cd0:	ldrb	w9, [x8, #249]
  407cd4:	cbz	w9, 407cf4 <__fxstatat@plt+0x61b4>
  407cd8:	ldr	x8, [sp, #24]
  407cdc:	ldrb	w9, [x8, #249]
  407ce0:	cmp	w9, #0x2e
  407ce4:	b.ne	407d14 <__fxstatat@plt+0x61d4>  // b.any
  407ce8:	ldr	x8, [sp, #24]
  407cec:	ldrb	w9, [x8, #250]
  407cf0:	cbnz	w9, 407d14 <__fxstatat@plt+0x61d4>
  407cf4:	ldr	x8, [sp, #24]
  407cf8:	ldr	x8, [x8, #88]
  407cfc:	mov	w9, #0x5                   	// #5
  407d00:	mov	w10, #0x1                   	// #1
  407d04:	cmp	x8, #0x0
  407d08:	csel	w9, w10, w9, eq  // eq = none
  407d0c:	sturh	w9, [x29, #-2]
  407d10:	b	407d68 <__fxstatat@plt+0x6228>
  407d14:	mov	w8, #0x1                   	// #1
  407d18:	sturh	w8, [x29, #-2]
  407d1c:	b	407d68 <__fxstatat@plt+0x6228>
  407d20:	ldr	x8, [sp, #8]
  407d24:	ldr	w9, [x8, #16]
  407d28:	and	w9, w9, #0xf000
  407d2c:	cmp	w9, #0xa, lsl #12
  407d30:	b.ne	407d40 <__fxstatat@plt+0x6200>  // b.any
  407d34:	mov	w8, #0xc                   	// #12
  407d38:	sturh	w8, [x29, #-2]
  407d3c:	b	407d68 <__fxstatat@plt+0x6228>
  407d40:	ldr	x8, [sp, #8]
  407d44:	ldr	w9, [x8, #16]
  407d48:	and	w9, w9, #0xf000
  407d4c:	cmp	w9, #0x8, lsl #12
  407d50:	b.ne	407d60 <__fxstatat@plt+0x6220>  // b.any
  407d54:	mov	w8, #0x8                   	// #8
  407d58:	sturh	w8, [x29, #-2]
  407d5c:	b	407d68 <__fxstatat@plt+0x6228>
  407d60:	mov	w8, #0x3                   	// #3
  407d64:	sturh	w8, [x29, #-2]
  407d68:	ldurh	w0, [x29, #-2]
  407d6c:	ldp	x29, x30, [sp, #48]
  407d70:	add	sp, sp, #0x40
  407d74:	ret
  407d78:	sub	sp, sp, #0x60
  407d7c:	stp	x29, x30, [sp, #80]
  407d80:	add	x29, sp, #0x50
  407d84:	add	x8, sp, #0x18
  407d88:	stur	x0, [x29, #-16]
  407d8c:	stur	x1, [x29, #-24]
  407d90:	stur	x2, [x29, #-32]
  407d94:	mov	x9, x8
  407d98:	cmp	x9, x8
  407d9c:	b.ne	407db0 <__fxstatat@plt+0x6270>  // b.any
  407da0:	ldur	x8, [x29, #-16]
  407da4:	ldr	x8, [x8, #64]
  407da8:	str	x8, [sp]
  407dac:	b	407dbc <__fxstatat@plt+0x627c>
  407db0:	adrp	x8, 40a000 <__fxstatat@plt+0x84c0>
  407db4:	add	x8, x8, #0x9f8
  407db8:	str	x8, [sp]
  407dbc:	ldr	x8, [sp]
  407dc0:	str	x8, [sp, #16]
  407dc4:	ldur	x8, [x29, #-32]
  407dc8:	ldur	x9, [x29, #-16]
  407dcc:	ldr	x9, [x9, #56]
  407dd0:	cmp	x8, x9
  407dd4:	b.ls	407e58 <__fxstatat@plt+0x6318>  // b.plast
  407dd8:	ldur	x8, [x29, #-32]
  407ddc:	add	x8, x8, #0x28
  407de0:	ldur	x9, [x29, #-16]
  407de4:	str	x8, [x9, #56]
  407de8:	ldur	x8, [x29, #-16]
  407dec:	ldr	x8, [x8, #56]
  407df0:	mov	x9, #0x1fffffffffffffff    	// #2305843009213693951
  407df4:	cmp	x9, x8
  407df8:	b.cc	407e20 <__fxstatat@plt+0x62e0>  // b.lo, b.ul, b.last
  407dfc:	ldur	x8, [x29, #-16]
  407e00:	ldr	x0, [x8, #16]
  407e04:	ldur	x8, [x29, #-16]
  407e08:	ldr	x8, [x8, #56]
  407e0c:	mov	x9, #0x8                   	// #8
  407e10:	mul	x1, x8, x9
  407e14:	bl	4018f0 <realloc@plt>
  407e18:	str	x0, [sp, #8]
  407e1c:	cbnz	x0, 407e4c <__fxstatat@plt+0x630c>
  407e20:	ldur	x8, [x29, #-16]
  407e24:	ldr	x0, [x8, #16]
  407e28:	bl	4019e0 <free@plt>
  407e2c:	ldur	x8, [x29, #-16]
  407e30:	mov	x9, xzr
  407e34:	str	x9, [x8, #16]
  407e38:	ldur	x8, [x29, #-16]
  407e3c:	str	xzr, [x8, #56]
  407e40:	ldur	x8, [x29, #-24]
  407e44:	stur	x8, [x29, #-8]
  407e48:	b	407f10 <__fxstatat@plt+0x63d0>
  407e4c:	ldr	x8, [sp, #8]
  407e50:	ldur	x9, [x29, #-16]
  407e54:	str	x8, [x9, #16]
  407e58:	ldur	x8, [x29, #-16]
  407e5c:	ldr	x8, [x8, #16]
  407e60:	str	x8, [sp, #40]
  407e64:	ldur	x8, [x29, #-24]
  407e68:	str	x8, [sp, #32]
  407e6c:	ldr	x8, [sp, #32]
  407e70:	cbz	x8, 407e98 <__fxstatat@plt+0x6358>
  407e74:	ldr	x8, [sp, #32]
  407e78:	ldr	x9, [sp, #40]
  407e7c:	add	x10, x9, #0x8
  407e80:	str	x10, [sp, #40]
  407e84:	str	x8, [x9]
  407e88:	ldr	x8, [sp, #32]
  407e8c:	ldr	x8, [x8, #16]
  407e90:	str	x8, [sp, #32]
  407e94:	b	407e6c <__fxstatat@plt+0x632c>
  407e98:	ldur	x8, [x29, #-16]
  407e9c:	ldr	x0, [x8, #16]
  407ea0:	ldur	x1, [x29, #-32]
  407ea4:	ldr	x3, [sp, #16]
  407ea8:	mov	x2, #0x8                   	// #8
  407eac:	bl	4017e0 <qsort@plt>
  407eb0:	ldur	x8, [x29, #-16]
  407eb4:	ldr	x8, [x8, #16]
  407eb8:	str	x8, [sp, #40]
  407ebc:	ldr	x8, [x8]
  407ec0:	stur	x8, [x29, #-24]
  407ec4:	ldur	x8, [x29, #-32]
  407ec8:	subs	x8, x8, #0x1
  407ecc:	stur	x8, [x29, #-32]
  407ed0:	cbz	x8, 407ef8 <__fxstatat@plt+0x63b8>
  407ed4:	ldr	x8, [sp, #40]
  407ed8:	ldr	x8, [x8, #8]
  407edc:	ldr	x9, [sp, #40]
  407ee0:	ldr	x9, [x9]
  407ee4:	str	x8, [x9, #16]
  407ee8:	ldr	x8, [sp, #40]
  407eec:	add	x8, x8, #0x8
  407ef0:	str	x8, [sp, #40]
  407ef4:	b	407ec4 <__fxstatat@plt+0x6384>
  407ef8:	ldr	x8, [sp, #40]
  407efc:	ldr	x8, [x8]
  407f00:	mov	x9, xzr
  407f04:	str	x9, [x8, #16]
  407f08:	ldur	x8, [x29, #-24]
  407f0c:	stur	x8, [x29, #-8]
  407f10:	ldur	x0, [x29, #-8]
  407f14:	ldp	x29, x30, [sp, #80]
  407f18:	add	sp, sp, #0x60
  407f1c:	ret
  407f20:	sub	sp, sp, #0x20
  407f24:	stp	x29, x30, [sp, #16]
  407f28:	add	x29, sp, #0x10
  407f2c:	mov	w8, #0x102                 	// #258
  407f30:	str	x0, [sp]
  407f34:	ldr	x9, [sp]
  407f38:	ldr	w10, [x9, #72]
  407f3c:	and	w8, w10, w8
  407f40:	cbz	w8, 407f94 <__fxstatat@plt+0x6454>
  407f44:	mov	x0, #0x1f                  	// #31
  407f48:	mov	x8, xzr
  407f4c:	mov	x1, x8
  407f50:	adrp	x2, 40a000 <__fxstatat@plt+0x84c0>
  407f54:	add	x2, x2, #0x48c
  407f58:	adrp	x3, 40a000 <__fxstatat@plt+0x84c0>
  407f5c:	add	x3, x3, #0x4c0
  407f60:	adrp	x4, 401000 <mbrtowc@plt-0x710>
  407f64:	add	x4, x4, #0x9e0
  407f68:	bl	40b6b8 <__fxstatat@plt+0x9b78>
  407f6c:	ldr	x8, [sp]
  407f70:	str	x0, [x8, #88]
  407f74:	ldr	x8, [sp]
  407f78:	ldr	x8, [x8, #88]
  407f7c:	cbnz	x8, 407f90 <__fxstatat@plt+0x6450>
  407f80:	mov	w8, wzr
  407f84:	and	w8, w8, #0x1
  407f88:	sturb	w8, [x29, #-1]
  407f8c:	b	407fd8 <__fxstatat@plt+0x6498>
  407f90:	b	407fcc <__fxstatat@plt+0x648c>
  407f94:	mov	x0, #0x20                  	// #32
  407f98:	bl	401860 <malloc@plt>
  407f9c:	ldr	x8, [sp]
  407fa0:	str	x0, [x8, #88]
  407fa4:	ldr	x8, [sp]
  407fa8:	ldr	x8, [x8, #88]
  407fac:	cbnz	x8, 407fc0 <__fxstatat@plt+0x6480>
  407fb0:	mov	w8, wzr
  407fb4:	and	w8, w8, #0x1
  407fb8:	sturb	w8, [x29, #-1]
  407fbc:	b	407fd8 <__fxstatat@plt+0x6498>
  407fc0:	ldr	x8, [sp]
  407fc4:	ldr	x0, [x8, #88]
  407fc8:	bl	40ac5c <__fxstatat@plt+0x911c>
  407fcc:	mov	w8, #0x1                   	// #1
  407fd0:	and	w8, w8, #0x1
  407fd4:	sturb	w8, [x29, #-1]
  407fd8:	ldurb	w8, [x29, #-1]
  407fdc:	and	w0, w8, #0x1
  407fe0:	ldp	x29, x30, [sp, #16]
  407fe4:	add	sp, sp, #0x20
  407fe8:	ret
  407fec:	sub	sp, sp, #0x30
  407ff0:	stp	x29, x30, [sp, #32]
  407ff4:	add	x29, sp, #0x20
  407ff8:	mov	w8, wzr
  407ffc:	mov	w9, #0x8000                	// #32768
  408000:	mov	w10, #0x4900                	// #18688
  408004:	movk	w10, #0x8, lsl #16
  408008:	stur	x0, [x29, #-8]
  40800c:	str	x1, [sp, #16]
  408010:	ldur	x11, [x29, #-8]
  408014:	ldr	w12, [x11, #72]
  408018:	tst	w12, #0x10
  40801c:	csel	w8, w9, w8, ne  // ne = any
  408020:	orr	w8, w10, w8
  408024:	str	w8, [sp, #12]
  408028:	ldur	x11, [x29, #-8]
  40802c:	ldr	w8, [x11, #72]
  408030:	and	w8, w8, #0x200
  408034:	cbz	w8, 408054 <__fxstatat@plt+0x6514>
  408038:	ldur	x8, [x29, #-8]
  40803c:	ldr	w0, [x8, #44]
  408040:	ldr	x1, [sp, #16]
  408044:	ldr	w2, [sp, #12]
  408048:	bl	40cbbc <__fxstatat@plt+0xb07c>
  40804c:	str	w0, [sp, #4]
  408050:	b	408064 <__fxstatat@plt+0x6524>
  408054:	ldr	x0, [sp, #16]
  408058:	ldr	w1, [sp, #12]
  40805c:	bl	40adc4 <__fxstatat@plt+0x9284>
  408060:	str	w0, [sp, #4]
  408064:	ldr	w8, [sp, #4]
  408068:	str	w8, [sp, #8]
  40806c:	ldr	w0, [sp, #8]
  408070:	ldp	x29, x30, [sp, #32]
  408074:	add	sp, sp, #0x30
  408078:	ret
  40807c:	sub	sp, sp, #0x20
  408080:	stp	x29, x30, [sp, #16]
  408084:	add	x29, sp, #0x10
  408088:	str	x0, [sp, #8]
  40808c:	ldr	x8, [sp, #8]
  408090:	str	x8, [sp]
  408094:	cbz	x8, 4080c8 <__fxstatat@plt+0x6588>
  408098:	ldr	x8, [sp, #8]
  40809c:	ldr	x8, [x8, #16]
  4080a0:	str	x8, [sp, #8]
  4080a4:	ldr	x8, [sp]
  4080a8:	ldr	x8, [x8, #24]
  4080ac:	cbz	x8, 4080bc <__fxstatat@plt+0x657c>
  4080b0:	ldr	x8, [sp]
  4080b4:	ldr	x0, [x8, #24]
  4080b8:	bl	401900 <closedir@plt>
  4080bc:	ldr	x0, [sp]
  4080c0:	bl	4019e0 <free@plt>
  4080c4:	b	40808c <__fxstatat@plt+0x654c>
  4080c8:	ldp	x29, x30, [sp, #16]
  4080cc:	add	sp, sp, #0x20
  4080d0:	ret
  4080d4:	sub	sp, sp, #0x50
  4080d8:	stp	x29, x30, [sp, #64]
  4080dc:	add	x29, sp, #0x40
  4080e0:	stur	x0, [x29, #-16]
  4080e4:	str	wzr, [sp, #28]
  4080e8:	ldur	x8, [x29, #-16]
  4080ec:	ldr	x8, [x8]
  4080f0:	cbz	x8, 408160 <__fxstatat@plt+0x6620>
  4080f4:	ldur	x8, [x29, #-16]
  4080f8:	ldr	x8, [x8]
  4080fc:	str	x8, [sp, #32]
  408100:	ldr	x8, [sp, #32]
  408104:	ldr	x8, [x8, #88]
  408108:	cmp	x8, #0x0
  40810c:	cset	w9, lt  // lt = tstop
  408110:	tbnz	w9, #0, 408158 <__fxstatat@plt+0x6618>
  408114:	ldr	x8, [sp, #32]
  408118:	stur	x8, [x29, #-24]
  40811c:	ldr	x8, [sp, #32]
  408120:	ldr	x8, [x8, #16]
  408124:	cbz	x8, 408138 <__fxstatat@plt+0x65f8>
  408128:	ldr	x8, [sp, #32]
  40812c:	ldr	x8, [x8, #16]
  408130:	str	x8, [sp, #16]
  408134:	b	408144 <__fxstatat@plt+0x6604>
  408138:	ldr	x8, [sp, #32]
  40813c:	ldr	x8, [x8, #8]
  408140:	str	x8, [sp, #16]
  408144:	ldr	x8, [sp, #16]
  408148:	str	x8, [sp, #32]
  40814c:	ldur	x0, [x29, #-24]
  408150:	bl	4019e0 <free@plt>
  408154:	b	408100 <__fxstatat@plt+0x65c0>
  408158:	ldr	x0, [sp, #32]
  40815c:	bl	4019e0 <free@plt>
  408160:	ldur	x8, [x29, #-16]
  408164:	ldr	x8, [x8, #8]
  408168:	cbz	x8, 408178 <__fxstatat@plt+0x6638>
  40816c:	ldur	x8, [x29, #-16]
  408170:	ldr	x0, [x8, #8]
  408174:	bl	40807c <__fxstatat@plt+0x653c>
  408178:	ldur	x8, [x29, #-16]
  40817c:	ldr	x0, [x8, #16]
  408180:	bl	4019e0 <free@plt>
  408184:	ldur	x8, [x29, #-16]
  408188:	ldr	x0, [x8, #32]
  40818c:	bl	4019e0 <free@plt>
  408190:	ldur	x8, [x29, #-16]
  408194:	ldr	w9, [x8, #72]
  408198:	and	w9, w9, #0x200
  40819c:	cbz	w9, 4081d8 <__fxstatat@plt+0x6698>
  4081a0:	ldur	x8, [x29, #-16]
  4081a4:	ldr	w9, [x8, #44]
  4081a8:	mov	w10, wzr
  4081ac:	cmp	w10, w9
  4081b0:	cset	w9, gt
  4081b4:	tbnz	w9, #0, 4081d4 <__fxstatat@plt+0x6694>
  4081b8:	ldur	x8, [x29, #-16]
  4081bc:	ldr	w0, [x8, #44]
  4081c0:	bl	401910 <close@plt>
  4081c4:	cbz	w0, 4081d4 <__fxstatat@plt+0x6694>
  4081c8:	bl	401ad0 <__errno_location@plt>
  4081cc:	ldr	w8, [x0]
  4081d0:	str	w8, [sp, #28]
  4081d4:	b	408228 <__fxstatat@plt+0x66e8>
  4081d8:	ldur	x8, [x29, #-16]
  4081dc:	ldr	w9, [x8, #72]
  4081e0:	and	w9, w9, #0x4
  4081e4:	cbnz	w9, 408228 <__fxstatat@plt+0x66e8>
  4081e8:	ldur	x8, [x29, #-16]
  4081ec:	ldr	w0, [x8, #40]
  4081f0:	bl	4017a0 <fchdir@plt>
  4081f4:	cbz	w0, 408204 <__fxstatat@plt+0x66c4>
  4081f8:	bl	401ad0 <__errno_location@plt>
  4081fc:	ldr	w8, [x0]
  408200:	str	w8, [sp, #28]
  408204:	ldur	x8, [x29, #-16]
  408208:	ldr	w0, [x8, #40]
  40820c:	bl	401910 <close@plt>
  408210:	cbz	w0, 408228 <__fxstatat@plt+0x66e8>
  408214:	ldr	w8, [sp, #28]
  408218:	cbnz	w8, 408228 <__fxstatat@plt+0x66e8>
  40821c:	bl	401ad0 <__errno_location@plt>
  408220:	ldr	w8, [x0]
  408224:	str	w8, [sp, #28]
  408228:	ldur	x8, [x29, #-16]
  40822c:	add	x0, x8, #0x60
  408230:	bl	408298 <__fxstatat@plt+0x6758>
  408234:	ldur	x8, [x29, #-16]
  408238:	ldr	x8, [x8, #80]
  40823c:	cbz	x8, 40824c <__fxstatat@plt+0x670c>
  408240:	ldur	x8, [x29, #-16]
  408244:	ldr	x0, [x8, #80]
  408248:	bl	40bbc0 <__fxstatat@plt+0xa080>
  40824c:	ldur	x0, [x29, #-16]
  408250:	bl	4082f4 <__fxstatat@plt+0x67b4>
  408254:	ldur	x0, [x29, #-16]
  408258:	bl	4019e0 <free@plt>
  40825c:	ldr	w8, [sp, #28]
  408260:	cbz	w8, 408284 <__fxstatat@plt+0x6744>
  408264:	ldr	w8, [sp, #28]
  408268:	str	w8, [sp, #12]
  40826c:	bl	401ad0 <__errno_location@plt>
  408270:	ldr	w8, [sp, #12]
  408274:	str	w8, [x0]
  408278:	mov	w9, #0xffffffff            	// #-1
  40827c:	stur	w9, [x29, #-4]
  408280:	b	408288 <__fxstatat@plt+0x6748>
  408284:	stur	wzr, [x29, #-4]
  408288:	ldur	w0, [x29, #-4]
  40828c:	ldp	x29, x30, [sp, #64]
  408290:	add	sp, sp, #0x50
  408294:	ret
  408298:	sub	sp, sp, #0x20
  40829c:	stp	x29, x30, [sp, #16]
  4082a0:	add	x29, sp, #0x10
  4082a4:	str	x0, [sp, #8]
  4082a8:	ldr	x0, [sp, #8]
  4082ac:	bl	40c9c4 <__fxstatat@plt+0xae84>
  4082b0:	eor	w8, w0, #0x1
  4082b4:	tbnz	w8, #0, 4082bc <__fxstatat@plt+0x677c>
  4082b8:	b	4082e8 <__fxstatat@plt+0x67a8>
  4082bc:	ldr	x0, [sp, #8]
  4082c0:	bl	40cab0 <__fxstatat@plt+0xaf70>
  4082c4:	str	w0, [sp, #4]
  4082c8:	ldr	w8, [sp, #4]
  4082cc:	mov	w9, wzr
  4082d0:	cmp	w9, w8
  4082d4:	cset	w8, gt
  4082d8:	tbnz	w8, #0, 4082e4 <__fxstatat@plt+0x67a4>
  4082dc:	ldr	w0, [sp, #4]
  4082e0:	bl	401910 <close@plt>
  4082e4:	b	4082a8 <__fxstatat@plt+0x6768>
  4082e8:	ldp	x29, x30, [sp, #16]
  4082ec:	add	sp, sp, #0x20
  4082f0:	ret
  4082f4:	sub	sp, sp, #0x20
  4082f8:	stp	x29, x30, [sp, #16]
  4082fc:	add	x29, sp, #0x10
  408300:	mov	w8, #0x102                 	// #258
  408304:	str	x0, [sp, #8]
  408308:	ldr	x9, [sp, #8]
  40830c:	ldr	w10, [x9, #72]
  408310:	and	w8, w10, w8
  408314:	cbz	w8, 408334 <__fxstatat@plt+0x67f4>
  408318:	ldr	x8, [sp, #8]
  40831c:	ldr	x8, [x8, #88]
  408320:	cbz	x8, 408330 <__fxstatat@plt+0x67f0>
  408324:	ldr	x8, [sp, #8]
  408328:	ldr	x0, [x8, #88]
  40832c:	bl	40bbc0 <__fxstatat@plt+0xa080>
  408330:	b	408340 <__fxstatat@plt+0x6800>
  408334:	ldr	x8, [sp, #8]
  408338:	ldr	x0, [x8, #88]
  40833c:	bl	4019e0 <free@plt>
  408340:	ldp	x29, x30, [sp, #16]
  408344:	add	sp, sp, #0x20
  408348:	ret
  40834c:	sub	sp, sp, #0x70
  408350:	stp	x29, x30, [sp, #96]
  408354:	add	x29, sp, #0x60
  408358:	mov	w8, #0x0                   	// #0
  40835c:	stur	x0, [x29, #-16]
  408360:	ldur	x9, [x29, #-16]
  408364:	ldr	x9, [x9]
  408368:	str	w8, [sp, #36]
  40836c:	cbz	x9, 408380 <__fxstatat@plt+0x6840>
  408370:	ldur	x8, [x29, #-16]
  408374:	ldr	w9, [x8, #72]
  408378:	and	w9, w9, #0x2000
  40837c:	cbz	w9, 40838c <__fxstatat@plt+0x684c>
  408380:	mov	x8, xzr
  408384:	stur	x8, [x29, #-8]
  408388:	b	408c9c <__fxstatat@plt+0x715c>
  40838c:	ldur	x8, [x29, #-16]
  408390:	ldr	x8, [x8]
  408394:	stur	x8, [x29, #-24]
  408398:	ldur	x8, [x29, #-24]
  40839c:	ldrh	w9, [x8, #112]
  4083a0:	sturh	w9, [x29, #-34]
  4083a4:	ldur	x8, [x29, #-24]
  4083a8:	mov	w9, #0x3                   	// #3
  4083ac:	strh	w9, [x8, #112]
  4083b0:	ldurh	w9, [x29, #-34]
  4083b4:	cmp	w9, #0x1
  4083b8:	b.ne	4083e4 <__fxstatat@plt+0x68a4>  // b.any
  4083bc:	ldur	x0, [x29, #-16]
  4083c0:	ldur	x1, [x29, #-24]
  4083c4:	mov	w8, wzr
  4083c8:	and	w2, w8, #0x1
  4083cc:	bl	407b24 <__fxstatat@plt+0x5fe4>
  4083d0:	ldur	x9, [x29, #-24]
  4083d4:	strh	w0, [x9, #108]
  4083d8:	ldur	x9, [x29, #-24]
  4083dc:	stur	x9, [x29, #-8]
  4083e0:	b	408c9c <__fxstatat@plt+0x715c>
  4083e4:	ldurh	w8, [x29, #-34]
  4083e8:	cmp	w8, #0x2
  4083ec:	b.ne	4084a4 <__fxstatat@plt+0x6964>  // b.any
  4083f0:	ldur	x8, [x29, #-24]
  4083f4:	ldrh	w9, [x8, #108]
  4083f8:	cmp	w9, #0xc
  4083fc:	b.eq	408410 <__fxstatat@plt+0x68d0>  // b.none
  408400:	ldur	x8, [x29, #-24]
  408404:	ldrh	w9, [x8, #108]
  408408:	cmp	w9, #0xd
  40840c:	b.ne	4084a4 <__fxstatat@plt+0x6964>  // b.any
  408410:	ldur	x0, [x29, #-16]
  408414:	ldur	x1, [x29, #-24]
  408418:	mov	w8, #0x1                   	// #1
  40841c:	and	w2, w8, #0x1
  408420:	bl	407b24 <__fxstatat@plt+0x5fe4>
  408424:	ldur	x9, [x29, #-24]
  408428:	strh	w0, [x9, #108]
  40842c:	ldur	x9, [x29, #-24]
  408430:	ldrh	w8, [x9, #108]
  408434:	cmp	w8, #0x1
  408438:	b.ne	4084a0 <__fxstatat@plt+0x6960>  // b.any
  40843c:	ldur	x8, [x29, #-16]
  408440:	ldr	w9, [x8, #72]
  408444:	and	w9, w9, #0x4
  408448:	cbnz	w9, 4084a0 <__fxstatat@plt+0x6960>
  40844c:	ldur	x0, [x29, #-16]
  408450:	adrp	x1, 40f000 <__fxstatat@plt+0xd4c0>
  408454:	add	x1, x1, #0x6f1
  408458:	bl	407fec <__fxstatat@plt+0x64ac>
  40845c:	ldur	x8, [x29, #-24]
  408460:	str	w0, [x8, #68]
  408464:	cmp	w0, #0x0
  408468:	cset	w9, ge  // ge = tcont
  40846c:	tbnz	w9, #0, 408490 <__fxstatat@plt+0x6950>
  408470:	bl	401ad0 <__errno_location@plt>
  408474:	ldr	w8, [x0]
  408478:	ldur	x9, [x29, #-24]
  40847c:	str	w8, [x9, #64]
  408480:	ldur	x9, [x29, #-24]
  408484:	mov	w8, #0x7                   	// #7
  408488:	strh	w8, [x9, #108]
  40848c:	b	4084a0 <__fxstatat@plt+0x6960>
  408490:	ldur	x8, [x29, #-24]
  408494:	ldrh	w9, [x8, #110]
  408498:	orr	w9, w9, #0x2
  40849c:	strh	w9, [x8, #110]
  4084a0:	b	408910 <__fxstatat@plt+0x6dd0>
  4084a4:	ldur	x8, [x29, #-24]
  4084a8:	ldrh	w9, [x8, #108]
  4084ac:	cmp	w9, #0x1
  4084b0:	b.ne	4086a4 <__fxstatat@plt+0x6b64>  // b.any
  4084b4:	ldurh	w8, [x29, #-34]
  4084b8:	cmp	w8, #0x4
  4084bc:	b.eq	4084e8 <__fxstatat@plt+0x69a8>  // b.none
  4084c0:	ldur	x8, [x29, #-16]
  4084c4:	ldr	w9, [x8, #72]
  4084c8:	and	w9, w9, #0x40
  4084cc:	cbz	w9, 40854c <__fxstatat@plt+0x6a0c>
  4084d0:	ldur	x8, [x29, #-24]
  4084d4:	ldr	x8, [x8, #120]
  4084d8:	ldur	x9, [x29, #-16]
  4084dc:	ldr	x9, [x9, #24]
  4084e0:	cmp	x8, x9
  4084e4:	b.eq	40854c <__fxstatat@plt+0x6a0c>  // b.none
  4084e8:	ldur	x8, [x29, #-24]
  4084ec:	ldrh	w9, [x8, #110]
  4084f0:	and	w9, w9, #0x2
  4084f4:	cbz	w9, 408504 <__fxstatat@plt+0x69c4>
  4084f8:	ldur	x8, [x29, #-24]
  4084fc:	ldr	w0, [x8, #68]
  408500:	bl	401910 <close@plt>
  408504:	ldur	x8, [x29, #-16]
  408508:	ldr	x8, [x8, #8]
  40850c:	cbz	x8, 408528 <__fxstatat@plt+0x69e8>
  408510:	ldur	x8, [x29, #-16]
  408514:	ldr	x0, [x8, #8]
  408518:	bl	40807c <__fxstatat@plt+0x653c>
  40851c:	ldur	x8, [x29, #-16]
  408520:	mov	x9, xzr
  408524:	str	x9, [x8, #8]
  408528:	ldur	x8, [x29, #-24]
  40852c:	mov	w9, #0x6                   	// #6
  408530:	strh	w9, [x8, #108]
  408534:	ldur	x0, [x29, #-16]
  408538:	ldur	x1, [x29, #-24]
  40853c:	bl	408cac <__fxstatat@plt+0x716c>
  408540:	ldur	x8, [x29, #-24]
  408544:	stur	x8, [x29, #-8]
  408548:	b	408c9c <__fxstatat@plt+0x715c>
  40854c:	ldur	x8, [x29, #-16]
  408550:	ldr	x8, [x8, #8]
  408554:	cbz	x8, 408590 <__fxstatat@plt+0x6a50>
  408558:	ldur	x8, [x29, #-16]
  40855c:	ldr	w9, [x8, #72]
  408560:	and	w9, w9, #0x1000
  408564:	cbz	w9, 408590 <__fxstatat@plt+0x6a50>
  408568:	ldur	x8, [x29, #-16]
  40856c:	ldr	w9, [x8, #72]
  408570:	and	w9, w9, #0xffffefff
  408574:	str	w9, [x8, #72]
  408578:	ldur	x8, [x29, #-16]
  40857c:	ldr	x0, [x8, #8]
  408580:	bl	40807c <__fxstatat@plt+0x653c>
  408584:	ldur	x8, [x29, #-16]
  408588:	mov	x10, xzr
  40858c:	str	x10, [x8, #8]
  408590:	ldur	x8, [x29, #-16]
  408594:	ldr	x8, [x8, #8]
  408598:	cbz	x8, 408614 <__fxstatat@plt+0x6ad4>
  40859c:	ldur	x0, [x29, #-16]
  4085a0:	ldur	x1, [x29, #-24]
  4085a4:	ldur	x8, [x29, #-24]
  4085a8:	ldr	x3, [x8, #48]
  4085ac:	mov	w2, #0xffffffff            	// #-1
  4085b0:	bl	408dd0 <__fxstatat@plt+0x7290>
  4085b4:	cbz	w0, 408610 <__fxstatat@plt+0x6ad0>
  4085b8:	bl	401ad0 <__errno_location@plt>
  4085bc:	ldr	w8, [x0]
  4085c0:	ldur	x9, [x29, #-24]
  4085c4:	str	w8, [x9, #64]
  4085c8:	ldur	x9, [x29, #-24]
  4085cc:	ldrh	w8, [x9, #110]
  4085d0:	orr	w8, w8, #0x1
  4085d4:	strh	w8, [x9, #110]
  4085d8:	ldur	x9, [x29, #-16]
  4085dc:	ldr	x9, [x9, #8]
  4085e0:	stur	x9, [x29, #-24]
  4085e4:	ldur	x8, [x29, #-24]
  4085e8:	cbz	x8, 408610 <__fxstatat@plt+0x6ad0>
  4085ec:	ldur	x8, [x29, #-24]
  4085f0:	ldr	x8, [x8, #8]
  4085f4:	ldr	x8, [x8, #48]
  4085f8:	ldur	x9, [x29, #-24]
  4085fc:	str	x8, [x9, #48]
  408600:	ldur	x8, [x29, #-24]
  408604:	ldr	x8, [x8, #16]
  408608:	stur	x8, [x29, #-24]
  40860c:	b	4085e4 <__fxstatat@plt+0x6aa4>
  408610:	b	408688 <__fxstatat@plt+0x6b48>
  408614:	ldur	x0, [x29, #-16]
  408618:	mov	w1, #0x3                   	// #3
  40861c:	bl	409078 <__fxstatat@plt+0x7538>
  408620:	ldur	x8, [x29, #-16]
  408624:	str	x0, [x8, #8]
  408628:	cbnz	x0, 408688 <__fxstatat@plt+0x6b48>
  40862c:	ldur	x8, [x29, #-16]
  408630:	ldr	w9, [x8, #72]
  408634:	and	w9, w9, #0x2000
  408638:	cbz	w9, 408648 <__fxstatat@plt+0x6b08>
  40863c:	mov	x8, xzr
  408640:	stur	x8, [x29, #-8]
  408644:	b	408c9c <__fxstatat@plt+0x715c>
  408648:	ldur	x8, [x29, #-24]
  40864c:	ldr	w9, [x8, #64]
  408650:	cbz	w9, 408670 <__fxstatat@plt+0x6b30>
  408654:	ldur	x8, [x29, #-24]
  408658:	ldrh	w9, [x8, #108]
  40865c:	cmp	w9, #0x4
  408660:	b.eq	408670 <__fxstatat@plt+0x6b30>  // b.none
  408664:	ldur	x8, [x29, #-24]
  408668:	mov	w9, #0x7                   	// #7
  40866c:	strh	w9, [x8, #108]
  408670:	ldur	x0, [x29, #-16]
  408674:	ldur	x1, [x29, #-24]
  408678:	bl	408cac <__fxstatat@plt+0x716c>
  40867c:	ldur	x8, [x29, #-24]
  408680:	stur	x8, [x29, #-8]
  408684:	b	408c9c <__fxstatat@plt+0x715c>
  408688:	ldur	x8, [x29, #-16]
  40868c:	ldr	x8, [x8, #8]
  408690:	stur	x8, [x29, #-24]
  408694:	ldur	x8, [x29, #-16]
  408698:	mov	x9, xzr
  40869c:	str	x9, [x8, #8]
  4086a0:	b	408874 <__fxstatat@plt+0x6d34>
  4086a4:	ldur	x8, [x29, #-24]
  4086a8:	stur	x8, [x29, #-32]
  4086ac:	ldur	x8, [x29, #-24]
  4086b0:	ldr	x8, [x8, #16]
  4086b4:	cbnz	x8, 40873c <__fxstatat@plt+0x6bfc>
  4086b8:	ldur	x8, [x29, #-24]
  4086bc:	ldr	x8, [x8, #8]
  4086c0:	ldr	x8, [x8, #24]
  4086c4:	cbz	x8, 40873c <__fxstatat@plt+0x6bfc>
  4086c8:	ldur	x8, [x29, #-32]
  4086cc:	ldr	x8, [x8, #8]
  4086d0:	stur	x8, [x29, #-24]
  4086d4:	ldur	x8, [x29, #-24]
  4086d8:	ldur	x9, [x29, #-16]
  4086dc:	str	x8, [x9]
  4086e0:	ldur	x8, [x29, #-16]
  4086e4:	ldr	x8, [x8, #32]
  4086e8:	ldur	x9, [x29, #-24]
  4086ec:	ldr	x9, [x9, #72]
  4086f0:	add	x8, x8, x9
  4086f4:	mov	w10, #0x0                   	// #0
  4086f8:	strb	w10, [x8]
  4086fc:	ldur	x0, [x29, #-16]
  408700:	mov	w1, #0x3                   	// #3
  408704:	bl	409078 <__fxstatat@plt+0x7538>
  408708:	stur	x0, [x29, #-24]
  40870c:	cbnz	x0, 408730 <__fxstatat@plt+0x6bf0>
  408710:	ldur	x8, [x29, #-16]
  408714:	ldr	w9, [x8, #72]
  408718:	and	w9, w9, #0x2000
  40871c:	cbz	w9, 40872c <__fxstatat@plt+0x6bec>
  408720:	mov	x8, xzr
  408724:	stur	x8, [x29, #-8]
  408728:	b	408c9c <__fxstatat@plt+0x715c>
  40872c:	b	408a80 <__fxstatat@plt+0x6f40>
  408730:	ldur	x0, [x29, #-32]
  408734:	bl	4019e0 <free@plt>
  408738:	b	408874 <__fxstatat@plt+0x6d34>
  40873c:	ldur	x8, [x29, #-24]
  408740:	ldr	x8, [x8, #16]
  408744:	stur	x8, [x29, #-24]
  408748:	cbz	x8, 408a80 <__fxstatat@plt+0x6f40>
  40874c:	ldur	x8, [x29, #-24]
  408750:	ldur	x9, [x29, #-16]
  408754:	str	x8, [x9]
  408758:	ldur	x0, [x29, #-32]
  40875c:	bl	4019e0 <free@plt>
  408760:	ldur	x8, [x29, #-24]
  408764:	ldr	x8, [x8, #88]
  408768:	cbnz	x8, 4087b4 <__fxstatat@plt+0x6c74>
  40876c:	ldur	x0, [x29, #-16]
  408770:	bl	409d1c <__fxstatat@plt+0x81dc>
  408774:	cbz	w0, 408794 <__fxstatat@plt+0x6c54>
  408778:	ldur	x8, [x29, #-16]
  40877c:	ldr	w9, [x8, #72]
  408780:	orr	w9, w9, #0x2000
  408784:	str	w9, [x8, #72]
  408788:	mov	x8, xzr
  40878c:	stur	x8, [x29, #-8]
  408790:	b	408c9c <__fxstatat@plt+0x715c>
  408794:	ldur	x0, [x29, #-16]
  408798:	bl	4082f4 <__fxstatat@plt+0x67b4>
  40879c:	ldur	x0, [x29, #-16]
  4087a0:	ldur	x1, [x29, #-24]
  4087a4:	bl	409e20 <__fxstatat@plt+0x82e0>
  4087a8:	ldur	x0, [x29, #-16]
  4087ac:	bl	407f20 <__fxstatat@plt+0x63e0>
  4087b0:	b	408910 <__fxstatat@plt+0x6dd0>
  4087b4:	ldur	x8, [x29, #-24]
  4087b8:	ldrh	w9, [x8, #112]
  4087bc:	cmp	w9, #0x4
  4087c0:	b.ne	4087c8 <__fxstatat@plt+0x6c88>  // b.any
  4087c4:	b	4086a4 <__fxstatat@plt+0x6b64>
  4087c8:	ldur	x8, [x29, #-24]
  4087cc:	ldrh	w9, [x8, #112]
  4087d0:	cmp	w9, #0x2
  4087d4:	b.ne	408874 <__fxstatat@plt+0x6d34>  // b.any
  4087d8:	ldur	x0, [x29, #-16]
  4087dc:	ldur	x1, [x29, #-24]
  4087e0:	mov	w8, #0x1                   	// #1
  4087e4:	and	w2, w8, #0x1
  4087e8:	bl	407b24 <__fxstatat@plt+0x5fe4>
  4087ec:	ldur	x9, [x29, #-24]
  4087f0:	strh	w0, [x9, #108]
  4087f4:	ldur	x9, [x29, #-24]
  4087f8:	ldrh	w8, [x9, #108]
  4087fc:	cmp	w8, #0x1
  408800:	b.ne	408868 <__fxstatat@plt+0x6d28>  // b.any
  408804:	ldur	x8, [x29, #-16]
  408808:	ldr	w9, [x8, #72]
  40880c:	and	w9, w9, #0x4
  408810:	cbnz	w9, 408868 <__fxstatat@plt+0x6d28>
  408814:	ldur	x0, [x29, #-16]
  408818:	adrp	x1, 40f000 <__fxstatat@plt+0xd4c0>
  40881c:	add	x1, x1, #0x6f1
  408820:	bl	407fec <__fxstatat@plt+0x64ac>
  408824:	ldur	x8, [x29, #-24]
  408828:	str	w0, [x8, #68]
  40882c:	cmp	w0, #0x0
  408830:	cset	w9, ge  // ge = tcont
  408834:	tbnz	w9, #0, 408858 <__fxstatat@plt+0x6d18>
  408838:	bl	401ad0 <__errno_location@plt>
  40883c:	ldr	w8, [x0]
  408840:	ldur	x9, [x29, #-24]
  408844:	str	w8, [x9, #64]
  408848:	ldur	x9, [x29, #-24]
  40884c:	mov	w8, #0x7                   	// #7
  408850:	strh	w8, [x9, #108]
  408854:	b	408868 <__fxstatat@plt+0x6d28>
  408858:	ldur	x8, [x29, #-24]
  40885c:	ldrh	w9, [x8, #110]
  408860:	orr	w9, w9, #0x2
  408864:	strh	w9, [x8, #110]
  408868:	ldur	x8, [x29, #-24]
  40886c:	mov	w9, #0x3                   	// #3
  408870:	strh	w9, [x8, #112]
  408874:	ldur	x8, [x29, #-16]
  408878:	ldr	x8, [x8, #32]
  40887c:	ldur	x9, [x29, #-24]
  408880:	ldr	x9, [x9, #8]
  408884:	ldr	x9, [x9, #56]
  408888:	ldur	x10, [x29, #-24]
  40888c:	ldr	x10, [x10, #8]
  408890:	ldr	x10, [x10, #72]
  408894:	subs	x10, x10, #0x1
  408898:	ldrb	w11, [x9, x10]
  40889c:	cmp	w11, #0x2f
  4088a0:	str	x8, [sp, #24]
  4088a4:	b.ne	4088c0 <__fxstatat@plt+0x6d80>  // b.any
  4088a8:	ldur	x8, [x29, #-24]
  4088ac:	ldr	x8, [x8, #8]
  4088b0:	ldr	x8, [x8, #72]
  4088b4:	subs	x8, x8, #0x1
  4088b8:	str	x8, [sp, #16]
  4088bc:	b	4088d0 <__fxstatat@plt+0x6d90>
  4088c0:	ldur	x8, [x29, #-24]
  4088c4:	ldr	x8, [x8, #8]
  4088c8:	ldr	x8, [x8, #72]
  4088cc:	str	x8, [sp, #16]
  4088d0:	ldr	x8, [sp, #16]
  4088d4:	ldr	x9, [sp, #24]
  4088d8:	add	x8, x9, x8
  4088dc:	str	x8, [sp, #48]
  4088e0:	ldr	x8, [sp, #48]
  4088e4:	add	x10, x8, #0x1
  4088e8:	str	x10, [sp, #48]
  4088ec:	mov	w11, #0x2f                  	// #47
  4088f0:	strb	w11, [x8]
  4088f4:	ldr	x0, [sp, #48]
  4088f8:	ldur	x8, [x29, #-24]
  4088fc:	add	x1, x8, #0xf8
  408900:	ldur	x8, [x29, #-24]
  408904:	ldr	x8, [x8, #96]
  408908:	add	x2, x8, #0x1
  40890c:	bl	401730 <memmove@plt>
  408910:	ldur	x8, [x29, #-24]
  408914:	ldur	x9, [x29, #-16]
  408918:	str	x8, [x9]
  40891c:	ldur	x8, [x29, #-24]
  408920:	ldrh	w10, [x8, #108]
  408924:	cmp	w10, #0xb
  408928:	b.ne	408a20 <__fxstatat@plt+0x6ee0>  // b.any
  40892c:	ldur	x8, [x29, #-24]
  408930:	ldr	x8, [x8, #168]
  408934:	cmp	x8, #0x2
  408938:	b.ne	408a0c <__fxstatat@plt+0x6ecc>  // b.any
  40893c:	ldur	x8, [x29, #-24]
  408940:	ldr	x8, [x8, #8]
  408944:	str	x8, [sp, #40]
  408948:	ldr	x8, [sp, #40]
  40894c:	ldr	w9, [x8, #104]
  408950:	cbnz	w9, 408990 <__fxstatat@plt+0x6e50>
  408954:	ldur	x8, [x29, #-16]
  408958:	ldr	w9, [x8, #72]
  40895c:	and	w9, w9, #0x8
  408960:	cbz	w9, 408990 <__fxstatat@plt+0x6e50>
  408964:	ldur	x8, [x29, #-16]
  408968:	ldr	w9, [x8, #72]
  40896c:	and	w9, w9, #0x10
  408970:	cbz	w9, 408990 <__fxstatat@plt+0x6e50>
  408974:	ldr	x0, [sp, #40]
  408978:	ldur	x8, [x29, #-16]
  40897c:	ldr	w1, [x8, #44]
  408980:	bl	409f04 <__fxstatat@plt+0x83c4>
  408984:	cmp	w0, #0x2
  408988:	b.ne	408990 <__fxstatat@plt+0x6e50>  // b.any
  40898c:	b	408a08 <__fxstatat@plt+0x6ec8>
  408990:	ldur	x0, [x29, #-16]
  408994:	ldur	x1, [x29, #-24]
  408998:	mov	w8, wzr
  40899c:	and	w2, w8, #0x1
  4089a0:	bl	407b24 <__fxstatat@plt+0x5fe4>
  4089a4:	ldur	x9, [x29, #-24]
  4089a8:	strh	w0, [x9, #108]
  4089ac:	ldur	x9, [x29, #-24]
  4089b0:	ldr	w8, [x9, #136]
  4089b4:	and	w8, w8, #0xf000
  4089b8:	cmp	w8, #0x4, lsl #12
  4089bc:	b.ne	408a08 <__fxstatat@plt+0x6ec8>  // b.any
  4089c0:	ldur	x8, [x29, #-24]
  4089c4:	ldr	x8, [x8, #88]
  4089c8:	cbz	x8, 408a08 <__fxstatat@plt+0x6ec8>
  4089cc:	ldr	x8, [sp, #40]
  4089d0:	ldr	w9, [x8, #104]
  4089d4:	mov	w10, wzr
  4089d8:	cmp	w10, w9
  4089dc:	cset	w9, cs  // cs = hs, nlast
  4089e0:	tbnz	w9, #0, 408a08 <__fxstatat@plt+0x6ec8>
  4089e4:	ldr	x8, [sp, #40]
  4089e8:	ldr	w9, [x8, #104]
  4089ec:	mov	w10, #0xffffffff            	// #-1
  4089f0:	cmp	w9, w10
  4089f4:	b.eq	408a08 <__fxstatat@plt+0x6ec8>  // b.none
  4089f8:	ldr	x8, [sp, #40]
  4089fc:	ldr	w9, [x8, #104]
  408a00:	subs	w9, w9, #0x1
  408a04:	str	w9, [x8, #104]
  408a08:	b	408a20 <__fxstatat@plt+0x6ee0>
  408a0c:	ldur	x8, [x29, #-24]
  408a10:	ldr	x8, [x8, #168]
  408a14:	cmp	x8, #0x1
  408a18:	b.eq	408a20 <__fxstatat@plt+0x6ee0>  // b.none
  408a1c:	bl	401950 <abort@plt>
  408a20:	ldur	x8, [x29, #-24]
  408a24:	ldrh	w9, [x8, #108]
  408a28:	cmp	w9, #0x1
  408a2c:	b.ne	408a74 <__fxstatat@plt+0x6f34>  // b.any
  408a30:	ldur	x8, [x29, #-24]
  408a34:	ldr	x8, [x8, #88]
  408a38:	cbnz	x8, 408a4c <__fxstatat@plt+0x6f0c>
  408a3c:	ldur	x8, [x29, #-24]
  408a40:	ldr	x8, [x8, #120]
  408a44:	ldur	x9, [x29, #-16]
  408a48:	str	x8, [x9, #24]
  408a4c:	ldur	x0, [x29, #-16]
  408a50:	ldur	x1, [x29, #-24]
  408a54:	bl	409fe4 <__fxstatat@plt+0x84a4>
  408a58:	tbnz	w0, #0, 408a74 <__fxstatat@plt+0x6f34>
  408a5c:	bl	401ad0 <__errno_location@plt>
  408a60:	mov	w8, #0xc                   	// #12
  408a64:	str	w8, [x0]
  408a68:	mov	x9, xzr
  408a6c:	stur	x9, [x29, #-8]
  408a70:	b	408c9c <__fxstatat@plt+0x715c>
  408a74:	ldur	x8, [x29, #-24]
  408a78:	stur	x8, [x29, #-8]
  408a7c:	b	408c9c <__fxstatat@plt+0x715c>
  408a80:	ldur	x8, [x29, #-32]
  408a84:	ldr	x8, [x8, #8]
  408a88:	stur	x8, [x29, #-24]
  408a8c:	ldur	x8, [x29, #-24]
  408a90:	ldur	x9, [x29, #-16]
  408a94:	str	x8, [x9]
  408a98:	ldur	x0, [x29, #-32]
  408a9c:	bl	4019e0 <free@plt>
  408aa0:	ldur	x8, [x29, #-24]
  408aa4:	ldr	x8, [x8, #88]
  408aa8:	mov	x9, #0xffffffffffffffff    	// #-1
  408aac:	cmp	x8, x9
  408ab0:	b.ne	408ad8 <__fxstatat@plt+0x6f98>  // b.any
  408ab4:	ldur	x0, [x29, #-24]
  408ab8:	bl	4019e0 <free@plt>
  408abc:	bl	401ad0 <__errno_location@plt>
  408ac0:	str	wzr, [x0]
  408ac4:	ldur	x8, [x29, #-16]
  408ac8:	mov	x9, xzr
  408acc:	str	x9, [x8]
  408ad0:	stur	x9, [x29, #-8]
  408ad4:	b	408c9c <__fxstatat@plt+0x715c>
  408ad8:	ldur	x8, [x29, #-24]
  408adc:	ldrh	w9, [x8, #108]
  408ae0:	cmp	w9, #0xb
  408ae4:	b.ne	408aec <__fxstatat@plt+0x6fac>  // b.any
  408ae8:	bl	401950 <abort@plt>
  408aec:	ldur	x8, [x29, #-16]
  408af0:	ldr	x8, [x8, #32]
  408af4:	ldur	x9, [x29, #-24]
  408af8:	ldr	x9, [x9, #72]
  408afc:	add	x8, x8, x9
  408b00:	mov	w10, #0x0                   	// #0
  408b04:	strb	w10, [x8]
  408b08:	ldur	x8, [x29, #-24]
  408b0c:	ldr	x8, [x8, #88]
  408b10:	cbnz	x8, 408b44 <__fxstatat@plt+0x7004>
  408b14:	ldur	x0, [x29, #-16]
  408b18:	bl	409d1c <__fxstatat@plt+0x81dc>
  408b1c:	cbz	w0, 408b40 <__fxstatat@plt+0x7000>
  408b20:	bl	401ad0 <__errno_location@plt>
  408b24:	ldr	w8, [x0]
  408b28:	ldur	x9, [x29, #-24]
  408b2c:	str	w8, [x9, #64]
  408b30:	ldur	x9, [x29, #-16]
  408b34:	ldr	w8, [x9, #72]
  408b38:	orr	w8, w8, #0x2000
  408b3c:	str	w8, [x9, #72]
  408b40:	b	408c28 <__fxstatat@plt+0x70e8>
  408b44:	ldur	x8, [x29, #-24]
  408b48:	ldrh	w9, [x8, #110]
  408b4c:	and	w9, w9, #0x2
  408b50:	cbz	w9, 408bd8 <__fxstatat@plt+0x7098>
  408b54:	ldur	x8, [x29, #-16]
  408b58:	ldr	w9, [x8, #72]
  408b5c:	and	w9, w9, #0x4
  408b60:	cbnz	w9, 408bc8 <__fxstatat@plt+0x7088>
  408b64:	ldur	x8, [x29, #-16]
  408b68:	ldr	w9, [x8, #72]
  408b6c:	and	w9, w9, #0x200
  408b70:	cbz	w9, 408b98 <__fxstatat@plt+0x7058>
  408b74:	ldur	x0, [x29, #-16]
  408b78:	ldur	x8, [x29, #-24]
  408b7c:	ldr	w1, [x8, #68]
  408b80:	mov	w9, #0x1                   	// #1
  408b84:	and	w2, w9, #0x1
  408b88:	bl	40a120 <__fxstatat@plt+0x85e0>
  408b8c:	ldr	w9, [sp, #36]
  408b90:	tbnz	w9, #0, 408ba8 <__fxstatat@plt+0x7068>
  408b94:	b	408bc8 <__fxstatat@plt+0x7088>
  408b98:	ldur	x8, [x29, #-24]
  408b9c:	ldr	w0, [x8, #68]
  408ba0:	bl	4017a0 <fchdir@plt>
  408ba4:	cbz	w0, 408bc8 <__fxstatat@plt+0x7088>
  408ba8:	bl	401ad0 <__errno_location@plt>
  408bac:	ldr	w8, [x0]
  408bb0:	ldur	x9, [x29, #-24]
  408bb4:	str	w8, [x9, #64]
  408bb8:	ldur	x9, [x29, #-16]
  408bbc:	ldr	w8, [x9, #72]
  408bc0:	orr	w8, w8, #0x2000
  408bc4:	str	w8, [x9, #72]
  408bc8:	ldur	x8, [x29, #-24]
  408bcc:	ldr	w0, [x8, #68]
  408bd0:	bl	401910 <close@plt>
  408bd4:	b	408c28 <__fxstatat@plt+0x70e8>
  408bd8:	ldur	x8, [x29, #-24]
  408bdc:	ldrh	w9, [x8, #110]
  408be0:	and	w9, w9, #0x1
  408be4:	cbnz	w9, 408c28 <__fxstatat@plt+0x70e8>
  408be8:	ldur	x0, [x29, #-16]
  408bec:	ldur	x8, [x29, #-24]
  408bf0:	ldr	x1, [x8, #8]
  408bf4:	mov	w2, #0xffffffff            	// #-1
  408bf8:	adrp	x3, 40f000 <__fxstatat@plt+0xd4c0>
  408bfc:	add	x3, x3, #0x6f0
  408c00:	bl	408dd0 <__fxstatat@plt+0x7290>
  408c04:	cbz	w0, 408c28 <__fxstatat@plt+0x70e8>
  408c08:	bl	401ad0 <__errno_location@plt>
  408c0c:	ldr	w8, [x0]
  408c10:	ldur	x9, [x29, #-24]
  408c14:	str	w8, [x9, #64]
  408c18:	ldur	x9, [x29, #-16]
  408c1c:	ldr	w8, [x9, #72]
  408c20:	orr	w8, w8, #0x2000
  408c24:	str	w8, [x9, #72]
  408c28:	ldur	x8, [x29, #-24]
  408c2c:	ldrh	w9, [x8, #108]
  408c30:	cmp	w9, #0x2
  408c34:	b.eq	408c70 <__fxstatat@plt+0x7130>  // b.none
  408c38:	ldur	x8, [x29, #-24]
  408c3c:	ldr	w9, [x8, #64]
  408c40:	mov	w10, #0x6                   	// #6
  408c44:	mov	w11, #0x7                   	// #7
  408c48:	cmp	w9, #0x0
  408c4c:	csel	w9, w11, w10, ne  // ne = any
  408c50:	ldur	x8, [x29, #-24]
  408c54:	strh	w9, [x8, #108]
  408c58:	ldur	x8, [x29, #-24]
  408c5c:	ldr	w9, [x8, #64]
  408c60:	cbnz	w9, 408c70 <__fxstatat@plt+0x7130>
  408c64:	ldur	x0, [x29, #-16]
  408c68:	ldur	x1, [x29, #-24]
  408c6c:	bl	408cac <__fxstatat@plt+0x716c>
  408c70:	ldur	x8, [x29, #-16]
  408c74:	ldr	w9, [x8, #72]
  408c78:	and	w9, w9, #0x2000
  408c7c:	cbz	w9, 408c8c <__fxstatat@plt+0x714c>
  408c80:	mov	x8, xzr
  408c84:	str	x8, [sp, #8]
  408c88:	b	408c94 <__fxstatat@plt+0x7154>
  408c8c:	ldur	x8, [x29, #-24]
  408c90:	str	x8, [sp, #8]
  408c94:	ldr	x8, [sp, #8]
  408c98:	stur	x8, [x29, #-8]
  408c9c:	ldur	x0, [x29, #-8]
  408ca0:	ldp	x29, x30, [sp, #96]
  408ca4:	add	sp, sp, #0x70
  408ca8:	ret
  408cac:	sub	sp, sp, #0x50
  408cb0:	stp	x29, x30, [sp, #64]
  408cb4:	add	x29, sp, #0x40
  408cb8:	mov	w8, #0x102                 	// #258
  408cbc:	stur	x0, [x29, #-8]
  408cc0:	stur	x1, [x29, #-16]
  408cc4:	ldur	x9, [x29, #-16]
  408cc8:	add	x9, x9, #0x78
  408ccc:	stur	x9, [x29, #-24]
  408cd0:	ldur	x9, [x29, #-8]
  408cd4:	ldr	w10, [x9, #72]
  408cd8:	and	w8, w10, w8
  408cdc:	cbz	w8, 408d24 <__fxstatat@plt+0x71e4>
  408ce0:	ldur	x8, [x29, #-24]
  408ce4:	ldr	x8, [x8]
  408ce8:	add	x1, sp, #0x10
  408cec:	str	x8, [sp, #16]
  408cf0:	ldur	x8, [x29, #-24]
  408cf4:	ldr	x8, [x8, #8]
  408cf8:	str	x8, [sp, #24]
  408cfc:	ldur	x8, [x29, #-8]
  408d00:	ldr	x0, [x8, #88]
  408d04:	bl	40c608 <__fxstatat@plt+0xaac8>
  408d08:	str	x0, [sp, #8]
  408d0c:	ldr	x8, [sp, #8]
  408d10:	cbnz	x8, 408d18 <__fxstatat@plt+0x71d8>
  408d14:	bl	401950 <abort@plt>
  408d18:	ldr	x0, [sp, #8]
  408d1c:	bl	4019e0 <free@plt>
  408d20:	b	408dc4 <__fxstatat@plt+0x7284>
  408d24:	ldur	x8, [x29, #-16]
  408d28:	ldr	x8, [x8, #8]
  408d2c:	str	x8, [sp]
  408d30:	ldr	x8, [sp]
  408d34:	cbz	x8, 408dc4 <__fxstatat@plt+0x7284>
  408d38:	ldr	x8, [sp]
  408d3c:	ldr	x8, [x8, #88]
  408d40:	mov	x9, xzr
  408d44:	cmp	x9, x8
  408d48:	cset	w10, gt
  408d4c:	tbnz	w10, #0, 408dc4 <__fxstatat@plt+0x7284>
  408d50:	ldur	x8, [x29, #-8]
  408d54:	ldr	x8, [x8, #88]
  408d58:	ldr	x8, [x8, #16]
  408d5c:	cbnz	x8, 408d64 <__fxstatat@plt+0x7224>
  408d60:	bl	401950 <abort@plt>
  408d64:	ldur	x8, [x29, #-8]
  408d68:	ldr	x8, [x8, #88]
  408d6c:	ldr	x8, [x8]
  408d70:	ldur	x9, [x29, #-24]
  408d74:	ldr	x9, [x9, #8]
  408d78:	cmp	x8, x9
  408d7c:	b.ne	408dc4 <__fxstatat@plt+0x7284>  // b.any
  408d80:	ldur	x8, [x29, #-8]
  408d84:	ldr	x8, [x8, #88]
  408d88:	ldr	x8, [x8, #8]
  408d8c:	ldur	x9, [x29, #-24]
  408d90:	ldr	x9, [x9]
  408d94:	cmp	x8, x9
  408d98:	b.ne	408dc4 <__fxstatat@plt+0x7284>  // b.any
  408d9c:	ldr	x8, [sp]
  408da0:	ldr	x8, [x8, #120]
  408da4:	ldur	x9, [x29, #-8]
  408da8:	ldr	x9, [x9, #88]
  408dac:	str	x8, [x9, #8]
  408db0:	ldr	x8, [sp]
  408db4:	ldr	x8, [x8, #128]
  408db8:	ldur	x9, [x29, #-8]
  408dbc:	ldr	x9, [x9, #88]
  408dc0:	str	x8, [x9]
  408dc4:	ldp	x29, x30, [sp, #64]
  408dc8:	add	sp, sp, #0x50
  408dcc:	ret
  408dd0:	sub	sp, sp, #0xe0
  408dd4:	stp	x29, x30, [sp, #208]
  408dd8:	add	x29, sp, #0xd0
  408ddc:	sub	x8, x29, #0x28
  408de0:	str	x0, [x8, #24]
  408de4:	str	x1, [x8, #16]
  408de8:	stur	w2, [x29, #-28]
  408dec:	str	x3, [x8]
  408df0:	ldr	x9, [x8]
  408df4:	mov	w10, #0x0                   	// #0
  408df8:	str	x8, [sp, #8]
  408dfc:	str	w10, [sp, #4]
  408e00:	cbz	x9, 408e24 <__fxstatat@plt+0x72e4>
  408e04:	ldr	x8, [sp, #8]
  408e08:	ldr	x0, [x8]
  408e0c:	adrp	x1, 40f000 <__fxstatat@plt+0xd4c0>
  408e10:	add	x1, x1, #0x6f0
  408e14:	bl	4019a0 <strcmp@plt>
  408e18:	cmp	w0, #0x0
  408e1c:	cset	w9, eq  // eq = none
  408e20:	str	w9, [sp, #4]
  408e24:	ldr	w8, [sp, #4]
  408e28:	and	w8, w8, #0x1
  408e2c:	sturb	w8, [x29, #-45]
  408e30:	ldr	x9, [sp, #8]
  408e34:	ldr	x10, [x9, #24]
  408e38:	ldr	w8, [x10, #72]
  408e3c:	and	w8, w8, #0x4
  408e40:	cbz	w8, 408e7c <__fxstatat@plt+0x733c>
  408e44:	ldr	x8, [sp, #8]
  408e48:	ldr	x9, [x8, #24]
  408e4c:	ldr	w10, [x9, #72]
  408e50:	and	w10, w10, #0x200
  408e54:	cbz	w10, 408e74 <__fxstatat@plt+0x7334>
  408e58:	ldur	w8, [x29, #-28]
  408e5c:	mov	w9, wzr
  408e60:	cmp	w9, w8
  408e64:	cset	w8, gt
  408e68:	tbnz	w8, #0, 408e74 <__fxstatat@plt+0x7334>
  408e6c:	ldur	w0, [x29, #-28]
  408e70:	bl	401910 <close@plt>
  408e74:	stur	wzr, [x29, #-4]
  408e78:	b	409068 <__fxstatat@plt+0x7528>
  408e7c:	ldur	w8, [x29, #-28]
  408e80:	cmp	w8, #0x0
  408e84:	cset	w8, ge  // ge = tcont
  408e88:	tbnz	w8, #0, 408f04 <__fxstatat@plt+0x73c4>
  408e8c:	ldurb	w8, [x29, #-45]
  408e90:	tbnz	w8, #0, 408e98 <__fxstatat@plt+0x7358>
  408e94:	b	408f04 <__fxstatat@plt+0x73c4>
  408e98:	ldr	x8, [sp, #8]
  408e9c:	ldr	x9, [x8, #24]
  408ea0:	ldr	w10, [x9, #72]
  408ea4:	and	w10, w10, #0x200
  408ea8:	cbz	w10, 408f04 <__fxstatat@plt+0x73c4>
  408eac:	ldr	x8, [sp, #8]
  408eb0:	ldr	x9, [x8, #24]
  408eb4:	add	x0, x9, #0x60
  408eb8:	bl	40c9c4 <__fxstatat@plt+0xae84>
  408ebc:	tbnz	w0, #0, 408f04 <__fxstatat@plt+0x73c4>
  408ec0:	ldr	x8, [sp, #8]
  408ec4:	ldr	x9, [x8, #24]
  408ec8:	add	x0, x9, #0x60
  408ecc:	bl	40cab0 <__fxstatat@plt+0xaf70>
  408ed0:	stur	w0, [x29, #-56]
  408ed4:	mov	w10, #0x1                   	// #1
  408ed8:	sturb	w10, [x29, #-45]
  408edc:	ldur	w10, [x29, #-56]
  408ee0:	mov	w11, wzr
  408ee4:	cmp	w11, w10
  408ee8:	cset	w10, gt
  408eec:	tbnz	w10, #0, 408f04 <__fxstatat@plt+0x73c4>
  408ef0:	ldur	w8, [x29, #-56]
  408ef4:	stur	w8, [x29, #-28]
  408ef8:	mov	x9, xzr
  408efc:	ldr	x10, [sp, #8]
  408f00:	str	x9, [x10]
  408f04:	ldur	w8, [x29, #-28]
  408f08:	stur	w8, [x29, #-52]
  408f0c:	ldur	w8, [x29, #-28]
  408f10:	cmp	w8, #0x0
  408f14:	cset	w8, ge  // ge = tcont
  408f18:	tbnz	w8, #0, 408f48 <__fxstatat@plt+0x7408>
  408f1c:	ldr	x8, [sp, #8]
  408f20:	ldr	x0, [x8, #24]
  408f24:	ldr	x1, [x8]
  408f28:	bl	407fec <__fxstatat@plt+0x64ac>
  408f2c:	stur	w0, [x29, #-52]
  408f30:	cmp	w0, #0x0
  408f34:	cset	w9, ge  // ge = tcont
  408f38:	tbnz	w9, #0, 408f48 <__fxstatat@plt+0x7408>
  408f3c:	mov	w8, #0xffffffff            	// #-1
  408f40:	stur	w8, [x29, #-4]
  408f44:	b	409068 <__fxstatat@plt+0x7528>
  408f48:	ldr	x8, [sp, #8]
  408f4c:	ldr	x9, [x8, #24]
  408f50:	ldr	w10, [x9, #72]
  408f54:	and	w10, w10, #0x2
  408f58:	cbnz	w10, 408f80 <__fxstatat@plt+0x7440>
  408f5c:	ldr	x8, [sp, #8]
  408f60:	ldr	x9, [x8]
  408f64:	cbz	x9, 408fe4 <__fxstatat@plt+0x74a4>
  408f68:	ldr	x8, [sp, #8]
  408f6c:	ldr	x0, [x8]
  408f70:	adrp	x1, 40f000 <__fxstatat@plt+0xd4c0>
  408f74:	add	x1, x1, #0x6f0
  408f78:	bl	4019a0 <strcmp@plt>
  408f7c:	cbnz	w0, 408fe4 <__fxstatat@plt+0x74a4>
  408f80:	ldur	w0, [x29, #-52]
  408f84:	add	x1, sp, #0x18
  408f88:	bl	40de88 <__fxstatat@plt+0xc348>
  408f8c:	cbz	w0, 408f9c <__fxstatat@plt+0x745c>
  408f90:	mov	w8, #0xffffffff            	// #-1
  408f94:	stur	w8, [x29, #-44]
  408f98:	b	409028 <__fxstatat@plt+0x74e8>
  408f9c:	ldr	x8, [sp, #8]
  408fa0:	ldr	x9, [x8, #16]
  408fa4:	ldr	x9, [x9, #120]
  408fa8:	ldr	x10, [sp, #24]
  408fac:	cmp	x9, x10
  408fb0:	b.ne	408fcc <__fxstatat@plt+0x748c>  // b.any
  408fb4:	ldr	x8, [sp, #8]
  408fb8:	ldr	x9, [x8, #16]
  408fbc:	ldr	x9, [x9, #128]
  408fc0:	ldr	x10, [sp, #32]
  408fc4:	cmp	x9, x10
  408fc8:	b.eq	408fe4 <__fxstatat@plt+0x74a4>  // b.none
  408fcc:	bl	401ad0 <__errno_location@plt>
  408fd0:	mov	w8, #0x2                   	// #2
  408fd4:	str	w8, [x0]
  408fd8:	mov	w8, #0xffffffff            	// #-1
  408fdc:	stur	w8, [x29, #-44]
  408fe0:	b	409028 <__fxstatat@plt+0x74e8>
  408fe4:	ldr	x8, [sp, #8]
  408fe8:	ldr	x9, [x8, #24]
  408fec:	ldr	w10, [x9, #72]
  408ff0:	and	w10, w10, #0x200
  408ff4:	cbz	w10, 40901c <__fxstatat@plt+0x74dc>
  408ff8:	ldr	x8, [sp, #8]
  408ffc:	ldr	x0, [x8, #24]
  409000:	ldur	w1, [x29, #-52]
  409004:	ldurb	w9, [x29, #-45]
  409008:	eor	w9, w9, #0x1
  40900c:	and	w2, w9, #0x1
  409010:	bl	40a120 <__fxstatat@plt+0x85e0>
  409014:	stur	wzr, [x29, #-4]
  409018:	b	409068 <__fxstatat@plt+0x7528>
  40901c:	ldur	w0, [x29, #-52]
  409020:	bl	4017a0 <fchdir@plt>
  409024:	stur	w0, [x29, #-44]
  409028:	ldur	w8, [x29, #-28]
  40902c:	cmp	w8, #0x0
  409030:	cset	w8, ge  // ge = tcont
  409034:	tbnz	w8, #0, 409060 <__fxstatat@plt+0x7520>
  409038:	bl	401ad0 <__errno_location@plt>
  40903c:	ldr	w8, [x0]
  409040:	str	w8, [sp, #20]
  409044:	ldur	w0, [x29, #-52]
  409048:	bl	401910 <close@plt>
  40904c:	ldr	w8, [sp, #20]
  409050:	str	w8, [sp]
  409054:	bl	401ad0 <__errno_location@plt>
  409058:	ldr	w8, [sp]
  40905c:	str	w8, [x0]
  409060:	ldur	w8, [x29, #-44]
  409064:	stur	w8, [x29, #-4]
  409068:	ldur	w0, [x29, #-4]
  40906c:	ldp	x29, x30, [sp, #208]
  409070:	add	sp, sp, #0xe0
  409074:	ret
  409078:	sub	sp, sp, #0x100
  40907c:	stp	x29, x30, [sp, #240]
  409080:	add	x29, sp, #0xf0
  409084:	sub	x8, x29, #0x28
  409088:	mov	w9, #0x0                   	// #0
  40908c:	mov	w10, #0x1                   	// #1
  409090:	str	x0, [x8, #24]
  409094:	str	w1, [x8, #20]
  409098:	ldr	x11, [x8, #24]
  40909c:	ldr	x11, [x11]
  4090a0:	str	x11, [sp, #112]
  4090a4:	ldr	x11, [sp, #112]
  4090a8:	ldr	x11, [x11, #24]
  4090ac:	cmp	x11, #0x0
  4090b0:	cset	w12, ne  // ne = any
  4090b4:	eor	w12, w12, w10
  4090b8:	eor	w12, w12, w10
  4090bc:	and	w10, w12, w10
  4090c0:	strb	w10, [sp, #111]
  4090c4:	strb	w9, [sp, #110]
  4090c8:	ldrb	w9, [sp, #111]
  4090cc:	str	x8, [sp, #56]
  4090d0:	tbnz	w9, #0, 4090d8 <__fxstatat@plt+0x7598>
  4090d4:	b	409158 <__fxstatat@plt+0x7618>
  4090d8:	ldr	x8, [sp, #112]
  4090dc:	ldr	x8, [x8, #24]
  4090e0:	str	x8, [sp, #88]
  4090e4:	ldr	x0, [sp, #88]
  4090e8:	bl	401a40 <dirfd@plt>
  4090ec:	stur	w0, [x29, #-116]
  4090f0:	ldur	w9, [x29, #-116]
  4090f4:	cmp	w9, #0x0
  4090f8:	cset	w9, ge  // ge = tcont
  4090fc:	tbnz	w9, #0, 409154 <__fxstatat@plt+0x7614>
  409100:	ldr	x8, [sp, #112]
  409104:	ldr	x0, [x8, #24]
  409108:	bl	401900 <closedir@plt>
  40910c:	ldr	x8, [sp, #112]
  409110:	mov	x9, xzr
  409114:	str	x9, [x8, #24]
  409118:	ldr	x8, [sp, #56]
  40911c:	ldr	w9, [x8, #20]
  409120:	cmp	w9, #0x3
  409124:	b.ne	409144 <__fxstatat@plt+0x7604>  // b.any
  409128:	ldr	x8, [sp, #112]
  40912c:	mov	w9, #0x4                   	// #4
  409130:	strh	w9, [x8, #108]
  409134:	bl	401ad0 <__errno_location@plt>
  409138:	ldr	w9, [x0]
  40913c:	ldr	x8, [sp, #112]
  409140:	str	w9, [x8, #64]
  409144:	mov	x8, xzr
  409148:	ldr	x9, [sp, #56]
  40914c:	str	x8, [x9, #32]
  409150:	b	409d08 <__fxstatat@plt+0x81c8>
  409154:	b	409318 <__fxstatat@plt+0x77d8>
  409158:	ldr	x8, [sp, #56]
  40915c:	ldr	x9, [x8, #24]
  409160:	ldr	w10, [x9, #72]
  409164:	and	w10, w10, #0x4
  409168:	cbnz	w10, 409194 <__fxstatat@plt+0x7654>
  40916c:	ldr	x8, [sp, #56]
  409170:	ldr	x9, [x8, #24]
  409174:	ldr	w10, [x9, #72]
  409178:	and	w10, w10, #0x200
  40917c:	cbz	w10, 409194 <__fxstatat@plt+0x7654>
  409180:	ldr	x8, [sp, #56]
  409184:	ldr	x9, [x8, #24]
  409188:	ldr	w10, [x9, #44]
  40918c:	str	w10, [sp, #52]
  409190:	b	40919c <__fxstatat@plt+0x765c>
  409194:	mov	w8, #0xffffff9c            	// #-100
  409198:	str	w8, [sp, #52]
  40919c:	ldr	w8, [sp, #52]
  4091a0:	ldr	x9, [sp, #112]
  4091a4:	ldr	x1, [x9, #48]
  4091a8:	ldr	x9, [sp, #56]
  4091ac:	ldr	x10, [x9, #24]
  4091b0:	ldr	w11, [x10, #72]
  4091b4:	and	w11, w11, #0x10
  4091b8:	mov	w12, #0x0                   	// #0
  4091bc:	str	w8, [sp, #48]
  4091c0:	str	x1, [sp, #40]
  4091c4:	str	w12, [sp, #36]
  4091c8:	cbz	w11, 409208 <__fxstatat@plt+0x76c8>
  4091cc:	ldr	x8, [sp, #56]
  4091d0:	ldr	x9, [x8, #24]
  4091d4:	ldr	w10, [x9, #72]
  4091d8:	and	w10, w10, #0x1
  4091dc:	mov	w11, #0x0                   	// #0
  4091e0:	str	w11, [sp, #32]
  4091e4:	cbz	w10, 4091fc <__fxstatat@plt+0x76bc>
  4091e8:	ldr	x8, [sp, #112]
  4091ec:	ldr	x8, [x8, #88]
  4091f0:	cmp	x8, #0x0
  4091f4:	cset	w9, eq  // eq = none
  4091f8:	str	w9, [sp, #32]
  4091fc:	ldr	w8, [sp, #32]
  409200:	eor	w8, w8, #0x1
  409204:	str	w8, [sp, #36]
  409208:	ldr	w8, [sp, #36]
  40920c:	mov	w9, #0x8000                	// #32768
  409210:	mov	w10, wzr
  409214:	tst	w8, #0x1
  409218:	csel	w2, w9, w10, ne  // ne = any
  40921c:	ldr	w0, [sp, #48]
  409220:	ldr	x1, [sp, #40]
  409224:	sub	x3, x29, #0x74
  409228:	bl	40ccec <__fxstatat@plt+0xb1ac>
  40922c:	ldr	x11, [sp, #112]
  409230:	str	x0, [x11, #24]
  409234:	cbnz	x0, 409274 <__fxstatat@plt+0x7734>
  409238:	ldr	x8, [sp, #56]
  40923c:	ldr	w9, [x8, #20]
  409240:	cmp	w9, #0x3
  409244:	b.ne	409264 <__fxstatat@plt+0x7724>  // b.any
  409248:	ldr	x8, [sp, #112]
  40924c:	mov	w9, #0x4                   	// #4
  409250:	strh	w9, [x8, #108]
  409254:	bl	401ad0 <__errno_location@plt>
  409258:	ldr	w9, [x0]
  40925c:	ldr	x8, [sp, #112]
  409260:	str	w9, [x8, #64]
  409264:	mov	x8, xzr
  409268:	ldr	x9, [sp, #56]
  40926c:	str	x8, [x9, #32]
  409270:	b	409d08 <__fxstatat@plt+0x81c8>
  409274:	ldr	x8, [sp, #112]
  409278:	ldrh	w9, [x8, #108]
  40927c:	cmp	w9, #0xb
  409280:	b.ne	4092a8 <__fxstatat@plt+0x7768>  // b.any
  409284:	ldr	x8, [sp, #56]
  409288:	ldr	x0, [x8, #24]
  40928c:	ldr	x1, [sp, #112]
  409290:	mov	w9, wzr
  409294:	and	w2, w9, #0x1
  409298:	bl	407b24 <__fxstatat@plt+0x5fe4>
  40929c:	ldr	x8, [sp, #112]
  4092a0:	strh	w0, [x8, #108]
  4092a4:	b	409318 <__fxstatat@plt+0x77d8>
  4092a8:	ldr	x8, [sp, #56]
  4092ac:	ldr	x9, [x8, #24]
  4092b0:	ldr	w10, [x9, #72]
  4092b4:	and	w10, w10, #0x100
  4092b8:	cbz	w10, 409318 <__fxstatat@plt+0x77d8>
  4092bc:	ldr	x8, [sp, #56]
  4092c0:	ldr	x0, [x8, #24]
  4092c4:	ldr	x1, [sp, #112]
  4092c8:	bl	408cac <__fxstatat@plt+0x716c>
  4092cc:	ldr	x8, [sp, #56]
  4092d0:	ldr	x0, [x8, #24]
  4092d4:	ldr	x1, [sp, #112]
  4092d8:	mov	w9, wzr
  4092dc:	and	w2, w9, #0x1
  4092e0:	bl	407b24 <__fxstatat@plt+0x5fe4>
  4092e4:	ldr	x8, [sp, #56]
  4092e8:	ldr	x10, [x8, #24]
  4092ec:	ldr	x1, [sp, #112]
  4092f0:	mov	x0, x10
  4092f4:	bl	409fe4 <__fxstatat@plt+0x84a4>
  4092f8:	tbnz	w0, #0, 409318 <__fxstatat@plt+0x77d8>
  4092fc:	bl	401ad0 <__errno_location@plt>
  409300:	mov	w8, #0xc                   	// #12
  409304:	str	w8, [x0]
  409308:	mov	x9, xzr
  40930c:	ldr	x10, [sp, #56]
  409310:	str	x9, [x10, #32]
  409314:	b	409d08 <__fxstatat@plt+0x81c8>
  409318:	ldr	x8, [sp, #56]
  40931c:	ldr	x9, [x8, #24]
  409320:	ldr	x9, [x9, #64]
  409324:	mov	x10, #0x86a0                	// #34464
  409328:	movk	x10, #0x1, lsl #16
  40932c:	mov	x11, #0xffffffffffffffff    	// #-1
  409330:	cmp	x9, #0x0
  409334:	csel	x9, x11, x10, ne  // ne = any
  409338:	str	x9, [sp, #96]
  40933c:	ldrb	w12, [sp, #111]
  409340:	tbnz	w12, #0, 409348 <__fxstatat@plt+0x7808>
  409344:	b	409354 <__fxstatat@plt+0x7814>
  409348:	mov	w8, #0x1                   	// #1
  40934c:	sturb	w8, [x29, #-69]
  409350:	b	40951c <__fxstatat@plt+0x79dc>
  409354:	ldr	x8, [sp, #56]
  409358:	ldr	w9, [x8, #20]
  40935c:	mov	w10, #0x0                   	// #0
  409360:	cmp	w9, #0x2
  409364:	str	w10, [sp, #28]
  409368:	b.eq	4093fc <__fxstatat@plt+0x78bc>  // b.none
  40936c:	ldr	x8, [sp, #56]
  409370:	ldr	x9, [x8, #24]
  409374:	ldr	w10, [x9, #72]
  409378:	and	w10, w10, #0x8
  40937c:	mov	w11, #0x0                   	// #0
  409380:	str	w11, [sp, #24]
  409384:	cbz	w10, 4093f0 <__fxstatat@plt+0x78b0>
  409388:	ldr	x8, [sp, #56]
  40938c:	ldr	x9, [x8, #24]
  409390:	ldr	w10, [x9, #72]
  409394:	and	w10, w10, #0x10
  409398:	mov	w11, #0x0                   	// #0
  40939c:	str	w11, [sp, #24]
  4093a0:	cbz	w10, 4093f0 <__fxstatat@plt+0x78b0>
  4093a4:	ldr	x8, [sp, #56]
  4093a8:	ldr	x9, [x8, #24]
  4093ac:	ldr	w10, [x9, #72]
  4093b0:	and	w10, w10, #0x20
  4093b4:	mov	w11, #0x0                   	// #0
  4093b8:	str	w11, [sp, #24]
  4093bc:	cbnz	w10, 4093f0 <__fxstatat@plt+0x78b0>
  4093c0:	ldr	x8, [sp, #112]
  4093c4:	ldr	w9, [x8, #140]
  4093c8:	mov	w10, #0x0                   	// #0
  4093cc:	cmp	w9, #0x2
  4093d0:	str	w10, [sp, #24]
  4093d4:	b.ne	4093f0 <__fxstatat@plt+0x78b0>  // b.any
  4093d8:	ldr	x0, [sp, #112]
  4093dc:	ldur	w1, [x29, #-116]
  4093e0:	bl	409f04 <__fxstatat@plt+0x83c4>
  4093e4:	cmp	w0, #0x0
  4093e8:	cset	w8, ne  // ne = any
  4093ec:	str	w8, [sp, #24]
  4093f0:	ldr	w8, [sp, #24]
  4093f4:	eor	w8, w8, #0x1
  4093f8:	str	w8, [sp, #28]
  4093fc:	ldr	w8, [sp, #28]
  409400:	and	w8, w8, #0x1
  409404:	sturb	w8, [x29, #-69]
  409408:	ldurb	w8, [x29, #-69]
  40940c:	tbnz	w8, #0, 409420 <__fxstatat@plt+0x78e0>
  409410:	ldr	x8, [sp, #56]
  409414:	ldr	w9, [x8, #20]
  409418:	cmp	w9, #0x3
  40941c:	b.ne	40951c <__fxstatat@plt+0x79dc>  // b.any
  409420:	ldr	x8, [sp, #56]
  409424:	ldr	x9, [x8, #24]
  409428:	ldr	w10, [x9, #72]
  40942c:	and	w10, w10, #0x200
  409430:	cbz	w10, 409448 <__fxstatat@plt+0x7908>
  409434:	ldur	w0, [x29, #-116]
  409438:	mov	w1, #0x406                 	// #1030
  40943c:	mov	w2, #0x3                   	// #3
  409440:	bl	40cf00 <__fxstatat@plt+0xb3c0>
  409444:	stur	w0, [x29, #-116]
  409448:	ldur	w8, [x29, #-116]
  40944c:	cmp	w8, #0x0
  409450:	cset	w8, lt  // lt = tstop
  409454:	tbnz	w8, #0, 409478 <__fxstatat@plt+0x7938>
  409458:	ldr	x8, [sp, #56]
  40945c:	ldr	x0, [x8, #24]
  409460:	ldr	x1, [sp, #112]
  409464:	ldur	w2, [x29, #-116]
  409468:	mov	x9, xzr
  40946c:	mov	x3, x9
  409470:	bl	408dd0 <__fxstatat@plt+0x7290>
  409474:	cbz	w0, 409514 <__fxstatat@plt+0x79d4>
  409478:	ldurb	w8, [x29, #-69]
  40947c:	tbnz	w8, #0, 409484 <__fxstatat@plt+0x7944>
  409480:	b	4094a4 <__fxstatat@plt+0x7964>
  409484:	ldr	x8, [sp, #56]
  409488:	ldr	w9, [x8, #20]
  40948c:	cmp	w9, #0x3
  409490:	b.ne	4094a4 <__fxstatat@plt+0x7964>  // b.any
  409494:	bl	401ad0 <__errno_location@plt>
  409498:	ldr	w8, [x0]
  40949c:	ldr	x9, [sp, #112]
  4094a0:	str	w8, [x9, #64]
  4094a4:	ldr	x8, [sp, #112]
  4094a8:	ldrh	w9, [x8, #110]
  4094ac:	orr	w9, w9, #0x1
  4094b0:	strh	w9, [x8, #110]
  4094b4:	mov	w9, #0x0                   	// #0
  4094b8:	sturb	w9, [x29, #-69]
  4094bc:	ldr	x8, [sp, #112]
  4094c0:	ldr	x0, [x8, #24]
  4094c4:	bl	401900 <closedir@plt>
  4094c8:	ldr	x8, [sp, #112]
  4094cc:	mov	x9, xzr
  4094d0:	str	x9, [x8, #24]
  4094d4:	ldr	x8, [sp, #56]
  4094d8:	ldr	x9, [x8, #24]
  4094dc:	ldr	w10, [x9, #72]
  4094e0:	and	w10, w10, #0x200
  4094e4:	cbz	w10, 409504 <__fxstatat@plt+0x79c4>
  4094e8:	ldur	w8, [x29, #-116]
  4094ec:	mov	w9, wzr
  4094f0:	cmp	w9, w8
  4094f4:	cset	w8, gt
  4094f8:	tbnz	w8, #0, 409504 <__fxstatat@plt+0x79c4>
  4094fc:	ldur	w0, [x29, #-116]
  409500:	bl	401910 <close@plt>
  409504:	ldr	x8, [sp, #112]
  409508:	mov	x9, xzr
  40950c:	str	x9, [x8, #24]
  409510:	b	40951c <__fxstatat@plt+0x79dc>
  409514:	mov	w8, #0x1                   	// #1
  409518:	sturb	w8, [x29, #-69]
  40951c:	ldr	x8, [sp, #112]
  409520:	ldr	x8, [x8, #56]
  409524:	ldr	x9, [sp, #112]
  409528:	ldr	x9, [x9, #72]
  40952c:	subs	x9, x9, #0x1
  409530:	ldrb	w10, [x8, x9]
  409534:	cmp	w10, #0x2f
  409538:	b.ne	409550 <__fxstatat@plt+0x7a10>  // b.any
  40953c:	ldr	x8, [sp, #112]
  409540:	ldr	x8, [x8, #72]
  409544:	subs	x8, x8, #0x1
  409548:	str	x8, [sp, #16]
  40954c:	b	40955c <__fxstatat@plt+0x7a1c>
  409550:	ldr	x8, [sp, #112]
  409554:	ldr	x8, [x8, #72]
  409558:	str	x8, [sp, #16]
  40955c:	ldr	x8, [sp, #16]
  409560:	stur	x8, [x29, #-88]
  409564:	ldr	x8, [sp, #56]
  409568:	ldr	x9, [x8, #24]
  40956c:	ldr	w10, [x9, #72]
  409570:	and	w10, w10, #0x4
  409574:	cbz	w10, 4095a8 <__fxstatat@plt+0x7a68>
  409578:	ldr	x8, [sp, #56]
  40957c:	ldr	x9, [x8, #24]
  409580:	ldr	x9, [x9, #32]
  409584:	ldur	x10, [x29, #-88]
  409588:	add	x9, x9, x10
  40958c:	stur	x9, [x29, #-112]
  409590:	ldur	x9, [x29, #-112]
  409594:	add	x10, x9, #0x1
  409598:	stur	x10, [x29, #-112]
  40959c:	mov	w11, #0x2f                  	// #47
  4095a0:	strb	w11, [x9]
  4095a4:	b	4095b0 <__fxstatat@plt+0x7a70>
  4095a8:	mov	x8, xzr
  4095ac:	stur	x8, [x29, #-112]
  4095b0:	ldur	x8, [x29, #-88]
  4095b4:	add	x8, x8, #0x1
  4095b8:	stur	x8, [x29, #-88]
  4095bc:	ldr	x8, [sp, #56]
  4095c0:	ldr	x9, [x8, #24]
  4095c4:	ldr	x9, [x9, #48]
  4095c8:	ldur	x10, [x29, #-88]
  4095cc:	subs	x9, x9, x10
  4095d0:	stur	x9, [x29, #-96]
  4095d4:	ldr	x9, [sp, #112]
  4095d8:	ldr	x9, [x9, #88]
  4095dc:	add	x9, x9, #0x1
  4095e0:	stur	x9, [x29, #-80]
  4095e4:	mov	w11, #0x0                   	// #0
  4095e8:	sturb	w11, [x29, #-70]
  4095ec:	mov	x9, xzr
  4095f0:	str	x9, [x8]
  4095f4:	stur	x9, [x29, #-56]
  4095f8:	stur	xzr, [x29, #-48]
  4095fc:	ldr	x8, [sp, #112]
  409600:	ldr	x8, [x8, #24]
  409604:	cbz	x8, 409ae8 <__fxstatat@plt+0x7fa8>
  409608:	bl	401ad0 <__errno_location@plt>
  40960c:	str	wzr, [x0]
  409610:	ldr	x8, [sp, #112]
  409614:	ldr	x0, [x8, #24]
  409618:	bl	4018e0 <readdir@plt>
  40961c:	str	x0, [sp, #72]
  409620:	ldr	x8, [sp, #72]
  409624:	cbnz	x8, 409684 <__fxstatat@plt+0x7b44>
  409628:	bl	401ad0 <__errno_location@plt>
  40962c:	ldr	w8, [x0]
  409630:	cbz	w8, 409680 <__fxstatat@plt+0x7b40>
  409634:	bl	401ad0 <__errno_location@plt>
  409638:	ldr	w8, [x0]
  40963c:	ldr	x9, [sp, #112]
  409640:	str	w8, [x9, #64]
  409644:	ldrb	w8, [sp, #111]
  409648:	mov	w10, #0x1                   	// #1
  40964c:	str	w10, [sp, #12]
  409650:	tbnz	w8, #0, 409664 <__fxstatat@plt+0x7b24>
  409654:	ldur	x8, [x29, #-48]
  409658:	cmp	x8, #0x0
  40965c:	cset	w9, ne  // ne = any
  409660:	str	w9, [sp, #12]
  409664:	ldr	w8, [sp, #12]
  409668:	mov	w9, #0x7                   	// #7
  40966c:	mov	w10, #0x4                   	// #4
  409670:	tst	w8, #0x1
  409674:	csel	w8, w9, w10, ne  // ne = any
  409678:	ldr	x11, [sp, #112]
  40967c:	strh	w8, [x11, #108]
  409680:	b	409ae8 <__fxstatat@plt+0x7fa8>
  409684:	ldr	x8, [sp, #56]
  409688:	ldr	x9, [x8, #24]
  40968c:	ldr	w10, [x9, #72]
  409690:	and	w10, w10, #0x20
  409694:	cbnz	w10, 4096d4 <__fxstatat@plt+0x7b94>
  409698:	ldr	x8, [sp, #72]
  40969c:	ldrb	w9, [x8, #19]
  4096a0:	cmp	w9, #0x2e
  4096a4:	b.ne	4096d4 <__fxstatat@plt+0x7b94>  // b.any
  4096a8:	ldr	x8, [sp, #72]
  4096ac:	ldrb	w9, [x8, #20]
  4096b0:	cbz	w9, 4096d0 <__fxstatat@plt+0x7b90>
  4096b4:	ldr	x8, [sp, #72]
  4096b8:	ldrb	w9, [x8, #20]
  4096bc:	cmp	w9, #0x2e
  4096c0:	b.ne	4096d4 <__fxstatat@plt+0x7b94>  // b.any
  4096c4:	ldr	x8, [sp, #72]
  4096c8:	ldrb	w9, [x8, #21]
  4096cc:	cbnz	w9, 4096d4 <__fxstatat@plt+0x7b94>
  4096d0:	b	4095fc <__fxstatat@plt+0x7abc>
  4096d4:	ldr	x8, [sp, #72]
  4096d8:	add	x0, x8, #0x13
  4096dc:	bl	401760 <strlen@plt>
  4096e0:	str	x0, [sp, #80]
  4096e4:	ldr	x8, [sp, #56]
  4096e8:	ldr	x0, [x8, #24]
  4096ec:	ldr	x9, [sp, #72]
  4096f0:	add	x1, x9, #0x13
  4096f4:	ldr	x2, [sp, #80]
  4096f8:	bl	4079d4 <__fxstatat@plt+0x5e94>
  4096fc:	ldr	x8, [sp, #56]
  409700:	str	x0, [x8, #8]
  409704:	ldr	x9, [x8, #8]
  409708:	cbnz	x9, 409710 <__fxstatat@plt+0x7bd0>
  40970c:	b	40974c <__fxstatat@plt+0x7c0c>
  409710:	ldr	x8, [sp, #80]
  409714:	ldur	x9, [x29, #-96]
  409718:	cmp	x8, x9
  40971c:	b.cc	409830 <__fxstatat@plt+0x7cf0>  // b.lo, b.ul, b.last
  409720:	ldr	x8, [sp, #56]
  409724:	ldr	x9, [x8, #24]
  409728:	ldr	x9, [x9, #32]
  40972c:	stur	x9, [x29, #-64]
  409730:	ldr	x0, [x8, #24]
  409734:	ldr	x9, [sp, #80]
  409738:	ldur	x10, [x29, #-88]
  40973c:	add	x9, x9, x10
  409740:	add	x1, x9, #0x1
  409744:	bl	4078e0 <__fxstatat@plt+0x5da0>
  409748:	tbnz	w0, #0, 4097cc <__fxstatat@plt+0x7c8c>
  40974c:	bl	401ad0 <__errno_location@plt>
  409750:	ldr	w8, [x0]
  409754:	stur	w8, [x29, #-68]
  409758:	ldr	x9, [sp, #56]
  40975c:	ldr	x0, [x9, #8]
  409760:	bl	4019e0 <free@plt>
  409764:	ldr	x9, [sp, #56]
  409768:	ldr	x0, [x9]
  40976c:	bl	40807c <__fxstatat@plt+0x653c>
  409770:	ldr	x8, [sp, #112]
  409774:	ldr	x0, [x8, #24]
  409778:	bl	401900 <closedir@plt>
  40977c:	ldr	x8, [sp, #112]
  409780:	mov	x9, xzr
  409784:	str	x9, [x8, #24]
  409788:	ldr	x8, [sp, #112]
  40978c:	mov	w9, #0x7                   	// #7
  409790:	strh	w9, [x8, #108]
  409794:	ldr	x8, [sp, #56]
  409798:	ldr	x10, [x8, #24]
  40979c:	ldr	w9, [x10, #72]
  4097a0:	orr	w9, w9, #0x2000
  4097a4:	str	w9, [x10, #72]
  4097a8:	ldur	w9, [x29, #-68]
  4097ac:	str	w9, [sp, #8]
  4097b0:	bl	401ad0 <__errno_location@plt>
  4097b4:	ldr	w9, [sp, #8]
  4097b8:	str	w9, [x0]
  4097bc:	mov	x8, xzr
  4097c0:	ldr	x10, [sp, #56]
  4097c4:	str	x8, [x10, #32]
  4097c8:	b	409d08 <__fxstatat@plt+0x81c8>
  4097cc:	ldur	x8, [x29, #-64]
  4097d0:	ldr	x9, [sp, #56]
  4097d4:	ldr	x10, [x9, #24]
  4097d8:	ldr	x10, [x10, #32]
  4097dc:	cmp	x8, x10
  4097e0:	b.eq	409818 <__fxstatat@plt+0x7cd8>  // b.none
  4097e4:	mov	w8, #0x1                   	// #1
  4097e8:	sturb	w8, [x29, #-70]
  4097ec:	ldr	x9, [sp, #56]
  4097f0:	ldr	x10, [x9, #24]
  4097f4:	ldr	w8, [x10, #72]
  4097f8:	and	w8, w8, #0x4
  4097fc:	cbz	w8, 409818 <__fxstatat@plt+0x7cd8>
  409800:	ldr	x8, [sp, #56]
  409804:	ldr	x9, [x8, #24]
  409808:	ldr	x9, [x9, #32]
  40980c:	ldur	x10, [x29, #-88]
  409810:	add	x9, x9, x10
  409814:	stur	x9, [x29, #-112]
  409818:	ldr	x8, [sp, #56]
  40981c:	ldr	x9, [x8, #24]
  409820:	ldr	x9, [x9, #48]
  409824:	ldur	x10, [x29, #-88]
  409828:	subs	x9, x9, x10
  40982c:	stur	x9, [x29, #-96]
  409830:	ldur	x8, [x29, #-88]
  409834:	ldr	x9, [sp, #80]
  409838:	add	x8, x8, x9
  40983c:	stur	x8, [x29, #-104]
  409840:	ldur	x8, [x29, #-104]
  409844:	ldur	x9, [x29, #-88]
  409848:	cmp	x8, x9
  40984c:	b.cs	4098bc <__fxstatat@plt+0x7d7c>  // b.hs, b.nlast
  409850:	ldr	x8, [sp, #56]
  409854:	ldr	x0, [x8, #8]
  409858:	bl	4019e0 <free@plt>
  40985c:	ldr	x8, [sp, #56]
  409860:	ldr	x0, [x8]
  409864:	bl	40807c <__fxstatat@plt+0x653c>
  409868:	ldr	x8, [sp, #112]
  40986c:	ldr	x0, [x8, #24]
  409870:	bl	401900 <closedir@plt>
  409874:	ldr	x8, [sp, #112]
  409878:	mov	x9, xzr
  40987c:	str	x9, [x8, #24]
  409880:	ldr	x8, [sp, #112]
  409884:	mov	w9, #0x7                   	// #7
  409888:	strh	w9, [x8, #108]
  40988c:	ldr	x8, [sp, #56]
  409890:	ldr	x10, [x8, #24]
  409894:	ldr	w9, [x10, #72]
  409898:	orr	w9, w9, #0x2000
  40989c:	str	w9, [x10, #72]
  4098a0:	bl	401ad0 <__errno_location@plt>
  4098a4:	mov	w9, #0x24                  	// #36
  4098a8:	str	w9, [x0]
  4098ac:	mov	x8, xzr
  4098b0:	ldr	x10, [sp, #56]
  4098b4:	str	x8, [x10, #32]
  4098b8:	b	409d08 <__fxstatat@plt+0x81c8>
  4098bc:	ldur	x8, [x29, #-80]
  4098c0:	ldr	x9, [sp, #56]
  4098c4:	ldr	x10, [x9, #8]
  4098c8:	str	x8, [x10, #88]
  4098cc:	ldr	x8, [x9, #24]
  4098d0:	ldr	x8, [x8]
  4098d4:	ldr	x10, [x9, #8]
  4098d8:	str	x8, [x10, #8]
  4098dc:	ldur	x8, [x29, #-104]
  4098e0:	ldr	x10, [x9, #8]
  4098e4:	str	x8, [x10, #72]
  4098e8:	ldr	x8, [sp, #72]
  4098ec:	ldr	x8, [x8]
  4098f0:	ldr	x10, [x9, #8]
  4098f4:	str	x8, [x10, #128]
  4098f8:	ldr	x8, [x9, #24]
  4098fc:	ldr	w11, [x8, #72]
  409900:	and	w11, w11, #0x4
  409904:	cbz	w11, 40993c <__fxstatat@plt+0x7dfc>
  409908:	ldr	x8, [sp, #56]
  40990c:	ldr	x9, [x8, #8]
  409910:	ldr	x9, [x9, #56]
  409914:	ldr	x10, [x8, #8]
  409918:	str	x9, [x10, #48]
  40991c:	ldur	x0, [x29, #-112]
  409920:	ldr	x9, [x8, #8]
  409924:	add	x1, x9, #0xf8
  409928:	ldr	x9, [x8, #8]
  40992c:	ldr	x9, [x9, #96]
  409930:	add	x2, x9, #0x1
  409934:	bl	401730 <memmove@plt>
  409938:	b	409950 <__fxstatat@plt+0x7e10>
  40993c:	ldr	x8, [sp, #56]
  409940:	ldr	x9, [x8, #8]
  409944:	add	x9, x9, #0xf8
  409948:	ldr	x10, [x8, #8]
  40994c:	str	x9, [x10, #48]
  409950:	ldr	x8, [sp, #56]
  409954:	ldr	x9, [x8, #24]
  409958:	ldr	x9, [x9, #64]
  40995c:	cbz	x9, 409974 <__fxstatat@plt+0x7e34>
  409960:	ldr	x8, [sp, #56]
  409964:	ldr	x9, [x8, #24]
  409968:	ldr	w10, [x9, #72]
  40996c:	and	w10, w10, #0x400
  409970:	cbz	w10, 409a28 <__fxstatat@plt+0x7ee8>
  409974:	ldr	x8, [sp, #56]
  409978:	ldr	x9, [x8, #24]
  40997c:	ldr	w10, [x9, #72]
  409980:	and	w10, w10, #0x10
  409984:	mov	w11, #0x0                   	// #0
  409988:	str	w11, [sp, #4]
  40998c:	cbz	w10, 4099d8 <__fxstatat@plt+0x7e98>
  409990:	ldr	x8, [sp, #56]
  409994:	ldr	x9, [x8, #24]
  409998:	ldr	w10, [x9, #72]
  40999c:	and	w10, w10, #0x8
  4099a0:	mov	w11, #0x0                   	// #0
  4099a4:	str	w11, [sp, #4]
  4099a8:	cbz	w10, 4099d8 <__fxstatat@plt+0x7e98>
  4099ac:	ldr	x8, [sp, #72]
  4099b0:	ldrb	w9, [x8, #18]
  4099b4:	mov	w10, #0x0                   	// #0
  4099b8:	str	w10, [sp, #4]
  4099bc:	cbz	w9, 4099d8 <__fxstatat@plt+0x7e98>
  4099c0:	ldr	x8, [sp, #72]
  4099c4:	ldrb	w9, [x8, #18]
  4099c8:	cmp	w9, #0x4
  4099cc:	cset	w9, eq  // eq = none
  4099d0:	eor	w9, w9, #0x1
  4099d4:	str	w9, [sp, #4]
  4099d8:	ldr	w8, [sp, #4]
  4099dc:	mov	w9, #0x1                   	// #1
  4099e0:	and	w8, w8, w9
  4099e4:	strb	w8, [sp, #71]
  4099e8:	ldr	x10, [sp, #56]
  4099ec:	ldr	x11, [x10, #8]
  4099f0:	mov	w8, #0xb                   	// #11
  4099f4:	strh	w8, [x11, #108]
  4099f8:	ldr	x11, [x10, #8]
  4099fc:	add	x0, x11, #0x78
  409a00:	ldr	x11, [sp, #72]
  409a04:	ldrb	w1, [x11, #18]
  409a08:	bl	40a710 <__fxstatat@plt+0x8bd0>
  409a0c:	ldr	x10, [sp, #56]
  409a10:	ldr	x0, [x10, #8]
  409a14:	ldrb	w8, [sp, #71]
  409a18:	eor	w8, w8, #0x1
  409a1c:	and	w1, w8, #0x1
  409a20:	bl	407ac4 <__fxstatat@plt+0x5f84>
  409a24:	b	409a4c <__fxstatat@plt+0x7f0c>
  409a28:	ldr	x8, [sp, #56]
  409a2c:	ldr	x0, [x8, #24]
  409a30:	ldr	x1, [x8, #8]
  409a34:	mov	w9, wzr
  409a38:	and	w2, w9, #0x1
  409a3c:	bl	407b24 <__fxstatat@plt+0x5fe4>
  409a40:	ldr	x8, [sp, #56]
  409a44:	ldr	x10, [x8, #8]
  409a48:	strh	w0, [x10, #108]
  409a4c:	ldr	x8, [sp, #56]
  409a50:	ldr	x9, [x8, #8]
  409a54:	mov	x10, xzr
  409a58:	str	x10, [x9, #16]
  409a5c:	ldr	x9, [x8]
  409a60:	cbnz	x9, 409a78 <__fxstatat@plt+0x7f38>
  409a64:	ldr	x8, [sp, #56]
  409a68:	ldr	x9, [x8, #8]
  409a6c:	stur	x9, [x29, #-56]
  409a70:	str	x9, [x8]
  409a74:	b	409a90 <__fxstatat@plt+0x7f50>
  409a78:	ldr	x8, [sp, #56]
  409a7c:	ldr	x9, [x8, #8]
  409a80:	ldur	x10, [x29, #-56]
  409a84:	str	x9, [x10, #16]
  409a88:	ldr	x9, [x8, #8]
  409a8c:	stur	x9, [x29, #-56]
  409a90:	ldur	x8, [x29, #-48]
  409a94:	mov	x9, #0x2710                	// #10000
  409a98:	cmp	x8, x9
  409a9c:	b.ne	409ac4 <__fxstatat@plt+0x7f84>  // b.any
  409aa0:	ldr	x8, [sp, #56]
  409aa4:	ldr	x9, [x8, #24]
  409aa8:	ldr	x9, [x9, #64]
  409aac:	cbnz	x9, 409ac4 <__fxstatat@plt+0x7f84>
  409ab0:	ldr	x0, [sp, #112]
  409ab4:	ldur	w1, [x29, #-116]
  409ab8:	bl	40a7bc <__fxstatat@plt+0x8c7c>
  409abc:	and	w8, w0, #0x1
  409ac0:	strb	w8, [sp, #110]
  409ac4:	ldur	x8, [x29, #-48]
  409ac8:	add	x8, x8, #0x1
  409acc:	stur	x8, [x29, #-48]
  409ad0:	ldr	x8, [sp, #96]
  409ad4:	ldur	x9, [x29, #-48]
  409ad8:	cmp	x8, x9
  409adc:	b.hi	409ae4 <__fxstatat@plt+0x7fa4>  // b.pmore
  409ae0:	b	409b0c <__fxstatat@plt+0x7fcc>
  409ae4:	b	4095fc <__fxstatat@plt+0x7abc>
  409ae8:	ldr	x8, [sp, #112]
  409aec:	ldr	x8, [x8, #24]
  409af0:	cbz	x8, 409b0c <__fxstatat@plt+0x7fcc>
  409af4:	ldr	x8, [sp, #112]
  409af8:	ldr	x0, [x8, #24]
  409afc:	bl	401900 <closedir@plt>
  409b00:	ldr	x8, [sp, #112]
  409b04:	mov	x9, xzr
  409b08:	str	x9, [x8, #24]
  409b0c:	ldurb	w8, [x29, #-70]
  409b10:	tbnz	w8, #0, 409b18 <__fxstatat@plt+0x7fd8>
  409b14:	b	409b28 <__fxstatat@plt+0x7fe8>
  409b18:	ldr	x8, [sp, #56]
  409b1c:	ldr	x0, [x8, #24]
  409b20:	ldr	x1, [x8]
  409b24:	bl	40a860 <__fxstatat@plt+0x8d20>
  409b28:	ldr	x8, [sp, #56]
  409b2c:	ldr	x9, [x8, #24]
  409b30:	ldr	w10, [x9, #72]
  409b34:	and	w10, w10, #0x4
  409b38:	cbz	w10, 409b78 <__fxstatat@plt+0x8038>
  409b3c:	ldur	x8, [x29, #-88]
  409b40:	ldr	x9, [sp, #56]
  409b44:	ldr	x10, [x9, #24]
  409b48:	ldr	x10, [x10, #48]
  409b4c:	cmp	x8, x10
  409b50:	b.eq	409b5c <__fxstatat@plt+0x801c>  // b.none
  409b54:	ldur	x8, [x29, #-48]
  409b58:	cbnz	x8, 409b6c <__fxstatat@plt+0x802c>
  409b5c:	ldur	x8, [x29, #-112]
  409b60:	mov	x9, #0xffffffffffffffff    	// #-1
  409b64:	add	x8, x8, x9
  409b68:	stur	x8, [x29, #-112]
  409b6c:	ldur	x8, [x29, #-112]
  409b70:	mov	w9, #0x0                   	// #0
  409b74:	strb	w9, [x8]
  409b78:	ldrb	w8, [sp, #111]
  409b7c:	tbnz	w8, #0, 409c20 <__fxstatat@plt+0x80e0>
  409b80:	ldurb	w8, [x29, #-69]
  409b84:	tbnz	w8, #0, 409b8c <__fxstatat@plt+0x804c>
  409b88:	b	409c20 <__fxstatat@plt+0x80e0>
  409b8c:	ldr	x8, [sp, #56]
  409b90:	ldr	w9, [x8, #20]
  409b94:	cmp	w9, #0x1
  409b98:	b.eq	409ba4 <__fxstatat@plt+0x8064>  // b.none
  409b9c:	ldur	x8, [x29, #-48]
  409ba0:	cbnz	x8, 409c20 <__fxstatat@plt+0x80e0>
  409ba4:	ldr	x8, [sp, #112]
  409ba8:	ldr	x8, [x8, #88]
  409bac:	cbnz	x8, 409bc4 <__fxstatat@plt+0x8084>
  409bb0:	ldr	x8, [sp, #56]
  409bb4:	ldr	x0, [x8, #24]
  409bb8:	bl	409d1c <__fxstatat@plt+0x81dc>
  409bbc:	cbnz	w0, 409be8 <__fxstatat@plt+0x80a8>
  409bc0:	b	409c20 <__fxstatat@plt+0x80e0>
  409bc4:	ldr	x8, [sp, #56]
  409bc8:	ldr	x0, [x8, #24]
  409bcc:	ldr	x9, [sp, #112]
  409bd0:	ldr	x1, [x9, #8]
  409bd4:	mov	w2, #0xffffffff            	// #-1
  409bd8:	adrp	x3, 40f000 <__fxstatat@plt+0xd4c0>
  409bdc:	add	x3, x3, #0x6f0
  409be0:	bl	408dd0 <__fxstatat@plt+0x7290>
  409be4:	cbz	w0, 409c20 <__fxstatat@plt+0x80e0>
  409be8:	ldr	x8, [sp, #112]
  409bec:	mov	w9, #0x7                   	// #7
  409bf0:	strh	w9, [x8, #108]
  409bf4:	ldr	x8, [sp, #56]
  409bf8:	ldr	x10, [x8, #24]
  409bfc:	ldr	w9, [x10, #72]
  409c00:	orr	w9, w9, #0x2000
  409c04:	str	w9, [x10, #72]
  409c08:	ldr	x0, [x8]
  409c0c:	bl	40807c <__fxstatat@plt+0x653c>
  409c10:	mov	x8, xzr
  409c14:	ldr	x10, [sp, #56]
  409c18:	str	x8, [x10, #32]
  409c1c:	b	409d08 <__fxstatat@plt+0x81c8>
  409c20:	ldur	x8, [x29, #-48]
  409c24:	cbnz	x8, 409c80 <__fxstatat@plt+0x8140>
  409c28:	ldr	x8, [sp, #56]
  409c2c:	ldr	w9, [x8, #20]
  409c30:	cmp	w9, #0x3
  409c34:	b.ne	409c64 <__fxstatat@plt+0x8124>  // b.any
  409c38:	ldr	x8, [sp, #112]
  409c3c:	ldrh	w9, [x8, #108]
  409c40:	cmp	w9, #0x4
  409c44:	b.eq	409c64 <__fxstatat@plt+0x8124>  // b.none
  409c48:	ldr	x8, [sp, #112]
  409c4c:	ldrh	w9, [x8, #108]
  409c50:	cmp	w9, #0x7
  409c54:	b.eq	409c64 <__fxstatat@plt+0x8124>  // b.none
  409c58:	ldr	x8, [sp, #112]
  409c5c:	mov	w9, #0x6                   	// #6
  409c60:	strh	w9, [x8, #108]
  409c64:	ldr	x8, [sp, #56]
  409c68:	ldr	x0, [x8]
  409c6c:	bl	40807c <__fxstatat@plt+0x653c>
  409c70:	mov	x8, xzr
  409c74:	ldr	x9, [sp, #56]
  409c78:	str	x8, [x9, #32]
  409c7c:	b	409d08 <__fxstatat@plt+0x81c8>
  409c80:	ldrb	w8, [sp, #110]
  409c84:	tbnz	w8, #0, 409c8c <__fxstatat@plt+0x814c>
  409c88:	b	409cc4 <__fxstatat@plt+0x8184>
  409c8c:	ldr	x8, [sp, #56]
  409c90:	ldr	x9, [x8, #24]
  409c94:	adrp	x10, 40a000 <__fxstatat@plt+0x84c0>
  409c98:	add	x10, x10, #0x984
  409c9c:	str	x10, [x9, #64]
  409ca0:	ldr	x0, [x8, #24]
  409ca4:	ldr	x1, [x8]
  409ca8:	ldur	x2, [x29, #-48]
  409cac:	bl	407d78 <__fxstatat@plt+0x6238>
  409cb0:	ldr	x8, [sp, #56]
  409cb4:	str	x0, [x8]
  409cb8:	ldr	x9, [x8, #24]
  409cbc:	mov	x10, xzr
  409cc0:	str	x10, [x9, #64]
  409cc4:	ldr	x8, [sp, #56]
  409cc8:	ldr	x9, [x8, #24]
  409ccc:	ldr	x9, [x9, #64]
  409cd0:	cbz	x9, 409cfc <__fxstatat@plt+0x81bc>
  409cd4:	ldur	x8, [x29, #-48]
  409cd8:	cmp	x8, #0x1
  409cdc:	b.ls	409cfc <__fxstatat@plt+0x81bc>  // b.plast
  409ce0:	ldr	x8, [sp, #56]
  409ce4:	ldr	x0, [x8, #24]
  409ce8:	ldr	x1, [x8]
  409cec:	ldur	x2, [x29, #-48]
  409cf0:	bl	407d78 <__fxstatat@plt+0x6238>
  409cf4:	ldr	x8, [sp, #56]
  409cf8:	str	x0, [x8]
  409cfc:	ldr	x8, [sp, #56]
  409d00:	ldr	x9, [x8]
  409d04:	str	x9, [x8, #32]
  409d08:	ldr	x8, [sp, #56]
  409d0c:	ldr	x0, [x8, #32]
  409d10:	ldp	x29, x30, [sp, #240]
  409d14:	add	sp, sp, #0x100
  409d18:	ret
  409d1c:	sub	sp, sp, #0x40
  409d20:	stp	x29, x30, [sp, #48]
  409d24:	add	x29, sp, #0x30
  409d28:	stur	x0, [x29, #-8]
  409d2c:	ldur	x8, [x29, #-8]
  409d30:	ldr	w9, [x8, #72]
  409d34:	and	w9, w9, #0x4
  409d38:	mov	w10, #0x0                   	// #0
  409d3c:	stur	w10, [x29, #-16]
  409d40:	cbnz	w9, 409df8 <__fxstatat@plt+0x82b8>
  409d44:	ldur	x8, [x29, #-8]
  409d48:	ldr	w9, [x8, #72]
  409d4c:	and	w9, w9, #0x200
  409d50:	cbz	w9, 409db0 <__fxstatat@plt+0x8270>
  409d54:	ldur	x0, [x29, #-8]
  409d58:	ldur	x8, [x29, #-8]
  409d5c:	ldr	w9, [x8, #72]
  409d60:	and	w9, w9, #0x200
  409d64:	str	x0, [sp, #24]
  409d68:	cbz	w9, 409d78 <__fxstatat@plt+0x8238>
  409d6c:	mov	w8, #0xffffff9c            	// #-100
  409d70:	str	w8, [sp, #20]
  409d74:	b	409d84 <__fxstatat@plt+0x8244>
  409d78:	ldur	x8, [x29, #-8]
  409d7c:	ldr	w9, [x8, #40]
  409d80:	str	w9, [sp, #20]
  409d84:	ldr	w8, [sp, #20]
  409d88:	mov	w9, wzr
  409d8c:	ldr	x0, [sp, #24]
  409d90:	mov	w1, w8
  409d94:	mov	w8, #0x1                   	// #1
  409d98:	and	w2, w8, #0x1
  409d9c:	str	w9, [sp, #16]
  409da0:	bl	40a120 <__fxstatat@plt+0x85e0>
  409da4:	ldr	w8, [sp, #16]
  409da8:	str	w8, [sp, #12]
  409dac:	b	409de8 <__fxstatat@plt+0x82a8>
  409db0:	ldur	x8, [x29, #-8]
  409db4:	ldr	w9, [x8, #72]
  409db8:	and	w9, w9, #0x200
  409dbc:	cbz	w9, 409dcc <__fxstatat@plt+0x828c>
  409dc0:	mov	w8, #0xffffff9c            	// #-100
  409dc4:	str	w8, [sp, #8]
  409dc8:	b	409dd8 <__fxstatat@plt+0x8298>
  409dcc:	ldur	x8, [x29, #-8]
  409dd0:	ldr	w9, [x8, #40]
  409dd4:	str	w9, [sp, #8]
  409dd8:	ldr	w8, [sp, #8]
  409ddc:	mov	w0, w8
  409de0:	bl	4017a0 <fchdir@plt>
  409de4:	str	w0, [sp, #12]
  409de8:	ldr	w8, [sp, #12]
  409dec:	cmp	w8, #0x0
  409df0:	cset	w8, ne  // ne = any
  409df4:	stur	w8, [x29, #-16]
  409df8:	ldur	w8, [x29, #-16]
  409dfc:	and	w8, w8, #0x1
  409e00:	stur	w8, [x29, #-12]
  409e04:	ldur	x9, [x29, #-8]
  409e08:	add	x0, x9, #0x60
  409e0c:	bl	408298 <__fxstatat@plt+0x6758>
  409e10:	ldur	w0, [x29, #-12]
  409e14:	ldp	x29, x30, [sp, #48]
  409e18:	add	sp, sp, #0x40
  409e1c:	ret
  409e20:	sub	sp, sp, #0x40
  409e24:	stp	x29, x30, [sp, #48]
  409e28:	add	x29, sp, #0x30
  409e2c:	mov	w8, #0x2f                  	// #47
  409e30:	stur	x0, [x29, #-8]
  409e34:	stur	x1, [x29, #-16]
  409e38:	ldur	x9, [x29, #-16]
  409e3c:	ldr	x9, [x9, #96]
  409e40:	ldur	x10, [x29, #-16]
  409e44:	str	x9, [x10, #72]
  409e48:	str	x9, [sp, #24]
  409e4c:	ldur	x9, [x29, #-8]
  409e50:	ldr	x0, [x9, #32]
  409e54:	ldur	x9, [x29, #-16]
  409e58:	add	x1, x9, #0xf8
  409e5c:	ldr	x9, [sp, #24]
  409e60:	add	x2, x9, #0x1
  409e64:	str	w8, [sp, #12]
  409e68:	bl	401730 <memmove@plt>
  409e6c:	ldur	x9, [x29, #-16]
  409e70:	add	x0, x9, #0xf8
  409e74:	ldr	w1, [sp, #12]
  409e78:	bl	401920 <strrchr@plt>
  409e7c:	str	x0, [sp, #16]
  409e80:	cbz	x0, 409ee0 <__fxstatat@plt+0x83a0>
  409e84:	ldr	x8, [sp, #16]
  409e88:	ldur	x9, [x29, #-16]
  409e8c:	add	x9, x9, #0xf8
  409e90:	cmp	x8, x9
  409e94:	b.ne	409ea4 <__fxstatat@plt+0x8364>  // b.any
  409e98:	ldr	x8, [sp, #16]
  409e9c:	ldrb	w9, [x8, #1]
  409ea0:	cbz	w9, 409ee0 <__fxstatat@plt+0x83a0>
  409ea4:	ldr	x8, [sp, #16]
  409ea8:	add	x8, x8, #0x1
  409eac:	str	x8, [sp, #16]
  409eb0:	mov	x0, x8
  409eb4:	bl	401760 <strlen@plt>
  409eb8:	str	x0, [sp, #24]
  409ebc:	ldur	x8, [x29, #-16]
  409ec0:	add	x0, x8, #0xf8
  409ec4:	ldr	x1, [sp, #16]
  409ec8:	ldr	x8, [sp, #24]
  409ecc:	add	x2, x8, #0x1
  409ed0:	bl	401730 <memmove@plt>
  409ed4:	ldr	x8, [sp, #24]
  409ed8:	ldur	x9, [x29, #-16]
  409edc:	str	x8, [x9, #96]
  409ee0:	ldur	x8, [x29, #-8]
  409ee4:	ldr	x8, [x8, #32]
  409ee8:	ldur	x9, [x29, #-16]
  409eec:	str	x8, [x9, #56]
  409ef0:	ldur	x9, [x29, #-16]
  409ef4:	str	x8, [x9, #48]
  409ef8:	ldp	x29, x30, [sp, #48]
  409efc:	add	sp, sp, #0x40
  409f00:	ret
  409f04:	sub	sp, sp, #0x30
  409f08:	stp	x29, x30, [sp, #32]
  409f0c:	add	x29, sp, #0x20
  409f10:	str	x0, [sp, #16]
  409f14:	str	w1, [sp, #12]
  409f18:	ldr	x0, [sp, #16]
  409f1c:	ldr	w1, [sp, #12]
  409f20:	bl	40a528 <__fxstatat@plt+0x89e8>
  409f24:	str	x0, [sp]
  409f28:	cbz	x0, 409fc4 <__fxstatat@plt+0x8484>
  409f2c:	b	409f30 <__fxstatat@plt+0x83f0>
  409f30:	mov	x8, #0x6969                	// #26985
  409f34:	ldr	x9, [sp]
  409f38:	cmp	x9, x8
  409f3c:	b.eq	409fc4 <__fxstatat@plt+0x8484>  // b.none
  409f40:	b	409f44 <__fxstatat@plt+0x8404>
  409f44:	mov	x8, #0x9fa0                	// #40864
  409f48:	ldr	x9, [sp]
  409f4c:	cmp	x9, x8
  409f50:	b.eq	409fc4 <__fxstatat@plt+0x8484>  // b.none
  409f54:	b	409f58 <__fxstatat@plt+0x8418>
  409f58:	mov	x8, #0x4973                	// #18803
  409f5c:	movk	x8, #0x5265, lsl #16
  409f60:	ldr	x9, [sp]
  409f64:	cmp	x9, x8
  409f68:	b.eq	409fb8 <__fxstatat@plt+0x8478>  // b.none
  409f6c:	b	409f70 <__fxstatat@plt+0x8430>
  409f70:	mov	x8, #0x414f                	// #16719
  409f74:	movk	x8, #0x5346, lsl #16
  409f78:	ldr	x9, [sp]
  409f7c:	cmp	x9, x8
  409f80:	b.eq	409fc4 <__fxstatat@plt+0x8484>  // b.none
  409f84:	b	409f88 <__fxstatat@plt+0x8448>
  409f88:	mov	x8, #0x5342                	// #21314
  409f8c:	movk	x8, #0x5846, lsl #16
  409f90:	ldr	x9, [sp]
  409f94:	cmp	x9, x8
  409f98:	b.eq	409fb8 <__fxstatat@plt+0x8478>  // b.none
  409f9c:	b	409fa0 <__fxstatat@plt+0x8460>
  409fa0:	mov	x8, #0x4d42                	// #19778
  409fa4:	movk	x8, #0xff53, lsl #16
  409fa8:	ldr	x9, [sp]
  409fac:	cmp	x9, x8
  409fb0:	b.eq	409fc4 <__fxstatat@plt+0x8484>  // b.none
  409fb4:	b	409fcc <__fxstatat@plt+0x848c>
  409fb8:	mov	w8, #0x2                   	// #2
  409fbc:	stur	w8, [x29, #-4]
  409fc0:	b	409fd4 <__fxstatat@plt+0x8494>
  409fc4:	stur	wzr, [x29, #-4]
  409fc8:	b	409fd4 <__fxstatat@plt+0x8494>
  409fcc:	mov	w8, #0x1                   	// #1
  409fd0:	stur	w8, [x29, #-4]
  409fd4:	ldur	w0, [x29, #-4]
  409fd8:	ldp	x29, x30, [sp, #32]
  409fdc:	add	sp, sp, #0x30
  409fe0:	ret
  409fe4:	sub	sp, sp, #0x40
  409fe8:	stp	x29, x30, [sp, #48]
  409fec:	add	x29, sp, #0x30
  409ff0:	mov	w8, #0x102                 	// #258
  409ff4:	stur	x0, [x29, #-16]
  409ff8:	str	x1, [sp, #24]
  409ffc:	ldur	x9, [x29, #-16]
  40a000:	ldr	w10, [x9, #72]
  40a004:	and	w8, w10, w8
  40a008:	cbz	w8, 40a0cc <__fxstatat@plt+0x858c>
  40a00c:	ldr	x8, [sp, #24]
  40a010:	add	x8, x8, #0x78
  40a014:	str	x8, [sp, #16]
  40a018:	mov	x0, #0x18                  	// #24
  40a01c:	bl	401860 <malloc@plt>
  40a020:	str	x0, [sp, #8]
  40a024:	ldr	x8, [sp, #8]
  40a028:	cbnz	x8, 40a03c <__fxstatat@plt+0x84fc>
  40a02c:	mov	w8, wzr
  40a030:	and	w8, w8, #0x1
  40a034:	sturb	w8, [x29, #-1]
  40a038:	b	40a10c <__fxstatat@plt+0x85cc>
  40a03c:	ldr	x8, [sp, #16]
  40a040:	ldr	x8, [x8]
  40a044:	ldr	x9, [sp, #8]
  40a048:	str	x8, [x9]
  40a04c:	ldr	x8, [sp, #16]
  40a050:	ldr	x8, [x8, #8]
  40a054:	ldr	x9, [sp, #8]
  40a058:	str	x8, [x9, #8]
  40a05c:	ldr	x8, [sp, #24]
  40a060:	ldr	x9, [sp, #8]
  40a064:	str	x8, [x9, #16]
  40a068:	ldur	x8, [x29, #-16]
  40a06c:	ldr	x0, [x8, #88]
  40a070:	ldr	x1, [sp, #8]
  40a074:	bl	40c584 <__fxstatat@plt+0xaa44>
  40a078:	str	x0, [sp]
  40a07c:	ldr	x8, [sp]
  40a080:	ldr	x9, [sp, #8]
  40a084:	cmp	x8, x9
  40a088:	b.eq	40a0c8 <__fxstatat@plt+0x8588>  // b.none
  40a08c:	ldr	x0, [sp, #8]
  40a090:	bl	4019e0 <free@plt>
  40a094:	ldr	x8, [sp]
  40a098:	cbnz	x8, 40a0ac <__fxstatat@plt+0x856c>
  40a09c:	mov	w8, wzr
  40a0a0:	and	w8, w8, #0x1
  40a0a4:	sturb	w8, [x29, #-1]
  40a0a8:	b	40a10c <__fxstatat@plt+0x85cc>
  40a0ac:	ldr	x8, [sp]
  40a0b0:	ldr	x8, [x8, #16]
  40a0b4:	ldr	x9, [sp, #24]
  40a0b8:	str	x8, [x9]
  40a0bc:	ldr	x8, [sp, #24]
  40a0c0:	mov	w10, #0x2                   	// #2
  40a0c4:	strh	w10, [x8, #108]
  40a0c8:	b	40a100 <__fxstatat@plt+0x85c0>
  40a0cc:	ldur	x8, [x29, #-16]
  40a0d0:	ldr	x0, [x8, #88]
  40a0d4:	ldr	x8, [sp, #24]
  40a0d8:	add	x1, x8, #0x78
  40a0dc:	bl	40ac84 <__fxstatat@plt+0x9144>
  40a0e0:	tbnz	w0, #0, 40a0e8 <__fxstatat@plt+0x85a8>
  40a0e4:	b	40a100 <__fxstatat@plt+0x85c0>
  40a0e8:	ldr	x8, [sp, #24]
  40a0ec:	ldr	x9, [sp, #24]
  40a0f0:	str	x8, [x9]
  40a0f4:	ldr	x8, [sp, #24]
  40a0f8:	mov	w10, #0x2                   	// #2
  40a0fc:	strh	w10, [x8, #108]
  40a100:	mov	w8, #0x1                   	// #1
  40a104:	and	w8, w8, #0x1
  40a108:	sturb	w8, [x29, #-1]
  40a10c:	ldurb	w8, [x29, #-1]
  40a110:	and	w0, w8, #0x1
  40a114:	ldp	x29, x30, [sp, #48]
  40a118:	add	sp, sp, #0x40
  40a11c:	ret
  40a120:	sub	sp, sp, #0x30
  40a124:	stp	x29, x30, [sp, #32]
  40a128:	add	x29, sp, #0x20
  40a12c:	stur	x0, [x29, #-8]
  40a130:	stur	w1, [x29, #-12]
  40a134:	and	w8, w2, #0x1
  40a138:	sturb	w8, [x29, #-13]
  40a13c:	ldur	x9, [x29, #-8]
  40a140:	ldr	w8, [x9, #44]
  40a144:	str	w8, [sp, #12]
  40a148:	ldr	w8, [sp, #12]
  40a14c:	ldur	w9, [x29, #-12]
  40a150:	cmp	w8, w9
  40a154:	b.ne	40a16c <__fxstatat@plt+0x862c>  // b.any
  40a158:	ldr	w8, [sp, #12]
  40a15c:	mov	w9, #0xffffff9c            	// #-100
  40a160:	cmp	w8, w9
  40a164:	b.eq	40a16c <__fxstatat@plt+0x862c>  // b.none
  40a168:	bl	401950 <abort@plt>
  40a16c:	ldurb	w8, [x29, #-13]
  40a170:	tbnz	w8, #0, 40a178 <__fxstatat@plt+0x8638>
  40a174:	b	40a1ac <__fxstatat@plt+0x866c>
  40a178:	ldur	x8, [x29, #-8]
  40a17c:	add	x0, x8, #0x60
  40a180:	ldr	w1, [sp, #12]
  40a184:	bl	40c9e0 <__fxstatat@plt+0xaea0>
  40a188:	str	w0, [sp, #8]
  40a18c:	ldr	w9, [sp, #8]
  40a190:	mov	w10, wzr
  40a194:	cmp	w10, w9
  40a198:	cset	w9, gt
  40a19c:	tbnz	w9, #0, 40a1a8 <__fxstatat@plt+0x8668>
  40a1a0:	ldr	w0, [sp, #8]
  40a1a4:	bl	401910 <close@plt>
  40a1a8:	b	40a1d8 <__fxstatat@plt+0x8698>
  40a1ac:	ldur	x8, [x29, #-8]
  40a1b0:	ldr	w9, [x8, #72]
  40a1b4:	and	w9, w9, #0x4
  40a1b8:	cbnz	w9, 40a1d8 <__fxstatat@plt+0x8698>
  40a1bc:	ldr	w8, [sp, #12]
  40a1c0:	mov	w9, wzr
  40a1c4:	cmp	w9, w8
  40a1c8:	cset	w8, gt
  40a1cc:	tbnz	w8, #0, 40a1d8 <__fxstatat@plt+0x8698>
  40a1d0:	ldr	w0, [sp, #12]
  40a1d4:	bl	401910 <close@plt>
  40a1d8:	ldur	w8, [x29, #-12]
  40a1dc:	ldur	x9, [x29, #-8]
  40a1e0:	str	w8, [x9, #44]
  40a1e4:	ldp	x29, x30, [sp, #32]
  40a1e8:	add	sp, sp, #0x30
  40a1ec:	ret
  40a1f0:	sub	sp, sp, #0x30
  40a1f4:	stp	x29, x30, [sp, #32]
  40a1f8:	add	x29, sp, #0x20
  40a1fc:	str	x0, [sp, #16]
  40a200:	str	x1, [sp, #8]
  40a204:	str	w2, [sp, #4]
  40a208:	ldr	w8, [sp, #4]
  40a20c:	cbz	w8, 40a258 <__fxstatat@plt+0x8718>
  40a210:	ldr	w8, [sp, #4]
  40a214:	cmp	w8, #0x1
  40a218:	b.eq	40a258 <__fxstatat@plt+0x8718>  // b.none
  40a21c:	ldr	w8, [sp, #4]
  40a220:	cmp	w8, #0x2
  40a224:	b.eq	40a258 <__fxstatat@plt+0x8718>  // b.none
  40a228:	ldr	w8, [sp, #4]
  40a22c:	cmp	w8, #0x3
  40a230:	b.eq	40a258 <__fxstatat@plt+0x8718>  // b.none
  40a234:	ldr	w8, [sp, #4]
  40a238:	cmp	w8, #0x4
  40a23c:	b.eq	40a258 <__fxstatat@plt+0x8718>  // b.none
  40a240:	bl	401ad0 <__errno_location@plt>
  40a244:	mov	w8, #0x16                  	// #22
  40a248:	str	w8, [x0]
  40a24c:	mov	w8, #0x1                   	// #1
  40a250:	stur	w8, [x29, #-4]
  40a254:	b	40a268 <__fxstatat@plt+0x8728>
  40a258:	ldr	w8, [sp, #4]
  40a25c:	ldr	x9, [sp, #8]
  40a260:	strh	w8, [x9, #112]
  40a264:	stur	wzr, [x29, #-4]
  40a268:	ldur	w0, [x29, #-4]
  40a26c:	ldp	x29, x30, [sp, #32]
  40a270:	add	sp, sp, #0x30
  40a274:	ret
  40a278:	sub	sp, sp, #0x40
  40a27c:	stp	x29, x30, [sp, #48]
  40a280:	add	x29, sp, #0x30
  40a284:	stur	x0, [x29, #-16]
  40a288:	stur	w1, [x29, #-20]
  40a28c:	ldur	w8, [x29, #-20]
  40a290:	cbz	w8, 40a2b8 <__fxstatat@plt+0x8778>
  40a294:	ldur	w8, [x29, #-20]
  40a298:	cmp	w8, #0x1, lsl #12
  40a29c:	b.eq	40a2b8 <__fxstatat@plt+0x8778>  // b.none
  40a2a0:	bl	401ad0 <__errno_location@plt>
  40a2a4:	mov	w8, #0x16                  	// #22
  40a2a8:	str	w8, [x0]
  40a2ac:	mov	x9, xzr
  40a2b0:	stur	x9, [x29, #-8]
  40a2b4:	b	40a47c <__fxstatat@plt+0x893c>
  40a2b8:	ldur	x8, [x29, #-16]
  40a2bc:	ldr	x8, [x8]
  40a2c0:	str	x8, [sp, #16]
  40a2c4:	bl	401ad0 <__errno_location@plt>
  40a2c8:	str	wzr, [x0]
  40a2cc:	ldur	x8, [x29, #-16]
  40a2d0:	ldr	w9, [x8, #72]
  40a2d4:	and	w9, w9, #0x2000
  40a2d8:	cbz	w9, 40a2e8 <__fxstatat@plt+0x87a8>
  40a2dc:	mov	x8, xzr
  40a2e0:	stur	x8, [x29, #-8]
  40a2e4:	b	40a47c <__fxstatat@plt+0x893c>
  40a2e8:	ldr	x8, [sp, #16]
  40a2ec:	ldrh	w9, [x8, #108]
  40a2f0:	cmp	w9, #0x9
  40a2f4:	b.ne	40a308 <__fxstatat@plt+0x87c8>  // b.any
  40a2f8:	ldr	x8, [sp, #16]
  40a2fc:	ldr	x8, [x8, #16]
  40a300:	stur	x8, [x29, #-8]
  40a304:	b	40a47c <__fxstatat@plt+0x893c>
  40a308:	ldr	x8, [sp, #16]
  40a30c:	ldrh	w9, [x8, #108]
  40a310:	cmp	w9, #0x1
  40a314:	b.eq	40a324 <__fxstatat@plt+0x87e4>  // b.none
  40a318:	mov	x8, xzr
  40a31c:	stur	x8, [x29, #-8]
  40a320:	b	40a47c <__fxstatat@plt+0x893c>
  40a324:	ldur	x8, [x29, #-16]
  40a328:	ldr	x8, [x8, #8]
  40a32c:	cbz	x8, 40a33c <__fxstatat@plt+0x87fc>
  40a330:	ldur	x8, [x29, #-16]
  40a334:	ldr	x0, [x8, #8]
  40a338:	bl	40807c <__fxstatat@plt+0x653c>
  40a33c:	ldur	w8, [x29, #-20]
  40a340:	cmp	w8, #0x1, lsl #12
  40a344:	b.ne	40a364 <__fxstatat@plt+0x8824>  // b.any
  40a348:	ldur	x8, [x29, #-16]
  40a34c:	ldr	w9, [x8, #72]
  40a350:	orr	w9, w9, #0x1000
  40a354:	str	w9, [x8, #72]
  40a358:	mov	w9, #0x2                   	// #2
  40a35c:	stur	w9, [x29, #-20]
  40a360:	b	40a36c <__fxstatat@plt+0x882c>
  40a364:	mov	w8, #0x1                   	// #1
  40a368:	stur	w8, [x29, #-20]
  40a36c:	ldr	x8, [sp, #16]
  40a370:	ldr	x8, [x8, #88]
  40a374:	cbnz	x8, 40a39c <__fxstatat@plt+0x885c>
  40a378:	ldr	x8, [sp, #16]
  40a37c:	ldr	x8, [x8, #48]
  40a380:	ldrb	w9, [x8]
  40a384:	cmp	w9, #0x2f
  40a388:	b.eq	40a39c <__fxstatat@plt+0x885c>  // b.none
  40a38c:	ldur	x8, [x29, #-16]
  40a390:	ldr	w9, [x8, #72]
  40a394:	and	w9, w9, #0x4
  40a398:	cbz	w9, 40a3b8 <__fxstatat@plt+0x8878>
  40a39c:	ldur	x0, [x29, #-16]
  40a3a0:	ldur	w1, [x29, #-20]
  40a3a4:	bl	409078 <__fxstatat@plt+0x7538>
  40a3a8:	ldur	x8, [x29, #-16]
  40a3ac:	str	x0, [x8, #8]
  40a3b0:	stur	x0, [x29, #-8]
  40a3b4:	b	40a47c <__fxstatat@plt+0x893c>
  40a3b8:	ldur	x0, [x29, #-16]
  40a3bc:	adrp	x1, 40f000 <__fxstatat@plt+0xd4c0>
  40a3c0:	add	x1, x1, #0x6f1
  40a3c4:	bl	407fec <__fxstatat@plt+0x64ac>
  40a3c8:	str	w0, [sp, #12]
  40a3cc:	cmp	w0, #0x0
  40a3d0:	cset	w8, ge  // ge = tcont
  40a3d4:	tbnz	w8, #0, 40a3ec <__fxstatat@plt+0x88ac>
  40a3d8:	ldur	x8, [x29, #-16]
  40a3dc:	mov	x9, xzr
  40a3e0:	str	x9, [x8, #8]
  40a3e4:	stur	x9, [x29, #-8]
  40a3e8:	b	40a47c <__fxstatat@plt+0x893c>
  40a3ec:	ldur	x0, [x29, #-16]
  40a3f0:	ldur	w1, [x29, #-20]
  40a3f4:	bl	409078 <__fxstatat@plt+0x7538>
  40a3f8:	ldur	x8, [x29, #-16]
  40a3fc:	str	x0, [x8, #8]
  40a400:	ldur	x8, [x29, #-16]
  40a404:	ldr	w9, [x8, #72]
  40a408:	and	w9, w9, #0x200
  40a40c:	cbz	w9, 40a428 <__fxstatat@plt+0x88e8>
  40a410:	ldur	x0, [x29, #-16]
  40a414:	ldr	w1, [sp, #12]
  40a418:	mov	w8, #0x1                   	// #1
  40a41c:	and	w2, w8, #0x1
  40a420:	bl	40a120 <__fxstatat@plt+0x85e0>
  40a424:	b	40a470 <__fxstatat@plt+0x8930>
  40a428:	ldr	w0, [sp, #12]
  40a42c:	bl	4017a0 <fchdir@plt>
  40a430:	cbz	w0, 40a468 <__fxstatat@plt+0x8928>
  40a434:	bl	401ad0 <__errno_location@plt>
  40a438:	ldr	w8, [x0]
  40a43c:	str	w8, [sp, #8]
  40a440:	ldr	w0, [sp, #12]
  40a444:	bl	401910 <close@plt>
  40a448:	ldr	w8, [sp, #8]
  40a44c:	str	w8, [sp, #4]
  40a450:	bl	401ad0 <__errno_location@plt>
  40a454:	ldr	w8, [sp, #4]
  40a458:	str	w8, [x0]
  40a45c:	mov	x9, xzr
  40a460:	stur	x9, [x29, #-8]
  40a464:	b	40a47c <__fxstatat@plt+0x893c>
  40a468:	ldr	w0, [sp, #12]
  40a46c:	bl	401910 <close@plt>
  40a470:	ldur	x8, [x29, #-16]
  40a474:	ldr	x8, [x8, #8]
  40a478:	stur	x8, [x29, #-8]
  40a47c:	ldur	x0, [x29, #-8]
  40a480:	ldp	x29, x30, [sp, #48]
  40a484:	add	sp, sp, #0x40
  40a488:	ret
  40a48c:	sub	sp, sp, #0x20
  40a490:	str	x0, [sp, #24]
  40a494:	str	x1, [sp, #16]
  40a498:	ldr	x8, [sp, #24]
  40a49c:	str	x8, [sp, #8]
  40a4a0:	ldr	x8, [sp, #8]
  40a4a4:	ldr	x8, [x8, #8]
  40a4a8:	ldr	x9, [sp, #16]
  40a4ac:	udiv	x10, x8, x9
  40a4b0:	mul	x9, x10, x9
  40a4b4:	subs	x0, x8, x9
  40a4b8:	add	sp, sp, #0x20
  40a4bc:	ret
  40a4c0:	sub	sp, sp, #0x30
  40a4c4:	str	x0, [sp, #40]
  40a4c8:	str	x1, [sp, #32]
  40a4cc:	ldr	x8, [sp, #40]
  40a4d0:	str	x8, [sp, #24]
  40a4d4:	ldr	x8, [sp, #32]
  40a4d8:	str	x8, [sp, #16]
  40a4dc:	ldr	x8, [sp, #24]
  40a4e0:	ldr	x8, [x8, #8]
  40a4e4:	ldr	x9, [sp, #16]
  40a4e8:	ldr	x9, [x9, #8]
  40a4ec:	mov	w10, #0x0                   	// #0
  40a4f0:	cmp	x8, x9
  40a4f4:	str	w10, [sp, #12]
  40a4f8:	b.ne	40a518 <__fxstatat@plt+0x89d8>  // b.any
  40a4fc:	ldr	x8, [sp, #24]
  40a500:	ldr	x8, [x8]
  40a504:	ldr	x9, [sp, #16]
  40a508:	ldr	x9, [x9]
  40a50c:	cmp	x8, x9
  40a510:	cset	w10, eq  // eq = none
  40a514:	str	w10, [sp, #12]
  40a518:	ldr	w8, [sp, #12]
  40a51c:	and	w0, w8, #0x1
  40a520:	add	sp, sp, #0x30
  40a524:	ret
  40a528:	sub	sp, sp, #0xd0
  40a52c:	stp	x29, x30, [sp, #192]
  40a530:	add	x29, sp, #0xc0
  40a534:	stur	x0, [x29, #-16]
  40a538:	stur	w1, [x29, #-20]
  40a53c:	ldur	x8, [x29, #-16]
  40a540:	ldr	x8, [x8, #80]
  40a544:	stur	x8, [x29, #-32]
  40a548:	ldur	x8, [x29, #-32]
  40a54c:	ldr	x8, [x8, #80]
  40a550:	stur	x8, [x29, #-40]
  40a554:	ldur	x8, [x29, #-32]
  40a558:	ldr	w9, [x8, #72]
  40a55c:	and	w9, w9, #0x200
  40a560:	cbnz	w9, 40a56c <__fxstatat@plt+0x8a2c>
  40a564:	stur	xzr, [x29, #-8]
  40a568:	b	40a684 <__fxstatat@plt+0x8b44>
  40a56c:	ldur	x8, [x29, #-40]
  40a570:	cbnz	x8, 40a5a8 <__fxstatat@plt+0x8a68>
  40a574:	mov	x0, #0xd                   	// #13
  40a578:	mov	x8, xzr
  40a57c:	mov	x1, x8
  40a580:	adrp	x2, 40a000 <__fxstatat@plt+0x84c0>
  40a584:	add	x2, x2, #0x694
  40a588:	adrp	x3, 40a000 <__fxstatat@plt+0x84c0>
  40a58c:	add	x3, x3, #0x6d0
  40a590:	adrp	x4, 401000 <mbrtowc@plt-0x710>
  40a594:	add	x4, x4, #0x9e0
  40a598:	bl	40b6b8 <__fxstatat@plt+0x9b78>
  40a59c:	ldur	x8, [x29, #-32]
  40a5a0:	str	x0, [x8, #80]
  40a5a4:	stur	x0, [x29, #-40]
  40a5a8:	ldur	x8, [x29, #-40]
  40a5ac:	cbz	x8, 40a5e4 <__fxstatat@plt+0x8aa4>
  40a5b0:	ldur	x8, [x29, #-16]
  40a5b4:	ldr	x8, [x8, #120]
  40a5b8:	add	x1, sp, #0x8
  40a5bc:	str	x8, [sp, #8]
  40a5c0:	ldur	x0, [x29, #-40]
  40a5c4:	bl	40b228 <__fxstatat@plt+0x96e8>
  40a5c8:	stur	x0, [x29, #-48]
  40a5cc:	ldur	x8, [x29, #-48]
  40a5d0:	cbz	x8, 40a5e4 <__fxstatat@plt+0x8aa4>
  40a5d4:	ldur	x8, [x29, #-48]
  40a5d8:	ldr	x8, [x8, #8]
  40a5dc:	stur	x8, [x29, #-8]
  40a5e0:	b	40a684 <__fxstatat@plt+0x8b44>
  40a5e4:	ldur	w8, [x29, #-20]
  40a5e8:	cmp	w8, #0x0
  40a5ec:	cset	w8, lt  // lt = tstop
  40a5f0:	tbnz	w8, #0, 40a604 <__fxstatat@plt+0x8ac4>
  40a5f4:	ldur	w0, [x29, #-20]
  40a5f8:	add	x1, sp, #0x18
  40a5fc:	bl	4018b0 <fstatfs@plt>
  40a600:	cbz	w0, 40a60c <__fxstatat@plt+0x8acc>
  40a604:	stur	xzr, [x29, #-8]
  40a608:	b	40a684 <__fxstatat@plt+0x8b44>
  40a60c:	ldur	x8, [x29, #-40]
  40a610:	cbz	x8, 40a67c <__fxstatat@plt+0x8b3c>
  40a614:	mov	x0, #0x10                  	// #16
  40a618:	bl	401860 <malloc@plt>
  40a61c:	str	x0, [sp]
  40a620:	ldr	x8, [sp]
  40a624:	cbz	x8, 40a67c <__fxstatat@plt+0x8b3c>
  40a628:	ldur	x8, [x29, #-16]
  40a62c:	ldr	x8, [x8, #120]
  40a630:	ldr	x9, [sp]
  40a634:	str	x8, [x9]
  40a638:	ldr	x8, [sp, #24]
  40a63c:	ldr	x9, [sp]
  40a640:	str	x8, [x9, #8]
  40a644:	ldur	x0, [x29, #-40]
  40a648:	ldr	x1, [sp]
  40a64c:	bl	40c584 <__fxstatat@plt+0xaa44>
  40a650:	stur	x0, [x29, #-48]
  40a654:	ldur	x8, [x29, #-48]
  40a658:	cbz	x8, 40a674 <__fxstatat@plt+0x8b34>
  40a65c:	ldur	x8, [x29, #-48]
  40a660:	ldr	x9, [sp]
  40a664:	cmp	x8, x9
  40a668:	b.eq	40a670 <__fxstatat@plt+0x8b30>  // b.none
  40a66c:	bl	401950 <abort@plt>
  40a670:	b	40a67c <__fxstatat@plt+0x8b3c>
  40a674:	ldr	x0, [sp]
  40a678:	bl	4019e0 <free@plt>
  40a67c:	ldr	x8, [sp, #24]
  40a680:	stur	x8, [x29, #-8]
  40a684:	ldur	x0, [x29, #-8]
  40a688:	ldp	x29, x30, [sp, #192]
  40a68c:	add	sp, sp, #0xd0
  40a690:	ret
  40a694:	sub	sp, sp, #0x20
  40a698:	str	x0, [sp, #24]
  40a69c:	str	x1, [sp, #16]
  40a6a0:	ldr	x8, [sp, #24]
  40a6a4:	str	x8, [sp, #8]
  40a6a8:	ldr	x8, [sp, #8]
  40a6ac:	ldr	x8, [x8]
  40a6b0:	str	x8, [sp]
  40a6b4:	ldr	x8, [sp]
  40a6b8:	ldr	x9, [sp, #16]
  40a6bc:	udiv	x10, x8, x9
  40a6c0:	mul	x9, x10, x9
  40a6c4:	subs	x0, x8, x9
  40a6c8:	add	sp, sp, #0x20
  40a6cc:	ret
  40a6d0:	sub	sp, sp, #0x20
  40a6d4:	str	x0, [sp, #24]
  40a6d8:	str	x1, [sp, #16]
  40a6dc:	ldr	x8, [sp, #24]
  40a6e0:	str	x8, [sp, #8]
  40a6e4:	ldr	x8, [sp, #16]
  40a6e8:	str	x8, [sp]
  40a6ec:	ldr	x8, [sp, #8]
  40a6f0:	ldr	x8, [x8]
  40a6f4:	ldr	x9, [sp]
  40a6f8:	ldr	x9, [x9]
  40a6fc:	cmp	x8, x9
  40a700:	cset	w10, eq  // eq = none
  40a704:	and	w0, w10, #0x1
  40a708:	add	sp, sp, #0x20
  40a70c:	ret
  40a710:	sub	sp, sp, #0x20
  40a714:	str	x0, [sp, #24]
  40a718:	str	w1, [sp, #20]
  40a71c:	ldr	w8, [sp, #20]
  40a720:	subs	w8, w8, #0x1
  40a724:	mov	w9, w8
  40a728:	ubfx	x9, x9, #0, #32
  40a72c:	cmp	x9, #0xb
  40a730:	str	x9, [sp, #8]
  40a734:	b.hi	40a7a4 <__fxstatat@plt+0x8c64>  // b.pmore
  40a738:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  40a73c:	add	x8, x8, #0x6c0
  40a740:	ldr	x11, [sp, #8]
  40a744:	ldrsw	x10, [x8, x11, lsl #2]
  40a748:	add	x9, x8, x10
  40a74c:	br	x9
  40a750:	mov	w8, #0x6000                	// #24576
  40a754:	str	w8, [sp, #16]
  40a758:	b	40a7a8 <__fxstatat@plt+0x8c68>
  40a75c:	mov	w8, #0x2000                	// #8192
  40a760:	str	w8, [sp, #16]
  40a764:	b	40a7a8 <__fxstatat@plt+0x8c68>
  40a768:	mov	w8, #0x4000                	// #16384
  40a76c:	str	w8, [sp, #16]
  40a770:	b	40a7a8 <__fxstatat@plt+0x8c68>
  40a774:	mov	w8, #0x1000                	// #4096
  40a778:	str	w8, [sp, #16]
  40a77c:	b	40a7a8 <__fxstatat@plt+0x8c68>
  40a780:	mov	w8, #0xa000                	// #40960
  40a784:	str	w8, [sp, #16]
  40a788:	b	40a7a8 <__fxstatat@plt+0x8c68>
  40a78c:	mov	w8, #0x8000                	// #32768
  40a790:	str	w8, [sp, #16]
  40a794:	b	40a7a8 <__fxstatat@plt+0x8c68>
  40a798:	mov	w8, #0xc000                	// #49152
  40a79c:	str	w8, [sp, #16]
  40a7a0:	b	40a7a8 <__fxstatat@plt+0x8c68>
  40a7a4:	str	wzr, [sp, #16]
  40a7a8:	ldr	w8, [sp, #16]
  40a7ac:	ldr	x9, [sp, #24]
  40a7b0:	str	w8, [x9, #16]
  40a7b4:	add	sp, sp, #0x20
  40a7b8:	ret
  40a7bc:	sub	sp, sp, #0x40
  40a7c0:	stp	x29, x30, [sp, #48]
  40a7c4:	add	x29, sp, #0x30
  40a7c8:	mov	x8, #0x6969                	// #26985
  40a7cc:	stur	x0, [x29, #-16]
  40a7d0:	stur	w1, [x29, #-20]
  40a7d4:	ldur	x0, [x29, #-16]
  40a7d8:	ldur	w1, [x29, #-20]
  40a7dc:	str	x8, [sp, #16]
  40a7e0:	bl	40a528 <__fxstatat@plt+0x89e8>
  40a7e4:	ldr	x8, [sp, #16]
  40a7e8:	cmp	x0, x8
  40a7ec:	str	x0, [sp, #8]
  40a7f0:	b.eq	40a830 <__fxstatat@plt+0x8cf0>  // b.none
  40a7f4:	b	40a7f8 <__fxstatat@plt+0x8cb8>
  40a7f8:	mov	x8, #0x1994                	// #6548
  40a7fc:	movk	x8, #0x102, lsl #16
  40a800:	ldr	x9, [sp, #8]
  40a804:	cmp	x9, x8
  40a808:	b.eq	40a830 <__fxstatat@plt+0x8cf0>  // b.none
  40a80c:	b	40a810 <__fxstatat@plt+0x8cd0>
  40a810:	mov	x8, #0x4d42                	// #19778
  40a814:	movk	x8, #0xff53, lsl #16
  40a818:	ldr	x9, [sp, #8]
  40a81c:	cmp	x9, x8
  40a820:	cset	w10, eq  // eq = none
  40a824:	eor	w10, w10, #0x1
  40a828:	tbnz	w10, #0, 40a840 <__fxstatat@plt+0x8d00>
  40a82c:	b	40a830 <__fxstatat@plt+0x8cf0>
  40a830:	mov	w8, wzr
  40a834:	and	w8, w8, #0x1
  40a838:	sturb	w8, [x29, #-1]
  40a83c:	b	40a84c <__fxstatat@plt+0x8d0c>
  40a840:	mov	w8, #0x1                   	// #1
  40a844:	and	w8, w8, #0x1
  40a848:	sturb	w8, [x29, #-1]
  40a84c:	ldurb	w8, [x29, #-1]
  40a850:	and	w0, w8, #0x1
  40a854:	ldp	x29, x30, [sp, #48]
  40a858:	add	sp, sp, #0x40
  40a85c:	ret
  40a860:	sub	sp, sp, #0x30
  40a864:	str	x0, [sp, #40]
  40a868:	str	x1, [sp, #32]
  40a86c:	ldr	x8, [sp, #40]
  40a870:	ldr	x8, [x8, #32]
  40a874:	str	x8, [sp, #16]
  40a878:	ldr	x8, [sp, #40]
  40a87c:	ldr	x8, [x8, #8]
  40a880:	str	x8, [sp, #24]
  40a884:	ldr	x8, [sp, #24]
  40a888:	cbz	x8, 40a8e4 <__fxstatat@plt+0x8da4>
  40a88c:	ldr	x8, [sp, #24]
  40a890:	ldr	x8, [x8, #48]
  40a894:	ldr	x9, [sp, #24]
  40a898:	add	x9, x9, #0xf8
  40a89c:	cmp	x8, x9
  40a8a0:	b.eq	40a8c8 <__fxstatat@plt+0x8d88>  // b.none
  40a8a4:	ldr	x8, [sp, #16]
  40a8a8:	ldr	x9, [sp, #24]
  40a8ac:	ldr	x9, [x9, #48]
  40a8b0:	ldr	x10, [sp, #24]
  40a8b4:	ldr	x10, [x10, #56]
  40a8b8:	subs	x9, x9, x10
  40a8bc:	add	x8, x8, x9
  40a8c0:	ldr	x9, [sp, #24]
  40a8c4:	str	x8, [x9, #48]
  40a8c8:	ldr	x8, [sp, #16]
  40a8cc:	ldr	x9, [sp, #24]
  40a8d0:	str	x8, [x9, #56]
  40a8d4:	ldr	x8, [sp, #24]
  40a8d8:	ldr	x8, [x8, #16]
  40a8dc:	str	x8, [sp, #24]
  40a8e0:	b	40a884 <__fxstatat@plt+0x8d44>
  40a8e4:	ldr	x8, [sp, #32]
  40a8e8:	str	x8, [sp, #24]
  40a8ec:	ldr	x8, [sp, #24]
  40a8f0:	ldr	x8, [x8, #88]
  40a8f4:	cmp	x8, #0x0
  40a8f8:	cset	w9, lt  // lt = tstop
  40a8fc:	tbnz	w9, #0, 40a97c <__fxstatat@plt+0x8e3c>
  40a900:	ldr	x8, [sp, #24]
  40a904:	ldr	x8, [x8, #48]
  40a908:	ldr	x9, [sp, #24]
  40a90c:	add	x9, x9, #0xf8
  40a910:	cmp	x8, x9
  40a914:	b.eq	40a93c <__fxstatat@plt+0x8dfc>  // b.none
  40a918:	ldr	x8, [sp, #16]
  40a91c:	ldr	x9, [sp, #24]
  40a920:	ldr	x9, [x9, #48]
  40a924:	ldr	x10, [sp, #24]
  40a928:	ldr	x10, [x10, #56]
  40a92c:	subs	x9, x9, x10
  40a930:	add	x8, x8, x9
  40a934:	ldr	x9, [sp, #24]
  40a938:	str	x8, [x9, #48]
  40a93c:	ldr	x8, [sp, #16]
  40a940:	ldr	x9, [sp, #24]
  40a944:	str	x8, [x9, #56]
  40a948:	ldr	x8, [sp, #24]
  40a94c:	ldr	x8, [x8, #16]
  40a950:	cbz	x8, 40a964 <__fxstatat@plt+0x8e24>
  40a954:	ldr	x8, [sp, #24]
  40a958:	ldr	x8, [x8, #16]
  40a95c:	str	x8, [sp, #8]
  40a960:	b	40a970 <__fxstatat@plt+0x8e30>
  40a964:	ldr	x8, [sp, #24]
  40a968:	ldr	x8, [x8, #8]
  40a96c:	str	x8, [sp, #8]
  40a970:	ldr	x8, [sp, #8]
  40a974:	str	x8, [sp, #24]
  40a978:	b	40a8ec <__fxstatat@plt+0x8dac>
  40a97c:	add	sp, sp, #0x30
  40a980:	ret
  40a984:	sub	sp, sp, #0x20
  40a988:	str	x0, [sp, #24]
  40a98c:	str	x1, [sp, #16]
  40a990:	ldr	x8, [sp, #24]
  40a994:	ldr	x8, [x8]
  40a998:	ldr	x8, [x8, #128]
  40a99c:	ldr	x9, [sp, #16]
  40a9a0:	ldr	x9, [x9]
  40a9a4:	ldr	x9, [x9, #128]
  40a9a8:	cmp	x8, x9
  40a9ac:	b.cs	40a9bc <__fxstatat@plt+0x8e7c>  // b.hs, b.nlast
  40a9b0:	mov	w8, #0xffffffff            	// #-1
  40a9b4:	str	w8, [sp, #12]
  40a9b8:	b	40a9e8 <__fxstatat@plt+0x8ea8>
  40a9bc:	ldr	x8, [sp, #16]
  40a9c0:	ldr	x8, [x8]
  40a9c4:	ldr	x8, [x8, #128]
  40a9c8:	ldr	x9, [sp, #24]
  40a9cc:	ldr	x9, [x9]
  40a9d0:	ldr	x9, [x9, #128]
  40a9d4:	mov	w10, wzr
  40a9d8:	mov	w11, #0x1                   	// #1
  40a9dc:	cmp	x8, x9
  40a9e0:	csel	w10, w11, w10, cc  // cc = lo, ul, last
  40a9e4:	str	w10, [sp, #12]
  40a9e8:	ldr	w8, [sp, #12]
  40a9ec:	mov	w0, w8
  40a9f0:	add	sp, sp, #0x20
  40a9f4:	ret
  40a9f8:	sub	sp, sp, #0x30
  40a9fc:	stp	x29, x30, [sp, #32]
  40aa00:	add	x29, sp, #0x20
  40aa04:	stur	x0, [x29, #-8]
  40aa08:	str	x1, [sp, #16]
  40aa0c:	ldur	x8, [x29, #-8]
  40aa10:	str	x8, [sp, #8]
  40aa14:	ldr	x8, [sp, #16]
  40aa18:	str	x8, [sp]
  40aa1c:	ldr	x8, [sp, #8]
  40aa20:	ldr	x8, [x8]
  40aa24:	ldr	x8, [x8, #80]
  40aa28:	ldr	x8, [x8, #64]
  40aa2c:	ldr	x0, [sp, #8]
  40aa30:	ldr	x1, [sp]
  40aa34:	blr	x8
  40aa38:	ldp	x29, x30, [sp, #32]
  40aa3c:	add	sp, sp, #0x30
  40aa40:	ret
  40aa44:	sub	sp, sp, #0x50
  40aa48:	stp	x29, x30, [sp, #64]
  40aa4c:	add	x29, sp, #0x40
  40aa50:	stur	x0, [x29, #-16]
  40aa54:	stur	x1, [x29, #-24]
  40aa58:	str	x2, [sp, #32]
  40aa5c:	str	x3, [sp, #24]
  40aa60:	ldur	x8, [x29, #-16]
  40aa64:	cbnz	x8, 40aa70 <__fxstatat@plt+0x8f30>
  40aa68:	add	x8, sp, #0xc
  40aa6c:	stur	x8, [x29, #-16]
  40aa70:	ldur	x0, [x29, #-16]
  40aa74:	ldur	x1, [x29, #-24]
  40aa78:	ldr	x2, [sp, #32]
  40aa7c:	ldr	x3, [sp, #24]
  40aa80:	bl	401710 <mbrtowc@plt>
  40aa84:	str	x0, [sp, #16]
  40aa88:	ldr	x8, [sp, #16]
  40aa8c:	mov	x9, #0xfffffffffffffffe    	// #-2
  40aa90:	cmp	x9, x8
  40aa94:	b.hi	40aad4 <__fxstatat@plt+0x8f94>  // b.pmore
  40aa98:	ldr	x8, [sp, #32]
  40aa9c:	cbz	x8, 40aad4 <__fxstatat@plt+0x8f94>
  40aaa0:	mov	w8, wzr
  40aaa4:	mov	w0, w8
  40aaa8:	bl	40aef0 <__fxstatat@plt+0x93b0>
  40aaac:	tbnz	w0, #0, 40aad4 <__fxstatat@plt+0x8f94>
  40aab0:	ldur	x8, [x29, #-24]
  40aab4:	ldrb	w9, [x8]
  40aab8:	strb	w9, [sp, #11]
  40aabc:	ldrb	w9, [sp, #11]
  40aac0:	ldur	x8, [x29, #-16]
  40aac4:	str	w9, [x8]
  40aac8:	mov	x8, #0x1                   	// #1
  40aacc:	stur	x8, [x29, #-8]
  40aad0:	b	40aadc <__fxstatat@plt+0x8f9c>
  40aad4:	ldr	x8, [sp, #16]
  40aad8:	stur	x8, [x29, #-8]
  40aadc:	ldur	x0, [x29, #-8]
  40aae0:	ldp	x29, x30, [sp, #64]
  40aae4:	add	sp, sp, #0x50
  40aae8:	ret
  40aaec:	sub	sp, sp, #0x40
  40aaf0:	stp	x29, x30, [sp, #48]
  40aaf4:	add	x29, sp, #0x30
  40aaf8:	stur	x0, [x29, #-16]
  40aafc:	str	x1, [sp, #24]
  40ab00:	ldur	x8, [x29, #-16]
  40ab04:	str	x8, [sp, #16]
  40ab08:	ldr	x8, [sp, #24]
  40ab0c:	str	x8, [sp, #8]
  40ab10:	ldr	x8, [sp, #16]
  40ab14:	ldr	x9, [sp, #8]
  40ab18:	cmp	x8, x9
  40ab1c:	b.ne	40ab28 <__fxstatat@plt+0x8fe8>  // b.any
  40ab20:	stur	wzr, [x29, #-4]
  40ab24:	b	40ab8c <__fxstatat@plt+0x904c>
  40ab28:	ldr	x8, [sp, #16]
  40ab2c:	ldrb	w0, [x8]
  40ab30:	bl	40dd14 <__fxstatat@plt+0xc1d4>
  40ab34:	strb	w0, [sp, #7]
  40ab38:	ldr	x8, [sp, #8]
  40ab3c:	ldrb	w0, [x8]
  40ab40:	bl	40dd14 <__fxstatat@plt+0xc1d4>
  40ab44:	strb	w0, [sp, #6]
  40ab48:	ldrb	w9, [sp, #7]
  40ab4c:	cbnz	w9, 40ab54 <__fxstatat@plt+0x9014>
  40ab50:	b	40ab7c <__fxstatat@plt+0x903c>
  40ab54:	ldr	x8, [sp, #16]
  40ab58:	add	x8, x8, #0x1
  40ab5c:	str	x8, [sp, #16]
  40ab60:	ldr	x8, [sp, #8]
  40ab64:	add	x8, x8, #0x1
  40ab68:	str	x8, [sp, #8]
  40ab6c:	ldrb	w8, [sp, #7]
  40ab70:	ldrb	w9, [sp, #6]
  40ab74:	cmp	w8, w9
  40ab78:	b.eq	40ab28 <__fxstatat@plt+0x8fe8>  // b.none
  40ab7c:	ldrb	w8, [sp, #7]
  40ab80:	ldrb	w9, [sp, #6]
  40ab84:	subs	w8, w8, w9
  40ab88:	stur	w8, [x29, #-4]
  40ab8c:	ldur	w0, [x29, #-4]
  40ab90:	ldp	x29, x30, [sp, #48]
  40ab94:	add	sp, sp, #0x40
  40ab98:	ret
  40ab9c:	sub	sp, sp, #0x30
  40aba0:	stp	x29, x30, [sp, #32]
  40aba4:	add	x29, sp, #0x20
  40aba8:	str	x0, [sp, #16]
  40abac:	ldr	x0, [sp, #16]
  40abb0:	bl	401810 <__fpending@plt>
  40abb4:	cmp	x0, #0x0
  40abb8:	cset	w8, ne  // ne = any
  40abbc:	mov	w9, #0x1                   	// #1
  40abc0:	and	w8, w8, w9
  40abc4:	strb	w8, [sp, #15]
  40abc8:	ldr	x0, [sp, #16]
  40abcc:	str	w9, [sp, #8]
  40abd0:	bl	4017c0 <ferror_unlocked@plt>
  40abd4:	cmp	w0, #0x0
  40abd8:	cset	w8, ne  // ne = any
  40abdc:	ldr	w9, [sp, #8]
  40abe0:	and	w8, w8, w9
  40abe4:	strb	w8, [sp, #14]
  40abe8:	ldr	x0, [sp, #16]
  40abec:	bl	40ce2c <__fxstatat@plt+0xb2ec>
  40abf0:	cmp	w0, #0x0
  40abf4:	cset	w8, ne  // ne = any
  40abf8:	and	w8, w8, #0x1
  40abfc:	strb	w8, [sp, #13]
  40ac00:	ldrb	w8, [sp, #14]
  40ac04:	tbnz	w8, #0, 40ac2c <__fxstatat@plt+0x90ec>
  40ac08:	ldrb	w8, [sp, #13]
  40ac0c:	tbnz	w8, #0, 40ac14 <__fxstatat@plt+0x90d4>
  40ac10:	b	40ac48 <__fxstatat@plt+0x9108>
  40ac14:	ldrb	w8, [sp, #15]
  40ac18:	tbnz	w8, #0, 40ac2c <__fxstatat@plt+0x90ec>
  40ac1c:	bl	401ad0 <__errno_location@plt>
  40ac20:	ldr	w8, [x0]
  40ac24:	cmp	w8, #0x9
  40ac28:	b.eq	40ac48 <__fxstatat@plt+0x9108>  // b.none
  40ac2c:	ldrb	w8, [sp, #13]
  40ac30:	tbnz	w8, #0, 40ac3c <__fxstatat@plt+0x90fc>
  40ac34:	bl	401ad0 <__errno_location@plt>
  40ac38:	str	wzr, [x0]
  40ac3c:	mov	w8, #0xffffffff            	// #-1
  40ac40:	stur	w8, [x29, #-4]
  40ac44:	b	40ac4c <__fxstatat@plt+0x910c>
  40ac48:	stur	wzr, [x29, #-4]
  40ac4c:	ldur	w0, [x29, #-4]
  40ac50:	ldp	x29, x30, [sp, #32]
  40ac54:	add	sp, sp, #0x30
  40ac58:	ret
  40ac5c:	sub	sp, sp, #0x10
  40ac60:	mov	w8, #0xf616                	// #62998
  40ac64:	movk	w8, #0x95, lsl #16
  40ac68:	str	x0, [sp, #8]
  40ac6c:	ldr	x9, [sp, #8]
  40ac70:	str	xzr, [x9, #16]
  40ac74:	ldr	x9, [sp, #8]
  40ac78:	str	w8, [x9, #24]
  40ac7c:	add	sp, sp, #0x10
  40ac80:	ret
  40ac84:	sub	sp, sp, #0x30
  40ac88:	stp	x29, x30, [sp, #32]
  40ac8c:	add	x29, sp, #0x20
  40ac90:	mov	w8, #0xf616                	// #62998
  40ac94:	movk	w8, #0x95, lsl #16
  40ac98:	str	x0, [sp, #16]
  40ac9c:	str	x1, [sp, #8]
  40aca0:	ldr	x9, [sp, #16]
  40aca4:	ldr	w10, [x9, #24]
  40aca8:	cmp	w10, w8
  40acac:	b.ne	40acb4 <__fxstatat@plt+0x9174>  // b.any
  40acb0:	b	40acd4 <__fxstatat@plt+0x9194>
  40acb4:	adrp	x0, 40f000 <__fxstatat@plt+0xd4c0>
  40acb8:	add	x0, x0, #0x6f3
  40acbc:	adrp	x1, 40f000 <__fxstatat@plt+0xd4c0>
  40acc0:	add	x1, x1, #0x70b
  40acc4:	mov	w2, #0x3c                  	// #60
  40acc8:	adrp	x3, 40f000 <__fxstatat@plt+0xd4c0>
  40accc:	add	x3, x3, #0x71d
  40acd0:	bl	401ac0 <__assert_fail@plt>
  40acd4:	ldr	x8, [sp, #16]
  40acd8:	ldr	x8, [x8, #16]
  40acdc:	cbz	x8, 40ad20 <__fxstatat@plt+0x91e0>
  40ace0:	ldr	x8, [sp, #8]
  40ace4:	ldr	x8, [x8, #8]
  40ace8:	ldr	x9, [sp, #16]
  40acec:	ldr	x9, [x9]
  40acf0:	cmp	x8, x9
  40acf4:	b.ne	40ad20 <__fxstatat@plt+0x91e0>  // b.any
  40acf8:	ldr	x8, [sp, #8]
  40acfc:	ldr	x8, [x8]
  40ad00:	ldr	x9, [sp, #16]
  40ad04:	ldr	x9, [x9, #8]
  40ad08:	cmp	x8, x9
  40ad0c:	b.ne	40ad20 <__fxstatat@plt+0x91e0>  // b.any
  40ad10:	mov	w8, #0x1                   	// #1
  40ad14:	and	w8, w8, #0x1
  40ad18:	sturb	w8, [x29, #-1]
  40ad1c:	b	40ad88 <__fxstatat@plt+0x9248>
  40ad20:	ldr	x8, [sp, #16]
  40ad24:	ldr	x9, [x8, #16]
  40ad28:	add	x9, x9, #0x1
  40ad2c:	str	x9, [x8, #16]
  40ad30:	mov	x0, x9
  40ad34:	bl	40ad9c <__fxstatat@plt+0x925c>
  40ad38:	tbnz	w0, #0, 40ad40 <__fxstatat@plt+0x9200>
  40ad3c:	b	40ad7c <__fxstatat@plt+0x923c>
  40ad40:	ldr	x8, [sp, #16]
  40ad44:	ldr	x8, [x8, #16]
  40ad48:	cbnz	x8, 40ad5c <__fxstatat@plt+0x921c>
  40ad4c:	mov	w8, #0x1                   	// #1
  40ad50:	and	w8, w8, #0x1
  40ad54:	sturb	w8, [x29, #-1]
  40ad58:	b	40ad88 <__fxstatat@plt+0x9248>
  40ad5c:	ldr	x8, [sp, #8]
  40ad60:	ldr	x8, [x8]
  40ad64:	ldr	x9, [sp, #16]
  40ad68:	str	x8, [x9, #8]
  40ad6c:	ldr	x8, [sp, #8]
  40ad70:	ldr	x8, [x8, #8]
  40ad74:	ldr	x9, [sp, #16]
  40ad78:	str	x8, [x9]
  40ad7c:	mov	w8, wzr
  40ad80:	and	w8, w8, #0x1
  40ad84:	sturb	w8, [x29, #-1]
  40ad88:	ldurb	w8, [x29, #-1]
  40ad8c:	and	w0, w8, #0x1
  40ad90:	ldp	x29, x30, [sp, #32]
  40ad94:	add	sp, sp, #0x30
  40ad98:	ret
  40ad9c:	sub	sp, sp, #0x10
  40ada0:	str	x0, [sp, #8]
  40ada4:	ldr	x8, [sp, #8]
  40ada8:	ldr	x9, [sp, #8]
  40adac:	subs	x9, x9, #0x1
  40adb0:	tst	x8, x9
  40adb4:	cset	w10, eq  // eq = none
  40adb8:	and	w0, w10, #0x1
  40adbc:	add	sp, sp, #0x10
  40adc0:	ret
  40adc4:	sub	sp, sp, #0x120
  40adc8:	stp	x29, x30, [sp, #256]
  40adcc:	str	x28, [sp, #272]
  40add0:	add	x29, sp, #0x100
  40add4:	str	q7, [sp, #144]
  40add8:	str	q6, [sp, #128]
  40addc:	str	q5, [sp, #112]
  40ade0:	str	q4, [sp, #96]
  40ade4:	str	q3, [sp, #80]
  40ade8:	str	q2, [sp, #64]
  40adec:	str	q1, [sp, #48]
  40adf0:	str	q0, [sp, #32]
  40adf4:	stur	x7, [x29, #-56]
  40adf8:	stur	x6, [x29, #-64]
  40adfc:	stur	x5, [x29, #-72]
  40ae00:	stur	x4, [x29, #-80]
  40ae04:	stur	x3, [x29, #-88]
  40ae08:	stur	x2, [x29, #-96]
  40ae0c:	stur	x0, [x29, #-8]
  40ae10:	stur	w1, [x29, #-12]
  40ae14:	mov	w8, wzr
  40ae18:	stur	w8, [x29, #-16]
  40ae1c:	ldurb	w8, [x29, #-12]
  40ae20:	tbz	w8, #6, 40aecc <__fxstatat@plt+0x938c>
  40ae24:	b	40ae28 <__fxstatat@plt+0x92e8>
  40ae28:	mov	w8, #0xffffff80            	// #-128
  40ae2c:	stur	w8, [x29, #-20]
  40ae30:	mov	w8, #0xffffffd0            	// #-48
  40ae34:	stur	w8, [x29, #-24]
  40ae38:	add	x9, x29, #0x20
  40ae3c:	stur	x9, [x29, #-48]
  40ae40:	add	x9, sp, #0x20
  40ae44:	add	x9, x9, #0x80
  40ae48:	stur	x9, [x29, #-32]
  40ae4c:	sub	x9, x29, #0x60
  40ae50:	add	x9, x9, #0x30
  40ae54:	stur	x9, [x29, #-40]
  40ae58:	sub	x9, x29, #0x30
  40ae5c:	add	x9, x9, #0x18
  40ae60:	ldur	w8, [x29, #-24]
  40ae64:	mov	w10, w8
  40ae68:	str	x9, [sp, #24]
  40ae6c:	str	w10, [sp, #20]
  40ae70:	tbz	w8, #31, 40aea8 <__fxstatat@plt+0x9368>
  40ae74:	b	40ae78 <__fxstatat@plt+0x9338>
  40ae78:	ldr	w8, [sp, #20]
  40ae7c:	add	w9, w8, #0x8
  40ae80:	ldr	x10, [sp, #24]
  40ae84:	str	w9, [x10]
  40ae88:	subs	w9, w9, #0x0
  40ae8c:	b.gt	40aea8 <__fxstatat@plt+0x9368>
  40ae90:	b	40ae94 <__fxstatat@plt+0x9354>
  40ae94:	ldur	x8, [x29, #-40]
  40ae98:	ldr	w9, [sp, #20]
  40ae9c:	add	x8, x8, w9, sxtw
  40aea0:	str	x8, [sp, #8]
  40aea4:	b	40aebc <__fxstatat@plt+0x937c>
  40aea8:	ldur	x8, [x29, #-48]
  40aeac:	add	x9, x8, #0x8
  40aeb0:	stur	x9, [x29, #-48]
  40aeb4:	str	x8, [sp, #8]
  40aeb8:	b	40aebc <__fxstatat@plt+0x937c>
  40aebc:	ldr	x8, [sp, #8]
  40aec0:	ldr	w9, [x8]
  40aec4:	stur	w9, [x29, #-16]
  40aec8:	b	40aecc <__fxstatat@plt+0x938c>
  40aecc:	ldur	x0, [x29, #-8]
  40aed0:	ldur	w1, [x29, #-12]
  40aed4:	ldur	w2, [x29, #-16]
  40aed8:	bl	401870 <open@plt>
  40aedc:	bl	40cdb0 <__fxstatat@plt+0xb270>
  40aee0:	ldr	x28, [sp, #272]
  40aee4:	ldp	x29, x30, [sp, #256]
  40aee8:	add	sp, sp, #0x120
  40aeec:	ret
  40aef0:	sub	sp, sp, #0x20
  40aef4:	stp	x29, x30, [sp, #16]
  40aef8:	add	x29, sp, #0x10
  40aefc:	mov	w8, #0x1                   	// #1
  40af00:	mov	x9, xzr
  40af04:	stur	w0, [x29, #-4]
  40af08:	sturb	w8, [x29, #-5]
  40af0c:	ldur	w0, [x29, #-4]
  40af10:	mov	x1, x9
  40af14:	bl	401b30 <setlocale@plt>
  40af18:	str	x0, [sp]
  40af1c:	ldr	x9, [sp]
  40af20:	cbz	x9, 40af54 <__fxstatat@plt+0x9414>
  40af24:	ldr	x0, [sp]
  40af28:	adrp	x1, 40f000 <__fxstatat@plt+0xd4c0>
  40af2c:	add	x1, x1, #0x760
  40af30:	bl	4019a0 <strcmp@plt>
  40af34:	cbz	w0, 40af4c <__fxstatat@plt+0x940c>
  40af38:	ldr	x0, [sp]
  40af3c:	adrp	x1, 40f000 <__fxstatat@plt+0xd4c0>
  40af40:	add	x1, x1, #0x762
  40af44:	bl	4019a0 <strcmp@plt>
  40af48:	cbnz	w0, 40af54 <__fxstatat@plt+0x9414>
  40af4c:	mov	w8, #0x0                   	// #0
  40af50:	sturb	w8, [x29, #-5]
  40af54:	ldurb	w8, [x29, #-5]
  40af58:	and	w0, w8, #0x1
  40af5c:	ldp	x29, x30, [sp, #16]
  40af60:	add	sp, sp, #0x20
  40af64:	ret
  40af68:	sub	sp, sp, #0x10
  40af6c:	str	x0, [sp, #8]
  40af70:	ldr	x8, [sp, #8]
  40af74:	ldr	x0, [x8, #16]
  40af78:	add	sp, sp, #0x10
  40af7c:	ret
  40af80:	sub	sp, sp, #0x10
  40af84:	str	x0, [sp, #8]
  40af88:	ldr	x8, [sp, #8]
  40af8c:	ldr	x0, [x8, #24]
  40af90:	add	sp, sp, #0x10
  40af94:	ret
  40af98:	sub	sp, sp, #0x10
  40af9c:	str	x0, [sp, #8]
  40afa0:	ldr	x8, [sp, #8]
  40afa4:	ldr	x0, [x8, #32]
  40afa8:	add	sp, sp, #0x10
  40afac:	ret
  40afb0:	sub	sp, sp, #0x30
  40afb4:	str	x0, [sp, #40]
  40afb8:	str	xzr, [sp, #24]
  40afbc:	ldr	x8, [sp, #40]
  40afc0:	ldr	x8, [x8]
  40afc4:	str	x8, [sp, #32]
  40afc8:	ldr	x8, [sp, #32]
  40afcc:	ldr	x9, [sp, #40]
  40afd0:	ldr	x9, [x9, #8]
  40afd4:	cmp	x8, x9
  40afd8:	b.cs	40b044 <__fxstatat@plt+0x9504>  // b.hs, b.nlast
  40afdc:	ldr	x8, [sp, #32]
  40afe0:	ldr	x8, [x8]
  40afe4:	cbz	x8, 40b034 <__fxstatat@plt+0x94f4>
  40afe8:	ldr	x8, [sp, #32]
  40afec:	str	x8, [sp, #16]
  40aff0:	mov	x8, #0x1                   	// #1
  40aff4:	str	x8, [sp, #8]
  40aff8:	ldr	x8, [sp, #16]
  40affc:	ldr	x8, [x8, #8]
  40b000:	str	x8, [sp, #16]
  40b004:	ldr	x8, [sp, #16]
  40b008:	cbz	x8, 40b01c <__fxstatat@plt+0x94dc>
  40b00c:	ldr	x8, [sp, #8]
  40b010:	add	x8, x8, #0x1
  40b014:	str	x8, [sp, #8]
  40b018:	b	40aff8 <__fxstatat@plt+0x94b8>
  40b01c:	ldr	x8, [sp, #8]
  40b020:	ldr	x9, [sp, #24]
  40b024:	cmp	x8, x9
  40b028:	b.ls	40b034 <__fxstatat@plt+0x94f4>  // b.plast
  40b02c:	ldr	x8, [sp, #8]
  40b030:	str	x8, [sp, #24]
  40b034:	ldr	x8, [sp, #32]
  40b038:	add	x8, x8, #0x10
  40b03c:	str	x8, [sp, #32]
  40b040:	b	40afc8 <__fxstatat@plt+0x9488>
  40b044:	ldr	x0, [sp, #24]
  40b048:	add	sp, sp, #0x30
  40b04c:	ret
  40b050:	sub	sp, sp, #0x30
  40b054:	str	x0, [sp, #32]
  40b058:	str	xzr, [sp, #16]
  40b05c:	str	xzr, [sp, #8]
  40b060:	ldr	x8, [sp, #32]
  40b064:	ldr	x8, [x8]
  40b068:	str	x8, [sp, #24]
  40b06c:	ldr	x8, [sp, #24]
  40b070:	ldr	x9, [sp, #32]
  40b074:	ldr	x9, [x9, #8]
  40b078:	cmp	x8, x9
  40b07c:	b.cs	40b0e0 <__fxstatat@plt+0x95a0>  // b.hs, b.nlast
  40b080:	ldr	x8, [sp, #24]
  40b084:	ldr	x8, [x8]
  40b088:	cbz	x8, 40b0d0 <__fxstatat@plt+0x9590>
  40b08c:	ldr	x8, [sp, #24]
  40b090:	str	x8, [sp]
  40b094:	ldr	x8, [sp, #16]
  40b098:	add	x8, x8, #0x1
  40b09c:	str	x8, [sp, #16]
  40b0a0:	ldr	x8, [sp, #8]
  40b0a4:	add	x8, x8, #0x1
  40b0a8:	str	x8, [sp, #8]
  40b0ac:	ldr	x8, [sp]
  40b0b0:	ldr	x8, [x8, #8]
  40b0b4:	str	x8, [sp]
  40b0b8:	ldr	x8, [sp]
  40b0bc:	cbz	x8, 40b0d0 <__fxstatat@plt+0x9590>
  40b0c0:	ldr	x8, [sp, #8]
  40b0c4:	add	x8, x8, #0x1
  40b0c8:	str	x8, [sp, #8]
  40b0cc:	b	40b0ac <__fxstatat@plt+0x956c>
  40b0d0:	ldr	x8, [sp, #24]
  40b0d4:	add	x8, x8, #0x10
  40b0d8:	str	x8, [sp, #24]
  40b0dc:	b	40b06c <__fxstatat@plt+0x952c>
  40b0e0:	ldr	x8, [sp, #16]
  40b0e4:	ldr	x9, [sp, #32]
  40b0e8:	ldr	x9, [x9, #24]
  40b0ec:	cmp	x8, x9
  40b0f0:	b.ne	40b118 <__fxstatat@plt+0x95d8>  // b.any
  40b0f4:	ldr	x8, [sp, #8]
  40b0f8:	ldr	x9, [sp, #32]
  40b0fc:	ldr	x9, [x9, #32]
  40b100:	cmp	x8, x9
  40b104:	b.ne	40b118 <__fxstatat@plt+0x95d8>  // b.any
  40b108:	mov	w8, #0x1                   	// #1
  40b10c:	and	w8, w8, #0x1
  40b110:	strb	w8, [sp, #47]
  40b114:	b	40b124 <__fxstatat@plt+0x95e4>
  40b118:	mov	w8, wzr
  40b11c:	and	w8, w8, #0x1
  40b120:	strb	w8, [sp, #47]
  40b124:	ldrb	w8, [sp, #47]
  40b128:	and	w0, w8, #0x1
  40b12c:	add	sp, sp, #0x30
  40b130:	ret
  40b134:	sub	sp, sp, #0x70
  40b138:	stp	x29, x30, [sp, #96]
  40b13c:	add	x29, sp, #0x60
  40b140:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  40b144:	add	x8, x8, #0x768
  40b148:	adrp	x9, 40f000 <__fxstatat@plt+0xd4c0>
  40b14c:	add	x9, x9, #0x780
  40b150:	mov	x10, #0x4059000000000000    	// #4636737291354636288
  40b154:	fmov	d0, x10
  40b158:	adrp	x10, 40f000 <__fxstatat@plt+0xd4c0>
  40b15c:	add	x10, x10, #0x798
  40b160:	adrp	x11, 40f000 <__fxstatat@plt+0xd4c0>
  40b164:	add	x11, x11, #0x7b9
  40b168:	stur	x0, [x29, #-8]
  40b16c:	stur	x1, [x29, #-16]
  40b170:	ldur	x0, [x29, #-8]
  40b174:	str	x8, [sp, #40]
  40b178:	str	x9, [sp, #32]
  40b17c:	str	d0, [sp, #24]
  40b180:	str	x10, [sp, #16]
  40b184:	str	x11, [sp, #8]
  40b188:	bl	40af98 <__fxstatat@plt+0x9458>
  40b18c:	stur	x0, [x29, #-24]
  40b190:	ldur	x0, [x29, #-8]
  40b194:	bl	40af68 <__fxstatat@plt+0x9428>
  40b198:	stur	x0, [x29, #-32]
  40b19c:	ldur	x0, [x29, #-8]
  40b1a0:	bl	40af80 <__fxstatat@plt+0x9440>
  40b1a4:	stur	x0, [x29, #-40]
  40b1a8:	ldur	x0, [x29, #-8]
  40b1ac:	bl	40afb0 <__fxstatat@plt+0x9470>
  40b1b0:	str	x0, [sp, #48]
  40b1b4:	ldur	x0, [x29, #-16]
  40b1b8:	ldur	x2, [x29, #-24]
  40b1bc:	ldr	x1, [sp, #40]
  40b1c0:	bl	401b20 <fprintf@plt>
  40b1c4:	ldur	x8, [x29, #-16]
  40b1c8:	ldur	x2, [x29, #-32]
  40b1cc:	mov	x0, x8
  40b1d0:	ldr	x1, [sp, #32]
  40b1d4:	bl	401b20 <fprintf@plt>
  40b1d8:	ldur	x8, [x29, #-16]
  40b1dc:	ldur	x2, [x29, #-40]
  40b1e0:	ldur	x9, [x29, #-40]
  40b1e4:	ucvtf	d0, x9
  40b1e8:	ldr	d1, [sp, #24]
  40b1ec:	fmul	d0, d1, d0
  40b1f0:	ldur	x9, [x29, #-32]
  40b1f4:	ucvtf	d2, x9
  40b1f8:	fdiv	d0, d0, d2
  40b1fc:	mov	x0, x8
  40b200:	ldr	x1, [sp, #16]
  40b204:	bl	401b20 <fprintf@plt>
  40b208:	ldur	x8, [x29, #-16]
  40b20c:	ldr	x2, [sp, #48]
  40b210:	mov	x0, x8
  40b214:	ldr	x1, [sp, #8]
  40b218:	bl	401b20 <fprintf@plt>
  40b21c:	ldp	x29, x30, [sp, #96]
  40b220:	add	sp, sp, #0x70
  40b224:	ret
  40b228:	sub	sp, sp, #0x40
  40b22c:	stp	x29, x30, [sp, #48]
  40b230:	add	x29, sp, #0x30
  40b234:	stur	x0, [x29, #-16]
  40b238:	str	x1, [sp, #24]
  40b23c:	ldur	x0, [x29, #-16]
  40b240:	ldr	x1, [sp, #24]
  40b244:	bl	40b2e0 <__fxstatat@plt+0x97a0>
  40b248:	str	x0, [sp, #16]
  40b24c:	ldr	x8, [sp, #16]
  40b250:	ldr	x8, [x8]
  40b254:	cbnz	x8, 40b264 <__fxstatat@plt+0x9724>
  40b258:	mov	x8, xzr
  40b25c:	stur	x8, [x29, #-8]
  40b260:	b	40b2d0 <__fxstatat@plt+0x9790>
  40b264:	ldr	x8, [sp, #16]
  40b268:	str	x8, [sp, #8]
  40b26c:	ldr	x8, [sp, #8]
  40b270:	cbz	x8, 40b2c8 <__fxstatat@plt+0x9788>
  40b274:	ldr	x8, [sp, #24]
  40b278:	ldr	x9, [sp, #8]
  40b27c:	ldr	x9, [x9]
  40b280:	cmp	x8, x9
  40b284:	b.eq	40b2a8 <__fxstatat@plt+0x9768>  // b.none
  40b288:	ldur	x8, [x29, #-16]
  40b28c:	ldr	x8, [x8, #56]
  40b290:	ldr	x0, [sp, #24]
  40b294:	ldr	x9, [sp, #8]
  40b298:	ldr	x1, [x9]
  40b29c:	blr	x8
  40b2a0:	tbnz	w0, #0, 40b2a8 <__fxstatat@plt+0x9768>
  40b2a4:	b	40b2b8 <__fxstatat@plt+0x9778>
  40b2a8:	ldr	x8, [sp, #8]
  40b2ac:	ldr	x8, [x8]
  40b2b0:	stur	x8, [x29, #-8]
  40b2b4:	b	40b2d0 <__fxstatat@plt+0x9790>
  40b2b8:	ldr	x8, [sp, #8]
  40b2bc:	ldr	x8, [x8, #8]
  40b2c0:	str	x8, [sp, #8]
  40b2c4:	b	40b26c <__fxstatat@plt+0x972c>
  40b2c8:	mov	x8, xzr
  40b2cc:	stur	x8, [x29, #-8]
  40b2d0:	ldur	x0, [x29, #-8]
  40b2d4:	ldp	x29, x30, [sp, #48]
  40b2d8:	add	sp, sp, #0x40
  40b2dc:	ret
  40b2e0:	sub	sp, sp, #0x30
  40b2e4:	stp	x29, x30, [sp, #32]
  40b2e8:	add	x29, sp, #0x20
  40b2ec:	stur	x0, [x29, #-8]
  40b2f0:	str	x1, [sp, #16]
  40b2f4:	ldur	x8, [x29, #-8]
  40b2f8:	ldr	x8, [x8, #48]
  40b2fc:	ldr	x0, [sp, #16]
  40b300:	ldur	x9, [x29, #-8]
  40b304:	ldr	x1, [x9, #16]
  40b308:	blr	x8
  40b30c:	str	x0, [sp, #8]
  40b310:	ldr	x8, [sp, #8]
  40b314:	ldur	x9, [x29, #-8]
  40b318:	ldr	x9, [x9, #16]
  40b31c:	cmp	x8, x9
  40b320:	b.cc	40b328 <__fxstatat@plt+0x97e8>  // b.lo, b.ul, b.last
  40b324:	bl	401950 <abort@plt>
  40b328:	ldur	x8, [x29, #-8]
  40b32c:	ldr	x8, [x8]
  40b330:	ldr	x9, [sp, #8]
  40b334:	mov	x10, #0x10                  	// #16
  40b338:	mul	x9, x10, x9
  40b33c:	add	x0, x8, x9
  40b340:	ldp	x29, x30, [sp, #32]
  40b344:	add	sp, sp, #0x30
  40b348:	ret
  40b34c:	sub	sp, sp, #0x30
  40b350:	stp	x29, x30, [sp, #32]
  40b354:	add	x29, sp, #0x20
  40b358:	str	x0, [sp, #16]
  40b35c:	ldr	x8, [sp, #16]
  40b360:	ldr	x8, [x8, #32]
  40b364:	cbnz	x8, 40b374 <__fxstatat@plt+0x9834>
  40b368:	mov	x8, xzr
  40b36c:	stur	x8, [x29, #-8]
  40b370:	b	40b3c4 <__fxstatat@plt+0x9884>
  40b374:	ldr	x8, [sp, #16]
  40b378:	ldr	x8, [x8]
  40b37c:	str	x8, [sp, #8]
  40b380:	ldr	x8, [sp, #8]
  40b384:	ldr	x9, [sp, #16]
  40b388:	ldr	x9, [x9, #8]
  40b38c:	cmp	x8, x9
  40b390:	b.cc	40b398 <__fxstatat@plt+0x9858>  // b.lo, b.ul, b.last
  40b394:	bl	401950 <abort@plt>
  40b398:	ldr	x8, [sp, #8]
  40b39c:	ldr	x8, [x8]
  40b3a0:	cbz	x8, 40b3b4 <__fxstatat@plt+0x9874>
  40b3a4:	ldr	x8, [sp, #8]
  40b3a8:	ldr	x8, [x8]
  40b3ac:	stur	x8, [x29, #-8]
  40b3b0:	b	40b3c4 <__fxstatat@plt+0x9884>
  40b3b4:	ldr	x8, [sp, #8]
  40b3b8:	add	x8, x8, #0x10
  40b3bc:	str	x8, [sp, #8]
  40b3c0:	b	40b380 <__fxstatat@plt+0x9840>
  40b3c4:	ldur	x0, [x29, #-8]
  40b3c8:	ldp	x29, x30, [sp, #32]
  40b3cc:	add	sp, sp, #0x30
  40b3d0:	ret
  40b3d4:	sub	sp, sp, #0x40
  40b3d8:	stp	x29, x30, [sp, #48]
  40b3dc:	add	x29, sp, #0x30
  40b3e0:	stur	x0, [x29, #-16]
  40b3e4:	str	x1, [sp, #24]
  40b3e8:	ldur	x0, [x29, #-16]
  40b3ec:	ldr	x1, [sp, #24]
  40b3f0:	bl	40b2e0 <__fxstatat@plt+0x97a0>
  40b3f4:	str	x0, [sp, #16]
  40b3f8:	ldr	x8, [sp, #16]
  40b3fc:	str	x8, [sp, #8]
  40b400:	ldr	x8, [sp, #8]
  40b404:	ldr	x8, [x8]
  40b408:	ldr	x9, [sp, #24]
  40b40c:	cmp	x8, x9
  40b410:	b.ne	40b434 <__fxstatat@plt+0x98f4>  // b.any
  40b414:	ldr	x8, [sp, #8]
  40b418:	ldr	x8, [x8, #8]
  40b41c:	cbz	x8, 40b434 <__fxstatat@plt+0x98f4>
  40b420:	ldr	x8, [sp, #8]
  40b424:	ldr	x8, [x8, #8]
  40b428:	ldr	x8, [x8]
  40b42c:	stur	x8, [x29, #-8]
  40b430:	b	40b48c <__fxstatat@plt+0x994c>
  40b434:	ldr	x8, [sp, #8]
  40b438:	ldr	x8, [x8, #8]
  40b43c:	str	x8, [sp, #8]
  40b440:	ldr	x8, [sp, #8]
  40b444:	cbnz	x8, 40b400 <__fxstatat@plt+0x98c0>
  40b448:	ldr	x8, [sp, #16]
  40b44c:	add	x8, x8, #0x10
  40b450:	str	x8, [sp, #16]
  40b454:	ldur	x9, [x29, #-16]
  40b458:	ldr	x9, [x9, #8]
  40b45c:	cmp	x8, x9
  40b460:	b.cs	40b484 <__fxstatat@plt+0x9944>  // b.hs, b.nlast
  40b464:	ldr	x8, [sp, #16]
  40b468:	ldr	x8, [x8]
  40b46c:	cbz	x8, 40b480 <__fxstatat@plt+0x9940>
  40b470:	ldr	x8, [sp, #16]
  40b474:	ldr	x8, [x8]
  40b478:	stur	x8, [x29, #-8]
  40b47c:	b	40b48c <__fxstatat@plt+0x994c>
  40b480:	b	40b448 <__fxstatat@plt+0x9908>
  40b484:	mov	x8, xzr
  40b488:	stur	x8, [x29, #-8]
  40b48c:	ldur	x0, [x29, #-8]
  40b490:	ldp	x29, x30, [sp, #48]
  40b494:	add	sp, sp, #0x40
  40b498:	ret
  40b49c:	sub	sp, sp, #0x40
  40b4a0:	str	x0, [sp, #48]
  40b4a4:	str	x1, [sp, #40]
  40b4a8:	str	x2, [sp, #32]
  40b4ac:	str	xzr, [sp, #24]
  40b4b0:	ldr	x8, [sp, #48]
  40b4b4:	ldr	x8, [x8]
  40b4b8:	str	x8, [sp, #16]
  40b4bc:	ldr	x8, [sp, #16]
  40b4c0:	ldr	x9, [sp, #48]
  40b4c4:	ldr	x9, [x9, #8]
  40b4c8:	cmp	x8, x9
  40b4cc:	b.cs	40b550 <__fxstatat@plt+0x9a10>  // b.hs, b.nlast
  40b4d0:	ldr	x8, [sp, #16]
  40b4d4:	ldr	x8, [x8]
  40b4d8:	cbz	x8, 40b540 <__fxstatat@plt+0x9a00>
  40b4dc:	ldr	x8, [sp, #16]
  40b4e0:	str	x8, [sp, #8]
  40b4e4:	ldr	x8, [sp, #8]
  40b4e8:	cbz	x8, 40b540 <__fxstatat@plt+0x9a00>
  40b4ec:	ldr	x8, [sp, #24]
  40b4f0:	ldr	x9, [sp, #32]
  40b4f4:	cmp	x8, x9
  40b4f8:	b.cc	40b508 <__fxstatat@plt+0x99c8>  // b.lo, b.ul, b.last
  40b4fc:	ldr	x8, [sp, #24]
  40b500:	str	x8, [sp, #56]
  40b504:	b	40b558 <__fxstatat@plt+0x9a18>
  40b508:	ldr	x8, [sp, #8]
  40b50c:	ldr	x8, [x8]
  40b510:	ldr	x9, [sp, #40]
  40b514:	ldr	x10, [sp, #24]
  40b518:	add	x11, x10, #0x1
  40b51c:	str	x11, [sp, #24]
  40b520:	mov	x11, #0x8                   	// #8
  40b524:	mul	x10, x11, x10
  40b528:	add	x9, x9, x10
  40b52c:	str	x8, [x9]
  40b530:	ldr	x8, [sp, #8]
  40b534:	ldr	x8, [x8, #8]
  40b538:	str	x8, [sp, #8]
  40b53c:	b	40b4e4 <__fxstatat@plt+0x99a4>
  40b540:	ldr	x8, [sp, #16]
  40b544:	add	x8, x8, #0x10
  40b548:	str	x8, [sp, #16]
  40b54c:	b	40b4bc <__fxstatat@plt+0x997c>
  40b550:	ldr	x8, [sp, #24]
  40b554:	str	x8, [sp, #56]
  40b558:	ldr	x0, [sp, #56]
  40b55c:	add	sp, sp, #0x40
  40b560:	ret
  40b564:	sub	sp, sp, #0x50
  40b568:	stp	x29, x30, [sp, #64]
  40b56c:	add	x29, sp, #0x40
  40b570:	stur	x0, [x29, #-16]
  40b574:	stur	x1, [x29, #-24]
  40b578:	str	x2, [sp, #32]
  40b57c:	str	xzr, [sp, #24]
  40b580:	ldur	x8, [x29, #-16]
  40b584:	ldr	x8, [x8]
  40b588:	str	x8, [sp, #16]
  40b58c:	ldr	x8, [sp, #16]
  40b590:	ldur	x9, [x29, #-16]
  40b594:	ldr	x9, [x9, #8]
  40b598:	cmp	x8, x9
  40b59c:	b.cs	40b60c <__fxstatat@plt+0x9acc>  // b.hs, b.nlast
  40b5a0:	ldr	x8, [sp, #16]
  40b5a4:	ldr	x8, [x8]
  40b5a8:	cbz	x8, 40b5fc <__fxstatat@plt+0x9abc>
  40b5ac:	ldr	x8, [sp, #16]
  40b5b0:	str	x8, [sp, #8]
  40b5b4:	ldr	x8, [sp, #8]
  40b5b8:	cbz	x8, 40b5fc <__fxstatat@plt+0x9abc>
  40b5bc:	ldur	x8, [x29, #-24]
  40b5c0:	ldr	x9, [sp, #8]
  40b5c4:	ldr	x0, [x9]
  40b5c8:	ldr	x1, [sp, #32]
  40b5cc:	blr	x8
  40b5d0:	tbnz	w0, #0, 40b5e0 <__fxstatat@plt+0x9aa0>
  40b5d4:	ldr	x8, [sp, #24]
  40b5d8:	stur	x8, [x29, #-8]
  40b5dc:	b	40b614 <__fxstatat@plt+0x9ad4>
  40b5e0:	ldr	x8, [sp, #24]
  40b5e4:	add	x8, x8, #0x1
  40b5e8:	str	x8, [sp, #24]
  40b5ec:	ldr	x8, [sp, #8]
  40b5f0:	ldr	x8, [x8, #8]
  40b5f4:	str	x8, [sp, #8]
  40b5f8:	b	40b5b4 <__fxstatat@plt+0x9a74>
  40b5fc:	ldr	x8, [sp, #16]
  40b600:	add	x8, x8, #0x10
  40b604:	str	x8, [sp, #16]
  40b608:	b	40b58c <__fxstatat@plt+0x9a4c>
  40b60c:	ldr	x8, [sp, #24]
  40b610:	stur	x8, [x29, #-8]
  40b614:	ldur	x0, [x29, #-8]
  40b618:	ldp	x29, x30, [sp, #64]
  40b61c:	add	sp, sp, #0x50
  40b620:	ret
  40b624:	sub	sp, sp, #0x20
  40b628:	str	x0, [sp, #24]
  40b62c:	str	x1, [sp, #16]
  40b630:	str	xzr, [sp, #8]
  40b634:	ldr	x8, [sp, #24]
  40b638:	ldrb	w9, [x8]
  40b63c:	strb	w9, [sp, #7]
  40b640:	cbz	w9, 40b680 <__fxstatat@plt+0x9b40>
  40b644:	ldr	x8, [sp, #8]
  40b648:	mov	x9, #0x1f                  	// #31
  40b64c:	mul	x8, x8, x9
  40b650:	ldrb	w10, [sp, #7]
  40b654:	mov	w9, w10
  40b658:	add	x8, x8, x9
  40b65c:	ldr	x9, [sp, #16]
  40b660:	udiv	x11, x8, x9
  40b664:	mul	x9, x11, x9
  40b668:	subs	x8, x8, x9
  40b66c:	str	x8, [sp, #8]
  40b670:	ldr	x8, [sp, #24]
  40b674:	add	x8, x8, #0x1
  40b678:	str	x8, [sp, #24]
  40b67c:	b	40b634 <__fxstatat@plt+0x9af4>
  40b680:	ldr	x0, [sp, #8]
  40b684:	add	sp, sp, #0x20
  40b688:	ret
  40b68c:	sub	sp, sp, #0x10
  40b690:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  40b694:	add	x8, x8, #0x7d4
  40b698:	str	x0, [sp, #8]
  40b69c:	ldr	x9, [sp, #8]
  40b6a0:	ldr	q0, [x8]
  40b6a4:	str	q0, [x9]
  40b6a8:	ldr	w10, [x8, #16]
  40b6ac:	str	w10, [x9, #16]
  40b6b0:	add	sp, sp, #0x10
  40b6b4:	ret
  40b6b8:	sub	sp, sp, #0x50
  40b6bc:	stp	x29, x30, [sp, #64]
  40b6c0:	add	x29, sp, #0x40
  40b6c4:	stur	x0, [x29, #-16]
  40b6c8:	stur	x1, [x29, #-24]
  40b6cc:	str	x2, [sp, #32]
  40b6d0:	str	x3, [sp, #24]
  40b6d4:	str	x4, [sp, #16]
  40b6d8:	ldr	x8, [sp, #32]
  40b6dc:	cbnz	x8, 40b6ec <__fxstatat@plt+0x9bac>
  40b6e0:	adrp	x8, 40b000 <__fxstatat@plt+0x94c0>
  40b6e4:	add	x8, x8, #0x82c
  40b6e8:	str	x8, [sp, #32]
  40b6ec:	ldr	x8, [sp, #24]
  40b6f0:	cbnz	x8, 40b700 <__fxstatat@plt+0x9bc0>
  40b6f4:	adrp	x8, 40b000 <__fxstatat@plt+0x94c0>
  40b6f8:	add	x8, x8, #0x874
  40b6fc:	str	x8, [sp, #24]
  40b700:	mov	x0, #0x50                  	// #80
  40b704:	bl	401860 <malloc@plt>
  40b708:	str	x0, [sp, #8]
  40b70c:	ldr	x8, [sp, #8]
  40b710:	cbnz	x8, 40b720 <__fxstatat@plt+0x9be0>
  40b714:	mov	x8, xzr
  40b718:	stur	x8, [x29, #-8]
  40b71c:	b	40b81c <__fxstatat@plt+0x9cdc>
  40b720:	ldur	x8, [x29, #-24]
  40b724:	cbnz	x8, 40b734 <__fxstatat@plt+0x9bf4>
  40b728:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  40b72c:	add	x8, x8, #0x7d4
  40b730:	stur	x8, [x29, #-24]
  40b734:	ldur	x8, [x29, #-24]
  40b738:	ldr	x9, [sp, #8]
  40b73c:	str	x8, [x9, #40]
  40b740:	ldr	x0, [sp, #8]
  40b744:	bl	40b89c <__fxstatat@plt+0x9d5c>
  40b748:	tbnz	w0, #0, 40b750 <__fxstatat@plt+0x9c10>
  40b74c:	b	40b80c <__fxstatat@plt+0x9ccc>
  40b750:	ldur	x0, [x29, #-16]
  40b754:	ldur	x1, [x29, #-24]
  40b758:	bl	40ba0c <__fxstatat@plt+0x9ecc>
  40b75c:	ldr	x8, [sp, #8]
  40b760:	str	x0, [x8, #16]
  40b764:	ldr	x8, [sp, #8]
  40b768:	ldr	x8, [x8, #16]
  40b76c:	cbnz	x8, 40b774 <__fxstatat@plt+0x9c34>
  40b770:	b	40b80c <__fxstatat@plt+0x9ccc>
  40b774:	ldr	x8, [sp, #8]
  40b778:	ldr	x0, [x8, #16]
  40b77c:	mov	x1, #0x10                  	// #16
  40b780:	bl	4018d0 <calloc@plt>
  40b784:	ldr	x8, [sp, #8]
  40b788:	str	x0, [x8]
  40b78c:	ldr	x8, [sp, #8]
  40b790:	ldr	x8, [x8]
  40b794:	cbnz	x8, 40b79c <__fxstatat@plt+0x9c5c>
  40b798:	b	40b80c <__fxstatat@plt+0x9ccc>
  40b79c:	ldr	x8, [sp, #8]
  40b7a0:	ldr	x8, [x8]
  40b7a4:	ldr	x9, [sp, #8]
  40b7a8:	mov	x10, #0x10                  	// #16
  40b7ac:	ldr	x9, [x9, #16]
  40b7b0:	mul	x9, x10, x9
  40b7b4:	add	x8, x8, x9
  40b7b8:	ldr	x9, [sp, #8]
  40b7bc:	str	x8, [x9, #8]
  40b7c0:	ldr	x8, [sp, #8]
  40b7c4:	mov	x9, xzr
  40b7c8:	str	xzr, [x8, #24]
  40b7cc:	ldr	x8, [sp, #8]
  40b7d0:	str	xzr, [x8, #32]
  40b7d4:	ldr	x8, [sp, #32]
  40b7d8:	ldr	x10, [sp, #8]
  40b7dc:	str	x8, [x10, #48]
  40b7e0:	ldr	x8, [sp, #24]
  40b7e4:	ldr	x10, [sp, #8]
  40b7e8:	str	x8, [x10, #56]
  40b7ec:	ldr	x8, [sp, #16]
  40b7f0:	ldr	x10, [sp, #8]
  40b7f4:	str	x8, [x10, #64]
  40b7f8:	ldr	x8, [sp, #8]
  40b7fc:	str	x9, [x8, #72]
  40b800:	ldr	x8, [sp, #8]
  40b804:	stur	x8, [x29, #-8]
  40b808:	b	40b81c <__fxstatat@plt+0x9cdc>
  40b80c:	ldr	x0, [sp, #8]
  40b810:	bl	4019e0 <free@plt>
  40b814:	mov	x8, xzr
  40b818:	stur	x8, [x29, #-8]
  40b81c:	ldur	x0, [x29, #-8]
  40b820:	ldp	x29, x30, [sp, #64]
  40b824:	add	sp, sp, #0x50
  40b828:	ret
  40b82c:	sub	sp, sp, #0x30
  40b830:	stp	x29, x30, [sp, #32]
  40b834:	add	x29, sp, #0x20
  40b838:	mov	w8, #0x3                   	// #3
  40b83c:	stur	x0, [x29, #-8]
  40b840:	str	x1, [sp, #16]
  40b844:	ldur	x0, [x29, #-8]
  40b848:	mov	w1, w8
  40b84c:	bl	40d72c <__fxstatat@plt+0xbbec>
  40b850:	str	x0, [sp, #8]
  40b854:	ldr	x9, [sp, #8]
  40b858:	ldr	x10, [sp, #16]
  40b85c:	udiv	x11, x9, x10
  40b860:	mul	x10, x11, x10
  40b864:	subs	x0, x9, x10
  40b868:	ldp	x29, x30, [sp, #32]
  40b86c:	add	sp, sp, #0x30
  40b870:	ret
  40b874:	sub	sp, sp, #0x10
  40b878:	str	x0, [sp, #8]
  40b87c:	str	x1, [sp]
  40b880:	ldr	x8, [sp, #8]
  40b884:	ldr	x9, [sp]
  40b888:	cmp	x8, x9
  40b88c:	cset	w10, eq  // eq = none
  40b890:	and	w0, w10, #0x1
  40b894:	add	sp, sp, #0x10
  40b898:	ret
  40b89c:	sub	sp, sp, #0x20
  40b8a0:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  40b8a4:	add	x8, x8, #0x7d4
  40b8a8:	str	x0, [sp, #16]
  40b8ac:	ldr	x9, [sp, #16]
  40b8b0:	ldr	x9, [x9, #40]
  40b8b4:	str	x9, [sp, #8]
  40b8b8:	ldr	x9, [sp, #8]
  40b8bc:	cmp	x9, x8
  40b8c0:	b.ne	40b8d4 <__fxstatat@plt+0x9d94>  // b.any
  40b8c4:	mov	w8, #0x1                   	// #1
  40b8c8:	and	w8, w8, #0x1
  40b8cc:	strb	w8, [sp, #31]
  40b8d0:	b	40b9fc <__fxstatat@plt+0x9ebc>
  40b8d4:	mov	w8, #0xcccd                	// #52429
  40b8d8:	movk	w8, #0x3dcc, lsl #16
  40b8dc:	fmov	s0, w8
  40b8e0:	str	s0, [sp, #4]
  40b8e4:	ldr	s0, [sp, #4]
  40b8e8:	ldr	x9, [sp, #8]
  40b8ec:	ldr	s1, [x9, #8]
  40b8f0:	fcmp	s0, s1
  40b8f4:	cset	w8, mi  // mi = first
  40b8f8:	tbnz	w8, #0, 40b900 <__fxstatat@plt+0x9dc0>
  40b8fc:	b	40b9e0 <__fxstatat@plt+0x9ea0>
  40b900:	ldr	x8, [sp, #8]
  40b904:	ldr	s0, [x8, #8]
  40b908:	ldr	s1, [sp, #4]
  40b90c:	fmov	s2, #1.000000000000000000e+00
  40b910:	fsub	s1, s2, s1
  40b914:	fcmp	s0, s1
  40b918:	cset	w9, mi  // mi = first
  40b91c:	tbnz	w9, #0, 40b924 <__fxstatat@plt+0x9de4>
  40b920:	b	40b9e0 <__fxstatat@plt+0x9ea0>
  40b924:	ldr	s0, [sp, #4]
  40b928:	fmov	s1, #1.000000000000000000e+00
  40b92c:	fadd	s0, s1, s0
  40b930:	ldr	x8, [sp, #8]
  40b934:	ldr	s1, [x8, #12]
  40b938:	fcmp	s0, s1
  40b93c:	cset	w9, mi  // mi = first
  40b940:	tbnz	w9, #0, 40b948 <__fxstatat@plt+0x9e08>
  40b944:	b	40b9e0 <__fxstatat@plt+0x9ea0>
  40b948:	ldr	x8, [sp, #8]
  40b94c:	ldr	s0, [x8]
  40b950:	fmov	s1, wzr
  40b954:	fcmp	s1, s0
  40b958:	cset	w9, ls  // ls = plast
  40b95c:	tbnz	w9, #0, 40b964 <__fxstatat@plt+0x9e24>
  40b960:	b	40b9e0 <__fxstatat@plt+0x9ea0>
  40b964:	ldr	x8, [sp, #8]
  40b968:	ldr	s0, [x8]
  40b96c:	ldr	s1, [sp, #4]
  40b970:	fadd	s0, s0, s1
  40b974:	ldr	x8, [sp, #8]
  40b978:	ldr	s1, [x8, #4]
  40b97c:	fcmp	s0, s1
  40b980:	cset	w9, mi  // mi = first
  40b984:	tbnz	w9, #0, 40b98c <__fxstatat@plt+0x9e4c>
  40b988:	b	40b9e0 <__fxstatat@plt+0x9ea0>
  40b98c:	ldr	x8, [sp, #8]
  40b990:	ldr	s0, [x8, #4]
  40b994:	fmov	s1, #1.000000000000000000e+00
  40b998:	fcmp	s0, s1
  40b99c:	cset	w9, ls  // ls = plast
  40b9a0:	tbnz	w9, #0, 40b9a8 <__fxstatat@plt+0x9e68>
  40b9a4:	b	40b9e0 <__fxstatat@plt+0x9ea0>
  40b9a8:	ldr	x8, [sp, #8]
  40b9ac:	ldr	s0, [x8]
  40b9b0:	ldr	s1, [sp, #4]
  40b9b4:	fadd	s0, s0, s1
  40b9b8:	ldr	x8, [sp, #8]
  40b9bc:	ldr	s1, [x8, #8]
  40b9c0:	fcmp	s0, s1
  40b9c4:	cset	w9, mi  // mi = first
  40b9c8:	tbnz	w9, #0, 40b9d0 <__fxstatat@plt+0x9e90>
  40b9cc:	b	40b9e0 <__fxstatat@plt+0x9ea0>
  40b9d0:	mov	w8, #0x1                   	// #1
  40b9d4:	and	w8, w8, #0x1
  40b9d8:	strb	w8, [sp, #31]
  40b9dc:	b	40b9fc <__fxstatat@plt+0x9ebc>
  40b9e0:	ldr	x8, [sp, #16]
  40b9e4:	adrp	x9, 40f000 <__fxstatat@plt+0xd4c0>
  40b9e8:	add	x9, x9, #0x7d4
  40b9ec:	str	x9, [x8, #40]
  40b9f0:	mov	w10, wzr
  40b9f4:	and	w10, w10, #0x1
  40b9f8:	strb	w10, [sp, #31]
  40b9fc:	ldrb	w8, [sp, #31]
  40ba00:	and	w0, w8, #0x1
  40ba04:	add	sp, sp, #0x20
  40ba08:	ret
  40ba0c:	sub	sp, sp, #0x30
  40ba10:	stp	x29, x30, [sp, #32]
  40ba14:	add	x29, sp, #0x20
  40ba18:	str	x0, [sp, #16]
  40ba1c:	str	x1, [sp, #8]
  40ba20:	ldr	x8, [sp, #8]
  40ba24:	ldrb	w9, [x8, #16]
  40ba28:	tbnz	w9, #0, 40ba74 <__fxstatat@plt+0x9f34>
  40ba2c:	ldr	x8, [sp, #16]
  40ba30:	ucvtf	s0, x8
  40ba34:	ldr	x8, [sp, #8]
  40ba38:	ldr	s1, [x8, #8]
  40ba3c:	fdiv	s0, s0, s1
  40ba40:	str	s0, [sp, #4]
  40ba44:	ldr	s0, [sp, #4]
  40ba48:	mov	w9, #0x5f800000            	// #1602224128
  40ba4c:	fmov	s1, w9
  40ba50:	fcmp	s1, s0
  40ba54:	cset	w9, ls  // ls = plast
  40ba58:	tbnz	w9, #0, 40ba60 <__fxstatat@plt+0x9f20>
  40ba5c:	b	40ba68 <__fxstatat@plt+0x9f28>
  40ba60:	stur	xzr, [x29, #-8]
  40ba64:	b	40baa0 <__fxstatat@plt+0x9f60>
  40ba68:	ldr	s0, [sp, #4]
  40ba6c:	fcvtzu	x8, s0
  40ba70:	str	x8, [sp, #16]
  40ba74:	ldr	x0, [sp, #16]
  40ba78:	bl	40c7c8 <__fxstatat@plt+0xac88>
  40ba7c:	str	x0, [sp, #16]
  40ba80:	ldr	x8, [sp, #16]
  40ba84:	mov	x9, #0xfffffffffffffff     	// #1152921504606846975
  40ba88:	cmp	x9, x8
  40ba8c:	b.cs	40ba98 <__fxstatat@plt+0x9f58>  // b.hs, b.nlast
  40ba90:	stur	xzr, [x29, #-8]
  40ba94:	b	40baa0 <__fxstatat@plt+0x9f60>
  40ba98:	ldr	x8, [sp, #16]
  40ba9c:	stur	x8, [x29, #-8]
  40baa0:	ldur	x0, [x29, #-8]
  40baa4:	ldp	x29, x30, [sp, #32]
  40baa8:	add	sp, sp, #0x30
  40baac:	ret
  40bab0:	sub	sp, sp, #0x30
  40bab4:	stp	x29, x30, [sp, #32]
  40bab8:	add	x29, sp, #0x20
  40babc:	stur	x0, [x29, #-8]
  40bac0:	ldur	x8, [x29, #-8]
  40bac4:	ldr	x8, [x8]
  40bac8:	str	x8, [sp, #16]
  40bacc:	ldr	x8, [sp, #16]
  40bad0:	ldur	x9, [x29, #-8]
  40bad4:	ldr	x9, [x9, #8]
  40bad8:	cmp	x8, x9
  40badc:	b.cs	40bba4 <__fxstatat@plt+0xa064>  // b.hs, b.nlast
  40bae0:	ldr	x8, [sp, #16]
  40bae4:	ldr	x8, [x8]
  40bae8:	cbz	x8, 40bb94 <__fxstatat@plt+0xa054>
  40baec:	ldr	x8, [sp, #16]
  40baf0:	ldr	x8, [x8, #8]
  40baf4:	str	x8, [sp, #8]
  40baf8:	ldr	x8, [sp, #8]
  40bafc:	cbz	x8, 40bb60 <__fxstatat@plt+0xa020>
  40bb00:	ldur	x8, [x29, #-8]
  40bb04:	ldr	x8, [x8, #64]
  40bb08:	cbz	x8, 40bb20 <__fxstatat@plt+0x9fe0>
  40bb0c:	ldur	x8, [x29, #-8]
  40bb10:	ldr	x8, [x8, #64]
  40bb14:	ldr	x9, [sp, #8]
  40bb18:	ldr	x0, [x9]
  40bb1c:	blr	x8
  40bb20:	ldr	x8, [sp, #8]
  40bb24:	mov	x9, xzr
  40bb28:	str	x9, [x8]
  40bb2c:	ldr	x8, [sp, #8]
  40bb30:	ldr	x8, [x8, #8]
  40bb34:	str	x8, [sp]
  40bb38:	ldur	x8, [x29, #-8]
  40bb3c:	ldr	x8, [x8, #72]
  40bb40:	ldr	x9, [sp, #8]
  40bb44:	str	x8, [x9, #8]
  40bb48:	ldr	x8, [sp, #8]
  40bb4c:	ldur	x9, [x29, #-8]
  40bb50:	str	x8, [x9, #72]
  40bb54:	ldr	x8, [sp]
  40bb58:	str	x8, [sp, #8]
  40bb5c:	b	40baf8 <__fxstatat@plt+0x9fb8>
  40bb60:	ldur	x8, [x29, #-8]
  40bb64:	ldr	x8, [x8, #64]
  40bb68:	cbz	x8, 40bb80 <__fxstatat@plt+0xa040>
  40bb6c:	ldur	x8, [x29, #-8]
  40bb70:	ldr	x8, [x8, #64]
  40bb74:	ldr	x9, [sp, #16]
  40bb78:	ldr	x0, [x9]
  40bb7c:	blr	x8
  40bb80:	ldr	x8, [sp, #16]
  40bb84:	mov	x9, xzr
  40bb88:	str	x9, [x8]
  40bb8c:	ldr	x8, [sp, #16]
  40bb90:	str	x9, [x8, #8]
  40bb94:	ldr	x8, [sp, #16]
  40bb98:	add	x8, x8, #0x10
  40bb9c:	str	x8, [sp, #16]
  40bba0:	b	40bacc <__fxstatat@plt+0x9f8c>
  40bba4:	ldur	x8, [x29, #-8]
  40bba8:	str	xzr, [x8, #24]
  40bbac:	ldur	x8, [x29, #-8]
  40bbb0:	str	xzr, [x8, #32]
  40bbb4:	ldp	x29, x30, [sp, #32]
  40bbb8:	add	sp, sp, #0x30
  40bbbc:	ret
  40bbc0:	sub	sp, sp, #0x30
  40bbc4:	stp	x29, x30, [sp, #32]
  40bbc8:	add	x29, sp, #0x20
  40bbcc:	stur	x0, [x29, #-8]
  40bbd0:	ldur	x8, [x29, #-8]
  40bbd4:	ldr	x8, [x8, #64]
  40bbd8:	cbz	x8, 40bc58 <__fxstatat@plt+0xa118>
  40bbdc:	ldur	x8, [x29, #-8]
  40bbe0:	ldr	x8, [x8, #32]
  40bbe4:	cbz	x8, 40bc58 <__fxstatat@plt+0xa118>
  40bbe8:	ldur	x8, [x29, #-8]
  40bbec:	ldr	x8, [x8]
  40bbf0:	str	x8, [sp, #16]
  40bbf4:	ldr	x8, [sp, #16]
  40bbf8:	ldur	x9, [x29, #-8]
  40bbfc:	ldr	x9, [x9, #8]
  40bc00:	cmp	x8, x9
  40bc04:	b.cs	40bc58 <__fxstatat@plt+0xa118>  // b.hs, b.nlast
  40bc08:	ldr	x8, [sp, #16]
  40bc0c:	ldr	x8, [x8]
  40bc10:	cbz	x8, 40bc48 <__fxstatat@plt+0xa108>
  40bc14:	ldr	x8, [sp, #16]
  40bc18:	str	x8, [sp, #8]
  40bc1c:	ldr	x8, [sp, #8]
  40bc20:	cbz	x8, 40bc48 <__fxstatat@plt+0xa108>
  40bc24:	ldur	x8, [x29, #-8]
  40bc28:	ldr	x8, [x8, #64]
  40bc2c:	ldr	x9, [sp, #8]
  40bc30:	ldr	x0, [x9]
  40bc34:	blr	x8
  40bc38:	ldr	x8, [sp, #8]
  40bc3c:	ldr	x8, [x8, #8]
  40bc40:	str	x8, [sp, #8]
  40bc44:	b	40bc1c <__fxstatat@plt+0xa0dc>
  40bc48:	ldr	x8, [sp, #16]
  40bc4c:	add	x8, x8, #0x10
  40bc50:	str	x8, [sp, #16]
  40bc54:	b	40bbf4 <__fxstatat@plt+0xa0b4>
  40bc58:	ldur	x8, [x29, #-8]
  40bc5c:	ldr	x8, [x8]
  40bc60:	str	x8, [sp, #16]
  40bc64:	ldr	x8, [sp, #16]
  40bc68:	ldur	x9, [x29, #-8]
  40bc6c:	ldr	x9, [x9, #8]
  40bc70:	cmp	x8, x9
  40bc74:	b.cs	40bcbc <__fxstatat@plt+0xa17c>  // b.hs, b.nlast
  40bc78:	ldr	x8, [sp, #16]
  40bc7c:	ldr	x8, [x8, #8]
  40bc80:	str	x8, [sp, #8]
  40bc84:	ldr	x8, [sp, #8]
  40bc88:	cbz	x8, 40bcac <__fxstatat@plt+0xa16c>
  40bc8c:	ldr	x8, [sp, #8]
  40bc90:	ldr	x8, [x8, #8]
  40bc94:	str	x8, [sp]
  40bc98:	ldr	x0, [sp, #8]
  40bc9c:	bl	4019e0 <free@plt>
  40bca0:	ldr	x8, [sp]
  40bca4:	str	x8, [sp, #8]
  40bca8:	b	40bc84 <__fxstatat@plt+0xa144>
  40bcac:	ldr	x8, [sp, #16]
  40bcb0:	add	x8, x8, #0x10
  40bcb4:	str	x8, [sp, #16]
  40bcb8:	b	40bc64 <__fxstatat@plt+0xa124>
  40bcbc:	ldur	x8, [x29, #-8]
  40bcc0:	ldr	x8, [x8, #72]
  40bcc4:	str	x8, [sp, #8]
  40bcc8:	ldr	x8, [sp, #8]
  40bccc:	cbz	x8, 40bcf0 <__fxstatat@plt+0xa1b0>
  40bcd0:	ldr	x8, [sp, #8]
  40bcd4:	ldr	x8, [x8, #8]
  40bcd8:	str	x8, [sp]
  40bcdc:	ldr	x0, [sp, #8]
  40bce0:	bl	4019e0 <free@plt>
  40bce4:	ldr	x8, [sp]
  40bce8:	str	x8, [sp, #8]
  40bcec:	b	40bcc8 <__fxstatat@plt+0xa188>
  40bcf0:	ldur	x8, [x29, #-8]
  40bcf4:	ldr	x0, [x8]
  40bcf8:	bl	4019e0 <free@plt>
  40bcfc:	ldur	x0, [x29, #-8]
  40bd00:	bl	4019e0 <free@plt>
  40bd04:	ldp	x29, x30, [sp, #32]
  40bd08:	add	sp, sp, #0x30
  40bd0c:	ret
  40bd10:	sub	sp, sp, #0x90
  40bd14:	stp	x29, x30, [sp, #128]
  40bd18:	add	x29, sp, #0x80
  40bd1c:	stur	x0, [x29, #-16]
  40bd20:	stur	x1, [x29, #-24]
  40bd24:	ldur	x0, [x29, #-24]
  40bd28:	ldur	x8, [x29, #-16]
  40bd2c:	ldr	x1, [x8, #40]
  40bd30:	bl	40ba0c <__fxstatat@plt+0x9ecc>
  40bd34:	str	x0, [sp, #8]
  40bd38:	ldr	x8, [sp, #8]
  40bd3c:	cbnz	x8, 40bd50 <__fxstatat@plt+0xa210>
  40bd40:	mov	w8, wzr
  40bd44:	and	w8, w8, #0x1
  40bd48:	sturb	w8, [x29, #-1]
  40bd4c:	b	40bf20 <__fxstatat@plt+0xa3e0>
  40bd50:	ldr	x8, [sp, #8]
  40bd54:	ldur	x9, [x29, #-16]
  40bd58:	ldr	x9, [x9, #16]
  40bd5c:	cmp	x8, x9
  40bd60:	b.ne	40bd74 <__fxstatat@plt+0xa234>  // b.any
  40bd64:	mov	w8, #0x1                   	// #1
  40bd68:	and	w8, w8, #0x1
  40bd6c:	sturb	w8, [x29, #-1]
  40bd70:	b	40bf20 <__fxstatat@plt+0xa3e0>
  40bd74:	add	x8, sp, #0x18
  40bd78:	str	x8, [sp, #16]
  40bd7c:	ldr	x0, [sp, #8]
  40bd80:	mov	x1, #0x10                  	// #16
  40bd84:	bl	4018d0 <calloc@plt>
  40bd88:	ldr	x8, [sp, #16]
  40bd8c:	str	x0, [x8]
  40bd90:	ldr	x8, [sp, #16]
  40bd94:	ldr	x8, [x8]
  40bd98:	cbnz	x8, 40bdac <__fxstatat@plt+0xa26c>
  40bd9c:	mov	w8, wzr
  40bda0:	and	w8, w8, #0x1
  40bda4:	sturb	w8, [x29, #-1]
  40bda8:	b	40bf20 <__fxstatat@plt+0xa3e0>
  40bdac:	ldr	x8, [sp, #8]
  40bdb0:	ldr	x9, [sp, #16]
  40bdb4:	mov	x10, #0x10                  	// #16
  40bdb8:	str	x8, [x9, #16]
  40bdbc:	ldr	x8, [sp, #16]
  40bdc0:	ldr	x8, [x8]
  40bdc4:	ldr	x9, [sp, #8]
  40bdc8:	mul	x9, x10, x9
  40bdcc:	add	x8, x8, x9
  40bdd0:	ldr	x9, [sp, #16]
  40bdd4:	str	x8, [x9, #8]
  40bdd8:	ldr	x8, [sp, #16]
  40bddc:	str	xzr, [x8, #24]
  40bde0:	ldr	x8, [sp, #16]
  40bde4:	str	xzr, [x8, #32]
  40bde8:	ldur	x8, [x29, #-16]
  40bdec:	ldr	x8, [x8, #40]
  40bdf0:	ldr	x9, [sp, #16]
  40bdf4:	str	x8, [x9, #40]
  40bdf8:	ldur	x8, [x29, #-16]
  40bdfc:	ldr	x8, [x8, #48]
  40be00:	ldr	x9, [sp, #16]
  40be04:	str	x8, [x9, #48]
  40be08:	ldur	x8, [x29, #-16]
  40be0c:	ldr	x8, [x8, #56]
  40be10:	ldr	x9, [sp, #16]
  40be14:	str	x8, [x9, #56]
  40be18:	ldur	x8, [x29, #-16]
  40be1c:	ldr	x8, [x8, #64]
  40be20:	ldr	x9, [sp, #16]
  40be24:	str	x8, [x9, #64]
  40be28:	ldur	x8, [x29, #-16]
  40be2c:	ldr	x8, [x8, #72]
  40be30:	ldr	x9, [sp, #16]
  40be34:	str	x8, [x9, #72]
  40be38:	ldr	x0, [sp, #16]
  40be3c:	ldur	x1, [x29, #-16]
  40be40:	mov	w11, wzr
  40be44:	and	w2, w11, #0x1
  40be48:	bl	40bf34 <__fxstatat@plt+0xa3f4>
  40be4c:	tbnz	w0, #0, 40be54 <__fxstatat@plt+0xa314>
  40be50:	b	40bec0 <__fxstatat@plt+0xa380>
  40be54:	ldur	x8, [x29, #-16]
  40be58:	ldr	x0, [x8]
  40be5c:	bl	4019e0 <free@plt>
  40be60:	ldr	x8, [sp, #16]
  40be64:	ldr	x8, [x8]
  40be68:	ldur	x9, [x29, #-16]
  40be6c:	str	x8, [x9]
  40be70:	ldr	x8, [sp, #16]
  40be74:	ldr	x8, [x8, #8]
  40be78:	ldur	x9, [x29, #-16]
  40be7c:	str	x8, [x9, #8]
  40be80:	ldr	x8, [sp, #16]
  40be84:	ldr	x8, [x8, #16]
  40be88:	ldur	x9, [x29, #-16]
  40be8c:	str	x8, [x9, #16]
  40be90:	ldr	x8, [sp, #16]
  40be94:	ldr	x8, [x8, #24]
  40be98:	ldur	x9, [x29, #-16]
  40be9c:	str	x8, [x9, #24]
  40bea0:	ldr	x8, [sp, #16]
  40bea4:	ldr	x8, [x8, #72]
  40bea8:	ldur	x9, [x29, #-16]
  40beac:	str	x8, [x9, #72]
  40beb0:	mov	w10, #0x1                   	// #1
  40beb4:	and	w10, w10, #0x1
  40beb8:	sturb	w10, [x29, #-1]
  40bebc:	b	40bf20 <__fxstatat@plt+0xa3e0>
  40bec0:	ldr	x8, [sp, #16]
  40bec4:	ldr	x8, [x8, #72]
  40bec8:	ldur	x9, [x29, #-16]
  40becc:	str	x8, [x9, #72]
  40bed0:	ldur	x0, [x29, #-16]
  40bed4:	ldr	x1, [sp, #16]
  40bed8:	mov	w10, #0x1                   	// #1
  40bedc:	and	w2, w10, #0x1
  40bee0:	bl	40bf34 <__fxstatat@plt+0xa3f4>
  40bee4:	tbnz	w0, #0, 40beec <__fxstatat@plt+0xa3ac>
  40bee8:	b	40bf04 <__fxstatat@plt+0xa3c4>
  40beec:	ldur	x0, [x29, #-16]
  40bef0:	ldr	x1, [sp, #16]
  40bef4:	mov	w8, wzr
  40bef8:	and	w2, w8, #0x1
  40befc:	bl	40bf34 <__fxstatat@plt+0xa3f4>
  40bf00:	tbnz	w0, #0, 40bf08 <__fxstatat@plt+0xa3c8>
  40bf04:	bl	401950 <abort@plt>
  40bf08:	ldr	x8, [sp, #16]
  40bf0c:	ldr	x0, [x8]
  40bf10:	bl	4019e0 <free@plt>
  40bf14:	mov	w9, wzr
  40bf18:	and	w9, w9, #0x1
  40bf1c:	sturb	w9, [x29, #-1]
  40bf20:	ldurb	w8, [x29, #-1]
  40bf24:	and	w0, w8, #0x1
  40bf28:	ldp	x29, x30, [sp, #128]
  40bf2c:	add	sp, sp, #0x90
  40bf30:	ret
  40bf34:	sub	sp, sp, #0x60
  40bf38:	stp	x29, x30, [sp, #80]
  40bf3c:	add	x29, sp, #0x50
  40bf40:	stur	x0, [x29, #-16]
  40bf44:	stur	x1, [x29, #-24]
  40bf48:	and	w8, w2, #0x1
  40bf4c:	sturb	w8, [x29, #-25]
  40bf50:	ldur	x9, [x29, #-24]
  40bf54:	ldr	x9, [x9]
  40bf58:	str	x9, [sp, #40]
  40bf5c:	ldr	x8, [sp, #40]
  40bf60:	ldur	x9, [x29, #-24]
  40bf64:	ldr	x9, [x9, #8]
  40bf68:	cmp	x8, x9
  40bf6c:	b.cs	40c0f4 <__fxstatat@plt+0xa5b4>  // b.hs, b.nlast
  40bf70:	ldr	x8, [sp, #40]
  40bf74:	ldr	x8, [x8]
  40bf78:	cbz	x8, 40c0e4 <__fxstatat@plt+0xa5a4>
  40bf7c:	ldr	x8, [sp, #40]
  40bf80:	ldr	x8, [x8, #8]
  40bf84:	str	x8, [sp, #32]
  40bf88:	ldr	x8, [sp, #32]
  40bf8c:	cbz	x8, 40c018 <__fxstatat@plt+0xa4d8>
  40bf90:	ldr	x8, [sp, #32]
  40bf94:	ldr	x8, [x8]
  40bf98:	str	x8, [sp, #16]
  40bf9c:	ldur	x0, [x29, #-16]
  40bfa0:	ldr	x1, [sp, #16]
  40bfa4:	bl	40b2e0 <__fxstatat@plt+0x97a0>
  40bfa8:	str	x0, [sp, #8]
  40bfac:	ldr	x8, [sp, #32]
  40bfb0:	ldr	x8, [x8, #8]
  40bfb4:	str	x8, [sp, #24]
  40bfb8:	ldr	x8, [sp, #8]
  40bfbc:	ldr	x8, [x8]
  40bfc0:	cbz	x8, 40bfe4 <__fxstatat@plt+0xa4a4>
  40bfc4:	ldr	x8, [sp, #8]
  40bfc8:	ldr	x8, [x8, #8]
  40bfcc:	ldr	x9, [sp, #32]
  40bfd0:	str	x8, [x9, #8]
  40bfd4:	ldr	x8, [sp, #32]
  40bfd8:	ldr	x9, [sp, #8]
  40bfdc:	str	x8, [x9, #8]
  40bfe0:	b	40c00c <__fxstatat@plt+0xa4cc>
  40bfe4:	ldr	x8, [sp, #16]
  40bfe8:	ldr	x9, [sp, #8]
  40bfec:	str	x8, [x9]
  40bff0:	ldur	x8, [x29, #-16]
  40bff4:	ldr	x9, [x8, #24]
  40bff8:	add	x9, x9, #0x1
  40bffc:	str	x9, [x8, #24]
  40c000:	ldur	x0, [x29, #-16]
  40c004:	ldr	x1, [sp, #32]
  40c008:	bl	40c91c <__fxstatat@plt+0xaddc>
  40c00c:	ldr	x8, [sp, #24]
  40c010:	str	x8, [sp, #32]
  40c014:	b	40bf88 <__fxstatat@plt+0xa448>
  40c018:	ldr	x8, [sp, #40]
  40c01c:	ldr	x8, [x8]
  40c020:	str	x8, [sp, #16]
  40c024:	ldr	x8, [sp, #40]
  40c028:	mov	x9, xzr
  40c02c:	str	x9, [x8, #8]
  40c030:	ldurb	w10, [x29, #-25]
  40c034:	tbnz	w10, #0, 40c03c <__fxstatat@plt+0xa4fc>
  40c038:	b	40c040 <__fxstatat@plt+0xa500>
  40c03c:	b	40c0e4 <__fxstatat@plt+0xa5a4>
  40c040:	ldur	x0, [x29, #-16]
  40c044:	ldr	x1, [sp, #16]
  40c048:	bl	40b2e0 <__fxstatat@plt+0x97a0>
  40c04c:	str	x0, [sp, #8]
  40c050:	ldr	x8, [sp, #8]
  40c054:	ldr	x8, [x8]
  40c058:	cbz	x8, 40c0ac <__fxstatat@plt+0xa56c>
  40c05c:	ldur	x0, [x29, #-16]
  40c060:	bl	40c52c <__fxstatat@plt+0xa9ec>
  40c064:	str	x0, [sp]
  40c068:	ldr	x8, [sp]
  40c06c:	cbnz	x8, 40c080 <__fxstatat@plt+0xa540>
  40c070:	mov	w8, wzr
  40c074:	and	w8, w8, #0x1
  40c078:	sturb	w8, [x29, #-1]
  40c07c:	b	40c100 <__fxstatat@plt+0xa5c0>
  40c080:	ldr	x8, [sp, #16]
  40c084:	ldr	x9, [sp]
  40c088:	str	x8, [x9]
  40c08c:	ldr	x8, [sp, #8]
  40c090:	ldr	x8, [x8, #8]
  40c094:	ldr	x9, [sp]
  40c098:	str	x8, [x9, #8]
  40c09c:	ldr	x8, [sp]
  40c0a0:	ldr	x9, [sp, #8]
  40c0a4:	str	x8, [x9, #8]
  40c0a8:	b	40c0c8 <__fxstatat@plt+0xa588>
  40c0ac:	ldr	x8, [sp, #16]
  40c0b0:	ldr	x9, [sp, #8]
  40c0b4:	str	x8, [x9]
  40c0b8:	ldur	x8, [x29, #-16]
  40c0bc:	ldr	x9, [x8, #24]
  40c0c0:	add	x9, x9, #0x1
  40c0c4:	str	x9, [x8, #24]
  40c0c8:	ldr	x8, [sp, #40]
  40c0cc:	mov	x9, xzr
  40c0d0:	str	x9, [x8]
  40c0d4:	ldur	x8, [x29, #-24]
  40c0d8:	ldr	x9, [x8, #24]
  40c0dc:	subs	x9, x9, #0x1
  40c0e0:	str	x9, [x8, #24]
  40c0e4:	ldr	x8, [sp, #40]
  40c0e8:	add	x8, x8, #0x10
  40c0ec:	str	x8, [sp, #40]
  40c0f0:	b	40bf5c <__fxstatat@plt+0xa41c>
  40c0f4:	mov	w8, #0x1                   	// #1
  40c0f8:	and	w8, w8, #0x1
  40c0fc:	sturb	w8, [x29, #-1]
  40c100:	ldurb	w8, [x29, #-1]
  40c104:	and	w0, w8, #0x1
  40c108:	ldp	x29, x30, [sp, #80]
  40c10c:	add	sp, sp, #0x60
  40c110:	ret
  40c114:	sub	sp, sp, #0x60
  40c118:	stp	x29, x30, [sp, #80]
  40c11c:	add	x29, sp, #0x50
  40c120:	stur	x0, [x29, #-16]
  40c124:	stur	x1, [x29, #-24]
  40c128:	stur	x2, [x29, #-32]
  40c12c:	ldur	x8, [x29, #-24]
  40c130:	cbnz	x8, 40c138 <__fxstatat@plt+0xa5f8>
  40c134:	bl	401950 <abort@plt>
  40c138:	ldur	x0, [x29, #-16]
  40c13c:	ldur	x1, [x29, #-24]
  40c140:	add	x2, sp, #0x20
  40c144:	mov	w8, wzr
  40c148:	and	w3, w8, #0x1
  40c14c:	bl	40c374 <__fxstatat@plt+0xa834>
  40c150:	str	x0, [sp, #40]
  40c154:	cbz	x0, 40c174 <__fxstatat@plt+0xa634>
  40c158:	ldur	x8, [x29, #-32]
  40c15c:	cbz	x8, 40c16c <__fxstatat@plt+0xa62c>
  40c160:	ldr	x8, [sp, #40]
  40c164:	ldur	x9, [x29, #-32]
  40c168:	str	x8, [x9]
  40c16c:	stur	wzr, [x29, #-4]
  40c170:	b	40c364 <__fxstatat@plt+0xa824>
  40c174:	ldur	x8, [x29, #-16]
  40c178:	ldr	x8, [x8, #24]
  40c17c:	ucvtf	s0, x8
  40c180:	ldur	x8, [x29, #-16]
  40c184:	ldr	x8, [x8, #40]
  40c188:	ldr	s1, [x8, #8]
  40c18c:	ldur	x8, [x29, #-16]
  40c190:	ldr	x8, [x8, #16]
  40c194:	ucvtf	s2, x8
  40c198:	fmul	s1, s1, s2
  40c19c:	fcmp	s0, s1
  40c1a0:	cset	w9, gt
  40c1a4:	tbnz	w9, #0, 40c1ac <__fxstatat@plt+0xa66c>
  40c1a8:	b	40c2c0 <__fxstatat@plt+0xa780>
  40c1ac:	ldur	x0, [x29, #-16]
  40c1b0:	bl	40b89c <__fxstatat@plt+0x9d5c>
  40c1b4:	ldur	x8, [x29, #-16]
  40c1b8:	ldr	x8, [x8, #24]
  40c1bc:	ucvtf	s0, x8
  40c1c0:	ldur	x8, [x29, #-16]
  40c1c4:	ldr	x8, [x8, #40]
  40c1c8:	ldr	s1, [x8, #8]
  40c1cc:	ldur	x8, [x29, #-16]
  40c1d0:	ldr	x8, [x8, #16]
  40c1d4:	ucvtf	s2, x8
  40c1d8:	fmul	s1, s1, s2
  40c1dc:	fcmp	s0, s1
  40c1e0:	cset	w9, gt
  40c1e4:	tbnz	w9, #0, 40c1ec <__fxstatat@plt+0xa6ac>
  40c1e8:	b	40c2c0 <__fxstatat@plt+0xa780>
  40c1ec:	ldur	x8, [x29, #-16]
  40c1f0:	ldr	x8, [x8, #40]
  40c1f4:	str	x8, [sp, #24]
  40c1f8:	ldr	x8, [sp, #24]
  40c1fc:	ldrb	w9, [x8, #16]
  40c200:	tbnz	w9, #0, 40c208 <__fxstatat@plt+0xa6c8>
  40c204:	b	40c228 <__fxstatat@plt+0xa6e8>
  40c208:	ldur	x8, [x29, #-16]
  40c20c:	ldr	x8, [x8, #16]
  40c210:	ucvtf	s0, x8
  40c214:	ldr	x8, [sp, #24]
  40c218:	ldr	s1, [x8, #12]
  40c21c:	fmul	s0, s0, s1
  40c220:	str	s0, [sp, #4]
  40c224:	b	40c250 <__fxstatat@plt+0xa710>
  40c228:	ldur	x8, [x29, #-16]
  40c22c:	ldr	x8, [x8, #16]
  40c230:	ucvtf	s0, x8
  40c234:	ldr	x8, [sp, #24]
  40c238:	ldr	s1, [x8, #12]
  40c23c:	fmul	s0, s0, s1
  40c240:	ldr	x8, [sp, #24]
  40c244:	ldr	s1, [x8, #8]
  40c248:	fmul	s0, s0, s1
  40c24c:	str	s0, [sp, #4]
  40c250:	ldr	s0, [sp, #4]
  40c254:	str	s0, [sp, #20]
  40c258:	ldr	s0, [sp, #20]
  40c25c:	mov	w8, #0x5f800000            	// #1602224128
  40c260:	fmov	s1, w8
  40c264:	fcmp	s1, s0
  40c268:	cset	w8, ls  // ls = plast
  40c26c:	tbnz	w8, #0, 40c274 <__fxstatat@plt+0xa734>
  40c270:	b	40c280 <__fxstatat@plt+0xa740>
  40c274:	mov	w8, #0xffffffff            	// #-1
  40c278:	stur	w8, [x29, #-4]
  40c27c:	b	40c364 <__fxstatat@plt+0xa824>
  40c280:	ldur	x0, [x29, #-16]
  40c284:	ldr	s0, [sp, #20]
  40c288:	fcvtzu	x1, s0
  40c28c:	bl	40bd10 <__fxstatat@plt+0xa1d0>
  40c290:	tbnz	w0, #0, 40c2a0 <__fxstatat@plt+0xa760>
  40c294:	mov	w8, #0xffffffff            	// #-1
  40c298:	stur	w8, [x29, #-4]
  40c29c:	b	40c364 <__fxstatat@plt+0xa824>
  40c2a0:	ldur	x0, [x29, #-16]
  40c2a4:	ldur	x1, [x29, #-24]
  40c2a8:	add	x2, sp, #0x20
  40c2ac:	mov	w8, wzr
  40c2b0:	and	w3, w8, #0x1
  40c2b4:	bl	40c374 <__fxstatat@plt+0xa834>
  40c2b8:	cbz	x0, 40c2c0 <__fxstatat@plt+0xa780>
  40c2bc:	bl	401950 <abort@plt>
  40c2c0:	ldr	x8, [sp, #32]
  40c2c4:	ldr	x8, [x8]
  40c2c8:	cbz	x8, 40c330 <__fxstatat@plt+0xa7f0>
  40c2cc:	ldur	x0, [x29, #-16]
  40c2d0:	bl	40c52c <__fxstatat@plt+0xa9ec>
  40c2d4:	str	x0, [sp, #8]
  40c2d8:	ldr	x8, [sp, #8]
  40c2dc:	cbnz	x8, 40c2ec <__fxstatat@plt+0xa7ac>
  40c2e0:	mov	w8, #0xffffffff            	// #-1
  40c2e4:	stur	w8, [x29, #-4]
  40c2e8:	b	40c364 <__fxstatat@plt+0xa824>
  40c2ec:	ldur	x8, [x29, #-24]
  40c2f0:	ldr	x9, [sp, #8]
  40c2f4:	str	x8, [x9]
  40c2f8:	ldr	x8, [sp, #32]
  40c2fc:	ldr	x8, [x8, #8]
  40c300:	ldr	x9, [sp, #8]
  40c304:	str	x8, [x9, #8]
  40c308:	ldr	x8, [sp, #8]
  40c30c:	ldr	x9, [sp, #32]
  40c310:	str	x8, [x9, #8]
  40c314:	ldur	x8, [x29, #-16]
  40c318:	ldr	x9, [x8, #32]
  40c31c:	add	x9, x9, #0x1
  40c320:	str	x9, [x8, #32]
  40c324:	mov	w10, #0x1                   	// #1
  40c328:	stur	w10, [x29, #-4]
  40c32c:	b	40c364 <__fxstatat@plt+0xa824>
  40c330:	ldur	x8, [x29, #-24]
  40c334:	ldr	x9, [sp, #32]
  40c338:	str	x8, [x9]
  40c33c:	ldur	x8, [x29, #-16]
  40c340:	ldr	x9, [x8, #32]
  40c344:	add	x9, x9, #0x1
  40c348:	str	x9, [x8, #32]
  40c34c:	ldur	x8, [x29, #-16]
  40c350:	ldr	x9, [x8, #24]
  40c354:	add	x9, x9, #0x1
  40c358:	str	x9, [x8, #24]
  40c35c:	mov	w10, #0x1                   	// #1
  40c360:	stur	w10, [x29, #-4]
  40c364:	ldur	w0, [x29, #-4]
  40c368:	ldp	x29, x30, [sp, #80]
  40c36c:	add	sp, sp, #0x60
  40c370:	ret
  40c374:	sub	sp, sp, #0x70
  40c378:	stp	x29, x30, [sp, #96]
  40c37c:	add	x29, sp, #0x60
  40c380:	stur	x0, [x29, #-16]
  40c384:	stur	x1, [x29, #-24]
  40c388:	stur	x2, [x29, #-32]
  40c38c:	and	w8, w3, #0x1
  40c390:	sturb	w8, [x29, #-33]
  40c394:	ldur	x0, [x29, #-16]
  40c398:	ldur	x1, [x29, #-24]
  40c39c:	bl	40b2e0 <__fxstatat@plt+0x97a0>
  40c3a0:	str	x0, [sp, #48]
  40c3a4:	ldr	x9, [sp, #48]
  40c3a8:	ldur	x10, [x29, #-32]
  40c3ac:	str	x9, [x10]
  40c3b0:	ldr	x9, [sp, #48]
  40c3b4:	ldr	x9, [x9]
  40c3b8:	cbnz	x9, 40c3c8 <__fxstatat@plt+0xa888>
  40c3bc:	mov	x8, xzr
  40c3c0:	stur	x8, [x29, #-8]
  40c3c4:	b	40c51c <__fxstatat@plt+0xa9dc>
  40c3c8:	ldur	x8, [x29, #-24]
  40c3cc:	ldr	x9, [sp, #48]
  40c3d0:	ldr	x9, [x9]
  40c3d4:	cmp	x8, x9
  40c3d8:	b.eq	40c3fc <__fxstatat@plt+0xa8bc>  // b.none
  40c3dc:	ldur	x8, [x29, #-16]
  40c3e0:	ldr	x8, [x8, #56]
  40c3e4:	ldur	x0, [x29, #-24]
  40c3e8:	ldr	x9, [sp, #48]
  40c3ec:	ldr	x1, [x9]
  40c3f0:	blr	x8
  40c3f4:	tbnz	w0, #0, 40c3fc <__fxstatat@plt+0xa8bc>
  40c3f8:	b	40c464 <__fxstatat@plt+0xa924>
  40c3fc:	ldr	x8, [sp, #48]
  40c400:	ldr	x8, [x8]
  40c404:	str	x8, [sp, #32]
  40c408:	ldurb	w9, [x29, #-33]
  40c40c:	tbnz	w9, #0, 40c414 <__fxstatat@plt+0xa8d4>
  40c410:	b	40c458 <__fxstatat@plt+0xa918>
  40c414:	ldr	x8, [sp, #48]
  40c418:	ldr	x8, [x8, #8]
  40c41c:	cbz	x8, 40c44c <__fxstatat@plt+0xa90c>
  40c420:	ldr	x8, [sp, #48]
  40c424:	ldr	x8, [x8, #8]
  40c428:	str	x8, [sp, #24]
  40c42c:	ldr	x8, [sp, #48]
  40c430:	ldr	x9, [sp, #24]
  40c434:	ldr	q0, [x9]
  40c438:	str	q0, [x8]
  40c43c:	ldur	x0, [x29, #-16]
  40c440:	ldr	x1, [sp, #24]
  40c444:	bl	40c91c <__fxstatat@plt+0xaddc>
  40c448:	b	40c458 <__fxstatat@plt+0xa918>
  40c44c:	ldr	x8, [sp, #48]
  40c450:	mov	x9, xzr
  40c454:	str	x9, [x8]
  40c458:	ldr	x8, [sp, #32]
  40c45c:	stur	x8, [x29, #-8]
  40c460:	b	40c51c <__fxstatat@plt+0xa9dc>
  40c464:	ldr	x8, [sp, #48]
  40c468:	str	x8, [sp, #40]
  40c46c:	ldr	x8, [sp, #40]
  40c470:	ldr	x8, [x8, #8]
  40c474:	cbz	x8, 40c514 <__fxstatat@plt+0xa9d4>
  40c478:	ldur	x8, [x29, #-24]
  40c47c:	ldr	x9, [sp, #40]
  40c480:	ldr	x9, [x9, #8]
  40c484:	ldr	x9, [x9]
  40c488:	cmp	x8, x9
  40c48c:	b.eq	40c4b4 <__fxstatat@plt+0xa974>  // b.none
  40c490:	ldur	x8, [x29, #-16]
  40c494:	ldr	x8, [x8, #56]
  40c498:	ldur	x0, [x29, #-24]
  40c49c:	ldr	x9, [sp, #40]
  40c4a0:	ldr	x9, [x9, #8]
  40c4a4:	ldr	x1, [x9]
  40c4a8:	blr	x8
  40c4ac:	tbnz	w0, #0, 40c4b4 <__fxstatat@plt+0xa974>
  40c4b0:	b	40c504 <__fxstatat@plt+0xa9c4>
  40c4b4:	ldr	x8, [sp, #40]
  40c4b8:	ldr	x8, [x8, #8]
  40c4bc:	ldr	x8, [x8]
  40c4c0:	str	x8, [sp, #16]
  40c4c4:	ldurb	w9, [x29, #-33]
  40c4c8:	tbnz	w9, #0, 40c4d0 <__fxstatat@plt+0xa990>
  40c4cc:	b	40c4f8 <__fxstatat@plt+0xa9b8>
  40c4d0:	ldr	x8, [sp, #40]
  40c4d4:	ldr	x8, [x8, #8]
  40c4d8:	str	x8, [sp, #8]
  40c4dc:	ldr	x8, [sp, #8]
  40c4e0:	ldr	x8, [x8, #8]
  40c4e4:	ldr	x9, [sp, #40]
  40c4e8:	str	x8, [x9, #8]
  40c4ec:	ldur	x0, [x29, #-16]
  40c4f0:	ldr	x1, [sp, #8]
  40c4f4:	bl	40c91c <__fxstatat@plt+0xaddc>
  40c4f8:	ldr	x8, [sp, #16]
  40c4fc:	stur	x8, [x29, #-8]
  40c500:	b	40c51c <__fxstatat@plt+0xa9dc>
  40c504:	ldr	x8, [sp, #40]
  40c508:	ldr	x8, [x8, #8]
  40c50c:	str	x8, [sp, #40]
  40c510:	b	40c46c <__fxstatat@plt+0xa92c>
  40c514:	mov	x8, xzr
  40c518:	stur	x8, [x29, #-8]
  40c51c:	ldur	x0, [x29, #-8]
  40c520:	ldp	x29, x30, [sp, #96]
  40c524:	add	sp, sp, #0x70
  40c528:	ret
  40c52c:	sub	sp, sp, #0x20
  40c530:	stp	x29, x30, [sp, #16]
  40c534:	add	x29, sp, #0x10
  40c538:	str	x0, [sp, #8]
  40c53c:	ldr	x8, [sp, #8]
  40c540:	ldr	x8, [x8, #72]
  40c544:	cbz	x8, 40c568 <__fxstatat@plt+0xaa28>
  40c548:	ldr	x8, [sp, #8]
  40c54c:	ldr	x8, [x8, #72]
  40c550:	str	x8, [sp]
  40c554:	ldr	x8, [sp]
  40c558:	ldr	x8, [x8, #8]
  40c55c:	ldr	x9, [sp, #8]
  40c560:	str	x8, [x9, #72]
  40c564:	b	40c574 <__fxstatat@plt+0xaa34>
  40c568:	mov	x0, #0x10                  	// #16
  40c56c:	bl	401860 <malloc@plt>
  40c570:	str	x0, [sp]
  40c574:	ldr	x0, [sp]
  40c578:	ldp	x29, x30, [sp, #16]
  40c57c:	add	sp, sp, #0x20
  40c580:	ret
  40c584:	sub	sp, sp, #0x40
  40c588:	stp	x29, x30, [sp, #48]
  40c58c:	add	x29, sp, #0x30
  40c590:	mov	w8, #0xffffffff            	// #-1
  40c594:	add	x2, sp, #0x18
  40c598:	stur	x0, [x29, #-8]
  40c59c:	stur	x1, [x29, #-16]
  40c5a0:	ldur	x0, [x29, #-8]
  40c5a4:	ldur	x1, [x29, #-16]
  40c5a8:	str	w8, [sp, #16]
  40c5ac:	bl	40c114 <__fxstatat@plt+0xa5d4>
  40c5b0:	str	w0, [sp, #20]
  40c5b4:	ldr	w8, [sp, #20]
  40c5b8:	ldr	w9, [sp, #16]
  40c5bc:	cmp	w8, w9
  40c5c0:	b.ne	40c5d0 <__fxstatat@plt+0xaa90>  // b.any
  40c5c4:	mov	x8, xzr
  40c5c8:	str	x8, [sp, #8]
  40c5cc:	b	40c5f4 <__fxstatat@plt+0xaab4>
  40c5d0:	ldr	w8, [sp, #20]
  40c5d4:	cbnz	w8, 40c5e4 <__fxstatat@plt+0xaaa4>
  40c5d8:	ldr	x8, [sp, #24]
  40c5dc:	str	x8, [sp]
  40c5e0:	b	40c5ec <__fxstatat@plt+0xaaac>
  40c5e4:	ldur	x8, [x29, #-16]
  40c5e8:	str	x8, [sp]
  40c5ec:	ldr	x8, [sp]
  40c5f0:	str	x8, [sp, #8]
  40c5f4:	ldr	x8, [sp, #8]
  40c5f8:	mov	x0, x8
  40c5fc:	ldp	x29, x30, [sp, #48]
  40c600:	add	sp, sp, #0x40
  40c604:	ret
  40c608:	sub	sp, sp, #0x60
  40c60c:	stp	x29, x30, [sp, #80]
  40c610:	add	x29, sp, #0x50
  40c614:	add	x2, sp, #0x28
  40c618:	stur	x0, [x29, #-16]
  40c61c:	stur	x1, [x29, #-24]
  40c620:	ldur	x0, [x29, #-16]
  40c624:	ldur	x1, [x29, #-24]
  40c628:	mov	w8, #0x1                   	// #1
  40c62c:	and	w3, w8, #0x1
  40c630:	bl	40c374 <__fxstatat@plt+0xa834>
  40c634:	stur	x0, [x29, #-32]
  40c638:	ldur	x9, [x29, #-32]
  40c63c:	cbnz	x9, 40c64c <__fxstatat@plt+0xab0c>
  40c640:	mov	x8, xzr
  40c644:	stur	x8, [x29, #-8]
  40c648:	b	40c7b8 <__fxstatat@plt+0xac78>
  40c64c:	ldur	x8, [x29, #-16]
  40c650:	ldr	x9, [x8, #32]
  40c654:	subs	x9, x9, #0x1
  40c658:	str	x9, [x8, #32]
  40c65c:	ldr	x8, [sp, #40]
  40c660:	ldr	x8, [x8]
  40c664:	cbnz	x8, 40c7b0 <__fxstatat@plt+0xac70>
  40c668:	ldur	x8, [x29, #-16]
  40c66c:	ldr	x9, [x8, #24]
  40c670:	subs	x9, x9, #0x1
  40c674:	str	x9, [x8, #24]
  40c678:	ldur	x8, [x29, #-16]
  40c67c:	ldr	x8, [x8, #24]
  40c680:	ucvtf	s0, x8
  40c684:	ldur	x8, [x29, #-16]
  40c688:	ldr	x8, [x8, #40]
  40c68c:	ldr	s1, [x8]
  40c690:	ldur	x8, [x29, #-16]
  40c694:	ldr	x8, [x8, #16]
  40c698:	ucvtf	s2, x8
  40c69c:	fmul	s1, s1, s2
  40c6a0:	fcmp	s0, s1
  40c6a4:	cset	w10, mi  // mi = first
  40c6a8:	tbnz	w10, #0, 40c6b0 <__fxstatat@plt+0xab70>
  40c6ac:	b	40c7b0 <__fxstatat@plt+0xac70>
  40c6b0:	ldur	x0, [x29, #-16]
  40c6b4:	bl	40b89c <__fxstatat@plt+0x9d5c>
  40c6b8:	ldur	x8, [x29, #-16]
  40c6bc:	ldr	x8, [x8, #24]
  40c6c0:	ucvtf	s0, x8
  40c6c4:	ldur	x8, [x29, #-16]
  40c6c8:	ldr	x8, [x8, #40]
  40c6cc:	ldr	s1, [x8]
  40c6d0:	ldur	x8, [x29, #-16]
  40c6d4:	ldr	x8, [x8, #16]
  40c6d8:	ucvtf	s2, x8
  40c6dc:	fmul	s1, s1, s2
  40c6e0:	fcmp	s0, s1
  40c6e4:	cset	w9, mi  // mi = first
  40c6e8:	tbnz	w9, #0, 40c6f0 <__fxstatat@plt+0xabb0>
  40c6ec:	b	40c7b0 <__fxstatat@plt+0xac70>
  40c6f0:	ldur	x8, [x29, #-16]
  40c6f4:	ldr	x8, [x8, #40]
  40c6f8:	str	x8, [sp, #32]
  40c6fc:	ldr	x8, [sp, #32]
  40c700:	ldrb	w9, [x8, #16]
  40c704:	tbnz	w9, #0, 40c70c <__fxstatat@plt+0xabcc>
  40c708:	b	40c72c <__fxstatat@plt+0xabec>
  40c70c:	ldur	x8, [x29, #-16]
  40c710:	ldr	x8, [x8, #16]
  40c714:	ucvtf	s0, x8
  40c718:	ldr	x8, [sp, #32]
  40c71c:	ldr	s1, [x8, #4]
  40c720:	fmul	s0, s0, s1
  40c724:	str	s0, [sp, #4]
  40c728:	b	40c754 <__fxstatat@plt+0xac14>
  40c72c:	ldur	x8, [x29, #-16]
  40c730:	ldr	x8, [x8, #16]
  40c734:	ucvtf	s0, x8
  40c738:	ldr	x8, [sp, #32]
  40c73c:	ldr	s1, [x8, #4]
  40c740:	fmul	s0, s0, s1
  40c744:	ldr	x8, [sp, #32]
  40c748:	ldr	s1, [x8, #8]
  40c74c:	fmul	s0, s0, s1
  40c750:	str	s0, [sp, #4]
  40c754:	ldr	s0, [sp, #4]
  40c758:	fcvtzu	x8, s0
  40c75c:	str	x8, [sp, #24]
  40c760:	ldur	x0, [x29, #-16]
  40c764:	ldr	x1, [sp, #24]
  40c768:	bl	40bd10 <__fxstatat@plt+0xa1d0>
  40c76c:	tbnz	w0, #0, 40c7b0 <__fxstatat@plt+0xac70>
  40c770:	ldur	x8, [x29, #-16]
  40c774:	ldr	x8, [x8, #72]
  40c778:	str	x8, [sp, #16]
  40c77c:	ldr	x8, [sp, #16]
  40c780:	cbz	x8, 40c7a4 <__fxstatat@plt+0xac64>
  40c784:	ldr	x8, [sp, #16]
  40c788:	ldr	x8, [x8, #8]
  40c78c:	str	x8, [sp, #8]
  40c790:	ldr	x0, [sp, #16]
  40c794:	bl	4019e0 <free@plt>
  40c798:	ldr	x8, [sp, #8]
  40c79c:	str	x8, [sp, #16]
  40c7a0:	b	40c77c <__fxstatat@plt+0xac3c>
  40c7a4:	ldur	x8, [x29, #-16]
  40c7a8:	mov	x9, xzr
  40c7ac:	str	x9, [x8, #72]
  40c7b0:	ldur	x8, [x29, #-32]
  40c7b4:	stur	x8, [x29, #-8]
  40c7b8:	ldur	x0, [x29, #-8]
  40c7bc:	ldp	x29, x30, [sp, #80]
  40c7c0:	add	sp, sp, #0x60
  40c7c4:	ret
  40c7c8:	sub	sp, sp, #0x20
  40c7cc:	stp	x29, x30, [sp, #16]
  40c7d0:	add	x29, sp, #0x10
  40c7d4:	str	x0, [sp, #8]
  40c7d8:	ldr	x8, [sp, #8]
  40c7dc:	cmp	x8, #0xa
  40c7e0:	b.cs	40c7ec <__fxstatat@plt+0xacac>  // b.hs, b.nlast
  40c7e4:	mov	x8, #0xa                   	// #10
  40c7e8:	str	x8, [sp, #8]
  40c7ec:	ldr	x8, [sp, #8]
  40c7f0:	orr	x8, x8, #0x1
  40c7f4:	str	x8, [sp, #8]
  40c7f8:	ldr	x8, [sp, #8]
  40c7fc:	mov	x9, #0xffffffffffffffff    	// #-1
  40c800:	mov	w10, #0x0                   	// #0
  40c804:	cmp	x9, x8
  40c808:	str	w10, [sp, #4]
  40c80c:	b.eq	40c820 <__fxstatat@plt+0xace0>  // b.none
  40c810:	ldr	x0, [sp, #8]
  40c814:	bl	40c84c <__fxstatat@plt+0xad0c>
  40c818:	eor	w8, w0, #0x1
  40c81c:	str	w8, [sp, #4]
  40c820:	ldr	w8, [sp, #4]
  40c824:	tbnz	w8, #0, 40c82c <__fxstatat@plt+0xacec>
  40c828:	b	40c83c <__fxstatat@plt+0xacfc>
  40c82c:	ldr	x8, [sp, #8]
  40c830:	add	x8, x8, #0x2
  40c834:	str	x8, [sp, #8]
  40c838:	b	40c7f8 <__fxstatat@plt+0xacb8>
  40c83c:	ldr	x0, [sp, #8]
  40c840:	ldp	x29, x30, [sp, #16]
  40c844:	add	sp, sp, #0x20
  40c848:	ret
  40c84c:	sub	sp, sp, #0x20
  40c850:	mov	x8, #0x3                   	// #3
  40c854:	str	x0, [sp, #24]
  40c858:	str	x8, [sp, #16]
  40c85c:	ldr	x8, [sp, #16]
  40c860:	ldr	x9, [sp, #16]
  40c864:	mul	x8, x8, x9
  40c868:	str	x8, [sp, #8]
  40c86c:	ldr	x8, [sp, #8]
  40c870:	ldr	x9, [sp, #24]
  40c874:	mov	w10, #0x0                   	// #0
  40c878:	cmp	x8, x9
  40c87c:	str	w10, [sp, #4]
  40c880:	b.cs	40c8a4 <__fxstatat@plt+0xad64>  // b.hs, b.nlast
  40c884:	ldr	x8, [sp, #24]
  40c888:	ldr	x9, [sp, #16]
  40c88c:	udiv	x10, x8, x9
  40c890:	mul	x9, x10, x9
  40c894:	subs	x8, x8, x9
  40c898:	cmp	x8, #0x0
  40c89c:	cset	w11, ne  // ne = any
  40c8a0:	str	w11, [sp, #4]
  40c8a4:	ldr	w8, [sp, #4]
  40c8a8:	tbnz	w8, #0, 40c8b0 <__fxstatat@plt+0xad70>
  40c8ac:	b	40c8e4 <__fxstatat@plt+0xada4>
  40c8b0:	ldr	x8, [sp, #16]
  40c8b4:	add	x8, x8, #0x1
  40c8b8:	str	x8, [sp, #16]
  40c8bc:	ldr	x8, [sp, #16]
  40c8c0:	mov	x9, #0x4                   	// #4
  40c8c4:	mul	x8, x9, x8
  40c8c8:	ldr	x9, [sp, #8]
  40c8cc:	add	x8, x9, x8
  40c8d0:	str	x8, [sp, #8]
  40c8d4:	ldr	x8, [sp, #16]
  40c8d8:	add	x8, x8, #0x1
  40c8dc:	str	x8, [sp, #16]
  40c8e0:	b	40c86c <__fxstatat@plt+0xad2c>
  40c8e4:	ldr	x8, [sp, #24]
  40c8e8:	ldr	x9, [sp, #16]
  40c8ec:	udiv	x10, x8, x9
  40c8f0:	mul	x9, x10, x9
  40c8f4:	subs	x8, x8, x9
  40c8f8:	mov	w11, wzr
  40c8fc:	mov	w12, #0x1                   	// #1
  40c900:	cmp	x8, #0x0
  40c904:	csel	w11, w12, w11, ne  // ne = any
  40c908:	cmp	w11, #0x0
  40c90c:	cset	w11, ne  // ne = any
  40c910:	and	w0, w11, #0x1
  40c914:	add	sp, sp, #0x20
  40c918:	ret
  40c91c:	sub	sp, sp, #0x10
  40c920:	mov	x8, xzr
  40c924:	str	x0, [sp, #8]
  40c928:	str	x1, [sp]
  40c92c:	ldr	x9, [sp]
  40c930:	str	x8, [x9]
  40c934:	ldr	x8, [sp, #8]
  40c938:	ldr	x8, [x8, #72]
  40c93c:	ldr	x9, [sp]
  40c940:	str	x8, [x9, #8]
  40c944:	ldr	x8, [sp]
  40c948:	ldr	x9, [sp, #8]
  40c94c:	str	x8, [x9, #72]
  40c950:	add	sp, sp, #0x10
  40c954:	ret
  40c958:	sub	sp, sp, #0x10
  40c95c:	mov	w8, #0x1                   	// #1
  40c960:	str	x0, [sp, #8]
  40c964:	str	w1, [sp, #4]
  40c968:	ldr	x9, [sp, #8]
  40c96c:	strb	w8, [x9, #28]
  40c970:	ldr	x9, [sp, #8]
  40c974:	str	wzr, [x9, #20]
  40c978:	ldr	x9, [sp, #8]
  40c97c:	str	wzr, [x9, #24]
  40c980:	str	wzr, [sp]
  40c984:	ldr	w8, [sp]
  40c988:	cmp	w8, #0x4
  40c98c:	b.ge	40c9b0 <__fxstatat@plt+0xae70>  // b.tcont
  40c990:	ldr	w8, [sp, #4]
  40c994:	ldr	x9, [sp, #8]
  40c998:	ldrsw	x10, [sp]
  40c99c:	str	w8, [x9, x10, lsl #2]
  40c9a0:	ldr	w8, [sp]
  40c9a4:	add	w8, w8, #0x1
  40c9a8:	str	w8, [sp]
  40c9ac:	b	40c984 <__fxstatat@plt+0xae44>
  40c9b0:	ldr	w8, [sp, #4]
  40c9b4:	ldr	x9, [sp, #8]
  40c9b8:	str	w8, [x9, #16]
  40c9bc:	add	sp, sp, #0x10
  40c9c0:	ret
  40c9c4:	sub	sp, sp, #0x10
  40c9c8:	str	x0, [sp, #8]
  40c9cc:	ldr	x8, [sp, #8]
  40c9d0:	ldrb	w9, [x8, #28]
  40c9d4:	and	w0, w9, #0x1
  40c9d8:	add	sp, sp, #0x10
  40c9dc:	ret
  40c9e0:	sub	sp, sp, #0x20
  40c9e4:	mov	w8, #0x4                   	// #4
  40c9e8:	str	x0, [sp, #24]
  40c9ec:	str	w1, [sp, #20]
  40c9f0:	ldr	x9, [sp, #24]
  40c9f4:	ldr	w10, [x9, #20]
  40c9f8:	ldr	x9, [sp, #24]
  40c9fc:	ldrb	w11, [x9, #28]
  40ca00:	eor	w11, w11, #0x1
  40ca04:	and	w11, w11, #0x1
  40ca08:	add	w10, w10, w11
  40ca0c:	udiv	w11, w10, w8
  40ca10:	mul	w8, w11, w8
  40ca14:	subs	w8, w10, w8
  40ca18:	str	w8, [sp, #16]
  40ca1c:	ldr	x9, [sp, #24]
  40ca20:	ldr	w8, [sp, #16]
  40ca24:	mov	w12, w8
  40ca28:	ldr	w8, [x9, x12, lsl #2]
  40ca2c:	str	w8, [sp, #12]
  40ca30:	ldr	w8, [sp, #20]
  40ca34:	ldr	x9, [sp, #24]
  40ca38:	ldr	w10, [sp, #16]
  40ca3c:	mov	w12, w10
  40ca40:	str	w8, [x9, x12, lsl #2]
  40ca44:	ldr	w8, [sp, #16]
  40ca48:	ldr	x9, [sp, #24]
  40ca4c:	str	w8, [x9, #20]
  40ca50:	ldr	w8, [sp, #16]
  40ca54:	ldr	x9, [sp, #24]
  40ca58:	ldr	w10, [x9, #24]
  40ca5c:	cmp	w8, w10
  40ca60:	b.ne	40ca98 <__fxstatat@plt+0xaf58>  // b.any
  40ca64:	ldr	x8, [sp, #24]
  40ca68:	ldr	w9, [x8, #24]
  40ca6c:	ldr	x8, [sp, #24]
  40ca70:	ldrb	w10, [x8, #28]
  40ca74:	eor	w10, w10, #0x1
  40ca78:	and	w10, w10, #0x1
  40ca7c:	add	w9, w9, w10
  40ca80:	mov	w10, #0x4                   	// #4
  40ca84:	udiv	w11, w9, w10
  40ca88:	mul	w10, w11, w10
  40ca8c:	subs	w9, w9, w10
  40ca90:	ldr	x8, [sp, #24]
  40ca94:	str	w9, [x8, #24]
  40ca98:	ldr	x8, [sp, #24]
  40ca9c:	mov	w9, #0x0                   	// #0
  40caa0:	strb	w9, [x8, #28]
  40caa4:	ldr	w0, [sp, #12]
  40caa8:	add	sp, sp, #0x20
  40caac:	ret
  40cab0:	sub	sp, sp, #0x20
  40cab4:	stp	x29, x30, [sp, #16]
  40cab8:	add	x29, sp, #0x10
  40cabc:	str	x0, [sp, #8]
  40cac0:	ldr	x0, [sp, #8]
  40cac4:	bl	40c9c4 <__fxstatat@plt+0xae84>
  40cac8:	tbnz	w0, #0, 40cad0 <__fxstatat@plt+0xaf90>
  40cacc:	b	40cad4 <__fxstatat@plt+0xaf94>
  40cad0:	bl	401950 <abort@plt>
  40cad4:	ldr	x8, [sp, #8]
  40cad8:	ldr	x9, [sp, #8]
  40cadc:	ldr	w10, [x9, #20]
  40cae0:	mov	w9, w10
  40cae4:	ldr	w10, [x8, x9, lsl #2]
  40cae8:	str	w10, [sp, #4]
  40caec:	ldr	x8, [sp, #8]
  40caf0:	ldr	w10, [x8, #16]
  40caf4:	ldr	x8, [sp, #8]
  40caf8:	ldr	x9, [sp, #8]
  40cafc:	ldr	w11, [x9, #20]
  40cb00:	mov	w9, w11
  40cb04:	str	w10, [x8, x9, lsl #2]
  40cb08:	ldr	x8, [sp, #8]
  40cb0c:	ldr	w10, [x8, #20]
  40cb10:	ldr	x8, [sp, #8]
  40cb14:	ldr	w11, [x8, #24]
  40cb18:	cmp	w10, w11
  40cb1c:	b.ne	40cb30 <__fxstatat@plt+0xaff0>  // b.any
  40cb20:	ldr	x8, [sp, #8]
  40cb24:	mov	w9, #0x1                   	// #1
  40cb28:	strb	w9, [x8, #28]
  40cb2c:	b	40cb58 <__fxstatat@plt+0xb018>
  40cb30:	ldr	x8, [sp, #8]
  40cb34:	ldr	w9, [x8, #20]
  40cb38:	mov	w10, #0x4                   	// #4
  40cb3c:	add	w9, w9, #0x4
  40cb40:	subs	w9, w9, #0x1
  40cb44:	udiv	w11, w9, w10
  40cb48:	mul	w10, w11, w10
  40cb4c:	subs	w9, w9, w10
  40cb50:	ldr	x8, [sp, #8]
  40cb54:	str	w9, [x8, #20]
  40cb58:	ldr	w0, [sp, #4]
  40cb5c:	ldp	x29, x30, [sp, #16]
  40cb60:	add	sp, sp, #0x20
  40cb64:	ret
  40cb68:	sub	sp, sp, #0x20
  40cb6c:	stp	x29, x30, [sp, #16]
  40cb70:	add	x29, sp, #0x10
  40cb74:	mov	w0, #0xe                   	// #14
  40cb78:	bl	401850 <nl_langinfo@plt>
  40cb7c:	str	x0, [sp, #8]
  40cb80:	ldr	x8, [sp, #8]
  40cb84:	cbnz	x8, 40cb94 <__fxstatat@plt+0xb054>
  40cb88:	adrp	x8, 40e000 <__fxstatat@plt+0xc4c0>
  40cb8c:	add	x8, x8, #0x500
  40cb90:	str	x8, [sp, #8]
  40cb94:	ldr	x8, [sp, #8]
  40cb98:	ldrb	w9, [x8]
  40cb9c:	cbnz	w9, 40cbac <__fxstatat@plt+0xb06c>
  40cba0:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  40cba4:	add	x8, x8, #0x7e8
  40cba8:	str	x8, [sp, #8]
  40cbac:	ldr	x0, [sp, #8]
  40cbb0:	ldp	x29, x30, [sp, #16]
  40cbb4:	add	sp, sp, #0x20
  40cbb8:	ret
  40cbbc:	sub	sp, sp, #0x120
  40cbc0:	stp	x29, x30, [sp, #256]
  40cbc4:	str	x28, [sp, #272]
  40cbc8:	add	x29, sp, #0x100
  40cbcc:	str	q7, [sp, #144]
  40cbd0:	str	q6, [sp, #128]
  40cbd4:	str	q5, [sp, #112]
  40cbd8:	str	q4, [sp, #96]
  40cbdc:	str	q3, [sp, #80]
  40cbe0:	str	q2, [sp, #64]
  40cbe4:	str	q1, [sp, #48]
  40cbe8:	str	q0, [sp, #32]
  40cbec:	stur	x7, [x29, #-64]
  40cbf0:	stur	x6, [x29, #-72]
  40cbf4:	stur	x5, [x29, #-80]
  40cbf8:	stur	x4, [x29, #-88]
  40cbfc:	stur	x3, [x29, #-96]
  40cc00:	stur	w0, [x29, #-4]
  40cc04:	stur	x1, [x29, #-16]
  40cc08:	stur	w2, [x29, #-20]
  40cc0c:	mov	w8, wzr
  40cc10:	stur	w8, [x29, #-24]
  40cc14:	ldurb	w8, [x29, #-20]
  40cc18:	tbz	w8, #6, 40ccc4 <__fxstatat@plt+0xb184>
  40cc1c:	b	40cc20 <__fxstatat@plt+0xb0e0>
  40cc20:	mov	w8, #0xffffff80            	// #-128
  40cc24:	stur	w8, [x29, #-28]
  40cc28:	mov	w8, #0xffffffd8            	// #-40
  40cc2c:	stur	w8, [x29, #-32]
  40cc30:	add	x9, x29, #0x20
  40cc34:	stur	x9, [x29, #-56]
  40cc38:	add	x9, sp, #0x20
  40cc3c:	add	x9, x9, #0x80
  40cc40:	stur	x9, [x29, #-40]
  40cc44:	sub	x9, x29, #0x60
  40cc48:	add	x9, x9, #0x28
  40cc4c:	stur	x9, [x29, #-48]
  40cc50:	sub	x9, x29, #0x38
  40cc54:	add	x9, x9, #0x18
  40cc58:	ldur	w8, [x29, #-32]
  40cc5c:	mov	w10, w8
  40cc60:	str	x9, [sp, #24]
  40cc64:	str	w10, [sp, #20]
  40cc68:	tbz	w8, #31, 40cca0 <__fxstatat@plt+0xb160>
  40cc6c:	b	40cc70 <__fxstatat@plt+0xb130>
  40cc70:	ldr	w8, [sp, #20]
  40cc74:	add	w9, w8, #0x8
  40cc78:	ldr	x10, [sp, #24]
  40cc7c:	str	w9, [x10]
  40cc80:	subs	w9, w9, #0x0
  40cc84:	b.gt	40cca0 <__fxstatat@plt+0xb160>
  40cc88:	b	40cc8c <__fxstatat@plt+0xb14c>
  40cc8c:	ldur	x8, [x29, #-48]
  40cc90:	ldr	w9, [sp, #20]
  40cc94:	add	x8, x8, w9, sxtw
  40cc98:	str	x8, [sp, #8]
  40cc9c:	b	40ccb4 <__fxstatat@plt+0xb174>
  40cca0:	ldur	x8, [x29, #-56]
  40cca4:	add	x9, x8, #0x8
  40cca8:	stur	x9, [x29, #-56]
  40ccac:	str	x8, [sp, #8]
  40ccb0:	b	40ccb4 <__fxstatat@plt+0xb174>
  40ccb4:	ldr	x8, [sp, #8]
  40ccb8:	ldr	w9, [x8]
  40ccbc:	stur	w9, [x29, #-24]
  40ccc0:	b	40ccc4 <__fxstatat@plt+0xb184>
  40ccc4:	ldur	w0, [x29, #-4]
  40ccc8:	ldur	x1, [x29, #-16]
  40cccc:	ldur	w2, [x29, #-20]
  40ccd0:	ldur	w3, [x29, #-24]
  40ccd4:	bl	401aa0 <openat@plt>
  40ccd8:	bl	40cdb0 <__fxstatat@plt+0xb270>
  40ccdc:	ldr	x28, [sp, #272]
  40cce0:	ldp	x29, x30, [sp, #256]
  40cce4:	add	sp, sp, #0x120
  40cce8:	ret
  40ccec:	sub	sp, sp, #0x50
  40ccf0:	stp	x29, x30, [sp, #64]
  40ccf4:	add	x29, sp, #0x40
  40ccf8:	mov	w8, #0x4900                	// #18688
  40ccfc:	movk	w8, #0x8, lsl #16
  40cd00:	stur	w0, [x29, #-12]
  40cd04:	stur	x1, [x29, #-24]
  40cd08:	stur	w2, [x29, #-28]
  40cd0c:	str	x3, [sp, #24]
  40cd10:	ldur	w9, [x29, #-28]
  40cd14:	orr	w8, w8, w9
  40cd18:	str	w8, [sp, #20]
  40cd1c:	ldur	w0, [x29, #-12]
  40cd20:	ldur	x1, [x29, #-24]
  40cd24:	ldr	w2, [sp, #20]
  40cd28:	bl	40cbbc <__fxstatat@plt+0xb07c>
  40cd2c:	str	w0, [sp, #16]
  40cd30:	ldr	w8, [sp, #16]
  40cd34:	cmp	w8, #0x0
  40cd38:	cset	w8, ge  // ge = tcont
  40cd3c:	tbnz	w8, #0, 40cd4c <__fxstatat@plt+0xb20c>
  40cd40:	mov	x8, xzr
  40cd44:	stur	x8, [x29, #-8]
  40cd48:	b	40cda0 <__fxstatat@plt+0xb260>
  40cd4c:	ldr	w0, [sp, #16]
  40cd50:	bl	401940 <fdopendir@plt>
  40cd54:	str	x0, [sp, #8]
  40cd58:	ldr	x8, [sp, #8]
  40cd5c:	cbz	x8, 40cd70 <__fxstatat@plt+0xb230>
  40cd60:	ldr	w8, [sp, #16]
  40cd64:	ldr	x9, [sp, #24]
  40cd68:	str	w8, [x9]
  40cd6c:	b	40cd98 <__fxstatat@plt+0xb258>
  40cd70:	bl	401ad0 <__errno_location@plt>
  40cd74:	ldr	w8, [x0]
  40cd78:	str	w8, [sp, #4]
  40cd7c:	ldr	w0, [sp, #16]
  40cd80:	bl	401910 <close@plt>
  40cd84:	ldr	w8, [sp, #4]
  40cd88:	str	w8, [sp]
  40cd8c:	bl	401ad0 <__errno_location@plt>
  40cd90:	ldr	w8, [sp]
  40cd94:	str	w8, [x0]
  40cd98:	ldr	x8, [sp, #8]
  40cd9c:	stur	x8, [x29, #-8]
  40cda0:	ldur	x0, [x29, #-8]
  40cda4:	ldp	x29, x30, [sp, #64]
  40cda8:	add	sp, sp, #0x50
  40cdac:	ret
  40cdb0:	sub	sp, sp, #0x20
  40cdb4:	stp	x29, x30, [sp, #16]
  40cdb8:	add	x29, sp, #0x10
  40cdbc:	mov	w8, wzr
  40cdc0:	stur	w0, [x29, #-4]
  40cdc4:	ldur	w9, [x29, #-4]
  40cdc8:	cmp	w8, w9
  40cdcc:	cset	w8, gt
  40cdd0:	tbnz	w8, #0, 40ce1c <__fxstatat@plt+0xb2dc>
  40cdd4:	ldur	w8, [x29, #-4]
  40cdd8:	cmp	w8, #0x2
  40cddc:	b.gt	40ce1c <__fxstatat@plt+0xb2dc>
  40cde0:	ldur	w0, [x29, #-4]
  40cde4:	bl	40ddac <__fxstatat@plt+0xc26c>
  40cde8:	str	w0, [sp, #8]
  40cdec:	bl	401ad0 <__errno_location@plt>
  40cdf0:	ldr	w8, [x0]
  40cdf4:	str	w8, [sp, #4]
  40cdf8:	ldur	w0, [x29, #-4]
  40cdfc:	bl	401910 <close@plt>
  40ce00:	ldr	w8, [sp, #4]
  40ce04:	str	w8, [sp]
  40ce08:	bl	401ad0 <__errno_location@plt>
  40ce0c:	ldr	w8, [sp]
  40ce10:	str	w8, [x0]
  40ce14:	ldr	w9, [sp, #8]
  40ce18:	stur	w9, [x29, #-4]
  40ce1c:	ldur	w0, [x29, #-4]
  40ce20:	ldp	x29, x30, [sp, #16]
  40ce24:	add	sp, sp, #0x20
  40ce28:	ret
  40ce2c:	sub	sp, sp, #0x30
  40ce30:	stp	x29, x30, [sp, #32]
  40ce34:	add	x29, sp, #0x20
  40ce38:	str	x0, [sp, #16]
  40ce3c:	str	wzr, [sp, #12]
  40ce40:	str	wzr, [sp, #4]
  40ce44:	ldr	x0, [sp, #16]
  40ce48:	bl	401830 <fileno@plt>
  40ce4c:	str	w0, [sp, #8]
  40ce50:	ldr	w8, [sp, #8]
  40ce54:	cmp	w8, #0x0
  40ce58:	cset	w8, ge  // ge = tcont
  40ce5c:	tbnz	w8, #0, 40ce70 <__fxstatat@plt+0xb330>
  40ce60:	ldr	x0, [sp, #16]
  40ce64:	bl	401840 <fclose@plt>
  40ce68:	stur	w0, [x29, #-4]
  40ce6c:	b	40cef0 <__fxstatat@plt+0xb3b0>
  40ce70:	ldr	x0, [sp, #16]
  40ce74:	bl	401a80 <__freading@plt>
  40ce78:	cbz	w0, 40cea0 <__fxstatat@plt+0xb360>
  40ce7c:	ldr	x0, [sp, #16]
  40ce80:	bl	401830 <fileno@plt>
  40ce84:	mov	x8, xzr
  40ce88:	mov	x1, x8
  40ce8c:	mov	w2, #0x1                   	// #1
  40ce90:	bl	401800 <lseek@plt>
  40ce94:	mov	x8, #0xffffffffffffffff    	// #-1
  40ce98:	cmp	x0, x8
  40ce9c:	b.eq	40ceb8 <__fxstatat@plt+0xb378>  // b.none
  40cea0:	ldr	x0, [sp, #16]
  40cea4:	bl	40d498 <__fxstatat@plt+0xb958>
  40cea8:	cbz	w0, 40ceb8 <__fxstatat@plt+0xb378>
  40ceac:	bl	401ad0 <__errno_location@plt>
  40ceb0:	ldr	w8, [x0]
  40ceb4:	str	w8, [sp, #12]
  40ceb8:	ldr	x0, [sp, #16]
  40cebc:	bl	401840 <fclose@plt>
  40cec0:	str	w0, [sp, #4]
  40cec4:	ldr	w8, [sp, #12]
  40cec8:	cbz	w8, 40cee8 <__fxstatat@plt+0xb3a8>
  40cecc:	ldr	w8, [sp, #12]
  40ced0:	str	w8, [sp]
  40ced4:	bl	401ad0 <__errno_location@plt>
  40ced8:	ldr	w8, [sp]
  40cedc:	str	w8, [x0]
  40cee0:	mov	w9, #0xffffffff            	// #-1
  40cee4:	str	w9, [sp, #4]
  40cee8:	ldr	w8, [sp, #4]
  40ceec:	stur	w8, [x29, #-4]
  40cef0:	ldur	w0, [x29, #-4]
  40cef4:	ldp	x29, x30, [sp, #32]
  40cef8:	add	sp, sp, #0x30
  40cefc:	ret
  40cf00:	sub	sp, sp, #0x180
  40cf04:	stp	x29, x30, [sp, #352]
  40cf08:	str	x28, [sp, #368]
  40cf0c:	add	x29, sp, #0x160
  40cf10:	str	q7, [sp, #224]
  40cf14:	str	q6, [sp, #208]
  40cf18:	str	q5, [sp, #192]
  40cf1c:	str	q4, [sp, #176]
  40cf20:	str	q3, [sp, #160]
  40cf24:	str	q2, [sp, #144]
  40cf28:	str	q1, [sp, #128]
  40cf2c:	str	q0, [sp, #112]
  40cf30:	stur	x7, [x29, #-72]
  40cf34:	stur	x6, [x29, #-80]
  40cf38:	stur	x5, [x29, #-88]
  40cf3c:	stur	x4, [x29, #-96]
  40cf40:	stur	x3, [x29, #-104]
  40cf44:	stur	x2, [x29, #-112]
  40cf48:	stur	w0, [x29, #-4]
  40cf4c:	stur	w1, [x29, #-8]
  40cf50:	mov	w8, #0xffffffff            	// #-1
  40cf54:	stur	w8, [x29, #-44]
  40cf58:	mov	w8, #0xffffff80            	// #-128
  40cf5c:	stur	w8, [x29, #-12]
  40cf60:	mov	w8, #0xffffffd0            	// #-48
  40cf64:	stur	w8, [x29, #-16]
  40cf68:	add	x9, sp, #0x70
  40cf6c:	add	x9, x9, #0x80
  40cf70:	stur	x9, [x29, #-24]
  40cf74:	sub	x9, x29, #0x70
  40cf78:	add	x9, x9, #0x30
  40cf7c:	stur	x9, [x29, #-32]
  40cf80:	add	x9, x29, #0x20
  40cf84:	stur	x9, [x29, #-40]
  40cf88:	ldur	w8, [x29, #-8]
  40cf8c:	mov	w10, w8
  40cf90:	str	w10, [sp, #108]
  40cf94:	cbz	w8, 40cfac <__fxstatat@plt+0xb46c>
  40cf98:	b	40cf9c <__fxstatat@plt+0xb45c>
  40cf9c:	ldr	w8, [sp, #108]
  40cfa0:	subs	w9, w8, #0x406
  40cfa4:	b.eq	40d030 <__fxstatat@plt+0xb4f0>  // b.none
  40cfa8:	b	40d0b4 <__fxstatat@plt+0xb574>
  40cfac:	sub	x8, x29, #0x28
  40cfb0:	add	x8, x8, #0x18
  40cfb4:	ldur	w9, [x29, #-16]
  40cfb8:	mov	w10, w9
  40cfbc:	str	x8, [sp, #96]
  40cfc0:	str	w10, [sp, #92]
  40cfc4:	tbz	w9, #31, 40cffc <__fxstatat@plt+0xb4bc>
  40cfc8:	b	40cfcc <__fxstatat@plt+0xb48c>
  40cfcc:	ldr	w8, [sp, #92]
  40cfd0:	add	w9, w8, #0x8
  40cfd4:	ldr	x10, [sp, #96]
  40cfd8:	str	w9, [x10]
  40cfdc:	subs	w9, w9, #0x0
  40cfe0:	b.gt	40cffc <__fxstatat@plt+0xb4bc>
  40cfe4:	b	40cfe8 <__fxstatat@plt+0xb4a8>
  40cfe8:	ldur	x8, [x29, #-32]
  40cfec:	ldr	w9, [sp, #92]
  40cff0:	add	x8, x8, w9, sxtw
  40cff4:	str	x8, [sp, #80]
  40cff8:	b	40d010 <__fxstatat@plt+0xb4d0>
  40cffc:	ldur	x8, [x29, #-40]
  40d000:	add	x9, x8, #0x8
  40d004:	stur	x9, [x29, #-40]
  40d008:	str	x8, [sp, #80]
  40d00c:	b	40d010 <__fxstatat@plt+0xb4d0>
  40d010:	ldr	x8, [sp, #80]
  40d014:	ldr	w9, [x8]
  40d018:	stur	w9, [x29, #-48]
  40d01c:	ldur	w0, [x29, #-4]
  40d020:	ldur	w1, [x29, #-48]
  40d024:	bl	40d2f8 <__fxstatat@plt+0xb7b8>
  40d028:	stur	w0, [x29, #-44]
  40d02c:	b	40d2e4 <__fxstatat@plt+0xb7a4>
  40d030:	sub	x8, x29, #0x28
  40d034:	add	x8, x8, #0x18
  40d038:	ldur	w9, [x29, #-16]
  40d03c:	mov	w10, w9
  40d040:	str	x8, [sp, #72]
  40d044:	str	w10, [sp, #68]
  40d048:	tbz	w9, #31, 40d080 <__fxstatat@plt+0xb540>
  40d04c:	b	40d050 <__fxstatat@plt+0xb510>
  40d050:	ldr	w8, [sp, #68]
  40d054:	add	w9, w8, #0x8
  40d058:	ldr	x10, [sp, #72]
  40d05c:	str	w9, [x10]
  40d060:	subs	w9, w9, #0x0
  40d064:	b.gt	40d080 <__fxstatat@plt+0xb540>
  40d068:	b	40d06c <__fxstatat@plt+0xb52c>
  40d06c:	ldur	x8, [x29, #-32]
  40d070:	ldr	w9, [sp, #68]
  40d074:	add	x8, x8, w9, sxtw
  40d078:	str	x8, [sp, #56]
  40d07c:	b	40d094 <__fxstatat@plt+0xb554>
  40d080:	ldur	x8, [x29, #-40]
  40d084:	add	x9, x8, #0x8
  40d088:	stur	x9, [x29, #-40]
  40d08c:	str	x8, [sp, #56]
  40d090:	b	40d094 <__fxstatat@plt+0xb554>
  40d094:	ldr	x8, [sp, #56]
  40d098:	ldr	w9, [x8]
  40d09c:	stur	w9, [x29, #-52]
  40d0a0:	ldur	w0, [x29, #-4]
  40d0a4:	ldur	w1, [x29, #-52]
  40d0a8:	bl	40d334 <__fxstatat@plt+0xb7f4>
  40d0ac:	stur	w0, [x29, #-44]
  40d0b0:	b	40d2e4 <__fxstatat@plt+0xb7a4>
  40d0b4:	ldur	w8, [x29, #-8]
  40d0b8:	mov	w9, w8
  40d0bc:	str	w9, [sp, #52]
  40d0c0:	cbz	w8, 40d1d0 <__fxstatat@plt+0xb690>
  40d0c4:	b	40d0c8 <__fxstatat@plt+0xb588>
  40d0c8:	ldr	w8, [sp, #52]
  40d0cc:	subs	w9, w8, #0x1
  40d0d0:	b.eq	40d1bc <__fxstatat@plt+0xb67c>  // b.none
  40d0d4:	b	40d0d8 <__fxstatat@plt+0xb598>
  40d0d8:	ldr	w8, [sp, #52]
  40d0dc:	subs	w9, w8, #0x2
  40d0e0:	b.eq	40d1d0 <__fxstatat@plt+0xb690>  // b.none
  40d0e4:	b	40d0e8 <__fxstatat@plt+0xb5a8>
  40d0e8:	ldr	w8, [sp, #52]
  40d0ec:	subs	w9, w8, #0x3
  40d0f0:	b.eq	40d1bc <__fxstatat@plt+0xb67c>  // b.none
  40d0f4:	b	40d0f8 <__fxstatat@plt+0xb5b8>
  40d0f8:	ldr	w8, [sp, #52]
  40d0fc:	subs	w9, w8, #0x4
  40d100:	b.eq	40d1d0 <__fxstatat@plt+0xb690>  // b.none
  40d104:	b	40d108 <__fxstatat@plt+0xb5c8>
  40d108:	ldr	w8, [sp, #52]
  40d10c:	subs	w9, w8, #0x8
  40d110:	b.eq	40d1d0 <__fxstatat@plt+0xb690>  // b.none
  40d114:	b	40d118 <__fxstatat@plt+0xb5d8>
  40d118:	ldr	w8, [sp, #52]
  40d11c:	subs	w9, w8, #0x9
  40d120:	b.eq	40d1bc <__fxstatat@plt+0xb67c>  // b.none
  40d124:	b	40d128 <__fxstatat@plt+0xb5e8>
  40d128:	ldr	w8, [sp, #52]
  40d12c:	subs	w9, w8, #0xa
  40d130:	b.eq	40d1d0 <__fxstatat@plt+0xb690>  // b.none
  40d134:	b	40d138 <__fxstatat@plt+0xb5f8>
  40d138:	ldr	w8, [sp, #52]
  40d13c:	subs	w9, w8, #0xb
  40d140:	b.eq	40d1bc <__fxstatat@plt+0xb67c>  // b.none
  40d144:	b	40d148 <__fxstatat@plt+0xb608>
  40d148:	ldr	w8, [sp, #52]
  40d14c:	subs	w9, w8, #0x400
  40d150:	b.eq	40d1d0 <__fxstatat@plt+0xb690>  // b.none
  40d154:	b	40d158 <__fxstatat@plt+0xb618>
  40d158:	ldr	w8, [sp, #52]
  40d15c:	subs	w9, w8, #0x401
  40d160:	b.eq	40d1bc <__fxstatat@plt+0xb67c>  // b.none
  40d164:	b	40d168 <__fxstatat@plt+0xb628>
  40d168:	ldr	w8, [sp, #52]
  40d16c:	subs	w9, w8, #0x402
  40d170:	b.eq	40d1d0 <__fxstatat@plt+0xb690>  // b.none
  40d174:	b	40d178 <__fxstatat@plt+0xb638>
  40d178:	ldr	w8, [sp, #52]
  40d17c:	subs	w9, w8, #0x406
  40d180:	subs	w9, w9, #0x2
  40d184:	b.cc	40d1d0 <__fxstatat@plt+0xb690>  // b.lo, b.ul, b.last
  40d188:	b	40d18c <__fxstatat@plt+0xb64c>
  40d18c:	ldr	w8, [sp, #52]
  40d190:	subs	w9, w8, #0x408
  40d194:	b.eq	40d1bc <__fxstatat@plt+0xb67c>  // b.none
  40d198:	b	40d19c <__fxstatat@plt+0xb65c>
  40d19c:	ldr	w8, [sp, #52]
  40d1a0:	subs	w9, w8, #0x409
  40d1a4:	b.eq	40d1d0 <__fxstatat@plt+0xb690>  // b.none
  40d1a8:	b	40d1ac <__fxstatat@plt+0xb66c>
  40d1ac:	ldr	w8, [sp, #52]
  40d1b0:	subs	w9, w8, #0x40a
  40d1b4:	b.ne	40d258 <__fxstatat@plt+0xb718>  // b.any
  40d1b8:	b	40d1bc <__fxstatat@plt+0xb67c>
  40d1bc:	ldur	w0, [x29, #-4]
  40d1c0:	ldur	w1, [x29, #-8]
  40d1c4:	bl	401a20 <fcntl@plt>
  40d1c8:	stur	w0, [x29, #-44]
  40d1cc:	b	40d2e0 <__fxstatat@plt+0xb7a0>
  40d1d0:	sub	x8, x29, #0x28
  40d1d4:	add	x8, x8, #0x18
  40d1d8:	ldur	w9, [x29, #-16]
  40d1dc:	mov	w10, w9
  40d1e0:	str	x8, [sp, #40]
  40d1e4:	str	w10, [sp, #36]
  40d1e8:	tbz	w9, #31, 40d220 <__fxstatat@plt+0xb6e0>
  40d1ec:	b	40d1f0 <__fxstatat@plt+0xb6b0>
  40d1f0:	ldr	w8, [sp, #36]
  40d1f4:	add	w9, w8, #0x8
  40d1f8:	ldr	x10, [sp, #40]
  40d1fc:	str	w9, [x10]
  40d200:	subs	w9, w9, #0x0
  40d204:	b.gt	40d220 <__fxstatat@plt+0xb6e0>
  40d208:	b	40d20c <__fxstatat@plt+0xb6cc>
  40d20c:	ldur	x8, [x29, #-32]
  40d210:	ldr	w9, [sp, #36]
  40d214:	add	x8, x8, w9, sxtw
  40d218:	str	x8, [sp, #24]
  40d21c:	b	40d234 <__fxstatat@plt+0xb6f4>
  40d220:	ldur	x8, [x29, #-40]
  40d224:	add	x9, x8, #0x8
  40d228:	stur	x9, [x29, #-40]
  40d22c:	str	x8, [sp, #24]
  40d230:	b	40d234 <__fxstatat@plt+0xb6f4>
  40d234:	ldr	x8, [sp, #24]
  40d238:	ldr	w9, [x8]
  40d23c:	stur	w9, [x29, #-56]
  40d240:	ldur	w0, [x29, #-4]
  40d244:	ldur	w1, [x29, #-8]
  40d248:	ldur	w2, [x29, #-56]
  40d24c:	bl	401a20 <fcntl@plt>
  40d250:	stur	w0, [x29, #-44]
  40d254:	b	40d2e0 <__fxstatat@plt+0xb7a0>
  40d258:	sub	x8, x29, #0x28
  40d25c:	add	x8, x8, #0x18
  40d260:	ldur	w9, [x29, #-16]
  40d264:	mov	w10, w9
  40d268:	str	x8, [sp, #16]
  40d26c:	str	w10, [sp, #12]
  40d270:	tbz	w9, #31, 40d2a8 <__fxstatat@plt+0xb768>
  40d274:	b	40d278 <__fxstatat@plt+0xb738>
  40d278:	ldr	w8, [sp, #12]
  40d27c:	add	w9, w8, #0x8
  40d280:	ldr	x10, [sp, #16]
  40d284:	str	w9, [x10]
  40d288:	subs	w9, w9, #0x0
  40d28c:	b.gt	40d2a8 <__fxstatat@plt+0xb768>
  40d290:	b	40d294 <__fxstatat@plt+0xb754>
  40d294:	ldur	x8, [x29, #-32]
  40d298:	ldr	w9, [sp, #12]
  40d29c:	add	x8, x8, w9, sxtw
  40d2a0:	str	x8, [sp]
  40d2a4:	b	40d2bc <__fxstatat@plt+0xb77c>
  40d2a8:	ldur	x8, [x29, #-40]
  40d2ac:	add	x9, x8, #0x8
  40d2b0:	stur	x9, [x29, #-40]
  40d2b4:	str	x8, [sp]
  40d2b8:	b	40d2bc <__fxstatat@plt+0xb77c>
  40d2bc:	ldr	x8, [sp]
  40d2c0:	ldr	x8, [x8]
  40d2c4:	stur	x8, [x29, #-64]
  40d2c8:	ldur	w0, [x29, #-4]
  40d2cc:	ldur	w1, [x29, #-8]
  40d2d0:	ldur	x2, [x29, #-64]
  40d2d4:	bl	401a20 <fcntl@plt>
  40d2d8:	stur	w0, [x29, #-44]
  40d2dc:	b	40d2e0 <__fxstatat@plt+0xb7a0>
  40d2e0:	b	40d2e4 <__fxstatat@plt+0xb7a4>
  40d2e4:	ldur	w0, [x29, #-44]
  40d2e8:	ldr	x28, [sp, #368]
  40d2ec:	ldp	x29, x30, [sp, #352]
  40d2f0:	add	sp, sp, #0x180
  40d2f4:	ret
  40d2f8:	sub	sp, sp, #0x20
  40d2fc:	stp	x29, x30, [sp, #16]
  40d300:	add	x29, sp, #0x10
  40d304:	mov	w8, wzr
  40d308:	stur	w0, [x29, #-4]
  40d30c:	str	w1, [sp, #8]
  40d310:	ldur	w0, [x29, #-4]
  40d314:	ldr	w2, [sp, #8]
  40d318:	mov	w1, w8
  40d31c:	bl	401a20 <fcntl@plt>
  40d320:	str	w0, [sp, #4]
  40d324:	ldr	w0, [sp, #4]
  40d328:	ldp	x29, x30, [sp, #16]
  40d32c:	add	sp, sp, #0x20
  40d330:	ret
  40d334:	sub	sp, sp, #0x40
  40d338:	stp	x29, x30, [sp, #48]
  40d33c:	add	x29, sp, #0x30
  40d340:	adrp	x8, 420000 <__fxstatat@plt+0x1e4c0>
  40d344:	add	x8, x8, #0x438
  40d348:	mov	w9, wzr
  40d34c:	stur	w0, [x29, #-4]
  40d350:	stur	w1, [x29, #-8]
  40d354:	ldr	w10, [x8]
  40d358:	cmp	w9, w10
  40d35c:	cset	w9, gt
  40d360:	str	x8, [sp, #16]
  40d364:	tbnz	w9, #0, 40d3e0 <__fxstatat@plt+0xb8a0>
  40d368:	ldur	w0, [x29, #-4]
  40d36c:	ldur	w2, [x29, #-8]
  40d370:	mov	w1, #0x406                 	// #1030
  40d374:	bl	401a20 <fcntl@plt>
  40d378:	stur	w0, [x29, #-12]
  40d37c:	ldur	w8, [x29, #-12]
  40d380:	mov	w9, wzr
  40d384:	cmp	w9, w8
  40d388:	cset	w8, le
  40d38c:	tbnz	w8, #0, 40d3a0 <__fxstatat@plt+0xb860>
  40d390:	bl	401ad0 <__errno_location@plt>
  40d394:	ldr	w8, [x0]
  40d398:	cmp	w8, #0x16
  40d39c:	b.eq	40d3b0 <__fxstatat@plt+0xb870>  // b.none
  40d3a0:	mov	w8, #0x1                   	// #1
  40d3a4:	ldr	x9, [sp, #16]
  40d3a8:	str	w8, [x9]
  40d3ac:	b	40d3dc <__fxstatat@plt+0xb89c>
  40d3b0:	ldur	w0, [x29, #-4]
  40d3b4:	ldur	w1, [x29, #-8]
  40d3b8:	bl	40d2f8 <__fxstatat@plt+0xb7b8>
  40d3bc:	stur	w0, [x29, #-12]
  40d3c0:	ldur	w8, [x29, #-12]
  40d3c4:	cmp	w8, #0x0
  40d3c8:	cset	w8, lt  // lt = tstop
  40d3cc:	tbnz	w8, #0, 40d3dc <__fxstatat@plt+0xb89c>
  40d3d0:	mov	w8, #0xffffffff            	// #-1
  40d3d4:	ldr	x9, [sp, #16]
  40d3d8:	str	w8, [x9]
  40d3dc:	b	40d3f0 <__fxstatat@plt+0xb8b0>
  40d3e0:	ldur	w0, [x29, #-4]
  40d3e4:	ldur	w1, [x29, #-8]
  40d3e8:	bl	40d2f8 <__fxstatat@plt+0xb7b8>
  40d3ec:	stur	w0, [x29, #-12]
  40d3f0:	ldur	w8, [x29, #-12]
  40d3f4:	mov	w9, wzr
  40d3f8:	cmp	w9, w8
  40d3fc:	cset	w8, gt
  40d400:	tbnz	w8, #0, 40d488 <__fxstatat@plt+0xb948>
  40d404:	ldr	x8, [sp, #16]
  40d408:	ldr	w9, [x8]
  40d40c:	mov	w10, #0xffffffff            	// #-1
  40d410:	cmp	w9, w10
  40d414:	b.ne	40d488 <__fxstatat@plt+0xb948>  // b.any
  40d418:	ldur	w0, [x29, #-12]
  40d41c:	mov	w1, #0x1                   	// #1
  40d420:	bl	401a20 <fcntl@plt>
  40d424:	stur	w0, [x29, #-16]
  40d428:	ldur	w8, [x29, #-16]
  40d42c:	cmp	w8, #0x0
  40d430:	cset	w8, lt  // lt = tstop
  40d434:	tbnz	w8, #0, 40d458 <__fxstatat@plt+0xb918>
  40d438:	ldur	w0, [x29, #-12]
  40d43c:	ldur	w8, [x29, #-16]
  40d440:	orr	w2, w8, #0x1
  40d444:	mov	w1, #0x2                   	// #2
  40d448:	bl	401a20 <fcntl@plt>
  40d44c:	mov	w8, #0xffffffff            	// #-1
  40d450:	cmp	w0, w8
  40d454:	b.ne	40d488 <__fxstatat@plt+0xb948>  // b.any
  40d458:	bl	401ad0 <__errno_location@plt>
  40d45c:	ldr	w8, [x0]
  40d460:	stur	w8, [x29, #-20]
  40d464:	ldur	w0, [x29, #-12]
  40d468:	bl	401910 <close@plt>
  40d46c:	ldur	w8, [x29, #-20]
  40d470:	str	w8, [sp, #12]
  40d474:	bl	401ad0 <__errno_location@plt>
  40d478:	ldr	w8, [sp, #12]
  40d47c:	str	w8, [x0]
  40d480:	mov	w9, #0xffffffff            	// #-1
  40d484:	stur	w9, [x29, #-12]
  40d488:	ldur	w0, [x29, #-12]
  40d48c:	ldp	x29, x30, [sp, #48]
  40d490:	add	sp, sp, #0x40
  40d494:	ret
  40d498:	sub	sp, sp, #0x20
  40d49c:	stp	x29, x30, [sp, #16]
  40d4a0:	add	x29, sp, #0x10
  40d4a4:	str	x0, [sp]
  40d4a8:	ldr	x8, [sp]
  40d4ac:	cbz	x8, 40d4bc <__fxstatat@plt+0xb97c>
  40d4b0:	ldr	x0, [sp]
  40d4b4:	bl	401a80 <__freading@plt>
  40d4b8:	cbnz	w0, 40d4cc <__fxstatat@plt+0xb98c>
  40d4bc:	ldr	x0, [sp]
  40d4c0:	bl	401a30 <fflush@plt>
  40d4c4:	stur	w0, [x29, #-4]
  40d4c8:	b	40d4e0 <__fxstatat@plt+0xb9a0>
  40d4cc:	ldr	x0, [sp]
  40d4d0:	bl	40d4f0 <__fxstatat@plt+0xb9b0>
  40d4d4:	ldr	x0, [sp]
  40d4d8:	bl	401a30 <fflush@plt>
  40d4dc:	stur	w0, [x29, #-4]
  40d4e0:	ldur	w0, [x29, #-4]
  40d4e4:	ldp	x29, x30, [sp, #16]
  40d4e8:	add	sp, sp, #0x20
  40d4ec:	ret
  40d4f0:	sub	sp, sp, #0x20
  40d4f4:	stp	x29, x30, [sp, #16]
  40d4f8:	add	x29, sp, #0x10
  40d4fc:	str	x0, [sp, #8]
  40d500:	ldr	x8, [sp, #8]
  40d504:	ldr	w9, [x8]
  40d508:	and	w9, w9, #0x100
  40d50c:	cbz	w9, 40d524 <__fxstatat@plt+0xb9e4>
  40d510:	ldr	x0, [sp, #8]
  40d514:	mov	x8, xzr
  40d518:	mov	x1, x8
  40d51c:	mov	w2, #0x1                   	// #1
  40d520:	bl	40d530 <__fxstatat@plt+0xb9f0>
  40d524:	ldp	x29, x30, [sp, #16]
  40d528:	add	sp, sp, #0x20
  40d52c:	ret
  40d530:	sub	sp, sp, #0x40
  40d534:	stp	x29, x30, [sp, #48]
  40d538:	add	x29, sp, #0x30
  40d53c:	stur	x0, [x29, #-16]
  40d540:	str	x1, [sp, #24]
  40d544:	str	w2, [sp, #20]
  40d548:	ldur	x8, [x29, #-16]
  40d54c:	ldr	x8, [x8, #16]
  40d550:	ldur	x9, [x29, #-16]
  40d554:	ldr	x9, [x9, #8]
  40d558:	cmp	x8, x9
  40d55c:	b.ne	40d5dc <__fxstatat@plt+0xba9c>  // b.any
  40d560:	ldur	x8, [x29, #-16]
  40d564:	ldr	x8, [x8, #40]
  40d568:	ldur	x9, [x29, #-16]
  40d56c:	ldr	x9, [x9, #32]
  40d570:	cmp	x8, x9
  40d574:	b.ne	40d5dc <__fxstatat@plt+0xba9c>  // b.any
  40d578:	ldur	x8, [x29, #-16]
  40d57c:	ldr	x8, [x8, #72]
  40d580:	cbnz	x8, 40d5dc <__fxstatat@plt+0xba9c>
  40d584:	ldur	x0, [x29, #-16]
  40d588:	bl	401830 <fileno@plt>
  40d58c:	ldr	x1, [sp, #24]
  40d590:	ldr	w2, [sp, #20]
  40d594:	bl	401800 <lseek@plt>
  40d598:	str	x0, [sp, #8]
  40d59c:	ldr	x8, [sp, #8]
  40d5a0:	mov	x9, #0xffffffffffffffff    	// #-1
  40d5a4:	cmp	x8, x9
  40d5a8:	b.ne	40d5b8 <__fxstatat@plt+0xba78>  // b.any
  40d5ac:	mov	w8, #0xffffffff            	// #-1
  40d5b0:	stur	w8, [x29, #-4]
  40d5b4:	b	40d5f0 <__fxstatat@plt+0xbab0>
  40d5b8:	ldur	x8, [x29, #-16]
  40d5bc:	ldr	w9, [x8]
  40d5c0:	and	w9, w9, #0xffffffef
  40d5c4:	str	w9, [x8]
  40d5c8:	ldr	x8, [sp, #8]
  40d5cc:	ldur	x10, [x29, #-16]
  40d5d0:	str	x8, [x10, #144]
  40d5d4:	stur	wzr, [x29, #-4]
  40d5d8:	b	40d5f0 <__fxstatat@plt+0xbab0>
  40d5dc:	ldur	x0, [x29, #-16]
  40d5e0:	ldr	x1, [sp, #24]
  40d5e4:	ldr	w2, [sp, #20]
  40d5e8:	bl	4019d0 <fseeko@plt>
  40d5ec:	stur	w0, [x29, #-4]
  40d5f0:	ldur	w0, [x29, #-4]
  40d5f4:	ldp	x29, x30, [sp, #48]
  40d5f8:	add	sp, sp, #0x40
  40d5fc:	ret
  40d600:	sub	sp, sp, #0x10
  40d604:	mov	w8, #0x40                  	// #64
  40d608:	str	x0, [sp, #8]
  40d60c:	str	w1, [sp, #4]
  40d610:	ldr	x9, [sp, #8]
  40d614:	ldr	w10, [sp, #4]
  40d618:	mov	w11, w10
  40d61c:	lsl	x9, x9, x11
  40d620:	ldr	x11, [sp, #8]
  40d624:	ldr	w10, [sp, #4]
  40d628:	subs	w8, w8, w10
  40d62c:	mov	w12, w8
  40d630:	lsr	x11, x11, x12
  40d634:	orr	x0, x9, x11
  40d638:	add	sp, sp, #0x10
  40d63c:	ret
  40d640:	sub	sp, sp, #0x10
  40d644:	mov	w8, #0x40                  	// #64
  40d648:	str	x0, [sp, #8]
  40d64c:	str	w1, [sp, #4]
  40d650:	ldr	x9, [sp, #8]
  40d654:	ldr	w10, [sp, #4]
  40d658:	mov	w11, w10
  40d65c:	lsr	x9, x9, x11
  40d660:	ldr	x11, [sp, #8]
  40d664:	ldr	w10, [sp, #4]
  40d668:	subs	w8, w8, w10
  40d66c:	mov	w12, w8
  40d670:	lsl	x11, x11, x12
  40d674:	orr	x0, x9, x11
  40d678:	add	sp, sp, #0x10
  40d67c:	ret
  40d680:	sub	sp, sp, #0x10
  40d684:	mov	w8, #0x20                  	// #32
  40d688:	str	w0, [sp, #12]
  40d68c:	str	w1, [sp, #8]
  40d690:	ldr	w9, [sp, #12]
  40d694:	ldr	w10, [sp, #8]
  40d698:	lsl	w9, w9, w10
  40d69c:	ldr	w10, [sp, #12]
  40d6a0:	ldr	w11, [sp, #8]
  40d6a4:	subs	w8, w8, w11
  40d6a8:	lsr	w8, w10, w8
  40d6ac:	orr	w0, w9, w8
  40d6b0:	add	sp, sp, #0x10
  40d6b4:	ret
  40d6b8:	sub	sp, sp, #0x10
  40d6bc:	mov	w8, #0x20                  	// #32
  40d6c0:	str	w0, [sp, #12]
  40d6c4:	str	w1, [sp, #8]
  40d6c8:	ldr	w9, [sp, #12]
  40d6cc:	ldr	w10, [sp, #8]
  40d6d0:	lsr	w9, w9, w10
  40d6d4:	ldr	w10, [sp, #12]
  40d6d8:	ldr	w11, [sp, #8]
  40d6dc:	subs	w8, w8, w11
  40d6e0:	lsl	w8, w10, w8
  40d6e4:	orr	w0, w9, w8
  40d6e8:	add	sp, sp, #0x10
  40d6ec:	ret
  40d6f0:	sub	sp, sp, #0x10
  40d6f4:	mov	x8, #0x40                  	// #64
  40d6f8:	str	x0, [sp, #8]
  40d6fc:	str	w1, [sp, #4]
  40d700:	ldr	x9, [sp, #8]
  40d704:	ldr	w10, [sp, #4]
  40d708:	mov	w11, w10
  40d70c:	lsl	x9, x9, x11
  40d710:	ldr	x11, [sp, #8]
  40d714:	ldrsw	x12, [sp, #4]
  40d718:	subs	x8, x8, x12
  40d71c:	lsr	x8, x11, x8
  40d720:	orr	x0, x9, x8
  40d724:	add	sp, sp, #0x10
  40d728:	ret
  40d72c:	sub	sp, sp, #0x10
  40d730:	mov	x8, #0x40                  	// #64
  40d734:	str	x0, [sp, #8]
  40d738:	str	w1, [sp, #4]
  40d73c:	ldr	x9, [sp, #8]
  40d740:	ldr	w10, [sp, #4]
  40d744:	mov	w11, w10
  40d748:	lsr	x9, x9, x11
  40d74c:	ldr	x11, [sp, #8]
  40d750:	ldrsw	x12, [sp, #4]
  40d754:	subs	x8, x8, x12
  40d758:	lsl	x8, x11, x8
  40d75c:	orr	x0, x9, x8
  40d760:	add	sp, sp, #0x10
  40d764:	ret
  40d768:	sub	sp, sp, #0x10
  40d76c:	mov	w8, #0x10                  	// #16
  40d770:	strh	w0, [sp, #14]
  40d774:	str	w1, [sp, #8]
  40d778:	ldrh	w9, [sp, #14]
  40d77c:	ldr	w10, [sp, #8]
  40d780:	lsl	w9, w9, w10
  40d784:	ldrh	w10, [sp, #14]
  40d788:	ldr	w11, [sp, #8]
  40d78c:	subs	w8, w8, w11
  40d790:	asr	w8, w10, w8
  40d794:	orr	w8, w9, w8
  40d798:	and	w8, w8, #0xffff
  40d79c:	mov	w0, w8
  40d7a0:	add	sp, sp, #0x10
  40d7a4:	ret
  40d7a8:	sub	sp, sp, #0x10
  40d7ac:	mov	w8, #0x10                  	// #16
  40d7b0:	strh	w0, [sp, #14]
  40d7b4:	str	w1, [sp, #8]
  40d7b8:	ldrh	w9, [sp, #14]
  40d7bc:	ldr	w10, [sp, #8]
  40d7c0:	asr	w9, w9, w10
  40d7c4:	ldrh	w10, [sp, #14]
  40d7c8:	ldr	w11, [sp, #8]
  40d7cc:	subs	w8, w8, w11
  40d7d0:	lsl	w8, w10, w8
  40d7d4:	orr	w8, w9, w8
  40d7d8:	and	w8, w8, #0xffff
  40d7dc:	mov	w0, w8
  40d7e0:	add	sp, sp, #0x10
  40d7e4:	ret
  40d7e8:	sub	sp, sp, #0x10
  40d7ec:	mov	w8, #0x8                   	// #8
  40d7f0:	strb	w0, [sp, #15]
  40d7f4:	str	w1, [sp, #8]
  40d7f8:	ldrb	w9, [sp, #15]
  40d7fc:	ldr	w10, [sp, #8]
  40d800:	lsl	w9, w9, w10
  40d804:	ldrb	w10, [sp, #15]
  40d808:	ldr	w11, [sp, #8]
  40d80c:	subs	w8, w8, w11
  40d810:	asr	w8, w10, w8
  40d814:	orr	w8, w9, w8
  40d818:	and	w8, w8, #0xff
  40d81c:	mov	w0, w8
  40d820:	add	sp, sp, #0x10
  40d824:	ret
  40d828:	sub	sp, sp, #0x10
  40d82c:	mov	w8, #0x8                   	// #8
  40d830:	strb	w0, [sp, #15]
  40d834:	str	w1, [sp, #8]
  40d838:	ldrb	w9, [sp, #15]
  40d83c:	ldr	w10, [sp, #8]
  40d840:	asr	w9, w9, w10
  40d844:	ldrb	w10, [sp, #15]
  40d848:	ldr	w11, [sp, #8]
  40d84c:	subs	w8, w8, w11
  40d850:	lsl	w8, w10, w8
  40d854:	orr	w8, w9, w8
  40d858:	and	w8, w8, #0xff
  40d85c:	mov	w0, w8
  40d860:	add	sp, sp, #0x10
  40d864:	ret
  40d868:	sub	sp, sp, #0x10
  40d86c:	str	w0, [sp, #8]
  40d870:	ldr	w8, [sp, #8]
  40d874:	subs	w9, w8, #0x30
  40d878:	cmp	w9, #0x9
  40d87c:	str	w8, [sp, #4]
  40d880:	b.ls	40d8b8 <__fxstatat@plt+0xbd78>  // b.plast
  40d884:	b	40d888 <__fxstatat@plt+0xbd48>
  40d888:	ldr	w8, [sp, #4]
  40d88c:	subs	w9, w8, #0x41
  40d890:	cmp	w9, #0x19
  40d894:	b.ls	40d8b8 <__fxstatat@plt+0xbd78>  // b.plast
  40d898:	b	40d89c <__fxstatat@plt+0xbd5c>
  40d89c:	ldr	w8, [sp, #4]
  40d8a0:	subs	w9, w8, #0x61
  40d8a4:	cmp	w9, #0x19
  40d8a8:	cset	w9, ls  // ls = plast
  40d8ac:	eor	w9, w9, #0x1
  40d8b0:	tbnz	w9, #0, 40d8c8 <__fxstatat@plt+0xbd88>
  40d8b4:	b	40d8b8 <__fxstatat@plt+0xbd78>
  40d8b8:	mov	w8, #0x1                   	// #1
  40d8bc:	and	w8, w8, #0x1
  40d8c0:	strb	w8, [sp, #15]
  40d8c4:	b	40d8d4 <__fxstatat@plt+0xbd94>
  40d8c8:	mov	w8, wzr
  40d8cc:	and	w8, w8, #0x1
  40d8d0:	strb	w8, [sp, #15]
  40d8d4:	ldrb	w8, [sp, #15]
  40d8d8:	and	w0, w8, #0x1
  40d8dc:	add	sp, sp, #0x10
  40d8e0:	ret
  40d8e4:	sub	sp, sp, #0x10
  40d8e8:	str	w0, [sp, #8]
  40d8ec:	ldr	w8, [sp, #8]
  40d8f0:	subs	w9, w8, #0x41
  40d8f4:	cmp	w9, #0x19
  40d8f8:	str	w8, [sp, #4]
  40d8fc:	b.ls	40d920 <__fxstatat@plt+0xbde0>  // b.plast
  40d900:	b	40d904 <__fxstatat@plt+0xbdc4>
  40d904:	ldr	w8, [sp, #4]
  40d908:	subs	w9, w8, #0x61
  40d90c:	cmp	w9, #0x19
  40d910:	cset	w9, ls  // ls = plast
  40d914:	eor	w9, w9, #0x1
  40d918:	tbnz	w9, #0, 40d930 <__fxstatat@plt+0xbdf0>
  40d91c:	b	40d920 <__fxstatat@plt+0xbde0>
  40d920:	mov	w8, #0x1                   	// #1
  40d924:	and	w8, w8, #0x1
  40d928:	strb	w8, [sp, #15]
  40d92c:	b	40d93c <__fxstatat@plt+0xbdfc>
  40d930:	mov	w8, wzr
  40d934:	and	w8, w8, #0x1
  40d938:	strb	w8, [sp, #15]
  40d93c:	ldrb	w8, [sp, #15]
  40d940:	and	w0, w8, #0x1
  40d944:	add	sp, sp, #0x10
  40d948:	ret
  40d94c:	sub	sp, sp, #0x10
  40d950:	str	w0, [sp, #8]
  40d954:	ldr	w8, [sp, #8]
  40d958:	subs	w8, w8, #0x0
  40d95c:	cmp	w8, #0x7f
  40d960:	cset	w8, ls  // ls = plast
  40d964:	eor	w8, w8, #0x1
  40d968:	tbnz	w8, #0, 40d980 <__fxstatat@plt+0xbe40>
  40d96c:	b	40d970 <__fxstatat@plt+0xbe30>
  40d970:	mov	w8, #0x1                   	// #1
  40d974:	and	w8, w8, #0x1
  40d978:	strb	w8, [sp, #15]
  40d97c:	b	40d98c <__fxstatat@plt+0xbe4c>
  40d980:	mov	w8, wzr
  40d984:	and	w8, w8, #0x1
  40d988:	strb	w8, [sp, #15]
  40d98c:	ldrb	w8, [sp, #15]
  40d990:	and	w0, w8, #0x1
  40d994:	add	sp, sp, #0x10
  40d998:	ret
  40d99c:	sub	sp, sp, #0x10
  40d9a0:	str	w0, [sp, #12]
  40d9a4:	ldr	w8, [sp, #12]
  40d9a8:	mov	w9, #0x1                   	// #1
  40d9ac:	cmp	w8, #0x20
  40d9b0:	str	w9, [sp, #8]
  40d9b4:	b.eq	40d9c8 <__fxstatat@plt+0xbe88>  // b.none
  40d9b8:	ldr	w8, [sp, #12]
  40d9bc:	cmp	w8, #0x9
  40d9c0:	cset	w8, eq  // eq = none
  40d9c4:	str	w8, [sp, #8]
  40d9c8:	ldr	w8, [sp, #8]
  40d9cc:	and	w0, w8, #0x1
  40d9d0:	add	sp, sp, #0x10
  40d9d4:	ret
  40d9d8:	sub	sp, sp, #0x10
  40d9dc:	str	w0, [sp, #8]
  40d9e0:	ldr	w8, [sp, #8]
  40d9e4:	subs	w9, w8, #0x0
  40d9e8:	cmp	w9, #0x1f
  40d9ec:	str	w8, [sp, #4]
  40d9f0:	b.ls	40da10 <__fxstatat@plt+0xbed0>  // b.plast
  40d9f4:	b	40d9f8 <__fxstatat@plt+0xbeb8>
  40d9f8:	ldr	w8, [sp, #4]
  40d9fc:	cmp	w8, #0x7f
  40da00:	cset	w9, eq  // eq = none
  40da04:	eor	w9, w9, #0x1
  40da08:	tbnz	w9, #0, 40da20 <__fxstatat@plt+0xbee0>
  40da0c:	b	40da10 <__fxstatat@plt+0xbed0>
  40da10:	mov	w8, #0x1                   	// #1
  40da14:	and	w8, w8, #0x1
  40da18:	strb	w8, [sp, #15]
  40da1c:	b	40da2c <__fxstatat@plt+0xbeec>
  40da20:	mov	w8, wzr
  40da24:	and	w8, w8, #0x1
  40da28:	strb	w8, [sp, #15]
  40da2c:	ldrb	w8, [sp, #15]
  40da30:	and	w0, w8, #0x1
  40da34:	add	sp, sp, #0x10
  40da38:	ret
  40da3c:	sub	sp, sp, #0x10
  40da40:	str	w0, [sp, #8]
  40da44:	ldr	w8, [sp, #8]
  40da48:	subs	w8, w8, #0x30
  40da4c:	cmp	w8, #0x9
  40da50:	cset	w8, ls  // ls = plast
  40da54:	eor	w8, w8, #0x1
  40da58:	tbnz	w8, #0, 40da70 <__fxstatat@plt+0xbf30>
  40da5c:	b	40da60 <__fxstatat@plt+0xbf20>
  40da60:	mov	w8, #0x1                   	// #1
  40da64:	and	w8, w8, #0x1
  40da68:	strb	w8, [sp, #15]
  40da6c:	b	40da7c <__fxstatat@plt+0xbf3c>
  40da70:	mov	w8, wzr
  40da74:	and	w8, w8, #0x1
  40da78:	strb	w8, [sp, #15]
  40da7c:	ldrb	w8, [sp, #15]
  40da80:	and	w0, w8, #0x1
  40da84:	add	sp, sp, #0x10
  40da88:	ret
  40da8c:	sub	sp, sp, #0x10
  40da90:	str	w0, [sp, #8]
  40da94:	ldr	w8, [sp, #8]
  40da98:	subs	w8, w8, #0x21
  40da9c:	cmp	w8, #0x5d
  40daa0:	cset	w8, ls  // ls = plast
  40daa4:	eor	w8, w8, #0x1
  40daa8:	tbnz	w8, #0, 40dac0 <__fxstatat@plt+0xbf80>
  40daac:	b	40dab0 <__fxstatat@plt+0xbf70>
  40dab0:	mov	w8, #0x1                   	// #1
  40dab4:	and	w8, w8, #0x1
  40dab8:	strb	w8, [sp, #15]
  40dabc:	b	40dacc <__fxstatat@plt+0xbf8c>
  40dac0:	mov	w8, wzr
  40dac4:	and	w8, w8, #0x1
  40dac8:	strb	w8, [sp, #15]
  40dacc:	ldrb	w8, [sp, #15]
  40dad0:	and	w0, w8, #0x1
  40dad4:	add	sp, sp, #0x10
  40dad8:	ret
  40dadc:	sub	sp, sp, #0x10
  40dae0:	str	w0, [sp, #8]
  40dae4:	ldr	w8, [sp, #8]
  40dae8:	subs	w8, w8, #0x61
  40daec:	cmp	w8, #0x19
  40daf0:	cset	w8, ls  // ls = plast
  40daf4:	eor	w8, w8, #0x1
  40daf8:	tbnz	w8, #0, 40db10 <__fxstatat@plt+0xbfd0>
  40dafc:	b	40db00 <__fxstatat@plt+0xbfc0>
  40db00:	mov	w8, #0x1                   	// #1
  40db04:	and	w8, w8, #0x1
  40db08:	strb	w8, [sp, #15]
  40db0c:	b	40db1c <__fxstatat@plt+0xbfdc>
  40db10:	mov	w8, wzr
  40db14:	and	w8, w8, #0x1
  40db18:	strb	w8, [sp, #15]
  40db1c:	ldrb	w8, [sp, #15]
  40db20:	and	w0, w8, #0x1
  40db24:	add	sp, sp, #0x10
  40db28:	ret
  40db2c:	sub	sp, sp, #0x10
  40db30:	str	w0, [sp, #8]
  40db34:	ldr	w8, [sp, #8]
  40db38:	subs	w8, w8, #0x20
  40db3c:	cmp	w8, #0x5e
  40db40:	cset	w8, ls  // ls = plast
  40db44:	eor	w8, w8, #0x1
  40db48:	tbnz	w8, #0, 40db60 <__fxstatat@plt+0xc020>
  40db4c:	b	40db50 <__fxstatat@plt+0xc010>
  40db50:	mov	w8, #0x1                   	// #1
  40db54:	and	w8, w8, #0x1
  40db58:	strb	w8, [sp, #15]
  40db5c:	b	40db6c <__fxstatat@plt+0xc02c>
  40db60:	mov	w8, wzr
  40db64:	and	w8, w8, #0x1
  40db68:	strb	w8, [sp, #15]
  40db6c:	ldrb	w8, [sp, #15]
  40db70:	and	w0, w8, #0x1
  40db74:	add	sp, sp, #0x10
  40db78:	ret
  40db7c:	sub	sp, sp, #0x10
  40db80:	str	w0, [sp, #8]
  40db84:	ldr	w8, [sp, #8]
  40db88:	subs	w8, w8, #0x21
  40db8c:	mov	w9, w8
  40db90:	ubfx	x9, x9, #0, #32
  40db94:	cmp	x9, #0x5d
  40db98:	str	x9, [sp]
  40db9c:	b.hi	40dbc8 <__fxstatat@plt+0xc088>  // b.pmore
  40dba0:	adrp	x8, 40f000 <__fxstatat@plt+0xd4c0>
  40dba4:	add	x8, x8, #0x7f0
  40dba8:	ldr	x11, [sp]
  40dbac:	ldrsw	x10, [x8, x11, lsl #2]
  40dbb0:	add	x9, x8, x10
  40dbb4:	br	x9
  40dbb8:	mov	w8, #0x1                   	// #1
  40dbbc:	and	w8, w8, #0x1
  40dbc0:	strb	w8, [sp, #15]
  40dbc4:	b	40dbd4 <__fxstatat@plt+0xc094>
  40dbc8:	mov	w8, wzr
  40dbcc:	and	w8, w8, #0x1
  40dbd0:	strb	w8, [sp, #15]
  40dbd4:	ldrb	w8, [sp, #15]
  40dbd8:	and	w0, w8, #0x1
  40dbdc:	add	sp, sp, #0x10
  40dbe0:	ret
  40dbe4:	sub	sp, sp, #0x10
  40dbe8:	str	w0, [sp, #8]
  40dbec:	ldr	w8, [sp, #8]
  40dbf0:	subs	w9, w8, #0x9
  40dbf4:	cmp	w9, #0x4
  40dbf8:	str	w8, [sp, #4]
  40dbfc:	b.ls	40dc1c <__fxstatat@plt+0xc0dc>  // b.plast
  40dc00:	b	40dc04 <__fxstatat@plt+0xc0c4>
  40dc04:	ldr	w8, [sp, #4]
  40dc08:	cmp	w8, #0x20
  40dc0c:	cset	w9, eq  // eq = none
  40dc10:	eor	w9, w9, #0x1
  40dc14:	tbnz	w9, #0, 40dc2c <__fxstatat@plt+0xc0ec>
  40dc18:	b	40dc1c <__fxstatat@plt+0xc0dc>
  40dc1c:	mov	w8, #0x1                   	// #1
  40dc20:	and	w8, w8, #0x1
  40dc24:	strb	w8, [sp, #15]
  40dc28:	b	40dc38 <__fxstatat@plt+0xc0f8>
  40dc2c:	mov	w8, wzr
  40dc30:	and	w8, w8, #0x1
  40dc34:	strb	w8, [sp, #15]
  40dc38:	ldrb	w8, [sp, #15]
  40dc3c:	and	w0, w8, #0x1
  40dc40:	add	sp, sp, #0x10
  40dc44:	ret
  40dc48:	sub	sp, sp, #0x10
  40dc4c:	str	w0, [sp, #8]
  40dc50:	ldr	w8, [sp, #8]
  40dc54:	subs	w8, w8, #0x41
  40dc58:	cmp	w8, #0x19
  40dc5c:	cset	w8, ls  // ls = plast
  40dc60:	eor	w8, w8, #0x1
  40dc64:	tbnz	w8, #0, 40dc7c <__fxstatat@plt+0xc13c>
  40dc68:	b	40dc6c <__fxstatat@plt+0xc12c>
  40dc6c:	mov	w8, #0x1                   	// #1
  40dc70:	and	w8, w8, #0x1
  40dc74:	strb	w8, [sp, #15]
  40dc78:	b	40dc88 <__fxstatat@plt+0xc148>
  40dc7c:	mov	w8, wzr
  40dc80:	and	w8, w8, #0x1
  40dc84:	strb	w8, [sp, #15]
  40dc88:	ldrb	w8, [sp, #15]
  40dc8c:	and	w0, w8, #0x1
  40dc90:	add	sp, sp, #0x10
  40dc94:	ret
  40dc98:	sub	sp, sp, #0x10
  40dc9c:	str	w0, [sp, #8]
  40dca0:	ldr	w8, [sp, #8]
  40dca4:	subs	w9, w8, #0x30
  40dca8:	cmp	w9, #0x9
  40dcac:	str	w8, [sp, #4]
  40dcb0:	b.ls	40dce8 <__fxstatat@plt+0xc1a8>  // b.plast
  40dcb4:	b	40dcb8 <__fxstatat@plt+0xc178>
  40dcb8:	ldr	w8, [sp, #4]
  40dcbc:	subs	w9, w8, #0x41
  40dcc0:	cmp	w9, #0x5
  40dcc4:	b.ls	40dce8 <__fxstatat@plt+0xc1a8>  // b.plast
  40dcc8:	b	40dccc <__fxstatat@plt+0xc18c>
  40dccc:	ldr	w8, [sp, #4]
  40dcd0:	subs	w9, w8, #0x61
  40dcd4:	cmp	w9, #0x5
  40dcd8:	cset	w9, ls  // ls = plast
  40dcdc:	eor	w9, w9, #0x1
  40dce0:	tbnz	w9, #0, 40dcf8 <__fxstatat@plt+0xc1b8>
  40dce4:	b	40dce8 <__fxstatat@plt+0xc1a8>
  40dce8:	mov	w8, #0x1                   	// #1
  40dcec:	and	w8, w8, #0x1
  40dcf0:	strb	w8, [sp, #15]
  40dcf4:	b	40dd04 <__fxstatat@plt+0xc1c4>
  40dcf8:	mov	w8, wzr
  40dcfc:	and	w8, w8, #0x1
  40dd00:	strb	w8, [sp, #15]
  40dd04:	ldrb	w8, [sp, #15]
  40dd08:	and	w0, w8, #0x1
  40dd0c:	add	sp, sp, #0x10
  40dd10:	ret
  40dd14:	sub	sp, sp, #0x10
  40dd18:	str	w0, [sp, #8]
  40dd1c:	ldr	w8, [sp, #8]
  40dd20:	subs	w8, w8, #0x41
  40dd24:	cmp	w8, #0x19
  40dd28:	cset	w8, ls  // ls = plast
  40dd2c:	eor	w8, w8, #0x1
  40dd30:	tbnz	w8, #0, 40dd4c <__fxstatat@plt+0xc20c>
  40dd34:	b	40dd38 <__fxstatat@plt+0xc1f8>
  40dd38:	ldr	w8, [sp, #8]
  40dd3c:	subs	w8, w8, #0x41
  40dd40:	add	w8, w8, #0x61
  40dd44:	str	w8, [sp, #12]
  40dd48:	b	40dd54 <__fxstatat@plt+0xc214>
  40dd4c:	ldr	w8, [sp, #8]
  40dd50:	str	w8, [sp, #12]
  40dd54:	ldr	w0, [sp, #12]
  40dd58:	add	sp, sp, #0x10
  40dd5c:	ret
  40dd60:	sub	sp, sp, #0x10
  40dd64:	str	w0, [sp, #8]
  40dd68:	ldr	w8, [sp, #8]
  40dd6c:	subs	w8, w8, #0x61
  40dd70:	cmp	w8, #0x19
  40dd74:	cset	w8, ls  // ls = plast
  40dd78:	eor	w8, w8, #0x1
  40dd7c:	tbnz	w8, #0, 40dd98 <__fxstatat@plt+0xc258>
  40dd80:	b	40dd84 <__fxstatat@plt+0xc244>
  40dd84:	ldr	w8, [sp, #8]
  40dd88:	subs	w8, w8, #0x61
  40dd8c:	add	w8, w8, #0x41
  40dd90:	str	w8, [sp, #12]
  40dd94:	b	40dda0 <__fxstatat@plt+0xc260>
  40dd98:	ldr	w8, [sp, #8]
  40dd9c:	str	w8, [sp, #12]
  40dda0:	ldr	w0, [sp, #12]
  40dda4:	add	sp, sp, #0x10
  40dda8:	ret
  40ddac:	sub	sp, sp, #0x20
  40ddb0:	stp	x29, x30, [sp, #16]
  40ddb4:	add	x29, sp, #0x10
  40ddb8:	mov	w8, wzr
  40ddbc:	mov	w2, #0x3                   	// #3
  40ddc0:	stur	w0, [x29, #-4]
  40ddc4:	ldur	w0, [x29, #-4]
  40ddc8:	mov	w1, w8
  40ddcc:	bl	40cf00 <__fxstatat@plt+0xb3c0>
  40ddd0:	ldp	x29, x30, [sp, #16]
  40ddd4:	add	sp, sp, #0x20
  40ddd8:	ret
  40dddc:	nop
  40dde0:	stp	x29, x30, [sp, #-64]!
  40dde4:	mov	x29, sp
  40dde8:	stp	x19, x20, [sp, #16]
  40ddec:	adrp	x20, 41f000 <__fxstatat@plt+0x1d4c0>
  40ddf0:	add	x20, x20, #0xdf0
  40ddf4:	stp	x21, x22, [sp, #32]
  40ddf8:	adrp	x21, 41f000 <__fxstatat@plt+0x1d4c0>
  40ddfc:	add	x21, x21, #0xde8
  40de00:	sub	x20, x20, x21
  40de04:	mov	w22, w0
  40de08:	stp	x23, x24, [sp, #48]
  40de0c:	mov	x23, x1
  40de10:	mov	x24, x2
  40de14:	bl	4016d0 <mbrtowc@plt-0x40>
  40de18:	cmp	xzr, x20, asr #3
  40de1c:	b.eq	40de48 <__fxstatat@plt+0xc308>  // b.none
  40de20:	asr	x20, x20, #3
  40de24:	mov	x19, #0x0                   	// #0
  40de28:	ldr	x3, [x21, x19, lsl #3]
  40de2c:	mov	x2, x24
  40de30:	add	x19, x19, #0x1
  40de34:	mov	x1, x23
  40de38:	mov	w0, w22
  40de3c:	blr	x3
  40de40:	cmp	x20, x19
  40de44:	b.ne	40de28 <__fxstatat@plt+0xc2e8>  // b.any
  40de48:	ldp	x19, x20, [sp, #16]
  40de4c:	ldp	x21, x22, [sp, #32]
  40de50:	ldp	x23, x24, [sp, #48]
  40de54:	ldp	x29, x30, [sp], #64
  40de58:	ret
  40de5c:	nop
  40de60:	ret
  40de64:	nop
  40de68:	adrp	x2, 420000 <__fxstatat@plt+0x1e4c0>
  40de6c:	mov	x1, #0x0                   	// #0
  40de70:	ldr	x2, [x2, #552]
  40de74:	b	4017d0 <__cxa_atexit@plt>
  40de78:	mov	x2, x1
  40de7c:	mov	x1, x0
  40de80:	mov	w0, #0x0                   	// #0
  40de84:	b	401ae0 <__xstat@plt>
  40de88:	mov	x2, x1
  40de8c:	mov	w1, w0
  40de90:	mov	w0, #0x0                   	// #0
  40de94:	b	401a60 <__fxstat@plt>
  40de98:	mov	x2, x1
  40de9c:	mov	x1, x0
  40dea0:	mov	w0, #0x0                   	// #0
  40dea4:	b	401a50 <__lxstat@plt>
  40dea8:	mov	x4, x1
  40deac:	mov	x5, x2
  40deb0:	mov	w1, w0
  40deb4:	mov	x2, x4
  40deb8:	mov	w0, #0x0                   	// #0
  40debc:	mov	w4, w3
  40dec0:	mov	x3, x5
  40dec4:	b	401b40 <__fxstatat@plt>

Disassembly of section .fini:

000000000040dec8 <.fini>:
  40dec8:	stp	x29, x30, [sp, #-16]!
  40decc:	mov	x29, sp
  40ded0:	ldp	x29, x30, [sp], #16
  40ded4:	ret
