shu	10.1109/TVLSI.2017.2754192	<http://dx.doi.org/10.1109/tvlsi.2017.2754192>; rel="canonical", <http://ieeexplore.ieee.org/ielam/92/8240812/8060603-aam.pdf>; version="am"; type="application/pdf"; rel="item", <http://xplorestaging.ieee.org/ielx7/92/8240812/08060603.pdf?arnumber=8060603>; version="vor"; rel="item", <http://www.ieee.org/publications_standards/publications/rights/ieeecopyrightform.pdf>; version="am"; rel="license", <http://www.ieee.org/publications_standards/publications/rights/ieeecopyrightform.pdf>; version="vor"; rel="license", <http://orcid.org/0000-0003-4656-9545>; title="Xunzhao Yin"; rel="author"	<rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:j.0="http://purl.org/dc/terms/" xmlns:j.1="http://prismstandard.org/namespaces/basic/2.1/" xmlns:owl="http://www.w3.org/2002/07/owl#" xmlns:j.2="http://purl.org/ontology/bibo/" xmlns:j.3="http://xmlns.com/foaf/0.1/"><rdf:Description rdf:about="http://dx.doi.org/10.1109/TVLSI.2017.2754192"><j.0:creator><j.3:Person rdf:about="http://id.crossref.org/contributor/melinda-varga-z5utxrsrz5ud"><j.3:name>Melinda Varga</j.3:name><j.3:familyName>Varga</j.3:familyName><j.3:givenName>Melinda</j.3:givenName></j.3:Person></j.0:creator><j.2:pageEnd>167</j.2:pageEnd><j.0:creator><j.3:Person rdf:about="http://id.crossref.org/contributor/zoltan-toroczkai-z5utxrsrz5ud"><j.3:name>Zoltan Toroczkai</j.3:name><j.3:familyName>Toroczkai</j.3:familyName><j.3:givenName>Zoltan</j.3:givenName></j.3:Person></j.0:creator><j.0:isPartOf><j.2:Journal rdf:about="http://id.crossref.org/issn/1063-8210"><owl:sameAs>urn:issn:1063-8210</owl:sameAs><j.1:issn>1557-9999</j.1:issn><j.2:issn>1557-9999</j.2:issn><owl:sameAs>urn:issn:1557-9999</owl:sameAs><j.0:title>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</j.0:title><j.1:issn>1063-8210</j.1:issn><j.2:issn>1063-8210</j.2:issn></j.2:Journal></j.0:isPartOf><j.0:date rdf:datatype="http://www.w3.org/2001/XMLSchema#gYearMonth" >2018-01</j.0:date><j.0:identifier>10.1109/tvlsi.2017.2754192</j.0:identifier><owl:sameAs rdf:resource="http://dx.doi.org/10.1109/tvlsi.2017.2754192"/><j.1:doi>10.1109/tvlsi.2017.2754192</j.1:doi><owl:sameAs rdf:resource="doi:10.1109/tvlsi.2017.2754192"/><j.0:creator><j.3:Person rdf:about="http://id.crossref.org/contributor/maria-ercsey-ravasz-z5utxrsrz5ud"><j.3:name>Maria Ercsey-Ravasz</j.3:name><j.3:familyName>Ercsey-Ravasz</j.3:familyName><j.3:givenName>Maria</j.3:givenName></j.3:Person></j.0:creator><j.0:title>Efficient Analog Circuits for Boolean Satisfiability</j.0:title><j.1:startingPage>155</j.1:startingPage><j.0:creator><j.3:Person rdf:about="http://id.crossref.org/contributor/xunzhao-yin-z5utxrsrz5ud"><j.3:name>Xunzhao Yin</j.3:name><j.3:familyName>Yin</j.3:familyName><j.3:givenName>Xunzhao</j.3:givenName><owl:sameAs rdf:resource="http://orcid.org/0000-0003-4656-9545"/></j.3:Person></j.0:creator><j.1:endingPage>167</j.1:endingPage><j.2:pageStart>155</j.2:pageStart><owl:sameAs rdf:resource="info:doi/10.1109/tvlsi.2017.2754192"/><j.0:publisher>Institute of Electrical and Electronics Engineers (IEEE)</j.0:publisher><j.1:volume>26</j.1:volume><j.0:creator><j.3:Person rdf:about="http://id.crossref.org/contributor/xiaobo-sharon-hu-z5utxrsrz5ud"><j.3:name>Xiaobo Sharon Hu</j.3:name><j.3:familyName>Hu</j.3:familyName><j.3:givenName>Xiaobo Sharon</j.3:givenName></j.3:Person></j.0:creator><j.2:doi>10.1109/tvlsi.2017.2754192</j.2:doi><j.0:creator><j.3:Person rdf:about="http://id.crossref.org/contributor/behnam-sedighi-z5utxrsrz5ud"><j.3:name>Behnam Sedighi</j.3:name><j.3:familyName>Sedighi</j.3:familyName><j.3:givenName>Behnam</j.3:givenName></j.3:Person></j.0:creator><j.2:volume>26</j.2:volume></rdf:Description></rdf:RDF>
