#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Dec 23 16:25:29 2023
# Process ID: 18560
# Current directory: D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.runs/synth_1
# Command line: vivado.exe -log Sort_Mem.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Sort_Mem.tcl
# Log file: D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.runs/synth_1/Sort_Mem.vds
# Journal file: D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.runs/synth_1\vivado.jou
# Running On: DESKTOP-D7GVVK9, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 17041 MB
#-----------------------------------------------------------
source Sort_Mem.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 448.316 ; gain = 161.125
Command: read_checkpoint -auto_incremental -incremental D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/utils_1/imports/synth_1/Sort_Mem.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/utils_1/imports/synth_1/Sort_Mem.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Sort_Mem -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8472
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 896.090 ; gain = 412.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Sort_Mem' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:2]
INFO: [Synth 8-6157] synthesizing module 'SPBlockRAM' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/SPBlockRAM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SPBlockRAM' (0#1) [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/SPBlockRAM.v:3]
WARNING: [Synth 8-567] referenced signal 'do_reg' should be on the sensitivity list [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:51]
INFO: [Synth 8-6155] done synthesizing module 'Sort_Mem' (0#1) [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 986.438 ; gain = 502.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 986.438 ; gain = 502.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 986.438 ; gain = 502.785
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'p_state_reg' in module 'Sort_Mem'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              READ_FIRST |                          0000001 |                             0000
             READ_SECOND |                          0000010 |                             0001
                 COMPARE |                          0000100 |                             0010
             WRITE_FIRST |                          0001000 |                             0011
            WRITE_SECOND |                          0010000 |                             0100
             CHANGE_ADDR |                          0100000 |                             0101
                  iSTATE |                          1000000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'p_state_reg' using encoding 'one-hot' in module 'Sort_Mem'
WARNING: [Synth 8-327] inferring latch for variable 'correct_reg' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'addr_reg_reg' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'tmp1_addr_reg' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'tmp2_addr_reg' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'tmp1_reg' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'tmp2_reg' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'we_reg_reg' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'en_reg_reg' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'di_reg_reg' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:84]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 986.438 ; gain = 502.785
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               32 Bit	(8 X 4 bit)          RAMs := 1     
+---Muxes : 
	   6 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_p_state_reg[6]) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_p_state_reg[5]) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_p_state_reg[4]) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_p_state_reg[3]) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_p_state_reg[2]) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_p_state_reg[1]) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_p_state_reg[0]) is unused and will be removed from module Sort_Mem.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'done_reg__0/Q' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:30]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:30]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:30]
WARNING: [Synth 8-3332] Sequential element (correct_reg[2]) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (correct_reg[1]) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (correct_reg[0]) is unused and will be removed from module Sort_Mem.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'correct_reg[2]__0/Q' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'correct_reg[1]__0/Q' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'correct_reg[0]__0/Q' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:32]
WARNING: [Synth 8-3332] Sequential element (addr_reg_reg[2]__0) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (addr_reg_reg[1]__0) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (addr_reg_reg[0]__0) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (tmp1_addr_reg[2]) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (tmp1_addr_reg[1]) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (tmp1_addr_reg[0]) is unused and will be removed from module Sort_Mem.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'tmp1_addr_reg[3]/Q' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:36]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'tmp1_addr_reg[2]__0/Q' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:36]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'tmp1_addr_reg[1]__0/Q' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:36]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'tmp1_addr_reg[0]__0/Q' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:36]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:36]
WARNING: [Synth 8-3332] Sequential element (tmp2_addr_reg[2]) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (tmp2_addr_reg[1]) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (tmp2_addr_reg[0]) is unused and will be removed from module Sort_Mem.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'tmp2_addr_reg[3]/Q' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:37]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:37]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:37]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'tmp2_addr_reg[2]__0/Q' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:37]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:37]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:37]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'tmp2_addr_reg[1]__0/Q' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:37]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:37]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:37]
WARNING: [Synth 8-3332] Sequential element (tmp1_reg[3]) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (tmp1_reg[2]) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (tmp1_reg[1]) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (tmp1_reg[0]) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (tmp2_reg[3]) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (tmp2_reg[2]) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (tmp2_reg[1]) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (tmp2_reg[0]) is unused and will be removed from module Sort_Mem.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'we_reg_reg/Q' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:127]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:127]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:127]
WARNING: [Synth 8-3332] Sequential element (we_reg_reg__0) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (en_reg_reg__0) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (di_reg_reg[3]) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (di_reg_reg[2]) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (di_reg_reg[1]) is unused and will be removed from module Sort_Mem.
WARNING: [Synth 8-3332] Sequential element (di_reg_reg[0]) is unused and will be removed from module Sort_Mem.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1205.426 ; gain = 721.773
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1205.426 ; gain = 721.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1205.426 ; gain = 721.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:55 . Memory (MB): peak = 1205.426 ; gain = 721.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:55 . Memory (MB): peak = 1205.426 ; gain = 721.773
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sorted_data_OBUF[3] with 1st driver pin 'sorted_data_reg[3]__0/Q' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sorted_data_OBUF[3] with 2nd driver pin 'sorted_data_reg[3]/Q' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sorted_data_OBUF[2] with 1st driver pin 'sorted_data_reg[2]__0/Q' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sorted_data_OBUF[2] with 2nd driver pin 'sorted_data_reg[2]/Q' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sorted_data_OBUF[1] with 1st driver pin 'sorted_data_reg[1]__0/Q' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sorted_data_OBUF[1] with 2nd driver pin 'sorted_data_reg[1]/Q' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:129]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sorted_data_OBUF[0] with 1st driver pin 'sorted_data_reg[0]__0/Q' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sorted_data_OBUF[0] with 2nd driver pin 'sorted_data_reg[0]/Q' [D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.srcs/sources_1/new/Sort_Mem.v:129]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        4|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:55 . Memory (MB): peak = 1205.426 ; gain = 721.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:55 . Memory (MB): peak = 1205.426 ; gain = 721.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:55 . Memory (MB): peak = 1205.426 ; gain = 721.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:55 . Memory (MB): peak = 1205.426 ; gain = 721.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |FDRE |     8|
|4     |IBUF |     2|
|5     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    17|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:55 . Memory (MB): peak = 1205.426 ; gain = 721.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 44 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:55 . Memory (MB): peak = 1205.426 ; gain = 721.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:55 . Memory (MB): peak = 1205.426 ; gain = 721.773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1218.195 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1317.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 513c9414
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 44 Warnings, 44 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:01:00 . Memory (MB): peak = 1317.473 ; gain = 843.070
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/MuhammetAliVarlik/AYBU/Vivado_Projects/SPBlockRAM/SPBlockRAM.runs/synth_1/Sort_Mem.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Sort_Mem_utilization_synth.rpt -pb Sort_Mem_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 23 16:26:48 2023...
