
BMS Tester - Cell Emulator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c20c  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001598  0800c3b8  0800c3b8  0000d3b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d950  0800d950  0000fa04  2**0
                  CONTENTS
  4 .ARM          00000008  0800d950  0800d950  0000e950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d958  0800d958  0000fa04  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d958  0800d958  0000e958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d95c  0800d95c  0000e95c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000a04  20000000  0800d960  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000fa04  2**0
                  CONTENTS
 10 .bss          00001378  20000a04  20000a04  0000fa04  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001d7c  20001d7c  0000fa04  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000fa04  2**0
                  CONTENTS, READONLY
 13 .debug_info   0005ee46  00000000  00000000  0000fa34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000069bf  00000000  00000000  0006e87a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00004550  00000000  00000000  00075240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000034ac  00000000  00000000  00079790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a55c  00000000  00000000  0007cc3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00036500  00000000  00000000  000a7198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00100dd0  00000000  00000000  000dd698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001de468  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00013118  00000000  00000000  001de4ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  001f15c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000a04 	.word	0x20000a04
 80001c8:	00000000 	.word	0x00000000
 80001cc:	0800c3a0 	.word	0x0800c3a0

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000a08 	.word	0x20000a08
 80001e8:	0800c3a0 	.word	0x0800c3a0

080001ec <__aeabi_drsub>:
 80001ec:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001f0:	e002      	b.n	80001f8 <__adddf3>
 80001f2:	bf00      	nop

080001f4 <__aeabi_dsub>:
 80001f4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001f8 <__adddf3>:
 80001f8:	b530      	push	{r4, r5, lr}
 80001fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000202:	ea94 0f05 	teq	r4, r5
 8000206:	bf08      	it	eq
 8000208:	ea90 0f02 	teqeq	r0, r2
 800020c:	bf1f      	itttt	ne
 800020e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000212:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000216:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021e:	f000 80e2 	beq.w	80003e6 <__adddf3+0x1ee>
 8000222:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000226:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022a:	bfb8      	it	lt
 800022c:	426d      	neglt	r5, r5
 800022e:	dd0c      	ble.n	800024a <__adddf3+0x52>
 8000230:	442c      	add	r4, r5
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	ea82 0000 	eor.w	r0, r2, r0
 800023e:	ea83 0101 	eor.w	r1, r3, r1
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	2d36      	cmp	r5, #54	@ 0x36
 800024c:	bf88      	it	hi
 800024e:	bd30      	pophi	{r4, r5, pc}
 8000250:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000254:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000258:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800025c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x70>
 8000262:	4240      	negs	r0, r0
 8000264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000268:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800026c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000270:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x84>
 8000276:	4252      	negs	r2, r2
 8000278:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027c:	ea94 0f05 	teq	r4, r5
 8000280:	f000 80a7 	beq.w	80003d2 <__adddf3+0x1da>
 8000284:	f1a4 0401 	sub.w	r4, r4, #1
 8000288:	f1d5 0e20 	rsbs	lr, r5, #32
 800028c:	db0d      	blt.n	80002aa <__adddf3+0xb2>
 800028e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000292:	fa22 f205 	lsr.w	r2, r2, r5
 8000296:	1880      	adds	r0, r0, r2
 8000298:	f141 0100 	adc.w	r1, r1, #0
 800029c:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a0:	1880      	adds	r0, r0, r2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	4159      	adcs	r1, r3
 80002a8:	e00e      	b.n	80002c8 <__adddf3+0xd0>
 80002aa:	f1a5 0520 	sub.w	r5, r5, #32
 80002ae:	f10e 0e20 	add.w	lr, lr, #32
 80002b2:	2a01      	cmp	r2, #1
 80002b4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b8:	bf28      	it	cs
 80002ba:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	18c0      	adds	r0, r0, r3
 80002c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002cc:	d507      	bpl.n	80002de <__adddf3+0xe6>
 80002ce:	f04f 0e00 	mov.w	lr, #0
 80002d2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002da:	eb6e 0101 	sbc.w	r1, lr, r1
 80002de:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002e2:	d31b      	bcc.n	800031c <__adddf3+0x124>
 80002e4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002e8:	d30c      	bcc.n	8000304 <__adddf3+0x10c>
 80002ea:	0849      	lsrs	r1, r1, #1
 80002ec:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f4:	f104 0401 	add.w	r4, r4, #1
 80002f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002fc:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000300:	f080 809a 	bcs.w	8000438 <__adddf3+0x240>
 8000304:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000308:	bf08      	it	eq
 800030a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030e:	f150 0000 	adcs.w	r0, r0, #0
 8000312:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000316:	ea41 0105 	orr.w	r1, r1, r5
 800031a:	bd30      	pop	{r4, r5, pc}
 800031c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000320:	4140      	adcs	r0, r0
 8000322:	eb41 0101 	adc.w	r1, r1, r1
 8000326:	3c01      	subs	r4, #1
 8000328:	bf28      	it	cs
 800032a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800032e:	d2e9      	bcs.n	8000304 <__adddf3+0x10c>
 8000330:	f091 0f00 	teq	r1, #0
 8000334:	bf04      	itt	eq
 8000336:	4601      	moveq	r1, r0
 8000338:	2000      	moveq	r0, #0
 800033a:	fab1 f381 	clz	r3, r1
 800033e:	bf08      	it	eq
 8000340:	3320      	addeq	r3, #32
 8000342:	f1a3 030b 	sub.w	r3, r3, #11
 8000346:	f1b3 0220 	subs.w	r2, r3, #32
 800034a:	da0c      	bge.n	8000366 <__adddf3+0x16e>
 800034c:	320c      	adds	r2, #12
 800034e:	dd08      	ble.n	8000362 <__adddf3+0x16a>
 8000350:	f102 0c14 	add.w	ip, r2, #20
 8000354:	f1c2 020c 	rsb	r2, r2, #12
 8000358:	fa01 f00c 	lsl.w	r0, r1, ip
 800035c:	fa21 f102 	lsr.w	r1, r1, r2
 8000360:	e00c      	b.n	800037c <__adddf3+0x184>
 8000362:	f102 0214 	add.w	r2, r2, #20
 8000366:	bfd8      	it	le
 8000368:	f1c2 0c20 	rsble	ip, r2, #32
 800036c:	fa01 f102 	lsl.w	r1, r1, r2
 8000370:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000374:	bfdc      	itt	le
 8000376:	ea41 010c 	orrle.w	r1, r1, ip
 800037a:	4090      	lslle	r0, r2
 800037c:	1ae4      	subs	r4, r4, r3
 800037e:	bfa2      	ittt	ge
 8000380:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000384:	4329      	orrge	r1, r5
 8000386:	bd30      	popge	{r4, r5, pc}
 8000388:	ea6f 0404 	mvn.w	r4, r4
 800038c:	3c1f      	subs	r4, #31
 800038e:	da1c      	bge.n	80003ca <__adddf3+0x1d2>
 8000390:	340c      	adds	r4, #12
 8000392:	dc0e      	bgt.n	80003b2 <__adddf3+0x1ba>
 8000394:	f104 0414 	add.w	r4, r4, #20
 8000398:	f1c4 0220 	rsb	r2, r4, #32
 800039c:	fa20 f004 	lsr.w	r0, r0, r4
 80003a0:	fa01 f302 	lsl.w	r3, r1, r2
 80003a4:	ea40 0003 	orr.w	r0, r0, r3
 80003a8:	fa21 f304 	lsr.w	r3, r1, r4
 80003ac:	ea45 0103 	orr.w	r1, r5, r3
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	f1c4 040c 	rsb	r4, r4, #12
 80003b6:	f1c4 0220 	rsb	r2, r4, #32
 80003ba:	fa20 f002 	lsr.w	r0, r0, r2
 80003be:	fa01 f304 	lsl.w	r3, r1, r4
 80003c2:	ea40 0003 	orr.w	r0, r0, r3
 80003c6:	4629      	mov	r1, r5
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	fa21 f004 	lsr.w	r0, r1, r4
 80003ce:	4629      	mov	r1, r5
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	f094 0f00 	teq	r4, #0
 80003d6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003da:	bf06      	itte	eq
 80003dc:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003e0:	3401      	addeq	r4, #1
 80003e2:	3d01      	subne	r5, #1
 80003e4:	e74e      	b.n	8000284 <__adddf3+0x8c>
 80003e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ea:	bf18      	it	ne
 80003ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f0:	d029      	beq.n	8000446 <__adddf3+0x24e>
 80003f2:	ea94 0f05 	teq	r4, r5
 80003f6:	bf08      	it	eq
 80003f8:	ea90 0f02 	teqeq	r0, r2
 80003fc:	d005      	beq.n	800040a <__adddf3+0x212>
 80003fe:	ea54 0c00 	orrs.w	ip, r4, r0
 8000402:	bf04      	itt	eq
 8000404:	4619      	moveq	r1, r3
 8000406:	4610      	moveq	r0, r2
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	ea91 0f03 	teq	r1, r3
 800040e:	bf1e      	ittt	ne
 8000410:	2100      	movne	r1, #0
 8000412:	2000      	movne	r0, #0
 8000414:	bd30      	popne	{r4, r5, pc}
 8000416:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041a:	d105      	bne.n	8000428 <__adddf3+0x230>
 800041c:	0040      	lsls	r0, r0, #1
 800041e:	4149      	adcs	r1, r1
 8000420:	bf28      	it	cs
 8000422:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000426:	bd30      	pop	{r4, r5, pc}
 8000428:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800042c:	bf3c      	itt	cc
 800042e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000432:	bd30      	popcc	{r4, r5, pc}
 8000434:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000438:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800043c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000440:	f04f 0000 	mov.w	r0, #0
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044a:	bf1a      	itte	ne
 800044c:	4619      	movne	r1, r3
 800044e:	4610      	movne	r0, r2
 8000450:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000454:	bf1c      	itt	ne
 8000456:	460b      	movne	r3, r1
 8000458:	4602      	movne	r2, r0
 800045a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045e:	bf06      	itte	eq
 8000460:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000464:	ea91 0f03 	teqeq	r1, r3
 8000468:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	bf00      	nop

08000470 <__aeabi_ui2d>:
 8000470:	f090 0f00 	teq	r0, #0
 8000474:	bf04      	itt	eq
 8000476:	2100      	moveq	r1, #0
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000480:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000484:	f04f 0500 	mov.w	r5, #0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e750      	b.n	8000330 <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_i2d>:
 8000490:	f090 0f00 	teq	r0, #0
 8000494:	bf04      	itt	eq
 8000496:	2100      	moveq	r1, #0
 8000498:	4770      	bxeq	lr
 800049a:	b530      	push	{r4, r5, lr}
 800049c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004a8:	bf48      	it	mi
 80004aa:	4240      	negmi	r0, r0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e73e      	b.n	8000330 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_f2d>:
 80004b4:	0042      	lsls	r2, r0, #1
 80004b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80004be:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c2:	bf1f      	itttt	ne
 80004c4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004c8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004cc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004d0:	4770      	bxne	lr
 80004d2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004d6:	bf08      	it	eq
 80004d8:	4770      	bxeq	lr
 80004da:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004de:	bf04      	itt	eq
 80004e0:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004f4:	e71c      	b.n	8000330 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_ul2d>:
 80004f8:	ea50 0201 	orrs.w	r2, r0, r1
 80004fc:	bf08      	it	eq
 80004fe:	4770      	bxeq	lr
 8000500:	b530      	push	{r4, r5, lr}
 8000502:	f04f 0500 	mov.w	r5, #0
 8000506:	e00a      	b.n	800051e <__aeabi_l2d+0x16>

08000508 <__aeabi_l2d>:
 8000508:	ea50 0201 	orrs.w	r2, r0, r1
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000516:	d502      	bpl.n	800051e <__aeabi_l2d+0x16>
 8000518:	4240      	negs	r0, r0
 800051a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000522:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000526:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052a:	f43f aed8 	beq.w	80002de <__adddf3+0xe6>
 800052e:	f04f 0203 	mov.w	r2, #3
 8000532:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000536:	bf18      	it	ne
 8000538:	3203      	addne	r2, #3
 800053a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053e:	bf18      	it	ne
 8000540:	3203      	addne	r2, #3
 8000542:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000546:	f1c2 0320 	rsb	r3, r2, #32
 800054a:	fa00 fc03 	lsl.w	ip, r0, r3
 800054e:	fa20 f002 	lsr.w	r0, r0, r2
 8000552:	fa01 fe03 	lsl.w	lr, r1, r3
 8000556:	ea40 000e 	orr.w	r0, r0, lr
 800055a:	fa21 f102 	lsr.w	r1, r1, r2
 800055e:	4414      	add	r4, r2
 8000560:	e6bd      	b.n	80002de <__adddf3+0xe6>
 8000562:	bf00      	nop

08000564 <__aeabi_dmul>:
 8000564:	b570      	push	{r4, r5, r6, lr}
 8000566:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800056a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800056e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000572:	bf1d      	ittte	ne
 8000574:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000578:	ea94 0f0c 	teqne	r4, ip
 800057c:	ea95 0f0c 	teqne	r5, ip
 8000580:	f000 f8de 	bleq	8000740 <__aeabi_dmul+0x1dc>
 8000584:	442c      	add	r4, r5
 8000586:	ea81 0603 	eor.w	r6, r1, r3
 800058a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800058e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000592:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000596:	bf18      	it	ne
 8000598:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005a4:	d038      	beq.n	8000618 <__aeabi_dmul+0xb4>
 80005a6:	fba0 ce02 	umull	ip, lr, r0, r2
 80005aa:	f04f 0500 	mov.w	r5, #0
 80005ae:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b2:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005b6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ba:	f04f 0600 	mov.w	r6, #0
 80005be:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c2:	f09c 0f00 	teq	ip, #0
 80005c6:	bf18      	it	ne
 80005c8:	f04e 0e01 	orrne.w	lr, lr, #1
 80005cc:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005d0:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005d4:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005d8:	d204      	bcs.n	80005e4 <__aeabi_dmul+0x80>
 80005da:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005de:	416d      	adcs	r5, r5
 80005e0:	eb46 0606 	adc.w	r6, r6, r6
 80005e4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005ec:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f8:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005fc:	bf88      	it	hi
 80005fe:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000602:	d81e      	bhi.n	8000642 <__aeabi_dmul+0xde>
 8000604:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000608:	bf08      	it	eq
 800060a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800060e:	f150 0000 	adcs.w	r0, r0, #0
 8000612:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000616:	bd70      	pop	{r4, r5, r6, pc}
 8000618:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800061c:	ea46 0101 	orr.w	r1, r6, r1
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	ea81 0103 	eor.w	r1, r1, r3
 8000628:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800062c:	bfc2      	ittt	gt
 800062e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000632:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000636:	bd70      	popgt	{r4, r5, r6, pc}
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800063c:	f04f 0e00 	mov.w	lr, #0
 8000640:	3c01      	subs	r4, #1
 8000642:	f300 80ab 	bgt.w	800079c <__aeabi_dmul+0x238>
 8000646:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800064a:	bfde      	ittt	le
 800064c:	2000      	movle	r0, #0
 800064e:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000652:	bd70      	pople	{r4, r5, r6, pc}
 8000654:	f1c4 0400 	rsb	r4, r4, #0
 8000658:	3c20      	subs	r4, #32
 800065a:	da35      	bge.n	80006c8 <__aeabi_dmul+0x164>
 800065c:	340c      	adds	r4, #12
 800065e:	dc1b      	bgt.n	8000698 <__aeabi_dmul+0x134>
 8000660:	f104 0414 	add.w	r4, r4, #20
 8000664:	f1c4 0520 	rsb	r5, r4, #32
 8000668:	fa00 f305 	lsl.w	r3, r0, r5
 800066c:	fa20 f004 	lsr.w	r0, r0, r4
 8000670:	fa01 f205 	lsl.w	r2, r1, r5
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 800067c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000680:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000684:	fa21 f604 	lsr.w	r6, r1, r4
 8000688:	eb42 0106 	adc.w	r1, r2, r6
 800068c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000690:	bf08      	it	eq
 8000692:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000696:	bd70      	pop	{r4, r5, r6, pc}
 8000698:	f1c4 040c 	rsb	r4, r4, #12
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f304 	lsl.w	r3, r0, r4
 80006a4:	fa20 f005 	lsr.w	r0, r0, r5
 80006a8:	fa01 f204 	lsl.w	r2, r1, r4
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	f141 0100 	adc.w	r1, r1, #0
 80006bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c0:	bf08      	it	eq
 80006c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c6:	bd70      	pop	{r4, r5, r6, pc}
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f205 	lsl.w	r2, r0, r5
 80006d0:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d4:	fa20 f304 	lsr.w	r3, r0, r4
 80006d8:	fa01 f205 	lsl.w	r2, r1, r5
 80006dc:	ea43 0302 	orr.w	r3, r3, r2
 80006e0:	fa21 f004 	lsr.w	r0, r1, r4
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	fa21 f204 	lsr.w	r2, r1, r4
 80006ec:	ea20 0002 	bic.w	r0, r0, r2
 80006f0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f8:	bf08      	it	eq
 80006fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fe:	bd70      	pop	{r4, r5, r6, pc}
 8000700:	f094 0f00 	teq	r4, #0
 8000704:	d10f      	bne.n	8000726 <__aeabi_dmul+0x1c2>
 8000706:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800070a:	0040      	lsls	r0, r0, #1
 800070c:	eb41 0101 	adc.w	r1, r1, r1
 8000710:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000714:	bf08      	it	eq
 8000716:	3c01      	subeq	r4, #1
 8000718:	d0f7      	beq.n	800070a <__aeabi_dmul+0x1a6>
 800071a:	ea41 0106 	orr.w	r1, r1, r6
 800071e:	f095 0f00 	teq	r5, #0
 8000722:	bf18      	it	ne
 8000724:	4770      	bxne	lr
 8000726:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800072a:	0052      	lsls	r2, r2, #1
 800072c:	eb43 0303 	adc.w	r3, r3, r3
 8000730:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000734:	bf08      	it	eq
 8000736:	3d01      	subeq	r5, #1
 8000738:	d0f7      	beq.n	800072a <__aeabi_dmul+0x1c6>
 800073a:	ea43 0306 	orr.w	r3, r3, r6
 800073e:	4770      	bx	lr
 8000740:	ea94 0f0c 	teq	r4, ip
 8000744:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000748:	bf18      	it	ne
 800074a:	ea95 0f0c 	teqne	r5, ip
 800074e:	d00c      	beq.n	800076a <__aeabi_dmul+0x206>
 8000750:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000754:	bf18      	it	ne
 8000756:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075a:	d1d1      	bne.n	8000700 <__aeabi_dmul+0x19c>
 800075c:	ea81 0103 	eor.w	r1, r1, r3
 8000760:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	f04f 0000 	mov.w	r0, #0
 8000768:	bd70      	pop	{r4, r5, r6, pc}
 800076a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800076e:	bf06      	itte	eq
 8000770:	4610      	moveq	r0, r2
 8000772:	4619      	moveq	r1, r3
 8000774:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000778:	d019      	beq.n	80007ae <__aeabi_dmul+0x24a>
 800077a:	ea94 0f0c 	teq	r4, ip
 800077e:	d102      	bne.n	8000786 <__aeabi_dmul+0x222>
 8000780:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000784:	d113      	bne.n	80007ae <__aeabi_dmul+0x24a>
 8000786:	ea95 0f0c 	teq	r5, ip
 800078a:	d105      	bne.n	8000798 <__aeabi_dmul+0x234>
 800078c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000790:	bf1c      	itt	ne
 8000792:	4610      	movne	r0, r2
 8000794:	4619      	movne	r1, r3
 8000796:	d10a      	bne.n	80007ae <__aeabi_dmul+0x24a>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a0:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007b2:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007b6:	bd70      	pop	{r4, r5, r6, pc}

080007b8 <__aeabi_ddiv>:
 80007b8:	b570      	push	{r4, r5, r6, lr}
 80007ba:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007be:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007c6:	bf1d      	ittte	ne
 80007c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007cc:	ea94 0f0c 	teqne	r4, ip
 80007d0:	ea95 0f0c 	teqne	r5, ip
 80007d4:	f000 f8a7 	bleq	8000926 <__aeabi_ddiv+0x16e>
 80007d8:	eba4 0405 	sub.w	r4, r4, r5
 80007dc:	ea81 0e03 	eor.w	lr, r1, r3
 80007e0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e8:	f000 8088 	beq.w	80008fc <__aeabi_ddiv+0x144>
 80007ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f0:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007f4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007fc:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000800:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000804:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000808:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800080c:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000810:	429d      	cmp	r5, r3
 8000812:	bf08      	it	eq
 8000814:	4296      	cmpeq	r6, r2
 8000816:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800081a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800081e:	d202      	bcs.n	8000826 <__aeabi_ddiv+0x6e>
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	1ab6      	subs	r6, r6, r2
 8000828:	eb65 0503 	sbc.w	r5, r5, r3
 800082c:	085b      	lsrs	r3, r3, #1
 800082e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000832:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000836:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800083a:	ebb6 0e02 	subs.w	lr, r6, r2
 800083e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000842:	bf22      	ittt	cs
 8000844:	1ab6      	subcs	r6, r6, r2
 8000846:	4675      	movcs	r5, lr
 8000848:	ea40 000c 	orrcs.w	r0, r0, ip
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	ebb6 0e02 	subs.w	lr, r6, r2
 8000856:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085a:	bf22      	ittt	cs
 800085c:	1ab6      	subcs	r6, r6, r2
 800085e:	4675      	movcs	r5, lr
 8000860:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	ebb6 0e02 	subs.w	lr, r6, r2
 800086e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000872:	bf22      	ittt	cs
 8000874:	1ab6      	subcs	r6, r6, r2
 8000876:	4675      	movcs	r5, lr
 8000878:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800087c:	085b      	lsrs	r3, r3, #1
 800087e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000882:	ebb6 0e02 	subs.w	lr, r6, r2
 8000886:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088a:	bf22      	ittt	cs
 800088c:	1ab6      	subcs	r6, r6, r2
 800088e:	4675      	movcs	r5, lr
 8000890:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000894:	ea55 0e06 	orrs.w	lr, r5, r6
 8000898:	d018      	beq.n	80008cc <__aeabi_ddiv+0x114>
 800089a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800089e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008a6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008aa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ae:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008b6:	d1c0      	bne.n	800083a <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	d10b      	bne.n	80008d6 <__aeabi_ddiv+0x11e>
 80008be:	ea41 0100 	orr.w	r1, r1, r0
 80008c2:	f04f 0000 	mov.w	r0, #0
 80008c6:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ca:	e7b6      	b.n	800083a <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d0:	bf04      	itt	eq
 80008d2:	4301      	orreq	r1, r0
 80008d4:	2000      	moveq	r0, #0
 80008d6:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008da:	bf88      	it	hi
 80008dc:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008e0:	f63f aeaf 	bhi.w	8000642 <__aeabi_dmul+0xde>
 80008e4:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e8:	bf04      	itt	eq
 80008ea:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f2:	f150 0000 	adcs.w	r0, r0, #0
 80008f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fa:	bd70      	pop	{r4, r5, r6, pc}
 80008fc:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000900:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000904:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000908:	bfc2      	ittt	gt
 800090a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800090e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000912:	bd70      	popgt	{r4, r5, r6, pc}
 8000914:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000918:	f04f 0e00 	mov.w	lr, #0
 800091c:	3c01      	subs	r4, #1
 800091e:	e690      	b.n	8000642 <__aeabi_dmul+0xde>
 8000920:	ea45 0e06 	orr.w	lr, r5, r6
 8000924:	e68d      	b.n	8000642 <__aeabi_dmul+0xde>
 8000926:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092a:	ea94 0f0c 	teq	r4, ip
 800092e:	bf08      	it	eq
 8000930:	ea95 0f0c 	teqeq	r5, ip
 8000934:	f43f af3b 	beq.w	80007ae <__aeabi_dmul+0x24a>
 8000938:	ea94 0f0c 	teq	r4, ip
 800093c:	d10a      	bne.n	8000954 <__aeabi_ddiv+0x19c>
 800093e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000942:	f47f af34 	bne.w	80007ae <__aeabi_dmul+0x24a>
 8000946:	ea95 0f0c 	teq	r5, ip
 800094a:	f47f af25 	bne.w	8000798 <__aeabi_dmul+0x234>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e72c      	b.n	80007ae <__aeabi_dmul+0x24a>
 8000954:	ea95 0f0c 	teq	r5, ip
 8000958:	d106      	bne.n	8000968 <__aeabi_ddiv+0x1b0>
 800095a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800095e:	f43f aefd 	beq.w	800075c <__aeabi_dmul+0x1f8>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e722      	b.n	80007ae <__aeabi_dmul+0x24a>
 8000968:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800096c:	bf18      	it	ne
 800096e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000972:	f47f aec5 	bne.w	8000700 <__aeabi_dmul+0x19c>
 8000976:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097a:	f47f af0d 	bne.w	8000798 <__aeabi_dmul+0x234>
 800097e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000982:	f47f aeeb 	bne.w	800075c <__aeabi_dmul+0x1f8>
 8000986:	e712      	b.n	80007ae <__aeabi_dmul+0x24a>

08000988 <__aeabi_d2iz>:
 8000988:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800098c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000990:	d215      	bcs.n	80009be <__aeabi_d2iz+0x36>
 8000992:	d511      	bpl.n	80009b8 <__aeabi_d2iz+0x30>
 8000994:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000998:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800099c:	d912      	bls.n	80009c4 <__aeabi_d2iz+0x3c>
 800099e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009a2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009a6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009aa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009ae:	fa23 f002 	lsr.w	r0, r3, r2
 80009b2:	bf18      	it	ne
 80009b4:	4240      	negne	r0, r0
 80009b6:	4770      	bx	lr
 80009b8:	f04f 0000 	mov.w	r0, #0
 80009bc:	4770      	bx	lr
 80009be:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009c2:	d105      	bne.n	80009d0 <__aeabi_d2iz+0x48>
 80009c4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009c8:	bf08      	it	eq
 80009ca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009ce:	4770      	bx	lr
 80009d0:	f04f 0000 	mov.w	r0, #0
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop

080009d8 <__aeabi_d2f>:
 80009d8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009dc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009e0:	bf24      	itt	cs
 80009e2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009e6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009ea:	d90d      	bls.n	8000a08 <__aeabi_d2f+0x30>
 80009ec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009f0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009f4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009f8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009fc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a00:	bf08      	it	eq
 8000a02:	f020 0001 	biceq.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a0c:	d121      	bne.n	8000a52 <__aeabi_d2f+0x7a>
 8000a0e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a12:	bfbc      	itt	lt
 8000a14:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a18:	4770      	bxlt	lr
 8000a1a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a22:	f1c2 0218 	rsb	r2, r2, #24
 8000a26:	f1c2 0c20 	rsb	ip, r2, #32
 8000a2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a32:	bf18      	it	ne
 8000a34:	f040 0001 	orrne.w	r0, r0, #1
 8000a38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a44:	ea40 000c 	orr.w	r0, r0, ip
 8000a48:	fa23 f302 	lsr.w	r3, r3, r2
 8000a4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a50:	e7cc      	b.n	80009ec <__aeabi_d2f+0x14>
 8000a52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a56:	d107      	bne.n	8000a68 <__aeabi_d2f+0x90>
 8000a58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a5c:	bf1e      	ittt	ne
 8000a5e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a62:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a66:	4770      	bxne	lr
 8000a68:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_frsub>:
 8000a78:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a7c:	e002      	b.n	8000a84 <__addsf3>
 8000a7e:	bf00      	nop

08000a80 <__aeabi_fsub>:
 8000a80:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a84 <__addsf3>:
 8000a84:	0042      	lsls	r2, r0, #1
 8000a86:	bf1f      	itttt	ne
 8000a88:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a8c:	ea92 0f03 	teqne	r2, r3
 8000a90:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a94:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a98:	d06a      	beq.n	8000b70 <__addsf3+0xec>
 8000a9a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a9e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000aa2:	bfc1      	itttt	gt
 8000aa4:	18d2      	addgt	r2, r2, r3
 8000aa6:	4041      	eorgt	r1, r0
 8000aa8:	4048      	eorgt	r0, r1
 8000aaa:	4041      	eorgt	r1, r0
 8000aac:	bfb8      	it	lt
 8000aae:	425b      	neglt	r3, r3
 8000ab0:	2b19      	cmp	r3, #25
 8000ab2:	bf88      	it	hi
 8000ab4:	4770      	bxhi	lr
 8000ab6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000abe:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ac2:	bf18      	it	ne
 8000ac4:	4240      	negne	r0, r0
 8000ac6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aca:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ace:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4249      	negne	r1, r1
 8000ad6:	ea92 0f03 	teq	r2, r3
 8000ada:	d03f      	beq.n	8000b5c <__addsf3+0xd8>
 8000adc:	f1a2 0201 	sub.w	r2, r2, #1
 8000ae0:	fa41 fc03 	asr.w	ip, r1, r3
 8000ae4:	eb10 000c 	adds.w	r0, r0, ip
 8000ae8:	f1c3 0320 	rsb	r3, r3, #32
 8000aec:	fa01 f103 	lsl.w	r1, r1, r3
 8000af0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000af4:	d502      	bpl.n	8000afc <__addsf3+0x78>
 8000af6:	4249      	negs	r1, r1
 8000af8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000afc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b00:	d313      	bcc.n	8000b2a <__addsf3+0xa6>
 8000b02:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b06:	d306      	bcc.n	8000b16 <__addsf3+0x92>
 8000b08:	0840      	lsrs	r0, r0, #1
 8000b0a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b0e:	f102 0201 	add.w	r2, r2, #1
 8000b12:	2afe      	cmp	r2, #254	@ 0xfe
 8000b14:	d251      	bcs.n	8000bba <__addsf3+0x136>
 8000b16:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b1a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b1e:	bf08      	it	eq
 8000b20:	f020 0001 	biceq.w	r0, r0, #1
 8000b24:	ea40 0003 	orr.w	r0, r0, r3
 8000b28:	4770      	bx	lr
 8000b2a:	0049      	lsls	r1, r1, #1
 8000b2c:	eb40 0000 	adc.w	r0, r0, r0
 8000b30:	3a01      	subs	r2, #1
 8000b32:	bf28      	it	cs
 8000b34:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b38:	d2ed      	bcs.n	8000b16 <__addsf3+0x92>
 8000b3a:	fab0 fc80 	clz	ip, r0
 8000b3e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b42:	ebb2 020c 	subs.w	r2, r2, ip
 8000b46:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b4a:	bfaa      	itet	ge
 8000b4c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b50:	4252      	neglt	r2, r2
 8000b52:	4318      	orrge	r0, r3
 8000b54:	bfbc      	itt	lt
 8000b56:	40d0      	lsrlt	r0, r2
 8000b58:	4318      	orrlt	r0, r3
 8000b5a:	4770      	bx	lr
 8000b5c:	f092 0f00 	teq	r2, #0
 8000b60:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b64:	bf06      	itte	eq
 8000b66:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b6a:	3201      	addeq	r2, #1
 8000b6c:	3b01      	subne	r3, #1
 8000b6e:	e7b5      	b.n	8000adc <__addsf3+0x58>
 8000b70:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b74:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b78:	bf18      	it	ne
 8000b7a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b7e:	d021      	beq.n	8000bc4 <__addsf3+0x140>
 8000b80:	ea92 0f03 	teq	r2, r3
 8000b84:	d004      	beq.n	8000b90 <__addsf3+0x10c>
 8000b86:	f092 0f00 	teq	r2, #0
 8000b8a:	bf08      	it	eq
 8000b8c:	4608      	moveq	r0, r1
 8000b8e:	4770      	bx	lr
 8000b90:	ea90 0f01 	teq	r0, r1
 8000b94:	bf1c      	itt	ne
 8000b96:	2000      	movne	r0, #0
 8000b98:	4770      	bxne	lr
 8000b9a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000b9e:	d104      	bne.n	8000baa <__addsf3+0x126>
 8000ba0:	0040      	lsls	r0, r0, #1
 8000ba2:	bf28      	it	cs
 8000ba4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000ba8:	4770      	bx	lr
 8000baa:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bae:	bf3c      	itt	cc
 8000bb0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bb4:	4770      	bxcc	lr
 8000bb6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bba:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bbe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bc2:	4770      	bx	lr
 8000bc4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bc8:	bf16      	itet	ne
 8000bca:	4608      	movne	r0, r1
 8000bcc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bd0:	4601      	movne	r1, r0
 8000bd2:	0242      	lsls	r2, r0, #9
 8000bd4:	bf06      	itte	eq
 8000bd6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bda:	ea90 0f01 	teqeq	r0, r1
 8000bde:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000be2:	4770      	bx	lr

08000be4 <__aeabi_ui2f>:
 8000be4:	f04f 0300 	mov.w	r3, #0
 8000be8:	e004      	b.n	8000bf4 <__aeabi_i2f+0x8>
 8000bea:	bf00      	nop

08000bec <__aeabi_i2f>:
 8000bec:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000bf0:	bf48      	it	mi
 8000bf2:	4240      	negmi	r0, r0
 8000bf4:	ea5f 0c00 	movs.w	ip, r0
 8000bf8:	bf08      	it	eq
 8000bfa:	4770      	bxeq	lr
 8000bfc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c00:	4601      	mov	r1, r0
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	e01c      	b.n	8000c42 <__aeabi_l2f+0x2a>

08000c08 <__aeabi_ul2f>:
 8000c08:	ea50 0201 	orrs.w	r2, r0, r1
 8000c0c:	bf08      	it	eq
 8000c0e:	4770      	bxeq	lr
 8000c10:	f04f 0300 	mov.w	r3, #0
 8000c14:	e00a      	b.n	8000c2c <__aeabi_l2f+0x14>
 8000c16:	bf00      	nop

08000c18 <__aeabi_l2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c24:	d502      	bpl.n	8000c2c <__aeabi_l2f+0x14>
 8000c26:	4240      	negs	r0, r0
 8000c28:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c2c:	ea5f 0c01 	movs.w	ip, r1
 8000c30:	bf02      	ittt	eq
 8000c32:	4684      	moveq	ip, r0
 8000c34:	4601      	moveq	r1, r0
 8000c36:	2000      	moveq	r0, #0
 8000c38:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c3c:	bf08      	it	eq
 8000c3e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c42:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c46:	fabc f28c 	clz	r2, ip
 8000c4a:	3a08      	subs	r2, #8
 8000c4c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c50:	db10      	blt.n	8000c74 <__aeabi_l2f+0x5c>
 8000c52:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c56:	4463      	add	r3, ip
 8000c58:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c5c:	f1c2 0220 	rsb	r2, r2, #32
 8000c60:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c64:	fa20 f202 	lsr.w	r2, r0, r2
 8000c68:	eb43 0002 	adc.w	r0, r3, r2
 8000c6c:	bf08      	it	eq
 8000c6e:	f020 0001 	biceq.w	r0, r0, #1
 8000c72:	4770      	bx	lr
 8000c74:	f102 0220 	add.w	r2, r2, #32
 8000c78:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c7c:	f1c2 0220 	rsb	r2, r2, #32
 8000c80:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c84:	fa21 f202 	lsr.w	r2, r1, r2
 8000c88:	eb43 0002 	adc.w	r0, r3, r2
 8000c8c:	bf08      	it	eq
 8000c8e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_uldivmod>:
 8000c94:	b953      	cbnz	r3, 8000cac <__aeabi_uldivmod+0x18>
 8000c96:	b94a      	cbnz	r2, 8000cac <__aeabi_uldivmod+0x18>
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	bf08      	it	eq
 8000c9c:	2800      	cmpeq	r0, #0
 8000c9e:	bf1c      	itt	ne
 8000ca0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ca8:	f000 b96a 	b.w	8000f80 <__aeabi_idiv0>
 8000cac:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb4:	f000 f806 	bl	8000cc4 <__udivmoddi4>
 8000cb8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cbc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc0:	b004      	add	sp, #16
 8000cc2:	4770      	bx	lr

08000cc4 <__udivmoddi4>:
 8000cc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cc8:	9d08      	ldr	r5, [sp, #32]
 8000cca:	460c      	mov	r4, r1
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d14e      	bne.n	8000d6e <__udivmoddi4+0xaa>
 8000cd0:	4694      	mov	ip, r2
 8000cd2:	458c      	cmp	ip, r1
 8000cd4:	4686      	mov	lr, r0
 8000cd6:	fab2 f282 	clz	r2, r2
 8000cda:	d962      	bls.n	8000da2 <__udivmoddi4+0xde>
 8000cdc:	b14a      	cbz	r2, 8000cf2 <__udivmoddi4+0x2e>
 8000cde:	f1c2 0320 	rsb	r3, r2, #32
 8000ce2:	4091      	lsls	r1, r2
 8000ce4:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cec:	4319      	orrs	r1, r3
 8000cee:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cf2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cf6:	fa1f f68c 	uxth.w	r6, ip
 8000cfa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cfe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d02:	fb07 1114 	mls	r1, r7, r4, r1
 8000d06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0a:	fb04 f106 	mul.w	r1, r4, r6
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	d90a      	bls.n	8000d28 <__udivmoddi4+0x64>
 8000d12:	eb1c 0303 	adds.w	r3, ip, r3
 8000d16:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d1a:	f080 8112 	bcs.w	8000f42 <__udivmoddi4+0x27e>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 810f 	bls.w	8000f42 <__udivmoddi4+0x27e>
 8000d24:	3c02      	subs	r4, #2
 8000d26:	4463      	add	r3, ip
 8000d28:	1a59      	subs	r1, r3, r1
 8000d2a:	fa1f f38e 	uxth.w	r3, lr
 8000d2e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d32:	fb07 1110 	mls	r1, r7, r0, r1
 8000d36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3a:	fb00 f606 	mul.w	r6, r0, r6
 8000d3e:	429e      	cmp	r6, r3
 8000d40:	d90a      	bls.n	8000d58 <__udivmoddi4+0x94>
 8000d42:	eb1c 0303 	adds.w	r3, ip, r3
 8000d46:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d4a:	f080 80fc 	bcs.w	8000f46 <__udivmoddi4+0x282>
 8000d4e:	429e      	cmp	r6, r3
 8000d50:	f240 80f9 	bls.w	8000f46 <__udivmoddi4+0x282>
 8000d54:	4463      	add	r3, ip
 8000d56:	3802      	subs	r0, #2
 8000d58:	1b9b      	subs	r3, r3, r6
 8000d5a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d5e:	2100      	movs	r1, #0
 8000d60:	b11d      	cbz	r5, 8000d6a <__udivmoddi4+0xa6>
 8000d62:	40d3      	lsrs	r3, r2
 8000d64:	2200      	movs	r2, #0
 8000d66:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d905      	bls.n	8000d7e <__udivmoddi4+0xba>
 8000d72:	b10d      	cbz	r5, 8000d78 <__udivmoddi4+0xb4>
 8000d74:	e9c5 0100 	strd	r0, r1, [r5]
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4608      	mov	r0, r1
 8000d7c:	e7f5      	b.n	8000d6a <__udivmoddi4+0xa6>
 8000d7e:	fab3 f183 	clz	r1, r3
 8000d82:	2900      	cmp	r1, #0
 8000d84:	d146      	bne.n	8000e14 <__udivmoddi4+0x150>
 8000d86:	42a3      	cmp	r3, r4
 8000d88:	d302      	bcc.n	8000d90 <__udivmoddi4+0xcc>
 8000d8a:	4290      	cmp	r0, r2
 8000d8c:	f0c0 80f0 	bcc.w	8000f70 <__udivmoddi4+0x2ac>
 8000d90:	1a86      	subs	r6, r0, r2
 8000d92:	eb64 0303 	sbc.w	r3, r4, r3
 8000d96:	2001      	movs	r0, #1
 8000d98:	2d00      	cmp	r5, #0
 8000d9a:	d0e6      	beq.n	8000d6a <__udivmoddi4+0xa6>
 8000d9c:	e9c5 6300 	strd	r6, r3, [r5]
 8000da0:	e7e3      	b.n	8000d6a <__udivmoddi4+0xa6>
 8000da2:	2a00      	cmp	r2, #0
 8000da4:	f040 8090 	bne.w	8000ec8 <__udivmoddi4+0x204>
 8000da8:	eba1 040c 	sub.w	r4, r1, ip
 8000dac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000db0:	fa1f f78c 	uxth.w	r7, ip
 8000db4:	2101      	movs	r1, #1
 8000db6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dba:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dbe:	fb08 4416 	mls	r4, r8, r6, r4
 8000dc2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dc6:	fb07 f006 	mul.w	r0, r7, r6
 8000dca:	4298      	cmp	r0, r3
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0x11c>
 8000dce:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dd6:	d202      	bcs.n	8000dde <__udivmoddi4+0x11a>
 8000dd8:	4298      	cmp	r0, r3
 8000dda:	f200 80cd 	bhi.w	8000f78 <__udivmoddi4+0x2b4>
 8000dde:	4626      	mov	r6, r4
 8000de0:	1a1c      	subs	r4, r3, r0
 8000de2:	fa1f f38e 	uxth.w	r3, lr
 8000de6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dea:	fb08 4410 	mls	r4, r8, r0, r4
 8000dee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000df2:	fb00 f707 	mul.w	r7, r0, r7
 8000df6:	429f      	cmp	r7, r3
 8000df8:	d908      	bls.n	8000e0c <__udivmoddi4+0x148>
 8000dfa:	eb1c 0303 	adds.w	r3, ip, r3
 8000dfe:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x146>
 8000e04:	429f      	cmp	r7, r3
 8000e06:	f200 80b0 	bhi.w	8000f6a <__udivmoddi4+0x2a6>
 8000e0a:	4620      	mov	r0, r4
 8000e0c:	1bdb      	subs	r3, r3, r7
 8000e0e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e12:	e7a5      	b.n	8000d60 <__udivmoddi4+0x9c>
 8000e14:	f1c1 0620 	rsb	r6, r1, #32
 8000e18:	408b      	lsls	r3, r1
 8000e1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e1e:	431f      	orrs	r7, r3
 8000e20:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e24:	fa04 f301 	lsl.w	r3, r4, r1
 8000e28:	ea43 030c 	orr.w	r3, r3, ip
 8000e2c:	40f4      	lsrs	r4, r6
 8000e2e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e32:	0c38      	lsrs	r0, r7, #16
 8000e34:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e38:	fbb4 fef0 	udiv	lr, r4, r0
 8000e3c:	fa1f fc87 	uxth.w	ip, r7
 8000e40:	fb00 441e 	mls	r4, r0, lr, r4
 8000e44:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e48:	fb0e f90c 	mul.w	r9, lr, ip
 8000e4c:	45a1      	cmp	r9, r4
 8000e4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e52:	d90a      	bls.n	8000e6a <__udivmoddi4+0x1a6>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e5a:	f080 8084 	bcs.w	8000f66 <__udivmoddi4+0x2a2>
 8000e5e:	45a1      	cmp	r9, r4
 8000e60:	f240 8081 	bls.w	8000f66 <__udivmoddi4+0x2a2>
 8000e64:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e68:	443c      	add	r4, r7
 8000e6a:	eba4 0409 	sub.w	r4, r4, r9
 8000e6e:	fa1f f983 	uxth.w	r9, r3
 8000e72:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e76:	fb00 4413 	mls	r4, r0, r3, r4
 8000e7a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e7e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d907      	bls.n	8000e96 <__udivmoddi4+0x1d2>
 8000e86:	193c      	adds	r4, r7, r4
 8000e88:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e8c:	d267      	bcs.n	8000f5e <__udivmoddi4+0x29a>
 8000e8e:	45a4      	cmp	ip, r4
 8000e90:	d965      	bls.n	8000f5e <__udivmoddi4+0x29a>
 8000e92:	3b02      	subs	r3, #2
 8000e94:	443c      	add	r4, r7
 8000e96:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e9a:	fba0 9302 	umull	r9, r3, r0, r2
 8000e9e:	eba4 040c 	sub.w	r4, r4, ip
 8000ea2:	429c      	cmp	r4, r3
 8000ea4:	46ce      	mov	lr, r9
 8000ea6:	469c      	mov	ip, r3
 8000ea8:	d351      	bcc.n	8000f4e <__udivmoddi4+0x28a>
 8000eaa:	d04e      	beq.n	8000f4a <__udivmoddi4+0x286>
 8000eac:	b155      	cbz	r5, 8000ec4 <__udivmoddi4+0x200>
 8000eae:	ebb8 030e 	subs.w	r3, r8, lr
 8000eb2:	eb64 040c 	sbc.w	r4, r4, ip
 8000eb6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eba:	40cb      	lsrs	r3, r1
 8000ebc:	431e      	orrs	r6, r3
 8000ebe:	40cc      	lsrs	r4, r1
 8000ec0:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	e750      	b.n	8000d6a <__udivmoddi4+0xa6>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f103 	lsr.w	r1, r0, r3
 8000ed0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ed4:	fa24 f303 	lsr.w	r3, r4, r3
 8000ed8:	4094      	lsls	r4, r2
 8000eda:	430c      	orrs	r4, r1
 8000edc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ee0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ee4:	fa1f f78c 	uxth.w	r7, ip
 8000ee8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eec:	fb08 3110 	mls	r1, r8, r0, r3
 8000ef0:	0c23      	lsrs	r3, r4, #16
 8000ef2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ef6:	fb00 f107 	mul.w	r1, r0, r7
 8000efa:	4299      	cmp	r1, r3
 8000efc:	d908      	bls.n	8000f10 <__udivmoddi4+0x24c>
 8000efe:	eb1c 0303 	adds.w	r3, ip, r3
 8000f02:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f06:	d22c      	bcs.n	8000f62 <__udivmoddi4+0x29e>
 8000f08:	4299      	cmp	r1, r3
 8000f0a:	d92a      	bls.n	8000f62 <__udivmoddi4+0x29e>
 8000f0c:	3802      	subs	r0, #2
 8000f0e:	4463      	add	r3, ip
 8000f10:	1a5b      	subs	r3, r3, r1
 8000f12:	b2a4      	uxth	r4, r4
 8000f14:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f18:	fb08 3311 	mls	r3, r8, r1, r3
 8000f1c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f20:	fb01 f307 	mul.w	r3, r1, r7
 8000f24:	42a3      	cmp	r3, r4
 8000f26:	d908      	bls.n	8000f3a <__udivmoddi4+0x276>
 8000f28:	eb1c 0404 	adds.w	r4, ip, r4
 8000f2c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f30:	d213      	bcs.n	8000f5a <__udivmoddi4+0x296>
 8000f32:	42a3      	cmp	r3, r4
 8000f34:	d911      	bls.n	8000f5a <__udivmoddi4+0x296>
 8000f36:	3902      	subs	r1, #2
 8000f38:	4464      	add	r4, ip
 8000f3a:	1ae4      	subs	r4, r4, r3
 8000f3c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f40:	e739      	b.n	8000db6 <__udivmoddi4+0xf2>
 8000f42:	4604      	mov	r4, r0
 8000f44:	e6f0      	b.n	8000d28 <__udivmoddi4+0x64>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e706      	b.n	8000d58 <__udivmoddi4+0x94>
 8000f4a:	45c8      	cmp	r8, r9
 8000f4c:	d2ae      	bcs.n	8000eac <__udivmoddi4+0x1e8>
 8000f4e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f52:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f56:	3801      	subs	r0, #1
 8000f58:	e7a8      	b.n	8000eac <__udivmoddi4+0x1e8>
 8000f5a:	4631      	mov	r1, r6
 8000f5c:	e7ed      	b.n	8000f3a <__udivmoddi4+0x276>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	e799      	b.n	8000e96 <__udivmoddi4+0x1d2>
 8000f62:	4630      	mov	r0, r6
 8000f64:	e7d4      	b.n	8000f10 <__udivmoddi4+0x24c>
 8000f66:	46d6      	mov	lr, sl
 8000f68:	e77f      	b.n	8000e6a <__udivmoddi4+0x1a6>
 8000f6a:	4463      	add	r3, ip
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	e74d      	b.n	8000e0c <__udivmoddi4+0x148>
 8000f70:	4606      	mov	r6, r0
 8000f72:	4623      	mov	r3, r4
 8000f74:	4608      	mov	r0, r1
 8000f76:	e70f      	b.n	8000d98 <__udivmoddi4+0xd4>
 8000f78:	3e02      	subs	r6, #2
 8000f7a:	4463      	add	r3, ip
 8000f7c:	e730      	b.n	8000de0 <__udivmoddi4+0x11c>
 8000f7e:	bf00      	nop

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <LED_Init>:
};

GPIO_PinState cell_led_states[NUM_CELL_LEDS];

// Initialize all LEDs (set to OFF)
void LED_Init(void) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0

    for (uint8_t i = 0; i < NUM_LEDS; i++) {
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	73fb      	strb	r3, [r7, #15]
 8000f8e:	e00f      	b.n	8000fb0 <LED_Init+0x2c>
        HAL_GPIO_WritePin(leds[i].port, leds[i].pin, GPIO_PIN_RESET);
 8000f90:	7bfb      	ldrb	r3, [r7, #15]
 8000f92:	4a33      	ldr	r2, [pc, #204]	@ (8001060 <LED_Init+0xdc>)
 8000f94:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000f98:	7bfb      	ldrb	r3, [r7, #15]
 8000f9a:	4a31      	ldr	r2, [pc, #196]	@ (8001060 <LED_Init+0xdc>)
 8000f9c:	00db      	lsls	r3, r3, #3
 8000f9e:	4413      	add	r3, r2
 8000fa0:	889b      	ldrh	r3, [r3, #4]
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	f007 f9ff 	bl	80083a8 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < NUM_LEDS; i++) {
 8000faa:	7bfb      	ldrb	r3, [r7, #15]
 8000fac:	3301      	adds	r3, #1
 8000fae:	73fb      	strb	r3, [r7, #15]
 8000fb0:	7bfb      	ldrb	r3, [r7, #15]
 8000fb2:	2b09      	cmp	r3, #9
 8000fb4:	d9ec      	bls.n	8000f90 <LED_Init+0xc>
    }

    for (uint8_t i = 0; i < NUM_COMM_LEDS; i++) {
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	73bb      	strb	r3, [r7, #14]
 8000fba:	e00f      	b.n	8000fdc <LED_Init+0x58>
        HAL_GPIO_WritePin(comm_leds[i].port, comm_leds[i].pin, GPIO_PIN_RESET);
 8000fbc:	7bbb      	ldrb	r3, [r7, #14]
 8000fbe:	4a29      	ldr	r2, [pc, #164]	@ (8001064 <LED_Init+0xe0>)
 8000fc0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000fc4:	7bbb      	ldrb	r3, [r7, #14]
 8000fc6:	4a27      	ldr	r2, [pc, #156]	@ (8001064 <LED_Init+0xe0>)
 8000fc8:	00db      	lsls	r3, r3, #3
 8000fca:	4413      	add	r3, r2
 8000fcc:	889b      	ldrh	r3, [r3, #4]
 8000fce:	2200      	movs	r2, #0
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	f007 f9e9 	bl	80083a8 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < NUM_COMM_LEDS; i++) {
 8000fd6:	7bbb      	ldrb	r3, [r7, #14]
 8000fd8:	3301      	adds	r3, #1
 8000fda:	73bb      	strb	r3, [r7, #14]
 8000fdc:	7bbb      	ldrb	r3, [r7, #14]
 8000fde:	2b03      	cmp	r3, #3
 8000fe0:	d9ec      	bls.n	8000fbc <LED_Init+0x38>
    }

    for (uint8_t i = 0; i < NUM_TEMP_LEDS; i++) {
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	737b      	strb	r3, [r7, #13]
 8000fe6:	e00f      	b.n	8001008 <LED_Init+0x84>
        HAL_GPIO_WritePin(temp_leds[i].port, temp_leds[i].pin, GPIO_PIN_SET); // Active low
 8000fe8:	7b7b      	ldrb	r3, [r7, #13]
 8000fea:	4a1f      	ldr	r2, [pc, #124]	@ (8001068 <LED_Init+0xe4>)
 8000fec:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000ff0:	7b7b      	ldrb	r3, [r7, #13]
 8000ff2:	4a1d      	ldr	r2, [pc, #116]	@ (8001068 <LED_Init+0xe4>)
 8000ff4:	00db      	lsls	r3, r3, #3
 8000ff6:	4413      	add	r3, r2
 8000ff8:	889b      	ldrh	r3, [r3, #4]
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	f007 f9d3 	bl	80083a8 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < NUM_TEMP_LEDS; i++) {
 8001002:	7b7b      	ldrb	r3, [r7, #13]
 8001004:	3301      	adds	r3, #1
 8001006:	737b      	strb	r3, [r7, #13]
 8001008:	7b7b      	ldrb	r3, [r7, #13]
 800100a:	2b05      	cmp	r3, #5
 800100c:	d9ec      	bls.n	8000fe8 <LED_Init+0x64>
    }

    // Initialize cell LED states and set hardware LEDs to OFF
    for (uint8_t i = 0; i < NUM_CELL_LEDS; i++) {
 800100e:	2300      	movs	r3, #0
 8001010:	733b      	strb	r3, [r7, #12]
 8001012:	e01d      	b.n	8001050 <LED_Init+0xcc>
        cell_led_states[i] = GPIO_PIN_SET; // Assume LEDs are off (active-low logic)
 8001014:	7b3b      	ldrb	r3, [r7, #12]
 8001016:	4a15      	ldr	r2, [pc, #84]	@ (800106c <LED_Init+0xe8>)
 8001018:	2101      	movs	r1, #1
 800101a:	54d1      	strb	r1, [r2, r3]
        I2C_HandleTypeDef *i2c_handle = cell_leds[i].i2c_handle;
 800101c:	7b3b      	ldrb	r3, [r7, #12]
 800101e:	4a14      	ldr	r2, [pc, #80]	@ (8001070 <LED_Init+0xec>)
 8001020:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001024:	60bb      	str	r3, [r7, #8]
        uint8_t expander_id = cell_leds[i].expander_id;
 8001026:	7b3b      	ldrb	r3, [r7, #12]
 8001028:	4a11      	ldr	r2, [pc, #68]	@ (8001070 <LED_Init+0xec>)
 800102a:	00db      	lsls	r3, r3, #3
 800102c:	4413      	add	r3, r2
 800102e:	791b      	ldrb	r3, [r3, #4]
 8001030:	71fb      	strb	r3, [r7, #7]
        uint16_t pin = cell_leds[i].pin;
 8001032:	7b3b      	ldrb	r3, [r7, #12]
 8001034:	4a0e      	ldr	r2, [pc, #56]	@ (8001070 <LED_Init+0xec>)
 8001036:	00db      	lsls	r3, r3, #3
 8001038:	4413      	add	r3, r2
 800103a:	88db      	ldrh	r3, [r3, #6]
 800103c:	80bb      	strh	r3, [r7, #4]

        // Ensure LEDs are turned off at initialization
        Expander_SetPinState(i2c_handle, expander_id, pin, GPIO_PIN_SET); // Active low
 800103e:	88ba      	ldrh	r2, [r7, #4]
 8001040:	79f9      	ldrb	r1, [r7, #7]
 8001042:	2301      	movs	r3, #1
 8001044:	68b8      	ldr	r0, [r7, #8]
 8001046:	f002 fd0d 	bl	8003a64 <Expander_SetPinState>
    for (uint8_t i = 0; i < NUM_CELL_LEDS; i++) {
 800104a:	7b3b      	ldrb	r3, [r7, #12]
 800104c:	3301      	adds	r3, #1
 800104e:	733b      	strb	r3, [r7, #12]
 8001050:	7b3b      	ldrb	r3, [r7, #12]
 8001052:	2b17      	cmp	r3, #23
 8001054:	d9de      	bls.n	8001014 <LED_Init+0x90>
    }

}
 8001056:	bf00      	nop
 8001058:	bf00      	nop
 800105a:	3710      	adds	r7, #16
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	20000000 	.word	0x20000000
 8001064:	20000050 	.word	0x20000050
 8001068:	20000070 	.word	0x20000070
 800106c:	20000a28 	.word	0x20000a28
 8001070:	200000a0 	.word	0x200000a0

08001074 <LED_Toggle>:
        HAL_GPIO_WritePin(leds[led - 1].port, leds[led - 1].pin, (state == High) ? GPIO_PIN_SET : GPIO_PIN_RESET);
    }
}

// Toggle a specific LED
void LED_Toggle(LED_ID led) {
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	71fb      	strb	r3, [r7, #7]
    if (led <= NUM_LEDS) {
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	2b0a      	cmp	r3, #10
 8001082:	d80e      	bhi.n	80010a2 <LED_Toggle+0x2e>
        HAL_GPIO_TogglePin(leds[led - 1].port, leds[led - 1].pin);
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	3b01      	subs	r3, #1
 8001088:	4a08      	ldr	r2, [pc, #32]	@ (80010ac <LED_Toggle+0x38>)
 800108a:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	3b01      	subs	r3, #1
 8001092:	4906      	ldr	r1, [pc, #24]	@ (80010ac <LED_Toggle+0x38>)
 8001094:	00db      	lsls	r3, r3, #3
 8001096:	440b      	add	r3, r1
 8001098:	889b      	ldrh	r3, [r3, #4]
 800109a:	4619      	mov	r1, r3
 800109c:	4610      	mov	r0, r2
 800109e:	f007 f99c 	bl	80083da <HAL_GPIO_TogglePin>
    }
}
 80010a2:	bf00      	nop
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	20000000 	.word	0x20000000

080010b0 <Push_ButtonHandler>:

    return id;
}

void Push_ButtonHandler(uint16_t GPIO_Pin)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	80fb      	strh	r3, [r7, #6]
    currentTime = HAL_GetTick();
 80010ba:	f006 fac1 	bl	8007640 <HAL_GetTick>
 80010be:	4603      	mov	r3, r0
 80010c0:	4a14      	ldr	r2, [pc, #80]	@ (8001114 <Push_ButtonHandler+0x64>)
 80010c2:	6013      	str	r3, [r2, #0]

    for(int j = 0; j < 4; j++) {
 80010c4:	2300      	movs	r3, #0
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	e01c      	b.n	8001104 <Push_ButtonHandler+0x54>
        if((GPIO_Pin == BUTTON_PINS[j]) && (currentTime - previousTime > 150)) {
 80010ca:	4a13      	ldr	r2, [pc, #76]	@ (8001118 <Push_ButtonHandler+0x68>)
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010d2:	88fa      	ldrh	r2, [r7, #6]
 80010d4:	429a      	cmp	r2, r3
 80010d6:	d112      	bne.n	80010fe <Push_ButtonHandler+0x4e>
 80010d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001114 <Push_ButtonHandler+0x64>)
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	4b0f      	ldr	r3, [pc, #60]	@ (800111c <Push_ButtonHandler+0x6c>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	2b96      	cmp	r3, #150	@ 0x96
 80010e4:	d90b      	bls.n	80010fe <Push_ButtonHandler+0x4e>
//        	Menu_Handler(j);
            LED_Toggle(j+1);  // Keep your existing LED toggle
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	3301      	adds	r3, #1
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff ffc0 	bl	8001074 <LED_Toggle>
            previousTime = currentTime;
 80010f4:	4b07      	ldr	r3, [pc, #28]	@ (8001114 <Push_ButtonHandler+0x64>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a08      	ldr	r2, [pc, #32]	@ (800111c <Push_ButtonHandler+0x6c>)
 80010fa:	6013      	str	r3, [r2, #0]
            break;
 80010fc:	e006      	b.n	800110c <Push_ButtonHandler+0x5c>
    for(int j = 0; j < 4; j++) {
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	3301      	adds	r3, #1
 8001102:	60fb      	str	r3, [r7, #12]
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	2b03      	cmp	r3, #3
 8001108:	dddf      	ble.n	80010ca <Push_ButtonHandler+0x1a>
        }
    }
}
 800110a:	bf00      	nop
 800110c:	bf00      	nop
 800110e:	3710      	adds	r7, #16
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	20000a20 	.word	0x20000a20
 8001118:	0800c414 	.word	0x0800c414
 800111c:	20000a24 	.word	0x20000a24

08001120 <intToBinary>:
uint8_t misoCell11Res1 [2];
uint8_t misoCell11Res2 [2];
uint8_t misoCell11Res3 [2];


void intToBinary(int num, int *binaryArray) {
 8001120:	b480      	push	{r7}
 8001122:	b085      	sub	sp, #20
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
		    for (int i = 0; i < 10; i++) {
 800112a:	2300      	movs	r3, #0
 800112c:	60fb      	str	r3, [r7, #12]
 800112e:	e00e      	b.n	800114e <intToBinary+0x2e>
		        binaryArray[15 - i] = (num >> i) & 1;
 8001130:	687a      	ldr	r2, [r7, #4]
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	411a      	asrs	r2, r3
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	f1c3 030f 	rsb	r3, r3, #15
 800113c:	009b      	lsls	r3, r3, #2
 800113e:	6839      	ldr	r1, [r7, #0]
 8001140:	440b      	add	r3, r1
 8001142:	f002 0201 	and.w	r2, r2, #1
 8001146:	601a      	str	r2, [r3, #0]
		    for (int i = 0; i < 10; i++) {
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	3301      	adds	r3, #1
 800114c:	60fb      	str	r3, [r7, #12]
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	2b09      	cmp	r3, #9
 8001152:	dded      	ble.n	8001130 <intToBinary+0x10>
		    }
		}
 8001154:	bf00      	nop
 8001156:	bf00      	nop
 8001158:	3714      	adds	r7, #20
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr

08001162 <assignBytes>:

void assignBytes(int *resArray, uint8_t *r) {
 8001162:	b480      	push	{r7}
 8001164:	b085      	sub	sp, #20
 8001166:	af00      	add	r7, sp, #0
 8001168:	6078      	str	r0, [r7, #4]
 800116a:	6039      	str	r1, [r7, #0]
		    r[0] = 0;
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	2200      	movs	r2, #0
 8001170:	701a      	strb	r2, [r3, #0]
		    r[1] = 0;
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	3301      	adds	r3, #1
 8001176:	2200      	movs	r2, #0
 8001178:	701a      	strb	r2, [r3, #0]

		    for (int i = 0; i < 8; i++) {
 800117a:	2300      	movs	r3, #0
 800117c:	60fb      	str	r3, [r7, #12]
 800117e:	e02b      	b.n	80011d8 <assignBytes+0x76>

		        r[0] |= (resArray[i] << (7 - i));
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	b25a      	sxtb	r2, r3
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	009b      	lsls	r3, r3, #2
 800118a:	6879      	ldr	r1, [r7, #4]
 800118c:	440b      	add	r3, r1
 800118e:	6819      	ldr	r1, [r3, #0]
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	f1c3 0307 	rsb	r3, r3, #7
 8001196:	fa01 f303 	lsl.w	r3, r1, r3
 800119a:	b25b      	sxtb	r3, r3
 800119c:	4313      	orrs	r3, r2
 800119e:	b25b      	sxtb	r3, r3
 80011a0:	b2da      	uxtb	r2, r3
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	701a      	strb	r2, [r3, #0]
		        r[1] |= (resArray[i + 8] << (7 - i));
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	3301      	adds	r3, #1
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	b25a      	sxtb	r2, r3
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	3308      	adds	r3, #8
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	6879      	ldr	r1, [r7, #4]
 80011b6:	440b      	add	r3, r1
 80011b8:	6819      	ldr	r1, [r3, #0]
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	f1c3 0307 	rsb	r3, r3, #7
 80011c0:	fa01 f303 	lsl.w	r3, r1, r3
 80011c4:	b25b      	sxtb	r3, r3
 80011c6:	4313      	orrs	r3, r2
 80011c8:	b25a      	sxtb	r2, r3
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	3301      	adds	r3, #1
 80011ce:	b2d2      	uxtb	r2, r2
 80011d0:	701a      	strb	r2, [r3, #0]
		    for (int i = 0; i < 8; i++) {
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	3301      	adds	r3, #1
 80011d6:	60fb      	str	r3, [r7, #12]
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	2b07      	cmp	r3, #7
 80011dc:	ddd0      	ble.n	8001180 <assignBytes+0x1e>
		    }
		}
 80011de:	bf00      	nop
 80011e0:	bf00      	nop
 80011e2:	3714      	adds	r7, #20
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr

080011ec <cell12_Temp_01_Set>:
		}
		return true;

	}

void cell12_Temp_01_Set(float resistance){
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b096      	sub	sp, #88	@ 0x58
 80011f0:	af02      	add	r7, sp, #8
 80011f2:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f7ff f95c 	bl	80004b4 <__aeabi_f2d>
 80011fc:	f04f 0200 	mov.w	r2, #0
 8001200:	4b4c      	ldr	r3, [pc, #304]	@ (8001334 <cell12_Temp_01_Set+0x148>)
 8001202:	f7ff fad9 	bl	80007b8 <__aeabi_ddiv>
 8001206:	4602      	mov	r2, r0
 8001208:	460b      	mov	r3, r1
 800120a:	4610      	mov	r0, r2
 800120c:	4619      	mov	r1, r3
 800120e:	f04f 0200 	mov.w	r2, #0
 8001212:	4b49      	ldr	r3, [pc, #292]	@ (8001338 <cell12_Temp_01_Set+0x14c>)
 8001214:	f7ff f9a6 	bl	8000564 <__aeabi_dmul>
 8001218:	4602      	mov	r2, r0
 800121a:	460b      	mov	r3, r1
 800121c:	4610      	mov	r0, r2
 800121e:	4619      	mov	r1, r3
 8001220:	f7ff fbb2 	bl	8000988 <__aeabi_d2iz>
 8001224:	4603      	mov	r3, r0
 8001226:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8001228:	f107 030c 	add.w	r3, r7, #12
 800122c:	2240      	movs	r2, #64	@ 0x40
 800122e:	2100      	movs	r1, #0
 8001230:	4618      	mov	r0, r3
 8001232:	f00b f827 	bl	800c284 <memset>
 8001236:	2301      	movs	r3, #1
 8001238:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 800123a:	f107 030c 	add.w	r3, r7, #12
 800123e:	4619      	mov	r1, r3
 8001240:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001242:	f7ff ff6d 	bl	8001120 <intToBinary>
	assignBytes(resArray, resByteArray);
 8001246:	f107 0208 	add.w	r2, r7, #8
 800124a:	f107 030c 	add.w	r3, r7, #12
 800124e:	4611      	mov	r1, r2
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff ff86 	bl	8001162 <assignBytes>
	HAL_GPIO_WritePin(CELL12_TEMP_01_LED_GPIO_Port, CELL12_TEMP_01_LED_Pin, GPIO_PIN_SET);
 8001256:	2201      	movs	r2, #1
 8001258:	2101      	movs	r1, #1
 800125a:	4838      	ldr	r0, [pc, #224]	@ (800133c <cell12_Temp_01_Set+0x150>)
 800125c:	f007 f8a4 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001260:	200a      	movs	r0, #10
 8001262:	f006 f9f9 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8001266:	2201      	movs	r2, #1
 8001268:	2102      	movs	r1, #2
 800126a:	4835      	ldr	r0, [pc, #212]	@ (8001340 <cell12_Temp_01_Set+0x154>)
 800126c:	f007 f89c 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001270:	200a      	movs	r0, #10
 8001272:	f006 f9f1 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8001276:	2200      	movs	r2, #0
 8001278:	2102      	movs	r1, #2
 800127a:	4831      	ldr	r0, [pc, #196]	@ (8001340 <cell12_Temp_01_Set+0x154>)
 800127c:	f007 f894 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 8001280:	f04f 33ff 	mov.w	r3, #4294967295
 8001284:	2202      	movs	r2, #2
 8001286:	492f      	ldr	r1, [pc, #188]	@ (8001344 <cell12_Temp_01_Set+0x158>)
 8001288:	482f      	ldr	r0, [pc, #188]	@ (8001348 <cell12_Temp_01_Set+0x15c>)
 800128a:	f008 feaa 	bl	8009fe2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 800128e:	2201      	movs	r2, #1
 8001290:	2102      	movs	r1, #2
 8001292:	482b      	ldr	r0, [pc, #172]	@ (8001340 <cell12_Temp_01_Set+0x154>)
 8001294:	f007 f888 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001298:	200a      	movs	r0, #10
 800129a:	f006 f9dd 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 800129e:	2200      	movs	r2, #0
 80012a0:	2102      	movs	r1, #2
 80012a2:	4827      	ldr	r0, [pc, #156]	@ (8001340 <cell12_Temp_01_Set+0x154>)
 80012a4:	f007 f880 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 80012a8:	f04f 33ff 	mov.w	r3, #4294967295
 80012ac:	2202      	movs	r2, #2
 80012ae:	4927      	ldr	r1, [pc, #156]	@ (800134c <cell12_Temp_01_Set+0x160>)
 80012b0:	4825      	ldr	r0, [pc, #148]	@ (8001348 <cell12_Temp_01_Set+0x15c>)
 80012b2:	f008 fe96 	bl	8009fe2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 80012b6:	2201      	movs	r2, #1
 80012b8:	2102      	movs	r1, #2
 80012ba:	4821      	ldr	r0, [pc, #132]	@ (8001340 <cell12_Temp_01_Set+0x154>)
 80012bc:	f007 f874 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80012c0:	200a      	movs	r0, #10
 80012c2:	f006 f9c9 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 80012c6:	2200      	movs	r2, #0
 80012c8:	2102      	movs	r1, #2
 80012ca:	481d      	ldr	r0, [pc, #116]	@ (8001340 <cell12_Temp_01_Set+0x154>)
 80012cc:	f007 f86c 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 80012d0:	f107 0108 	add.w	r1, r7, #8
 80012d4:	f04f 33ff 	mov.w	r3, #4294967295
 80012d8:	2202      	movs	r2, #2
 80012da:	481b      	ldr	r0, [pc, #108]	@ (8001348 <cell12_Temp_01_Set+0x15c>)
 80012dc:	f008 fe81 	bl	8009fe2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 80012e0:	2201      	movs	r2, #1
 80012e2:	2102      	movs	r1, #2
 80012e4:	4816      	ldr	r0, [pc, #88]	@ (8001340 <cell12_Temp_01_Set+0x154>)
 80012e6:	f007 f85f 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80012ea:	200a      	movs	r0, #10
 80012ec:	f006 f9b4 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 80012f0:	2200      	movs	r2, #0
 80012f2:	2102      	movs	r1, #2
 80012f4:	4812      	ldr	r0, [pc, #72]	@ (8001340 <cell12_Temp_01_Set+0x154>)
 80012f6:	f007 f857 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 80012fa:	f04f 33ff 	mov.w	r3, #4294967295
 80012fe:	9300      	str	r3, [sp, #0]
 8001300:	2302      	movs	r3, #2
 8001302:	4a13      	ldr	r2, [pc, #76]	@ (8001350 <cell12_Temp_01_Set+0x164>)
 8001304:	4913      	ldr	r1, [pc, #76]	@ (8001354 <cell12_Temp_01_Set+0x168>)
 8001306:	4810      	ldr	r0, [pc, #64]	@ (8001348 <cell12_Temp_01_Set+0x15c>)
 8001308:	f008 ffaf 	bl	800a26a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 800130c:	2201      	movs	r2, #1
 800130e:	2102      	movs	r1, #2
 8001310:	480b      	ldr	r0, [pc, #44]	@ (8001340 <cell12_Temp_01_Set+0x154>)
 8001312:	f007 f849 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001316:	200a      	movs	r0, #10
 8001318:	f006 f99e 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(CELL12_TEMP_01_LED_GPIO_Port, CELL12_TEMP_01_LED_Pin, GPIO_PIN_RESET);
 800131c:	2200      	movs	r2, #0
 800131e:	2101      	movs	r1, #1
 8001320:	4806      	ldr	r0, [pc, #24]	@ (800133c <cell12_Temp_01_Set+0x150>)
 8001322:	f007 f841 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001326:	200a      	movs	r0, #10
 8001328:	f006 f996 	bl	8007658 <HAL_Delay>

}
 800132c:	bf00      	nop
 800132e:	3750      	adds	r7, #80	@ 0x50
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	40490000 	.word	0x40490000
 8001338:	40900000 	.word	0x40900000
 800133c:	40020000 	.word	0x40020000
 8001340:	40020800 	.word	0x40020800
 8001344:	20000a40 	.word	0x20000a40
 8001348:	2000194c 	.word	0x2000194c
 800134c:	20000160 	.word	0x20000160
 8001350:	20000a44 	.word	0x20000a44
 8001354:	20000164 	.word	0x20000164

08001358 <cell12_Temp_02_Set>:

void cell12_Temp_02_Set(float resistance){
 8001358:	b580      	push	{r7, lr}
 800135a:	b096      	sub	sp, #88	@ 0x58
 800135c:	af02      	add	r7, sp, #8
 800135e:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f7ff f8a6 	bl	80004b4 <__aeabi_f2d>
 8001368:	f04f 0200 	mov.w	r2, #0
 800136c:	4b51      	ldr	r3, [pc, #324]	@ (80014b4 <cell12_Temp_02_Set+0x15c>)
 800136e:	f7ff fa23 	bl	80007b8 <__aeabi_ddiv>
 8001372:	4602      	mov	r2, r0
 8001374:	460b      	mov	r3, r1
 8001376:	4610      	mov	r0, r2
 8001378:	4619      	mov	r1, r3
 800137a:	f04f 0200 	mov.w	r2, #0
 800137e:	4b4e      	ldr	r3, [pc, #312]	@ (80014b8 <cell12_Temp_02_Set+0x160>)
 8001380:	f7ff f8f0 	bl	8000564 <__aeabi_dmul>
 8001384:	4602      	mov	r2, r0
 8001386:	460b      	mov	r3, r1
 8001388:	4610      	mov	r0, r2
 800138a:	4619      	mov	r1, r3
 800138c:	f7ff fafc 	bl	8000988 <__aeabi_d2iz>
 8001390:	4603      	mov	r3, r0
 8001392:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8001394:	f107 030c 	add.w	r3, r7, #12
 8001398:	2240      	movs	r2, #64	@ 0x40
 800139a:	2100      	movs	r1, #0
 800139c:	4618      	mov	r0, r3
 800139e:	f00a ff71 	bl	800c284 <memset>
 80013a2:	2301      	movs	r3, #1
 80013a4:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 80013a6:	f107 030c 	add.w	r3, r7, #12
 80013aa:	4619      	mov	r1, r3
 80013ac:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80013ae:	f7ff feb7 	bl	8001120 <intToBinary>
	assignBytes(resArray, resByteArray);
 80013b2:	f107 0208 	add.w	r2, r7, #8
 80013b6:	f107 030c 	add.w	r3, r7, #12
 80013ba:	4611      	mov	r1, r2
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff fed0 	bl	8001162 <assignBytes>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_02_LED_Pin, GPIO_PIN_SET);
 80013c2:	2201      	movs	r2, #1
 80013c4:	2101      	movs	r1, #1
 80013c6:	483d      	ldr	r0, [pc, #244]	@ (80014bc <cell12_Temp_02_Set+0x164>)
 80013c8:	f006 ffee 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80013cc:	200a      	movs	r0, #10
 80013ce:	f006 f943 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 80013d2:	2201      	movs	r2, #1
 80013d4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013d8:	4839      	ldr	r0, [pc, #228]	@ (80014c0 <cell12_Temp_02_Set+0x168>)
 80013da:	f006 ffe5 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80013de:	200a      	movs	r0, #10
 80013e0:	f006 f93a 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 80013e4:	2200      	movs	r2, #0
 80013e6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013ea:	4835      	ldr	r0, [pc, #212]	@ (80014c0 <cell12_Temp_02_Set+0x168>)
 80013ec:	f006 ffdc 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 80013f0:	f04f 33ff 	mov.w	r3, #4294967295
 80013f4:	2202      	movs	r2, #2
 80013f6:	4933      	ldr	r1, [pc, #204]	@ (80014c4 <cell12_Temp_02_Set+0x16c>)
 80013f8:	4833      	ldr	r0, [pc, #204]	@ (80014c8 <cell12_Temp_02_Set+0x170>)
 80013fa:	f008 fdf2 	bl	8009fe2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 80013fe:	2201      	movs	r2, #1
 8001400:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001404:	482e      	ldr	r0, [pc, #184]	@ (80014c0 <cell12_Temp_02_Set+0x168>)
 8001406:	f006 ffcf 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800140a:	200a      	movs	r0, #10
 800140c:	f006 f924 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8001410:	2200      	movs	r2, #0
 8001412:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001416:	482a      	ldr	r0, [pc, #168]	@ (80014c0 <cell12_Temp_02_Set+0x168>)
 8001418:	f006 ffc6 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 800141c:	f04f 33ff 	mov.w	r3, #4294967295
 8001420:	2202      	movs	r2, #2
 8001422:	492a      	ldr	r1, [pc, #168]	@ (80014cc <cell12_Temp_02_Set+0x174>)
 8001424:	4828      	ldr	r0, [pc, #160]	@ (80014c8 <cell12_Temp_02_Set+0x170>)
 8001426:	f008 fddc 	bl	8009fe2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 800142a:	2201      	movs	r2, #1
 800142c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001430:	4823      	ldr	r0, [pc, #140]	@ (80014c0 <cell12_Temp_02_Set+0x168>)
 8001432:	f006 ffb9 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001436:	200a      	movs	r0, #10
 8001438:	f006 f90e 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 800143c:	2200      	movs	r2, #0
 800143e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001442:	481f      	ldr	r0, [pc, #124]	@ (80014c0 <cell12_Temp_02_Set+0x168>)
 8001444:	f006 ffb0 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8001448:	f107 0108 	add.w	r1, r7, #8
 800144c:	f04f 33ff 	mov.w	r3, #4294967295
 8001450:	2202      	movs	r2, #2
 8001452:	481d      	ldr	r0, [pc, #116]	@ (80014c8 <cell12_Temp_02_Set+0x170>)
 8001454:	f008 fdc5 	bl	8009fe2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8001458:	2201      	movs	r2, #1
 800145a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800145e:	4818      	ldr	r0, [pc, #96]	@ (80014c0 <cell12_Temp_02_Set+0x168>)
 8001460:	f006 ffa2 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001464:	200a      	movs	r0, #10
 8001466:	f006 f8f7 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 800146a:	2200      	movs	r2, #0
 800146c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001470:	4813      	ldr	r0, [pc, #76]	@ (80014c0 <cell12_Temp_02_Set+0x168>)
 8001472:	f006 ff99 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 8001476:	f04f 33ff 	mov.w	r3, #4294967295
 800147a:	9300      	str	r3, [sp, #0]
 800147c:	2302      	movs	r3, #2
 800147e:	4a14      	ldr	r2, [pc, #80]	@ (80014d0 <cell12_Temp_02_Set+0x178>)
 8001480:	4914      	ldr	r1, [pc, #80]	@ (80014d4 <cell12_Temp_02_Set+0x17c>)
 8001482:	4811      	ldr	r0, [pc, #68]	@ (80014c8 <cell12_Temp_02_Set+0x170>)
 8001484:	f008 fef1 	bl	800a26a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8001488:	2201      	movs	r2, #1
 800148a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800148e:	480c      	ldr	r0, [pc, #48]	@ (80014c0 <cell12_Temp_02_Set+0x168>)
 8001490:	f006 ff8a 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001494:	200a      	movs	r0, #10
 8001496:	f006 f8df 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_02_LED_Pin, GPIO_PIN_RESET);
 800149a:	2200      	movs	r2, #0
 800149c:	2101      	movs	r1, #1
 800149e:	4807      	ldr	r0, [pc, #28]	@ (80014bc <cell12_Temp_02_Set+0x164>)
 80014a0:	f006 ff82 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80014a4:	200a      	movs	r0, #10
 80014a6:	f006 f8d7 	bl	8007658 <HAL_Delay>

}
 80014aa:	bf00      	nop
 80014ac:	3750      	adds	r7, #80	@ 0x50
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40490000 	.word	0x40490000
 80014b8:	40900000 	.word	0x40900000
 80014bc:	40020800 	.word	0x40020800
 80014c0:	40021400 	.word	0x40021400
 80014c4:	20000a40 	.word	0x20000a40
 80014c8:	2000194c 	.word	0x2000194c
 80014cc:	20000160 	.word	0x20000160
 80014d0:	20000a44 	.word	0x20000a44
 80014d4:	20000164 	.word	0x20000164

080014d8 <cell12_Temp_03_Set>:

void cell12_Temp_03_Set(float resistance){
 80014d8:	b580      	push	{r7, lr}
 80014da:	b096      	sub	sp, #88	@ 0x58
 80014dc:	af02      	add	r7, sp, #8
 80014de:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f7fe ffe6 	bl	80004b4 <__aeabi_f2d>
 80014e8:	f04f 0200 	mov.w	r2, #0
 80014ec:	4b4d      	ldr	r3, [pc, #308]	@ (8001624 <cell12_Temp_03_Set+0x14c>)
 80014ee:	f7ff f963 	bl	80007b8 <__aeabi_ddiv>
 80014f2:	4602      	mov	r2, r0
 80014f4:	460b      	mov	r3, r1
 80014f6:	4610      	mov	r0, r2
 80014f8:	4619      	mov	r1, r3
 80014fa:	f04f 0200 	mov.w	r2, #0
 80014fe:	4b4a      	ldr	r3, [pc, #296]	@ (8001628 <cell12_Temp_03_Set+0x150>)
 8001500:	f7ff f830 	bl	8000564 <__aeabi_dmul>
 8001504:	4602      	mov	r2, r0
 8001506:	460b      	mov	r3, r1
 8001508:	4610      	mov	r0, r2
 800150a:	4619      	mov	r1, r3
 800150c:	f7ff fa3c 	bl	8000988 <__aeabi_d2iz>
 8001510:	4603      	mov	r3, r0
 8001512:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8001514:	f107 030c 	add.w	r3, r7, #12
 8001518:	2240      	movs	r2, #64	@ 0x40
 800151a:	2100      	movs	r1, #0
 800151c:	4618      	mov	r0, r3
 800151e:	f00a feb1 	bl	800c284 <memset>
 8001522:	2301      	movs	r3, #1
 8001524:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 8001526:	f107 030c 	add.w	r3, r7, #12
 800152a:	4619      	mov	r1, r3
 800152c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800152e:	f7ff fdf7 	bl	8001120 <intToBinary>
	assignBytes(resArray, resByteArray);
 8001532:	f107 0208 	add.w	r2, r7, #8
 8001536:	f107 030c 	add.w	r3, r7, #12
 800153a:	4611      	mov	r1, r2
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff fe10 	bl	8001162 <assignBytes>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_LED_Pin, GPIO_PIN_SET);
 8001542:	2201      	movs	r2, #1
 8001544:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001548:	4838      	ldr	r0, [pc, #224]	@ (800162c <cell12_Temp_03_Set+0x154>)
 800154a:	f006 ff2d 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800154e:	200a      	movs	r0, #10
 8001550:	f006 f882 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8001554:	2201      	movs	r2, #1
 8001556:	2140      	movs	r1, #64	@ 0x40
 8001558:	4834      	ldr	r0, [pc, #208]	@ (800162c <cell12_Temp_03_Set+0x154>)
 800155a:	f006 ff25 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800155e:	200a      	movs	r0, #10
 8001560:	f006 f87a 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8001564:	2200      	movs	r2, #0
 8001566:	2140      	movs	r1, #64	@ 0x40
 8001568:	4830      	ldr	r0, [pc, #192]	@ (800162c <cell12_Temp_03_Set+0x154>)
 800156a:	f006 ff1d 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 800156e:	f04f 33ff 	mov.w	r3, #4294967295
 8001572:	2202      	movs	r2, #2
 8001574:	492e      	ldr	r1, [pc, #184]	@ (8001630 <cell12_Temp_03_Set+0x158>)
 8001576:	482f      	ldr	r0, [pc, #188]	@ (8001634 <cell12_Temp_03_Set+0x15c>)
 8001578:	f008 fd33 	bl	8009fe2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 800157c:	2201      	movs	r2, #1
 800157e:	2140      	movs	r1, #64	@ 0x40
 8001580:	482a      	ldr	r0, [pc, #168]	@ (800162c <cell12_Temp_03_Set+0x154>)
 8001582:	f006 ff11 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001586:	200a      	movs	r0, #10
 8001588:	f006 f866 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 800158c:	2200      	movs	r2, #0
 800158e:	2140      	movs	r1, #64	@ 0x40
 8001590:	4826      	ldr	r0, [pc, #152]	@ (800162c <cell12_Temp_03_Set+0x154>)
 8001592:	f006 ff09 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 8001596:	f04f 33ff 	mov.w	r3, #4294967295
 800159a:	2202      	movs	r2, #2
 800159c:	4926      	ldr	r1, [pc, #152]	@ (8001638 <cell12_Temp_03_Set+0x160>)
 800159e:	4825      	ldr	r0, [pc, #148]	@ (8001634 <cell12_Temp_03_Set+0x15c>)
 80015a0:	f008 fd1f 	bl	8009fe2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80015a4:	2201      	movs	r2, #1
 80015a6:	2140      	movs	r1, #64	@ 0x40
 80015a8:	4820      	ldr	r0, [pc, #128]	@ (800162c <cell12_Temp_03_Set+0x154>)
 80015aa:	f006 fefd 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80015ae:	200a      	movs	r0, #10
 80015b0:	f006 f852 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 80015b4:	2200      	movs	r2, #0
 80015b6:	2140      	movs	r1, #64	@ 0x40
 80015b8:	481c      	ldr	r0, [pc, #112]	@ (800162c <cell12_Temp_03_Set+0x154>)
 80015ba:	f006 fef5 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 80015be:	f107 0108 	add.w	r1, r7, #8
 80015c2:	f04f 33ff 	mov.w	r3, #4294967295
 80015c6:	2202      	movs	r2, #2
 80015c8:	481a      	ldr	r0, [pc, #104]	@ (8001634 <cell12_Temp_03_Set+0x15c>)
 80015ca:	f008 fd0a 	bl	8009fe2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80015ce:	2201      	movs	r2, #1
 80015d0:	2140      	movs	r1, #64	@ 0x40
 80015d2:	4816      	ldr	r0, [pc, #88]	@ (800162c <cell12_Temp_03_Set+0x154>)
 80015d4:	f006 fee8 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80015d8:	200a      	movs	r0, #10
 80015da:	f006 f83d 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 80015de:	2200      	movs	r2, #0
 80015e0:	2140      	movs	r1, #64	@ 0x40
 80015e2:	4812      	ldr	r0, [pc, #72]	@ (800162c <cell12_Temp_03_Set+0x154>)
 80015e4:	f006 fee0 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 80015e8:	f04f 33ff 	mov.w	r3, #4294967295
 80015ec:	9300      	str	r3, [sp, #0]
 80015ee:	2302      	movs	r3, #2
 80015f0:	4a12      	ldr	r2, [pc, #72]	@ (800163c <cell12_Temp_03_Set+0x164>)
 80015f2:	4913      	ldr	r1, [pc, #76]	@ (8001640 <cell12_Temp_03_Set+0x168>)
 80015f4:	480f      	ldr	r0, [pc, #60]	@ (8001634 <cell12_Temp_03_Set+0x15c>)
 80015f6:	f008 fe38 	bl	800a26a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80015fa:	2201      	movs	r2, #1
 80015fc:	2140      	movs	r1, #64	@ 0x40
 80015fe:	480b      	ldr	r0, [pc, #44]	@ (800162c <cell12_Temp_03_Set+0x154>)
 8001600:	f006 fed2 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001604:	200a      	movs	r0, #10
 8001606:	f006 f827 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_LED_Pin, GPIO_PIN_RESET);
 800160a:	2200      	movs	r2, #0
 800160c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001610:	4806      	ldr	r0, [pc, #24]	@ (800162c <cell12_Temp_03_Set+0x154>)
 8001612:	f006 fec9 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001616:	200a      	movs	r0, #10
 8001618:	f006 f81e 	bl	8007658 <HAL_Delay>

}
 800161c:	bf00      	nop
 800161e:	3750      	adds	r7, #80	@ 0x50
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	40490000 	.word	0x40490000
 8001628:	40900000 	.word	0x40900000
 800162c:	40021400 	.word	0x40021400
 8001630:	20000a40 	.word	0x20000a40
 8001634:	2000194c 	.word	0x2000194c
 8001638:	20000160 	.word	0x20000160
 800163c:	20000a44 	.word	0x20000a44
 8001640:	20000164 	.word	0x20000164

08001644 <cell11_Temp_01_Set>:

void cell11_Temp_01_Set(float resistance){
 8001644:	b580      	push	{r7, lr}
 8001646:	b096      	sub	sp, #88	@ 0x58
 8001648:	af02      	add	r7, sp, #8
 800164a:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 800164e:	6878      	ldr	r0, [r7, #4]
 8001650:	f7fe ff30 	bl	80004b4 <__aeabi_f2d>
 8001654:	f04f 0200 	mov.w	r2, #0
 8001658:	4b52      	ldr	r3, [pc, #328]	@ (80017a4 <cell11_Temp_01_Set+0x160>)
 800165a:	f7ff f8ad 	bl	80007b8 <__aeabi_ddiv>
 800165e:	4602      	mov	r2, r0
 8001660:	460b      	mov	r3, r1
 8001662:	4610      	mov	r0, r2
 8001664:	4619      	mov	r1, r3
 8001666:	f04f 0200 	mov.w	r2, #0
 800166a:	4b4f      	ldr	r3, [pc, #316]	@ (80017a8 <cell11_Temp_01_Set+0x164>)
 800166c:	f7fe ff7a 	bl	8000564 <__aeabi_dmul>
 8001670:	4602      	mov	r2, r0
 8001672:	460b      	mov	r3, r1
 8001674:	4610      	mov	r0, r2
 8001676:	4619      	mov	r1, r3
 8001678:	f7ff f986 	bl	8000988 <__aeabi_d2iz>
 800167c:	4603      	mov	r3, r0
 800167e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8001680:	f107 030c 	add.w	r3, r7, #12
 8001684:	2240      	movs	r2, #64	@ 0x40
 8001686:	2100      	movs	r1, #0
 8001688:	4618      	mov	r0, r3
 800168a:	f00a fdfb 	bl	800c284 <memset>
 800168e:	2301      	movs	r3, #1
 8001690:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 8001692:	f107 030c 	add.w	r3, r7, #12
 8001696:	4619      	mov	r1, r3
 8001698:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800169a:	f7ff fd41 	bl	8001120 <intToBinary>
	assignBytes(resArray, resByteArray);
 800169e:	f107 0208 	add.w	r2, r7, #8
 80016a2:	f107 030c 	add.w	r3, r7, #12
 80016a6:	4611      	mov	r1, r2
 80016a8:	4618      	mov	r0, r3
 80016aa:	f7ff fd5a 	bl	8001162 <assignBytes>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_LED_Pin, GPIO_PIN_SET);
 80016ae:	2201      	movs	r2, #1
 80016b0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80016b4:	483d      	ldr	r0, [pc, #244]	@ (80017ac <cell11_Temp_01_Set+0x168>)
 80016b6:	f006 fe77 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80016ba:	200a      	movs	r0, #10
 80016bc:	f005 ffcc 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 80016c0:	2201      	movs	r2, #1
 80016c2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80016c6:	4839      	ldr	r0, [pc, #228]	@ (80017ac <cell11_Temp_01_Set+0x168>)
 80016c8:	f006 fe6e 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80016cc:	200a      	movs	r0, #10
 80016ce:	f005 ffc3 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 80016d2:	2200      	movs	r2, #0
 80016d4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80016d8:	4834      	ldr	r0, [pc, #208]	@ (80017ac <cell11_Temp_01_Set+0x168>)
 80016da:	f006 fe65 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 80016de:	f04f 33ff 	mov.w	r3, #4294967295
 80016e2:	2202      	movs	r2, #2
 80016e4:	4932      	ldr	r1, [pc, #200]	@ (80017b0 <cell11_Temp_01_Set+0x16c>)
 80016e6:	4833      	ldr	r0, [pc, #204]	@ (80017b4 <cell11_Temp_01_Set+0x170>)
 80016e8:	f008 fc7b 	bl	8009fe2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 80016ec:	2201      	movs	r2, #1
 80016ee:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80016f2:	482e      	ldr	r0, [pc, #184]	@ (80017ac <cell11_Temp_01_Set+0x168>)
 80016f4:	f006 fe58 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80016f8:	200a      	movs	r0, #10
 80016fa:	f005 ffad 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 80016fe:	2200      	movs	r2, #0
 8001700:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001704:	4829      	ldr	r0, [pc, #164]	@ (80017ac <cell11_Temp_01_Set+0x168>)
 8001706:	f006 fe4f 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 800170a:	f04f 33ff 	mov.w	r3, #4294967295
 800170e:	2202      	movs	r2, #2
 8001710:	4929      	ldr	r1, [pc, #164]	@ (80017b8 <cell11_Temp_01_Set+0x174>)
 8001712:	4828      	ldr	r0, [pc, #160]	@ (80017b4 <cell11_Temp_01_Set+0x170>)
 8001714:	f008 fc65 	bl	8009fe2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8001718:	2201      	movs	r2, #1
 800171a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800171e:	4823      	ldr	r0, [pc, #140]	@ (80017ac <cell11_Temp_01_Set+0x168>)
 8001720:	f006 fe42 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001724:	200a      	movs	r0, #10
 8001726:	f005 ff97 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 800172a:	2200      	movs	r2, #0
 800172c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001730:	481e      	ldr	r0, [pc, #120]	@ (80017ac <cell11_Temp_01_Set+0x168>)
 8001732:	f006 fe39 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8001736:	f107 0108 	add.w	r1, r7, #8
 800173a:	f04f 33ff 	mov.w	r3, #4294967295
 800173e:	2202      	movs	r2, #2
 8001740:	481c      	ldr	r0, [pc, #112]	@ (80017b4 <cell11_Temp_01_Set+0x170>)
 8001742:	f008 fc4e 	bl	8009fe2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8001746:	2201      	movs	r2, #1
 8001748:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800174c:	4817      	ldr	r0, [pc, #92]	@ (80017ac <cell11_Temp_01_Set+0x168>)
 800174e:	f006 fe2b 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001752:	200a      	movs	r0, #10
 8001754:	f005 ff80 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8001758:	2200      	movs	r2, #0
 800175a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800175e:	4813      	ldr	r0, [pc, #76]	@ (80017ac <cell11_Temp_01_Set+0x168>)
 8001760:	f006 fe22 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 8001764:	f04f 33ff 	mov.w	r3, #4294967295
 8001768:	9300      	str	r3, [sp, #0]
 800176a:	2302      	movs	r3, #2
 800176c:	4a13      	ldr	r2, [pc, #76]	@ (80017bc <cell11_Temp_01_Set+0x178>)
 800176e:	4914      	ldr	r1, [pc, #80]	@ (80017c0 <cell11_Temp_01_Set+0x17c>)
 8001770:	4810      	ldr	r0, [pc, #64]	@ (80017b4 <cell11_Temp_01_Set+0x170>)
 8001772:	f008 fd7a 	bl	800a26a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8001776:	2201      	movs	r2, #1
 8001778:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800177c:	480b      	ldr	r0, [pc, #44]	@ (80017ac <cell11_Temp_01_Set+0x168>)
 800177e:	f006 fe13 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001782:	200a      	movs	r0, #10
 8001784:	f005 ff68 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_LED_Pin, GPIO_PIN_RESET);
 8001788:	2200      	movs	r2, #0
 800178a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800178e:	4807      	ldr	r0, [pc, #28]	@ (80017ac <cell11_Temp_01_Set+0x168>)
 8001790:	f006 fe0a 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001794:	200a      	movs	r0, #10
 8001796:	f005 ff5f 	bl	8007658 <HAL_Delay>

}
 800179a:	bf00      	nop
 800179c:	3750      	adds	r7, #80	@ 0x50
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	40490000 	.word	0x40490000
 80017a8:	40900000 	.word	0x40900000
 80017ac:	40021c00 	.word	0x40021c00
 80017b0:	20000a40 	.word	0x20000a40
 80017b4:	200019a4 	.word	0x200019a4
 80017b8:	20000160 	.word	0x20000160
 80017bc:	20000a44 	.word	0x20000a44
 80017c0:	20000164 	.word	0x20000164

080017c4 <cell11_Temp_02_Set>:

void cell11_Temp_02_Set(float resistance){
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b096      	sub	sp, #88	@ 0x58
 80017c8:	af02      	add	r7, sp, #8
 80017ca:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f7fe fe70 	bl	80004b4 <__aeabi_f2d>
 80017d4:	f04f 0200 	mov.w	r2, #0
 80017d8:	4b52      	ldr	r3, [pc, #328]	@ (8001924 <cell11_Temp_02_Set+0x160>)
 80017da:	f7fe ffed 	bl	80007b8 <__aeabi_ddiv>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	4610      	mov	r0, r2
 80017e4:	4619      	mov	r1, r3
 80017e6:	f04f 0200 	mov.w	r2, #0
 80017ea:	4b4f      	ldr	r3, [pc, #316]	@ (8001928 <cell11_Temp_02_Set+0x164>)
 80017ec:	f7fe feba 	bl	8000564 <__aeabi_dmul>
 80017f0:	4602      	mov	r2, r0
 80017f2:	460b      	mov	r3, r1
 80017f4:	4610      	mov	r0, r2
 80017f6:	4619      	mov	r1, r3
 80017f8:	f7ff f8c6 	bl	8000988 <__aeabi_d2iz>
 80017fc:	4603      	mov	r3, r0
 80017fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8001800:	f107 030c 	add.w	r3, r7, #12
 8001804:	2240      	movs	r2, #64	@ 0x40
 8001806:	2100      	movs	r1, #0
 8001808:	4618      	mov	r0, r3
 800180a:	f00a fd3b 	bl	800c284 <memset>
 800180e:	2301      	movs	r3, #1
 8001810:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 8001812:	f107 030c 	add.w	r3, r7, #12
 8001816:	4619      	mov	r1, r3
 8001818:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800181a:	f7ff fc81 	bl	8001120 <intToBinary>
	assignBytes(resArray, resByteArray);
 800181e:	f107 0208 	add.w	r2, r7, #8
 8001822:	f107 030c 	add.w	r3, r7, #12
 8001826:	4611      	mov	r1, r2
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff fc9a 	bl	8001162 <assignBytes>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_LED_Pin, GPIO_PIN_SET);
 800182e:	2201      	movs	r2, #1
 8001830:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001834:	483d      	ldr	r0, [pc, #244]	@ (800192c <cell11_Temp_02_Set+0x168>)
 8001836:	f006 fdb7 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800183a:	200a      	movs	r0, #10
 800183c:	f005 ff0c 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8001840:	2201      	movs	r2, #1
 8001842:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001846:	4839      	ldr	r0, [pc, #228]	@ (800192c <cell11_Temp_02_Set+0x168>)
 8001848:	f006 fdae 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800184c:	200a      	movs	r0, #10
 800184e:	f005 ff03 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8001852:	2200      	movs	r2, #0
 8001854:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001858:	4834      	ldr	r0, [pc, #208]	@ (800192c <cell11_Temp_02_Set+0x168>)
 800185a:	f006 fda5 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 800185e:	f04f 33ff 	mov.w	r3, #4294967295
 8001862:	2202      	movs	r2, #2
 8001864:	4932      	ldr	r1, [pc, #200]	@ (8001930 <cell11_Temp_02_Set+0x16c>)
 8001866:	4833      	ldr	r0, [pc, #204]	@ (8001934 <cell11_Temp_02_Set+0x170>)
 8001868:	f008 fbbb 	bl	8009fe2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 800186c:	2201      	movs	r2, #1
 800186e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001872:	482e      	ldr	r0, [pc, #184]	@ (800192c <cell11_Temp_02_Set+0x168>)
 8001874:	f006 fd98 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001878:	200a      	movs	r0, #10
 800187a:	f005 feed 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 800187e:	2200      	movs	r2, #0
 8001880:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001884:	4829      	ldr	r0, [pc, #164]	@ (800192c <cell11_Temp_02_Set+0x168>)
 8001886:	f006 fd8f 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 800188a:	f04f 33ff 	mov.w	r3, #4294967295
 800188e:	2202      	movs	r2, #2
 8001890:	4929      	ldr	r1, [pc, #164]	@ (8001938 <cell11_Temp_02_Set+0x174>)
 8001892:	4828      	ldr	r0, [pc, #160]	@ (8001934 <cell11_Temp_02_Set+0x170>)
 8001894:	f008 fba5 	bl	8009fe2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8001898:	2201      	movs	r2, #1
 800189a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800189e:	4823      	ldr	r0, [pc, #140]	@ (800192c <cell11_Temp_02_Set+0x168>)
 80018a0:	f006 fd82 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80018a4:	200a      	movs	r0, #10
 80018a6:	f005 fed7 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 80018aa:	2200      	movs	r2, #0
 80018ac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018b0:	481e      	ldr	r0, [pc, #120]	@ (800192c <cell11_Temp_02_Set+0x168>)
 80018b2:	f006 fd79 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 80018b6:	f107 0108 	add.w	r1, r7, #8
 80018ba:	f04f 33ff 	mov.w	r3, #4294967295
 80018be:	2202      	movs	r2, #2
 80018c0:	481c      	ldr	r0, [pc, #112]	@ (8001934 <cell11_Temp_02_Set+0x170>)
 80018c2:	f008 fb8e 	bl	8009fe2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 80018c6:	2201      	movs	r2, #1
 80018c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018cc:	4817      	ldr	r0, [pc, #92]	@ (800192c <cell11_Temp_02_Set+0x168>)
 80018ce:	f006 fd6b 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80018d2:	200a      	movs	r0, #10
 80018d4:	f005 fec0 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 80018d8:	2200      	movs	r2, #0
 80018da:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018de:	4813      	ldr	r0, [pc, #76]	@ (800192c <cell11_Temp_02_Set+0x168>)
 80018e0:	f006 fd62 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 80018e4:	f04f 33ff 	mov.w	r3, #4294967295
 80018e8:	9300      	str	r3, [sp, #0]
 80018ea:	2302      	movs	r3, #2
 80018ec:	4a13      	ldr	r2, [pc, #76]	@ (800193c <cell11_Temp_02_Set+0x178>)
 80018ee:	4914      	ldr	r1, [pc, #80]	@ (8001940 <cell11_Temp_02_Set+0x17c>)
 80018f0:	4810      	ldr	r0, [pc, #64]	@ (8001934 <cell11_Temp_02_Set+0x170>)
 80018f2:	f008 fcba 	bl	800a26a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 80018f6:	2201      	movs	r2, #1
 80018f8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018fc:	480b      	ldr	r0, [pc, #44]	@ (800192c <cell11_Temp_02_Set+0x168>)
 80018fe:	f006 fd53 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001902:	200a      	movs	r0, #10
 8001904:	f005 fea8 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_LED_Pin, GPIO_PIN_RESET);
 8001908:	2200      	movs	r2, #0
 800190a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800190e:	4807      	ldr	r0, [pc, #28]	@ (800192c <cell11_Temp_02_Set+0x168>)
 8001910:	f006 fd4a 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001914:	200a      	movs	r0, #10
 8001916:	f005 fe9f 	bl	8007658 <HAL_Delay>

}
 800191a:	bf00      	nop
 800191c:	3750      	adds	r7, #80	@ 0x50
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40490000 	.word	0x40490000
 8001928:	40900000 	.word	0x40900000
 800192c:	40021c00 	.word	0x40021c00
 8001930:	20000a40 	.word	0x20000a40
 8001934:	200019a4 	.word	0x200019a4
 8001938:	20000160 	.word	0x20000160
 800193c:	20000a44 	.word	0x20000a44
 8001940:	20000164 	.word	0x20000164

08001944 <cell11_Temp_03_Set>:

void cell11_Temp_03_Set(float resistance){
 8001944:	b580      	push	{r7, lr}
 8001946:	b096      	sub	sp, #88	@ 0x58
 8001948:	af02      	add	r7, sp, #8
 800194a:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	f7fe fdb0 	bl	80004b4 <__aeabi_f2d>
 8001954:	f04f 0200 	mov.w	r2, #0
 8001958:	4b51      	ldr	r3, [pc, #324]	@ (8001aa0 <cell11_Temp_03_Set+0x15c>)
 800195a:	f7fe ff2d 	bl	80007b8 <__aeabi_ddiv>
 800195e:	4602      	mov	r2, r0
 8001960:	460b      	mov	r3, r1
 8001962:	4610      	mov	r0, r2
 8001964:	4619      	mov	r1, r3
 8001966:	f04f 0200 	mov.w	r2, #0
 800196a:	4b4e      	ldr	r3, [pc, #312]	@ (8001aa4 <cell11_Temp_03_Set+0x160>)
 800196c:	f7fe fdfa 	bl	8000564 <__aeabi_dmul>
 8001970:	4602      	mov	r2, r0
 8001972:	460b      	mov	r3, r1
 8001974:	4610      	mov	r0, r2
 8001976:	4619      	mov	r1, r3
 8001978:	f7ff f806 	bl	8000988 <__aeabi_d2iz>
 800197c:	4603      	mov	r3, r0
 800197e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8001980:	f107 030c 	add.w	r3, r7, #12
 8001984:	2240      	movs	r2, #64	@ 0x40
 8001986:	2100      	movs	r1, #0
 8001988:	4618      	mov	r0, r3
 800198a:	f00a fc7b 	bl	800c284 <memset>
 800198e:	2301      	movs	r3, #1
 8001990:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 8001992:	f107 030c 	add.w	r3, r7, #12
 8001996:	4619      	mov	r1, r3
 8001998:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800199a:	f7ff fbc1 	bl	8001120 <intToBinary>
	assignBytes(resArray, resByteArray);
 800199e:	f107 0208 	add.w	r2, r7, #8
 80019a2:	f107 030c 	add.w	r3, r7, #12
 80019a6:	4611      	mov	r1, r2
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7ff fbda 	bl	8001162 <assignBytes>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin, GPIO_PIN_SET);
 80019ae:	2201      	movs	r2, #1
 80019b0:	2140      	movs	r1, #64	@ 0x40
 80019b2:	483d      	ldr	r0, [pc, #244]	@ (8001aa8 <cell11_Temp_03_Set+0x164>)
 80019b4:	f006 fcf8 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80019b8:	200a      	movs	r0, #10
 80019ba:	f005 fe4d 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80019be:	2201      	movs	r2, #1
 80019c0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80019c4:	4839      	ldr	r0, [pc, #228]	@ (8001aac <cell11_Temp_03_Set+0x168>)
 80019c6:	f006 fcef 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80019ca:	200a      	movs	r0, #10
 80019cc:	f005 fe44 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 80019d0:	2200      	movs	r2, #0
 80019d2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80019d6:	4835      	ldr	r0, [pc, #212]	@ (8001aac <cell11_Temp_03_Set+0x168>)
 80019d8:	f006 fce6 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 80019dc:	f04f 33ff 	mov.w	r3, #4294967295
 80019e0:	2202      	movs	r2, #2
 80019e2:	4933      	ldr	r1, [pc, #204]	@ (8001ab0 <cell11_Temp_03_Set+0x16c>)
 80019e4:	4833      	ldr	r0, [pc, #204]	@ (8001ab4 <cell11_Temp_03_Set+0x170>)
 80019e6:	f008 fafc 	bl	8009fe2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80019ea:	2201      	movs	r2, #1
 80019ec:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80019f0:	482e      	ldr	r0, [pc, #184]	@ (8001aac <cell11_Temp_03_Set+0x168>)
 80019f2:	f006 fcd9 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80019f6:	200a      	movs	r0, #10
 80019f8:	f005 fe2e 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 80019fc:	2200      	movs	r2, #0
 80019fe:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a02:	482a      	ldr	r0, [pc, #168]	@ (8001aac <cell11_Temp_03_Set+0x168>)
 8001a04:	f006 fcd0 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 8001a08:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0c:	2202      	movs	r2, #2
 8001a0e:	492a      	ldr	r1, [pc, #168]	@ (8001ab8 <cell11_Temp_03_Set+0x174>)
 8001a10:	4828      	ldr	r0, [pc, #160]	@ (8001ab4 <cell11_Temp_03_Set+0x170>)
 8001a12:	f008 fae6 	bl	8009fe2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8001a16:	2201      	movs	r2, #1
 8001a18:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a1c:	4823      	ldr	r0, [pc, #140]	@ (8001aac <cell11_Temp_03_Set+0x168>)
 8001a1e:	f006 fcc3 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001a22:	200a      	movs	r0, #10
 8001a24:	f005 fe18 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8001a28:	2200      	movs	r2, #0
 8001a2a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a2e:	481f      	ldr	r0, [pc, #124]	@ (8001aac <cell11_Temp_03_Set+0x168>)
 8001a30:	f006 fcba 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8001a34:	f107 0108 	add.w	r1, r7, #8
 8001a38:	f04f 33ff 	mov.w	r3, #4294967295
 8001a3c:	2202      	movs	r2, #2
 8001a3e:	481d      	ldr	r0, [pc, #116]	@ (8001ab4 <cell11_Temp_03_Set+0x170>)
 8001a40:	f008 facf 	bl	8009fe2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8001a44:	2201      	movs	r2, #1
 8001a46:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a4a:	4818      	ldr	r0, [pc, #96]	@ (8001aac <cell11_Temp_03_Set+0x168>)
 8001a4c:	f006 fcac 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001a50:	200a      	movs	r0, #10
 8001a52:	f005 fe01 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8001a56:	2200      	movs	r2, #0
 8001a58:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a5c:	4813      	ldr	r0, [pc, #76]	@ (8001aac <cell11_Temp_03_Set+0x168>)
 8001a5e:	f006 fca3 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 8001a62:	f04f 33ff 	mov.w	r3, #4294967295
 8001a66:	9300      	str	r3, [sp, #0]
 8001a68:	2302      	movs	r3, #2
 8001a6a:	4a14      	ldr	r2, [pc, #80]	@ (8001abc <cell11_Temp_03_Set+0x178>)
 8001a6c:	4914      	ldr	r1, [pc, #80]	@ (8001ac0 <cell11_Temp_03_Set+0x17c>)
 8001a6e:	4811      	ldr	r0, [pc, #68]	@ (8001ab4 <cell11_Temp_03_Set+0x170>)
 8001a70:	f008 fbfb 	bl	800a26a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8001a74:	2201      	movs	r2, #1
 8001a76:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a7a:	480c      	ldr	r0, [pc, #48]	@ (8001aac <cell11_Temp_03_Set+0x168>)
 8001a7c:	f006 fc94 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001a80:	200a      	movs	r0, #10
 8001a82:	f005 fde9 	bl	8007658 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin, GPIO_PIN_RESET);
 8001a86:	2200      	movs	r2, #0
 8001a88:	2140      	movs	r1, #64	@ 0x40
 8001a8a:	4807      	ldr	r0, [pc, #28]	@ (8001aa8 <cell11_Temp_03_Set+0x164>)
 8001a8c:	f006 fc8c 	bl	80083a8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001a90:	200a      	movs	r0, #10
 8001a92:	f005 fde1 	bl	8007658 <HAL_Delay>

}
 8001a96:	bf00      	nop
 8001a98:	3750      	adds	r7, #80	@ 0x50
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	40490000 	.word	0x40490000
 8001aa4:	40900000 	.word	0x40900000
 8001aa8:	40021c00 	.word	0x40021c00
 8001aac:	40020400 	.word	0x40020400
 8001ab0:	20000a40 	.word	0x20000a40
 8001ab4:	200019a4 	.word	0x200019a4
 8001ab8:	20000160 	.word	0x20000160
 8001abc:	20000a44 	.word	0x20000a44
 8001ac0:	20000164 	.word	0x20000164

08001ac4 <u8x8_stm32_gpio_and_delay>:
 */
static uint8_t u8x8_stm32_gpio_and_delay(u8x8_t * const u8x8,
                                           uint8_t msg,
                                           uint8_t arg_int,
                                           void * const arg_ptr)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	60f8      	str	r0, [r7, #12]
 8001acc:	607b      	str	r3, [r7, #4]
 8001ace:	460b      	mov	r3, r1
 8001ad0:	72fb      	strb	r3, [r7, #11]
 8001ad2:	4613      	mov	r3, r2
 8001ad4:	72bb      	strb	r3, [r7, #10]
    /* Suppress unused parameter warnings */
    (void)u8x8;
    (void)arg_ptr;

    switch (msg)
 8001ad6:	7afb      	ldrb	r3, [r7, #11]
 8001ad8:	2b4b      	cmp	r3, #75	@ 0x4b
 8001ada:	d01a      	beq.n	8001b12 <u8x8_stm32_gpio_and_delay+0x4e>
 8001adc:	2b4b      	cmp	r3, #75	@ 0x4b
 8001ade:	dc1f      	bgt.n	8001b20 <u8x8_stm32_gpio_and_delay+0x5c>
 8001ae0:	2b4a      	cmp	r3, #74	@ 0x4a
 8001ae2:	d00f      	beq.n	8001b04 <u8x8_stm32_gpio_and_delay+0x40>
 8001ae4:	2b4a      	cmp	r3, #74	@ 0x4a
 8001ae6:	dc1b      	bgt.n	8001b20 <u8x8_stm32_gpio_and_delay+0x5c>
 8001ae8:	2b28      	cmp	r3, #40	@ 0x28
 8001aea:	d002      	beq.n	8001af2 <u8x8_stm32_gpio_and_delay+0x2e>
 8001aec:	2b29      	cmp	r3, #41	@ 0x29
 8001aee:	d004      	beq.n	8001afa <u8x8_stm32_gpio_and_delay+0x36>
        case U8X8_MSG_GPIO_RESET:
            HAL_GPIO_WritePin(DISPLAY_IO_1_GPIO_Port, DISPLAY_IO_1_Pin, (GPIO_PinState)arg_int);
            break;
        default:
            /* No action */
            break;
 8001af0:	e016      	b.n	8001b20 <u8x8_stm32_gpio_and_delay+0x5c>
            HAL_Delay(DISPLAY_UPDATE_DELAY_U32);
 8001af2:	2002      	movs	r0, #2
 8001af4:	f005 fdb0 	bl	8007658 <HAL_Delay>
            break;
 8001af8:	e013      	b.n	8001b22 <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_Delay(arg_int);
 8001afa:	7abb      	ldrb	r3, [r7, #10]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f005 fdab 	bl	8007658 <HAL_Delay>
            break;
 8001b02:	e00e      	b.n	8001b22 <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_GPIO_WritePin(DISPLAY_IO_2_GPIO_Port, DISPLAY_IO_2_Pin, (GPIO_PinState)arg_int);
 8001b04:	7abb      	ldrb	r3, [r7, #10]
 8001b06:	461a      	mov	r2, r3
 8001b08:	2108      	movs	r1, #8
 8001b0a:	4808      	ldr	r0, [pc, #32]	@ (8001b2c <u8x8_stm32_gpio_and_delay+0x68>)
 8001b0c:	f006 fc4c 	bl	80083a8 <HAL_GPIO_WritePin>
            break;
 8001b10:	e007      	b.n	8001b22 <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_GPIO_WritePin(DISPLAY_IO_1_GPIO_Port, DISPLAY_IO_1_Pin, (GPIO_PinState)arg_int);
 8001b12:	7abb      	ldrb	r3, [r7, #10]
 8001b14:	461a      	mov	r2, r3
 8001b16:	2104      	movs	r1, #4
 8001b18:	4804      	ldr	r0, [pc, #16]	@ (8001b2c <u8x8_stm32_gpio_and_delay+0x68>)
 8001b1a:	f006 fc45 	bl	80083a8 <HAL_GPIO_WritePin>
            break;
 8001b1e:	e000      	b.n	8001b22 <u8x8_stm32_gpio_and_delay+0x5e>
            break;
 8001b20:	bf00      	nop
    }
    return 1U;
 8001b22:	2301      	movs	r3, #1
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3710      	adds	r7, #16
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	40021800 	.word	0x40021800

08001b30 <u8x8_byte_4wire_hw_spi>:
 */
static uint8_t u8x8_byte_4wire_hw_spi(u8x8_t * const u8x8,
                                      uint8_t msg,
                                      uint8_t arg_int,
                                      void * const arg_ptr)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	60f8      	str	r0, [r7, #12]
 8001b38:	607b      	str	r3, [r7, #4]
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	72fb      	strb	r3, [r7, #11]
 8001b3e:	4613      	mov	r3, r2
 8001b40:	72bb      	strb	r3, [r7, #10]
    uint8_t retVal = 1U;
 8001b42:	2301      	movs	r3, #1
 8001b44:	75fb      	strb	r3, [r7, #23]

    switch (msg)
 8001b46:	7afb      	ldrb	r3, [r7, #11]
 8001b48:	3b14      	subs	r3, #20
 8001b4a:	2b0c      	cmp	r3, #12
 8001b4c:	d83e      	bhi.n	8001bcc <u8x8_byte_4wire_hw_spi+0x9c>
 8001b4e:	a201      	add	r2, pc, #4	@ (adr r2, 8001b54 <u8x8_byte_4wire_hw_spi+0x24>)
 8001b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b54:	08001bd3 	.word	0x08001bd3
 8001b58:	08001bcd 	.word	0x08001bcd
 8001b5c:	08001bcd 	.word	0x08001bcd
 8001b60:	08001b89 	.word	0x08001b89
 8001b64:	08001ba9 	.word	0x08001ba9
 8001b68:	08001bbb 	.word	0x08001bbb
 8001b6c:	08001bcd 	.word	0x08001bcd
 8001b70:	08001bcd 	.word	0x08001bcd
 8001b74:	08001bcd 	.word	0x08001bcd
 8001b78:	08001bcd 	.word	0x08001bcd
 8001b7c:	08001bcd 	.word	0x08001bcd
 8001b80:	08001bcd 	.word	0x08001bcd
 8001b84:	08001b9b 	.word	0x08001b9b
    {
        case U8X8_MSG_BYTE_SEND:
            (void)HAL_SPI_Transmit(&hspi3, (uint8_t *)arg_ptr, arg_int, SPI_TIMEOUT_U32);
 8001b88:	7abb      	ldrb	r3, [r7, #10]
 8001b8a:	b29a      	uxth	r2, r3
 8001b8c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001b90:	6879      	ldr	r1, [r7, #4]
 8001b92:	4813      	ldr	r0, [pc, #76]	@ (8001be0 <u8x8_byte_4wire_hw_spi+0xb0>)
 8001b94:	f008 fa25 	bl	8009fe2 <HAL_SPI_Transmit>
            break;
 8001b98:	e01c      	b.n	8001bd4 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_INIT:
            break;
        case U8X8_MSG_BYTE_SET_DC:
            HAL_GPIO_WritePin(DISPLAY_IO_2_GPIO_Port, DISPLAY_IO_2_Pin, (GPIO_PinState)arg_int);
 8001b9a:	7abb      	ldrb	r3, [r7, #10]
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	2108      	movs	r1, #8
 8001ba0:	4810      	ldr	r0, [pc, #64]	@ (8001be4 <u8x8_byte_4wire_hw_spi+0xb4>)
 8001ba2:	f006 fc01 	bl	80083a8 <HAL_GPIO_WritePin>
            break;
 8001ba6:	e015      	b.n	8001bd4 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_START_TRANSFER:
            HAL_GPIO_WritePin(DISPLAY_CS_GPIO_Port, DISPLAY_CS_Pin, u8x8->display_info->chip_enable_level);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	461a      	mov	r2, r3
 8001bb0:	2104      	movs	r1, #4
 8001bb2:	480d      	ldr	r0, [pc, #52]	@ (8001be8 <u8x8_byte_4wire_hw_spi+0xb8>)
 8001bb4:	f006 fbf8 	bl	80083a8 <HAL_GPIO_WritePin>
            break;
 8001bb8:	e00c      	b.n	8001bd4 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_END_TRANSFER:
            HAL_GPIO_WritePin(DISPLAY_CS_GPIO_Port, DISPLAY_CS_Pin, u8x8->display_info->chip_disable_level);
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	785b      	ldrb	r3, [r3, #1]
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	2104      	movs	r1, #4
 8001bc4:	4808      	ldr	r0, [pc, #32]	@ (8001be8 <u8x8_byte_4wire_hw_spi+0xb8>)
 8001bc6:	f006 fbef 	bl	80083a8 <HAL_GPIO_WritePin>
            break;
 8001bca:	e003      	b.n	8001bd4 <u8x8_byte_4wire_hw_spi+0xa4>
        default:
            retVal = 0U;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	75fb      	strb	r3, [r7, #23]
            break;
 8001bd0:	e000      	b.n	8001bd4 <u8x8_byte_4wire_hw_spi+0xa4>
            break;
 8001bd2:	bf00      	nop
    }
    return retVal;
 8001bd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3718      	adds	r7, #24
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	200019fc 	.word	0x200019fc
 8001be4:	40021800 	.word	0x40021800
 8001be8:	40020c00 	.word	0x40020c00

08001bec <Display_Init>:

/**
 * @brief Initializes the display hardware and u8g2 library.
 */
void Display_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
    /* Turn on the backlight */
    HAL_GPIO_WritePin(BACKLIGHT_1_GPIO_Port, BACKLIGHT_1_Pin, GPIO_PIN_SET);
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	2110      	movs	r1, #16
 8001bf4:	480c      	ldr	r0, [pc, #48]	@ (8001c28 <Display_Init+0x3c>)
 8001bf6:	f006 fbd7 	bl	80083a8 <HAL_GPIO_WritePin>

    /* Setup u8g2 for the ST7565 display.
       Adjust the setup function if your display type differs. */
    u8g2_Setup_st7565_64128n_f(&u8g2, U8G2_R2, u8x8_byte_4wire_hw_spi, u8x8_stm32_gpio_and_delay);
 8001bfa:	4b0c      	ldr	r3, [pc, #48]	@ (8001c2c <Display_Init+0x40>)
 8001bfc:	4a0c      	ldr	r2, [pc, #48]	@ (8001c30 <Display_Init+0x44>)
 8001bfe:	490d      	ldr	r1, [pc, #52]	@ (8001c34 <Display_Init+0x48>)
 8001c00:	480d      	ldr	r0, [pc, #52]	@ (8001c38 <Display_Init+0x4c>)
 8001c02:	f000 fa17 	bl	8002034 <u8g2_Setup_st7565_64128n_f>
    u8g2_InitDisplay(&u8g2);
 8001c06:	480c      	ldr	r0, [pc, #48]	@ (8001c38 <Display_Init+0x4c>)
 8001c08:	f001 fe22 	bl	8003850 <u8x8_InitDisplay>
    u8g2_SetPowerSave(&u8g2, 0);
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	480a      	ldr	r0, [pc, #40]	@ (8001c38 <Display_Init+0x4c>)
 8001c10:	f001 fe2d 	bl	800386e <u8x8_SetPowerSave>
    u8g2_ClearDisplay(&u8g2);
 8001c14:	4808      	ldr	r0, [pc, #32]	@ (8001c38 <Display_Init+0x4c>)
 8001c16:	f000 f9e7 	bl	8001fe8 <u8g2_ClearDisplay>
    u8g2_SetContrast(&u8g2, CONTRAST_VALUE_U8);
 8001c1a:	2178      	movs	r1, #120	@ 0x78
 8001c1c:	4806      	ldr	r0, [pc, #24]	@ (8001c38 <Display_Init+0x4c>)
 8001c1e:	f001 fe37 	bl	8003890 <u8x8_SetContrast>
}
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	40021800 	.word	0x40021800
 8001c2c:	08001ac5 	.word	0x08001ac5
 8001c30:	08001b31 	.word	0x08001b31
 8001c34:	0800d074 	.word	0x0800d074
 8001c38:	20000a48 	.word	0x20000a48

08001c3c <Display_MainTitlePage>:
 * @brief Displays the main title page.
 *
 * This function draws the main title page with a logo and text.
 */
void Display_MainTitlePage(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af02      	add	r7, sp, #8
    do
    {
        /* Begin a new page */
        u8g2_FirstPage(&u8g2);
 8001c42:	4824      	ldr	r0, [pc, #144]	@ (8001cd4 <Display_MainTitlePage+0x98>)
 8001c44:	f000 f98e 	bl	8001f64 <u8g2_FirstPage>
        do
        {
            /* Draw the logo image */
            u8g2_DrawXBM(&u8g2, 0, 0, 128, 64, logo);
 8001c48:	4b23      	ldr	r3, [pc, #140]	@ (8001cd8 <Display_MainTitlePage+0x9c>)
 8001c4a:	9301      	str	r3, [sp, #4]
 8001c4c:	2340      	movs	r3, #64	@ 0x40
 8001c4e:	9300      	str	r3, [sp, #0]
 8001c50:	2380      	movs	r3, #128	@ 0x80
 8001c52:	2200      	movs	r2, #0
 8001c54:	2100      	movs	r1, #0
 8001c56:	481f      	ldr	r0, [pc, #124]	@ (8001cd4 <Display_MainTitlePage+0x98>)
 8001c58:	f000 f8b6 	bl	8001dc8 <u8g2_DrawXBM>
        }
        while (u8g2_NextPage(&u8g2) != 0U);
 8001c5c:	481d      	ldr	r0, [pc, #116]	@ (8001cd4 <Display_MainTitlePage+0x98>)
 8001c5e:	f000 f995 	bl	8001f8c <u8g2_NextPage>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d1ef      	bne.n	8001c48 <Display_MainTitlePage+0xc>

        HAL_Delay(PAGE_DELAY_U32);
 8001c68:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c6c:	f005 fcf4 	bl	8007658 <HAL_Delay>

        /* Clear the buffer and draw title text */
        u8g2_ClearBuffer(&u8g2);
 8001c70:	4818      	ldr	r0, [pc, #96]	@ (8001cd4 <Display_MainTitlePage+0x98>)
 8001c72:	f000 f8ec 	bl	8001e4e <u8g2_ClearBuffer>
        u8g2_SetFont(&u8g2, u8g2_font_fub11_tf);
 8001c76:	4919      	ldr	r1, [pc, #100]	@ (8001cdc <Display_MainTitlePage+0xa0>)
 8001c78:	4816      	ldr	r0, [pc, #88]	@ (8001cd4 <Display_MainTitlePage+0x98>)
 8001c7a:	f000 ff8b 	bl	8002b94 <u8g2_SetFont>
        u8g2_DrawStr(&u8g2, 42, 16, "VEGA");
 8001c7e:	4b18      	ldr	r3, [pc, #96]	@ (8001ce0 <Display_MainTitlePage+0xa4>)
 8001c80:	2210      	movs	r2, #16
 8001c82:	212a      	movs	r1, #42	@ 0x2a
 8001c84:	4813      	ldr	r0, [pc, #76]	@ (8001cd4 <Display_MainTitlePage+0x98>)
 8001c86:	f000 fee3 	bl	8002a50 <u8g2_DrawStr>
        u8g2_SetFont(&u8g2, u8g2_font_fub11_tf);
 8001c8a:	4914      	ldr	r1, [pc, #80]	@ (8001cdc <Display_MainTitlePage+0xa0>)
 8001c8c:	4811      	ldr	r0, [pc, #68]	@ (8001cd4 <Display_MainTitlePage+0x98>)
 8001c8e:	f000 ff81 	bl	8002b94 <u8g2_SetFont>
        u8g2_DrawStr(&u8g2, 6, 33, "INNOVATIONS");
 8001c92:	4b14      	ldr	r3, [pc, #80]	@ (8001ce4 <Display_MainTitlePage+0xa8>)
 8001c94:	2221      	movs	r2, #33	@ 0x21
 8001c96:	2106      	movs	r1, #6
 8001c98:	480e      	ldr	r0, [pc, #56]	@ (8001cd4 <Display_MainTitlePage+0x98>)
 8001c9a:	f000 fed9 	bl	8002a50 <u8g2_DrawStr>
        HAL_Delay(TEXT_DELAY_U32);
 8001c9e:	200a      	movs	r0, #10
 8001ca0:	f005 fcda 	bl	8007658 <HAL_Delay>
        u8g2_ClearBuffer(&u8g2);
 8001ca4:	480b      	ldr	r0, [pc, #44]	@ (8001cd4 <Display_MainTitlePage+0x98>)
 8001ca6:	f000 f8d2 	bl	8001e4e <u8g2_ClearBuffer>
    }
    while (u8g2_NextPage(&u8g2) != 0U);
 8001caa:	480a      	ldr	r0, [pc, #40]	@ (8001cd4 <Display_MainTitlePage+0x98>)
 8001cac:	f000 f96e 	bl	8001f8c <u8g2_NextPage>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d1c5      	bne.n	8001c42 <Display_MainTitlePage+0x6>

    HAL_Delay(FINAL_PAGE_DELAY_U32);
 8001cb6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001cba:	f005 fccd 	bl	8007658 <HAL_Delay>

    u8g2_ClearBuffer(&u8g2);
 8001cbe:	4805      	ldr	r0, [pc, #20]	@ (8001cd4 <Display_MainTitlePage+0x98>)
 8001cc0:	f000 f8c5 	bl	8001e4e <u8g2_ClearBuffer>

    HAL_GPIO_WritePin(BACKLIGHT_1_GPIO_Port, BACKLIGHT_1_Pin, GPIO_PIN_RESET);
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	2110      	movs	r1, #16
 8001cc8:	4807      	ldr	r0, [pc, #28]	@ (8001ce8 <Display_MainTitlePage+0xac>)
 8001cca:	f006 fb6d 	bl	80083a8 <HAL_GPIO_WritePin>
}
 8001cce:	bf00      	nop
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	20000a48 	.word	0x20000a48
 8001cd8:	20000168 	.word	0x20000168
 8001cdc:	0800c41c 	.word	0x0800c41c
 8001ce0:	0800c3b8 	.word	0x0800c3b8
 8001ce4:	0800c3c0 	.word	0x0800c3c0
 8001ce8:	40021800 	.word	0x40021800

08001cec <u8g2_DrawHXBM>:
}



void u8g2_DrawHXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, const uint8_t *b)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b088      	sub	sp, #32
 8001cf0:	af02      	add	r7, sp, #8
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	4608      	mov	r0, r1
 8001cf6:	4611      	mov	r1, r2
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	817b      	strh	r3, [r7, #10]
 8001cfe:	460b      	mov	r3, r1
 8001d00:	813b      	strh	r3, [r7, #8]
 8001d02:	4613      	mov	r3, r2
 8001d04:	80fb      	strh	r3, [r7, #6]
  uint8_t mask;
  uint8_t color = u8g2->draw_color;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8001d0c:	75bb      	strb	r3, [r7, #22]
  uint8_t ncolor = (color == 0 ? 1 : 0);
 8001d0e:	7dbb      	ldrb	r3, [r7, #22]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	bf0c      	ite	eq
 8001d14:	2301      	moveq	r3, #1
 8001d16:	2300      	movne	r3, #0
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	757b      	strb	r3, [r7, #21]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
 8001d1c:	897a      	ldrh	r2, [r7, #10]
 8001d1e:	88fb      	ldrh	r3, [r7, #6]
 8001d20:	4413      	add	r3, r2
 8001d22:	b298      	uxth	r0, r3
 8001d24:	893b      	ldrh	r3, [r7, #8]
 8001d26:	3301      	adds	r3, #1
 8001d28:	b29b      	uxth	r3, r3
 8001d2a:	893a      	ldrh	r2, [r7, #8]
 8001d2c:	8979      	ldrh	r1, [r7, #10]
 8001d2e:	9300      	str	r3, [sp, #0]
 8001d30:	4603      	mov	r3, r0
 8001d32:	68f8      	ldr	r0, [r7, #12]
 8001d34:	f001 f875 	bl	8002e22 <u8g2_IsIntersection>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d040      	beq.n	8001dc0 <u8g2_DrawHXBM+0xd4>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  mask = 1;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	75fb      	strb	r3, [r7, #23]
  while(len > 0) {
 8001d42:	e035      	b.n	8001db0 <u8g2_DrawHXBM+0xc4>
    if ( *b & mask ) {
 8001d44:	6a3b      	ldr	r3, [r7, #32]
 8001d46:	781a      	ldrb	r2, [r3, #0]
 8001d48:	7dfb      	ldrb	r3, [r7, #23]
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d00c      	beq.n	8001d6c <u8g2_DrawHXBM+0x80>
      u8g2->draw_color = color;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	7dba      	ldrb	r2, [r7, #22]
 8001d56:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8001d5a:	893a      	ldrh	r2, [r7, #8]
 8001d5c:	8979      	ldrh	r1, [r7, #10]
 8001d5e:	2300      	movs	r3, #0
 8001d60:	9300      	str	r3, [sp, #0]
 8001d62:	2301      	movs	r3, #1
 8001d64:	68f8      	ldr	r0, [r7, #12]
 8001d66:	f000 ff9e 	bl	8002ca6 <u8g2_DrawHVLine>
 8001d6a:	e010      	b.n	8001d8e <u8g2_DrawHXBM+0xa2>
    } else if ( u8g2->bitmap_transparency == 0 ) {
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d10b      	bne.n	8001d8e <u8g2_DrawHXBM+0xa2>
      u8g2->draw_color = ncolor;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	7d7a      	ldrb	r2, [r7, #21]
 8001d7a:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8001d7e:	893a      	ldrh	r2, [r7, #8]
 8001d80:	8979      	ldrh	r1, [r7, #10]
 8001d82:	2300      	movs	r3, #0
 8001d84:	9300      	str	r3, [sp, #0]
 8001d86:	2301      	movs	r3, #1
 8001d88:	68f8      	ldr	r0, [r7, #12]
 8001d8a:	f000 ff8c 	bl	8002ca6 <u8g2_DrawHVLine>
    }
    x++;
 8001d8e:	897b      	ldrh	r3, [r7, #10]
 8001d90:	3301      	adds	r3, #1
 8001d92:	817b      	strh	r3, [r7, #10]
    mask <<= 1;
 8001d94:	7dfb      	ldrb	r3, [r7, #23]
 8001d96:	005b      	lsls	r3, r3, #1
 8001d98:	75fb      	strb	r3, [r7, #23]
    if ( mask == 0 )
 8001d9a:	7dfb      	ldrb	r3, [r7, #23]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d104      	bne.n	8001daa <u8g2_DrawHXBM+0xbe>
    {
      mask = 1;
 8001da0:	2301      	movs	r3, #1
 8001da2:	75fb      	strb	r3, [r7, #23]
      b++;
 8001da4:	6a3b      	ldr	r3, [r7, #32]
 8001da6:	3301      	adds	r3, #1
 8001da8:	623b      	str	r3, [r7, #32]
    }
    len--;
 8001daa:	88fb      	ldrh	r3, [r7, #6]
 8001dac:	3b01      	subs	r3, #1
 8001dae:	80fb      	strh	r3, [r7, #6]
  while(len > 0) {
 8001db0:	88fb      	ldrh	r3, [r7, #6]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d1c6      	bne.n	8001d44 <u8g2_DrawHXBM+0x58>
  }
  u8g2->draw_color = color;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	7dba      	ldrb	r2, [r7, #22]
 8001dba:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
 8001dbe:	e000      	b.n	8001dc2 <u8g2_DrawHXBM+0xd6>
    return;
 8001dc0:	bf00      	nop
}
 8001dc2:	3718      	adds	r7, #24
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <u8g2_DrawXBM>:


void u8g2_DrawXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h, const uint8_t *bitmap)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b088      	sub	sp, #32
 8001dcc:	af02      	add	r7, sp, #8
 8001dce:	60f8      	str	r0, [r7, #12]
 8001dd0:	4608      	mov	r0, r1
 8001dd2:	4611      	mov	r1, r2
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	817b      	strh	r3, [r7, #10]
 8001dda:	460b      	mov	r3, r1
 8001ddc:	813b      	strh	r3, [r7, #8]
 8001dde:	4613      	mov	r3, r2
 8001de0:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t blen;
  blen = w;
 8001de2:	88fb      	ldrh	r3, [r7, #6]
 8001de4:	82fb      	strh	r3, [r7, #22]
  blen += 7;
 8001de6:	8afb      	ldrh	r3, [r7, #22]
 8001de8:	3307      	adds	r3, #7
 8001dea:	82fb      	strh	r3, [r7, #22]
  blen >>= 3;
 8001dec:	8afb      	ldrh	r3, [r7, #22]
 8001dee:	08db      	lsrs	r3, r3, #3
 8001df0:	82fb      	strh	r3, [r7, #22]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8001df2:	897a      	ldrh	r2, [r7, #10]
 8001df4:	88fb      	ldrh	r3, [r7, #6]
 8001df6:	4413      	add	r3, r2
 8001df8:	b298      	uxth	r0, r3
 8001dfa:	893a      	ldrh	r2, [r7, #8]
 8001dfc:	8c3b      	ldrh	r3, [r7, #32]
 8001dfe:	4413      	add	r3, r2
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	893a      	ldrh	r2, [r7, #8]
 8001e04:	8979      	ldrh	r1, [r7, #10]
 8001e06:	9300      	str	r3, [sp, #0]
 8001e08:	4603      	mov	r3, r0
 8001e0a:	68f8      	ldr	r0, [r7, #12]
 8001e0c:	f001 f809 	bl	8002e22 <u8g2_IsIntersection>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d017      	beq.n	8001e46 <u8g2_DrawXBM+0x7e>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  while( h > 0 )
 8001e16:	e012      	b.n	8001e3e <u8g2_DrawXBM+0x76>
  {
    u8g2_DrawHXBM(u8g2, x, y, w, bitmap);
 8001e18:	88f8      	ldrh	r0, [r7, #6]
 8001e1a:	893a      	ldrh	r2, [r7, #8]
 8001e1c:	8979      	ldrh	r1, [r7, #10]
 8001e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e20:	9300      	str	r3, [sp, #0]
 8001e22:	4603      	mov	r3, r0
 8001e24:	68f8      	ldr	r0, [r7, #12]
 8001e26:	f7ff ff61 	bl	8001cec <u8g2_DrawHXBM>
    bitmap += blen;
 8001e2a:	8afb      	ldrh	r3, [r7, #22]
 8001e2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e2e:	4413      	add	r3, r2
 8001e30:	627b      	str	r3, [r7, #36]	@ 0x24
    y++;
 8001e32:	893b      	ldrh	r3, [r7, #8]
 8001e34:	3301      	adds	r3, #1
 8001e36:	813b      	strh	r3, [r7, #8]
    h--;
 8001e38:	8c3b      	ldrh	r3, [r7, #32]
 8001e3a:	3b01      	subs	r3, #1
 8001e3c:	843b      	strh	r3, [r7, #32]
  while( h > 0 )
 8001e3e:	8c3b      	ldrh	r3, [r7, #32]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d1e9      	bne.n	8001e18 <u8g2_DrawXBM+0x50>
 8001e44:	e000      	b.n	8001e48 <u8g2_DrawXBM+0x80>
    return;
 8001e46:	bf00      	nop
  }
}
 8001e48:	3718      	adds	r7, #24
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}

08001e4e <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	b084      	sub	sp, #16
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	7c1b      	ldrb	r3, [r3, #16]
 8001e5c:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001e64:	461a      	mov	r2, r3
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	fb02 f303 	mul.w	r3, r2, r3
 8001e6c:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	00db      	lsls	r3, r3, #3
 8001e72:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e78:	68fa      	ldr	r2, [r7, #12]
 8001e7a:	2100      	movs	r1, #0
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f00a fa01 	bl	800c284 <memset>
}
 8001e82:	bf00      	nop
 8001e84:	3710      	adds	r7, #16
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}

08001e8a <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8001e8a:	b580      	push	{r7, lr}
 8001e8c:	b086      	sub	sp, #24
 8001e8e:	af02      	add	r7, sp, #8
 8001e90:	6078      	str	r0, [r7, #4]
 8001e92:	460b      	mov	r3, r1
 8001e94:	70fb      	strb	r3, [r7, #3]
 8001e96:	4613      	mov	r3, r2
 8001e98:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	7c1b      	ldrb	r3, [r3, #16]
 8001ea0:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 8001ea2:	78fb      	ldrb	r3, [r7, #3]
 8001ea4:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eaa:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8001eac:	7bfb      	ldrb	r3, [r7, #15]
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	89ba      	ldrh	r2, [r7, #12]
 8001eb2:	fb12 f303 	smulbb	r3, r2, r3
 8001eb6:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 8001eb8:	89bb      	ldrh	r3, [r7, #12]
 8001eba:	00db      	lsls	r3, r3, #3
 8001ebc:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 8001ebe:	89bb      	ldrh	r3, [r7, #12]
 8001ec0:	68ba      	ldr	r2, [r7, #8]
 8001ec2:	4413      	add	r3, r2
 8001ec4:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8001ec6:	7bf9      	ldrb	r1, [r7, #15]
 8001ec8:	78ba      	ldrb	r2, [r7, #2]
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	9300      	str	r3, [sp, #0]
 8001ece:	460b      	mov	r3, r1
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f001 fc8b 	bl	80037ee <u8x8_DrawTile>
}
 8001ed8:	bf00      	nop
 8001eda:	3710      	adds	r7, #16
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001ef2:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001efa:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	7c5b      	ldrb	r3, [r3, #17]
 8001f02:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8001f04:	7bba      	ldrb	r2, [r7, #14]
 8001f06:	7bfb      	ldrb	r3, [r7, #15]
 8001f08:	4619      	mov	r1, r3
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f7ff ffbd 	bl	8001e8a <u8g2_send_tile_row>
    src_row++;
 8001f10:	7bfb      	ldrb	r3, [r7, #15]
 8001f12:	3301      	adds	r3, #1
 8001f14:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 8001f16:	7bbb      	ldrb	r3, [r7, #14]
 8001f18:	3301      	adds	r3, #1
 8001f1a:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 8001f1c:	7bfa      	ldrb	r2, [r7, #15]
 8001f1e:	7b7b      	ldrb	r3, [r7, #13]
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d203      	bcs.n	8001f2c <u8g2_send_buffer+0x4c>
 8001f24:	7bba      	ldrb	r2, [r7, #14]
 8001f26:	7b3b      	ldrb	r3, [r7, #12]
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d3eb      	bcc.n	8001f04 <u8g2_send_buffer+0x24>
}
 8001f2c:	bf00      	nop
 8001f2e:	3710      	adds	r7, #16
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <u8g2_SetBufferCurrTileRow>:
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
}

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	70fb      	strb	r3, [r7, #3]
  u8g2->tile_curr_row = row;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	78fa      	ldrb	r2, [r7, #3]
 8001f44:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  u8g2->cb->update_dimension(u8g2);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	4798      	blx	r3
}
 8001f5c:	bf00      	nop
 8001f5e:	3708      	adds	r7, #8
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d002      	beq.n	8001f7c <u8g2_FirstPage+0x18>
  {
    u8g2_ClearBuffer(u8g2);
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f7ff ff69 	bl	8001e4e <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8001f7c:	2100      	movs	r1, #0
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f7ff ffd8 	bl	8001f34 <u8g2_SetBufferCurrTileRow>
}
 8001f84:	bf00      	nop
 8001f86:	3708      	adds	r7, #8
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}

08001f8c <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f7ff ffa3 	bl	8001ee0 <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001fa0:	73fb      	strb	r3, [r7, #15]
  row += u8g2->tile_buf_height;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 8001fa8:	7bfb      	ldrb	r3, [r7, #15]
 8001faa:	4413      	add	r3, r2
 8001fac:	73fb      	strb	r3, [r7, #15]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	7c5b      	ldrb	r3, [r3, #17]
 8001fb4:	7bfa      	ldrb	r2, [r7, #15]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d304      	bcc.n	8001fc4 <u8g2_NextPage+0x38>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	f001 fc79 	bl	80038b2 <u8x8_RefreshDisplay>
    return 0;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	e00d      	b.n	8001fe0 <u8g2_NextPage+0x54>
  }
  if ( u8g2->is_auto_page_clear )
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d002      	beq.n	8001fd4 <u8g2_NextPage+0x48>
  {
    u8g2_ClearBuffer(u8g2);
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	f7ff ff3d 	bl	8001e4e <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 8001fd4:	7bfb      	ldrb	r3, [r7, #15]
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	6878      	ldr	r0, [r7, #4]
 8001fda:	f7ff ffab 	bl	8001f34 <u8g2_SetBufferCurrTileRow>
  return 1;
 8001fde:	2301      	movs	r3, #1
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3710      	adds	r7, #16
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <u8g2_ClearDisplay>:
#include "u8g2.h"

/* Clear screen buffer & display reliable for all u8g2 displays. */
/* This is done with u8g2 picture loop, because we can not use the u8x8 function in all cases */
void u8g2_ClearDisplay(u8g2_t *u8g2)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  u8g2_FirstPage(u8g2);
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	f7ff ffb7 	bl	8001f64 <u8g2_FirstPage>
  do {
  } while ( u8g2_NextPage(u8g2) );
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	f7ff ffc8 	bl	8001f8c <u8g2_NextPage>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d1f9      	bne.n	8001ff6 <u8g2_ClearDisplay+0xe>
    send commands.
    This will not work because the current tile row is modified by the picture 
    loop above. To fix this, reset the tile row to 0, issue #370
    A workaround would be, that the user sets the current tile row to 0 manually.
  */
  u8g2_SetBufferCurrTileRow(u8g2, 0);  
 8002002:	2100      	movs	r1, #0
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f7ff ff95 	bl	8001f34 <u8g2_SetBufferCurrTileRow>
}
 800200a:	bf00      	nop
 800200c:	3708      	adds	r7, #8
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
	...

08002014 <u8g2_m_16_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[1024];
  *page_cnt = 8;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2208      	movs	r2, #8
 8002020:	701a      	strb	r2, [r3, #0]
  return buf;
 8002022:	4b03      	ldr	r3, [pc, #12]	@ (8002030 <u8g2_m_16_8_f+0x1c>)
  #endif
}
 8002024:	4618      	mov	r0, r3
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr
 8002030:	20000adc 	.word	0x20000adc

08002034 <u8g2_Setup_st7565_64128n_f>:
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_lm6063, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
  buf = u8g2_m_16_8_f(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
void u8g2_Setup_st7565_64128n_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b088      	sub	sp, #32
 8002038:	af02      	add	r7, sp, #8
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
 8002040:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_64128n, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	9300      	str	r3, [sp, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4a0b      	ldr	r2, [pc, #44]	@ (8002078 <u8g2_Setup_st7565_64128n_f+0x44>)
 800204a:	490c      	ldr	r1, [pc, #48]	@ (800207c <u8g2_Setup_st7565_64128n_f+0x48>)
 800204c:	68f8      	ldr	r0, [r7, #12]
 800204e:	f001 fc91 	bl	8003974 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 8002052:	f107 0313 	add.w	r3, r7, #19
 8002056:	4618      	mov	r0, r3
 8002058:	f7ff ffdc 	bl	8002014 <u8g2_m_16_8_f>
 800205c:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 800205e:	7cfa      	ldrb	r2, [r7, #19]
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	9300      	str	r3, [sp, #0]
 8002064:	4b06      	ldr	r3, [pc, #24]	@ (8002080 <u8g2_Setup_st7565_64128n_f+0x4c>)
 8002066:	6979      	ldr	r1, [r7, #20]
 8002068:	68f8      	ldr	r0, [r7, #12]
 800206a:	f000 ffc4 	bl	8002ff6 <u8g2_SetupBuffer>
}
 800206e:	bf00      	nop
 8002070:	3718      	adds	r7, #24
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	08003509 	.word	0x08003509
 800207c:	080036a9 	.word	0x080036a9
 8002080:	08002e79 	.word	0x08002e79

08002084 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
 800208c:	460b      	mov	r3, r1
 800208e:	70fb      	strb	r3, [r7, #3]
  font += offset;
 8002090:	78fb      	ldrb	r3, [r7, #3]
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	4413      	add	r3, r2
 8002096:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	781b      	ldrb	r3, [r3, #0]
}
 800209c:	4618      	mov	r0, r3
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	460b      	mov	r3, r1
 80020b2:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 80020b4:	78fb      	ldrb	r3, [r7, #3]
 80020b6:	687a      	ldr	r2, [r7, #4]
 80020b8:	4413      	add	r3, r2
 80020ba:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	81fb      	strh	r3, [r7, #14]
    font++;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	3301      	adds	r3, #1
 80020c6:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 80020c8:	89fb      	ldrh	r3, [r7, #14]
 80020ca:	021b      	lsls	r3, r3, #8
 80020cc:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	461a      	mov	r2, r3
 80020d4:	89fb      	ldrh	r3, [r7, #14]
 80020d6:	4413      	add	r3, r2
 80020d8:	81fb      	strh	r3, [r7, #14]
    return pos;
 80020da:	89fb      	ldrh	r3, [r7, #14]
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3714      	adds	r7, #20
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 80020f2:	2100      	movs	r1, #0
 80020f4:	6838      	ldr	r0, [r7, #0]
 80020f6:	f7ff ffc5 	bl	8002084 <u8g2_font_get_byte>
 80020fa:	4603      	mov	r3, r0
 80020fc:	461a      	mov	r2, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 8002102:	2101      	movs	r1, #1
 8002104:	6838      	ldr	r0, [r7, #0]
 8002106:	f7ff ffbd 	bl	8002084 <u8g2_font_get_byte>
 800210a:	4603      	mov	r3, r0
 800210c:	461a      	mov	r2, r3
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 8002112:	2102      	movs	r1, #2
 8002114:	6838      	ldr	r0, [r7, #0]
 8002116:	f7ff ffb5 	bl	8002084 <u8g2_font_get_byte>
 800211a:	4603      	mov	r3, r0
 800211c:	461a      	mov	r2, r3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 8002122:	2103      	movs	r1, #3
 8002124:	6838      	ldr	r0, [r7, #0]
 8002126:	f7ff ffad 	bl	8002084 <u8g2_font_get_byte>
 800212a:	4603      	mov	r3, r0
 800212c:	461a      	mov	r2, r3
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8002132:	2104      	movs	r1, #4
 8002134:	6838      	ldr	r0, [r7, #0]
 8002136:	f7ff ffa5 	bl	8002084 <u8g2_font_get_byte>
 800213a:	4603      	mov	r3, r0
 800213c:	461a      	mov	r2, r3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 8002142:	2105      	movs	r1, #5
 8002144:	6838      	ldr	r0, [r7, #0]
 8002146:	f7ff ff9d 	bl	8002084 <u8g2_font_get_byte>
 800214a:	4603      	mov	r3, r0
 800214c:	461a      	mov	r2, r3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 8002152:	2106      	movs	r1, #6
 8002154:	6838      	ldr	r0, [r7, #0]
 8002156:	f7ff ff95 	bl	8002084 <u8g2_font_get_byte>
 800215a:	4603      	mov	r3, r0
 800215c:	461a      	mov	r2, r3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 8002162:	2107      	movs	r1, #7
 8002164:	6838      	ldr	r0, [r7, #0]
 8002166:	f7ff ff8d 	bl	8002084 <u8g2_font_get_byte>
 800216a:	4603      	mov	r3, r0
 800216c:	461a      	mov	r2, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 8002172:	2108      	movs	r1, #8
 8002174:	6838      	ldr	r0, [r7, #0]
 8002176:	f7ff ff85 	bl	8002084 <u8g2_font_get_byte>
 800217a:	4603      	mov	r3, r0
 800217c:	461a      	mov	r2, r3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 8002182:	2109      	movs	r1, #9
 8002184:	6838      	ldr	r0, [r7, #0]
 8002186:	f7ff ff7d 	bl	8002084 <u8g2_font_get_byte>
 800218a:	4603      	mov	r3, r0
 800218c:	b25a      	sxtb	r2, r3
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 8002192:	210a      	movs	r1, #10
 8002194:	6838      	ldr	r0, [r7, #0]
 8002196:	f7ff ff75 	bl	8002084 <u8g2_font_get_byte>
 800219a:	4603      	mov	r3, r0
 800219c:	b25a      	sxtb	r2, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 80021a2:	210b      	movs	r1, #11
 80021a4:	6838      	ldr	r0, [r7, #0]
 80021a6:	f7ff ff6d 	bl	8002084 <u8g2_font_get_byte>
 80021aa:	4603      	mov	r3, r0
 80021ac:	b25a      	sxtb	r2, r3
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 80021b2:	210c      	movs	r1, #12
 80021b4:	6838      	ldr	r0, [r7, #0]
 80021b6:	f7ff ff65 	bl	8002084 <u8g2_font_get_byte>
 80021ba:	4603      	mov	r3, r0
 80021bc:	b25a      	sxtb	r2, r3
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 80021c2:	210d      	movs	r1, #13
 80021c4:	6838      	ldr	r0, [r7, #0]
 80021c6:	f7ff ff5d 	bl	8002084 <u8g2_font_get_byte>
 80021ca:	4603      	mov	r3, r0
 80021cc:	b25a      	sxtb	r2, r3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 80021d2:	210e      	movs	r1, #14
 80021d4:	6838      	ldr	r0, [r7, #0]
 80021d6:	f7ff ff55 	bl	8002084 <u8g2_font_get_byte>
 80021da:	4603      	mov	r3, r0
 80021dc:	b25a      	sxtb	r2, r3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 80021e2:	210f      	movs	r1, #15
 80021e4:	6838      	ldr	r0, [r7, #0]
 80021e6:	f7ff ff4d 	bl	8002084 <u8g2_font_get_byte>
 80021ea:	4603      	mov	r3, r0
 80021ec:	b25a      	sxtb	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 80021f2:	2110      	movs	r1, #16
 80021f4:	6838      	ldr	r0, [r7, #0]
 80021f6:	f7ff ff45 	bl	8002084 <u8g2_font_get_byte>
 80021fa:	4603      	mov	r3, r0
 80021fc:	b25a      	sxtb	r2, r3
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8002202:	2111      	movs	r1, #17
 8002204:	6838      	ldr	r0, [r7, #0]
 8002206:	f7ff ff4f 	bl	80020a8 <u8g2_font_get_word>
 800220a:	4603      	mov	r3, r0
 800220c:	461a      	mov	r2, r3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8002212:	2113      	movs	r1, #19
 8002214:	6838      	ldr	r0, [r7, #0]
 8002216:	f7ff ff47 	bl	80020a8 <u8g2_font_get_word>
 800221a:	4603      	mov	r3, r0
 800221c:	461a      	mov	r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 8002222:	2115      	movs	r1, #21
 8002224:	6838      	ldr	r0, [r7, #0]
 8002226:	f7ff ff3f 	bl	80020a8 <u8g2_font_get_word>
 800222a:	4603      	mov	r3, r0
 800222c:	461a      	mov	r2, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	82da      	strh	r2, [r3, #22]
#endif
}
 8002232:	bf00      	nop
 8002234:	3708      	adds	r7, #8
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}

0800223a <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 800223a:	b480      	push	{r7}
 800223c:	b085      	sub	sp, #20
 800223e:	af00      	add	r7, sp, #0
 8002240:	6078      	str	r0, [r7, #4]
 8002242:	460b      	mov	r3, r1
 8002244:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	7b1b      	ldrb	r3, [r3, #12]
 800224a:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 8002254:	7bfa      	ldrb	r2, [r7, #15]
 8002256:	7b7b      	ldrb	r3, [r7, #13]
 8002258:	fa42 f303 	asr.w	r3, r2, r3
 800225c:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 800225e:	7b7b      	ldrb	r3, [r7, #13]
 8002260:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 8002262:	7bba      	ldrb	r2, [r7, #14]
 8002264:	78fb      	ldrb	r3, [r7, #3]
 8002266:	4413      	add	r3, r2
 8002268:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 800226a:	7bbb      	ldrb	r3, [r7, #14]
 800226c:	2b07      	cmp	r3, #7
 800226e:	d91a      	bls.n	80022a6 <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 8002270:	2308      	movs	r3, #8
 8002272:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 8002274:	7b3a      	ldrb	r2, [r7, #12]
 8002276:	7b7b      	ldrb	r3, [r7, #13]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	1c5a      	adds	r2, r3, #1
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	461a      	mov	r2, r3
 800228e:	7b3b      	ldrb	r3, [r7, #12]
 8002290:	fa02 f303 	lsl.w	r3, r2, r3
 8002294:	b25a      	sxtb	r2, r3
 8002296:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800229a:	4313      	orrs	r3, r2
 800229c:	b25b      	sxtb	r3, r3
 800229e:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 80022a0:	7bbb      	ldrb	r3, [r7, #14]
 80022a2:	3b08      	subs	r3, #8
 80022a4:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 80022a6:	78fb      	ldrb	r3, [r7, #3]
 80022a8:	f04f 32ff 	mov.w	r2, #4294967295
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	43db      	mvns	r3, r3
 80022b4:	b2da      	uxtb	r2, r3
 80022b6:	7bfb      	ldrb	r3, [r7, #15]
 80022b8:	4013      	ands	r3, r2
 80022ba:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	7bba      	ldrb	r2, [r7, #14]
 80022c0:	731a      	strb	r2, [r3, #12]
  return val;
 80022c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3714      	adds	r7, #20
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b084      	sub	sp, #16
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	460b      	mov	r3, r1
 80022da:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 80022dc:	78fb      	ldrb	r3, [r7, #3]
 80022de:	4619      	mov	r1, r3
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	f7ff ffaa 	bl	800223a <u8g2_font_decode_get_unsigned_bits>
 80022e6:	4603      	mov	r3, r0
 80022e8:	73fb      	strb	r3, [r7, #15]
  d = 1;
 80022ea:	2301      	movs	r3, #1
 80022ec:	73bb      	strb	r3, [r7, #14]
  cnt--;
 80022ee:	78fb      	ldrb	r3, [r7, #3]
 80022f0:	3b01      	subs	r3, #1
 80022f2:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 80022f4:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80022f8:	78fb      	ldrb	r3, [r7, #3]
 80022fa:	fa02 f303 	lsl.w	r3, r2, r3
 80022fe:	73bb      	strb	r3, [r7, #14]
  v -= d;
 8002300:	7bfa      	ldrb	r2, [r7, #15]
 8002302:	7bbb      	ldrb	r3, [r7, #14]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	b2db      	uxtb	r3, r3
 8002308:	73fb      	strb	r3, [r7, #15]
  return v;
 800230a:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 800230e:	4618      	mov	r0, r3
 8002310:	3710      	adds	r7, #16
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}

08002316 <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 8002316:	b490      	push	{r4, r7}
 8002318:	b082      	sub	sp, #8
 800231a:	af00      	add	r7, sp, #0
 800231c:	4604      	mov	r4, r0
 800231e:	4608      	mov	r0, r1
 8002320:	4611      	mov	r1, r2
 8002322:	461a      	mov	r2, r3
 8002324:	4623      	mov	r3, r4
 8002326:	80fb      	strh	r3, [r7, #6]
 8002328:	4603      	mov	r3, r0
 800232a:	717b      	strb	r3, [r7, #5]
 800232c:	460b      	mov	r3, r1
 800232e:	713b      	strb	r3, [r7, #4]
 8002330:	4613      	mov	r3, r2
 8002332:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 8002334:	78fb      	ldrb	r3, [r7, #3]
 8002336:	2b02      	cmp	r3, #2
 8002338:	d014      	beq.n	8002364 <u8g2_add_vector_y+0x4e>
 800233a:	2b02      	cmp	r3, #2
 800233c:	dc19      	bgt.n	8002372 <u8g2_add_vector_y+0x5c>
 800233e:	2b00      	cmp	r3, #0
 8002340:	d002      	beq.n	8002348 <u8g2_add_vector_y+0x32>
 8002342:	2b01      	cmp	r3, #1
 8002344:	d007      	beq.n	8002356 <u8g2_add_vector_y+0x40>
 8002346:	e014      	b.n	8002372 <u8g2_add_vector_y+0x5c>
  {
    case 0:
      dy += y;
 8002348:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800234c:	b29a      	uxth	r2, r3
 800234e:	88fb      	ldrh	r3, [r7, #6]
 8002350:	4413      	add	r3, r2
 8002352:	80fb      	strh	r3, [r7, #6]
      break;
 8002354:	e014      	b.n	8002380 <u8g2_add_vector_y+0x6a>
    case 1:
      dy += x;
 8002356:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800235a:	b29a      	uxth	r2, r3
 800235c:	88fb      	ldrh	r3, [r7, #6]
 800235e:	4413      	add	r3, r2
 8002360:	80fb      	strh	r3, [r7, #6]
      break;
 8002362:	e00d      	b.n	8002380 <u8g2_add_vector_y+0x6a>
    case 2:
      dy -= y;
 8002364:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8002368:	b29b      	uxth	r3, r3
 800236a:	88fa      	ldrh	r2, [r7, #6]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	80fb      	strh	r3, [r7, #6]
      break;
 8002370:	e006      	b.n	8002380 <u8g2_add_vector_y+0x6a>
    default:
      dy -= x;
 8002372:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002376:	b29b      	uxth	r3, r3
 8002378:	88fa      	ldrh	r2, [r7, #6]
 800237a:	1ad3      	subs	r3, r2, r3
 800237c:	80fb      	strh	r3, [r7, #6]
      break;      
 800237e:	bf00      	nop
  }
  return dy;
 8002380:	88fb      	ldrh	r3, [r7, #6]
}
 8002382:	4618      	mov	r0, r3
 8002384:	3708      	adds	r7, #8
 8002386:	46bd      	mov	sp, r7
 8002388:	bc90      	pop	{r4, r7}
 800238a:	4770      	bx	lr

0800238c <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 800238c:	b490      	push	{r4, r7}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	4604      	mov	r4, r0
 8002394:	4608      	mov	r0, r1
 8002396:	4611      	mov	r1, r2
 8002398:	461a      	mov	r2, r3
 800239a:	4623      	mov	r3, r4
 800239c:	80fb      	strh	r3, [r7, #6]
 800239e:	4603      	mov	r3, r0
 80023a0:	717b      	strb	r3, [r7, #5]
 80023a2:	460b      	mov	r3, r1
 80023a4:	713b      	strb	r3, [r7, #4]
 80023a6:	4613      	mov	r3, r2
 80023a8:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 80023aa:	78fb      	ldrb	r3, [r7, #3]
 80023ac:	2b02      	cmp	r3, #2
 80023ae:	d014      	beq.n	80023da <u8g2_add_vector_x+0x4e>
 80023b0:	2b02      	cmp	r3, #2
 80023b2:	dc19      	bgt.n	80023e8 <u8g2_add_vector_x+0x5c>
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d002      	beq.n	80023be <u8g2_add_vector_x+0x32>
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	d007      	beq.n	80023cc <u8g2_add_vector_x+0x40>
 80023bc:	e014      	b.n	80023e8 <u8g2_add_vector_x+0x5c>
  {
    case 0:
      dx += x;
 80023be:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80023c2:	b29a      	uxth	r2, r3
 80023c4:	88fb      	ldrh	r3, [r7, #6]
 80023c6:	4413      	add	r3, r2
 80023c8:	80fb      	strh	r3, [r7, #6]
      break;
 80023ca:	e014      	b.n	80023f6 <u8g2_add_vector_x+0x6a>
    case 1:
      dx -= y;
 80023cc:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80023d0:	b29b      	uxth	r3, r3
 80023d2:	88fa      	ldrh	r2, [r7, #6]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	80fb      	strh	r3, [r7, #6]
      break;
 80023d8:	e00d      	b.n	80023f6 <u8g2_add_vector_x+0x6a>
    case 2:
      dx -= x;
 80023da:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80023de:	b29b      	uxth	r3, r3
 80023e0:	88fa      	ldrh	r2, [r7, #6]
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	80fb      	strh	r3, [r7, #6]
      break;
 80023e6:	e006      	b.n	80023f6 <u8g2_add_vector_x+0x6a>
    default:
      dx += y;
 80023e8:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80023ec:	b29a      	uxth	r2, r3
 80023ee:	88fb      	ldrh	r3, [r7, #6]
 80023f0:	4413      	add	r3, r2
 80023f2:	80fb      	strh	r3, [r7, #6]
      break;      
 80023f4:	bf00      	nop
  }
  return dx;
 80023f6:	88fb      	ldrh	r3, [r7, #6]
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3708      	adds	r7, #8
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bc90      	pop	{r4, r7}
 8002400:	4770      	bx	lr

08002402 <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 8002402:	b580      	push	{r7, lr}
 8002404:	b088      	sub	sp, #32
 8002406:	af02      	add	r7, sp, #8
 8002408:	6078      	str	r0, [r7, #4]
 800240a:	460b      	mov	r3, r1
 800240c:	70fb      	strb	r3, [r7, #3]
 800240e:	4613      	mov	r3, r2
 8002410:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	3360      	adds	r3, #96	@ 0x60
 8002416:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 8002418:	78fb      	ldrb	r3, [r7, #3]
 800241a:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8002422:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	f993 3009 	ldrsb.w	r3, [r3, #9]
 800242a:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8002432:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 8002434:	7bfa      	ldrb	r2, [r7, #15]
 8002436:	7d7b      	ldrb	r3, [r7, #21]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 800243c:	7bfb      	ldrb	r3, [r7, #15]
 800243e:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 8002440:	7dfa      	ldrb	r2, [r7, #23]
 8002442:	7bfb      	ldrb	r3, [r7, #15]
 8002444:	429a      	cmp	r2, r3
 8002446:	d201      	bcs.n	800244c <u8g2_font_decode_len+0x4a>
      current = cnt;
 8002448:	7dfb      	ldrb	r3, [r7, #23]
 800244a:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	889b      	ldrh	r3, [r3, #4]
 8002450:	81bb      	strh	r3, [r7, #12]
    y = decode->target_y;
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	88db      	ldrh	r3, [r3, #6]
 8002456:	817b      	strh	r3, [r7, #10]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 8002458:	f997 1015 	ldrsb.w	r1, [r7, #21]
 800245c:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	7c1b      	ldrb	r3, [r3, #16]
 8002464:	89b8      	ldrh	r0, [r7, #12]
 8002466:	f7ff ff91 	bl	800238c <u8g2_add_vector_x>
 800246a:	4603      	mov	r3, r0
 800246c:	81bb      	strh	r3, [r7, #12]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 800246e:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8002472:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	7c1b      	ldrb	r3, [r3, #16]
 800247a:	8978      	ldrh	r0, [r7, #10]
 800247c:	f7ff ff4b 	bl	8002316 <u8g2_add_vector_y>
 8002480:	4603      	mov	r3, r0
 8002482:	817b      	strh	r3, [r7, #10]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 8002484:	78bb      	ldrb	r3, [r7, #2]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d010      	beq.n	80024ac <u8g2_font_decode_len+0xaa>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	7b9a      	ldrb	r2, [r3, #14]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 8002494:	7dbb      	ldrb	r3, [r7, #22]
 8002496:	b298      	uxth	r0, r3
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	7c1b      	ldrb	r3, [r3, #16]
 800249c:	897a      	ldrh	r2, [r7, #10]
 800249e:	89b9      	ldrh	r1, [r7, #12]
 80024a0:	9300      	str	r3, [sp, #0]
 80024a2:	4603      	mov	r3, r0
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f000 fbfe 	bl	8002ca6 <u8g2_DrawHVLine>
 80024aa:	e013      	b.n	80024d4 <u8g2_font_decode_len+0xd2>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	7b5b      	ldrb	r3, [r3, #13]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d10f      	bne.n	80024d4 <u8g2_font_decode_len+0xd2>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	7bda      	ldrb	r2, [r3, #15]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 80024be:	7dbb      	ldrb	r3, [r7, #22]
 80024c0:	b298      	uxth	r0, r3
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	7c1b      	ldrb	r3, [r3, #16]
 80024c6:	897a      	ldrh	r2, [r7, #10]
 80024c8:	89b9      	ldrh	r1, [r7, #12]
 80024ca:	9300      	str	r3, [sp, #0]
 80024cc:	4603      	mov	r3, r0
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f000 fbe9 	bl	8002ca6 <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 80024d4:	7dfa      	ldrb	r2, [r7, #23]
 80024d6:	7bfb      	ldrb	r3, [r7, #15]
 80024d8:	429a      	cmp	r2, r3
 80024da:	d309      	bcc.n	80024f0 <u8g2_font_decode_len+0xee>
      break;
    cnt -= rem;
 80024dc:	7dfa      	ldrb	r2, [r7, #23]
 80024de:	7bfb      	ldrb	r3, [r7, #15]
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 80024e4:	2300      	movs	r3, #0
 80024e6:	757b      	strb	r3, [r7, #21]
    ly++;
 80024e8:	7d3b      	ldrb	r3, [r7, #20]
 80024ea:	3301      	adds	r3, #1
 80024ec:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 80024ee:	e79d      	b.n	800242c <u8g2_font_decode_len+0x2a>
      break;
 80024f0:	bf00      	nop
  }
  lx += cnt;
 80024f2:	7d7a      	ldrb	r2, [r7, #21]
 80024f4:	7dfb      	ldrb	r3, [r7, #23]
 80024f6:	4413      	add	r3, r2
 80024f8:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 80024fa:	f997 2015 	ldrsb.w	r2, [r7, #21]
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	721a      	strb	r2, [r3, #8]
  decode->y = ly;  
 8002502:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	725a      	strb	r2, [r3, #9]
}
 800250a:	bf00      	nop
 800250c:	3718      	adds	r7, #24
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}

08002512 <u8g2_font_setup_decode>:
  
}


static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8002512:	b580      	push	{r7, lr}
 8002514:	b084      	sub	sp, #16
 8002516:	af00      	add	r7, sp, #0
 8002518:	6078      	str	r0, [r7, #4]
 800251a:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	3360      	adds	r3, #96	@ 0x60
 8002520:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	683a      	ldr	r2, [r7, #0]
 8002526:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	2200      	movs	r2, #0
 800252c:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8002534:	4619      	mov	r1, r3
 8002536:	68f8      	ldr	r0, [r7, #12]
 8002538:	f7ff fe7f 	bl	800223a <u8g2_font_decode_get_unsigned_bits>
 800253c:	4603      	mov	r3, r0
 800253e:	b25a      	sxtb	r2, r3
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 800254a:	4619      	mov	r1, r3
 800254c:	68f8      	ldr	r0, [r7, #12]
 800254e:	f7ff fe74 	bl	800223a <u8g2_font_decode_get_unsigned_bits>
 8002552:	4603      	mov	r3, r0
 8002554:	b25a      	sxtb	r2, r3
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	f893 2092 	ldrb.w	r2, [r3, #146]	@ 0x92
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	7b9b      	ldrb	r3, [r3, #14]
 8002568:	2b00      	cmp	r3, #0
 800256a:	bf0c      	ite	eq
 800256c:	2301      	moveq	r3, #1
 800256e:	2300      	movne	r3, #0
 8002570:	b2db      	uxtb	r3, r3
 8002572:	461a      	mov	r2, r3
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	73da      	strb	r2, [r3, #15]
}
 8002578:	bf00      	nop
 800257a:	3710      	adds	r7, #16
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}

08002580 <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b08a      	sub	sp, #40	@ 0x28
 8002584:	af02      	add	r7, sp, #8
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	3360      	adds	r3, #96	@ 0x60
 800258e:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 8002590:	6839      	ldr	r1, [r7, #0]
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f7ff ffbd 	bl	8002512 <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 800259e:	74fb      	strb	r3, [r7, #19]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
 80025a6:	4619      	mov	r1, r3
 80025a8:	6978      	ldr	r0, [r7, #20]
 80025aa:	f7ff fe91 	bl	80022d0 <u8g2_font_decode_get_signed_bits>
 80025ae:	4603      	mov	r3, r0
 80025b0:	74bb      	strb	r3, [r7, #18]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 80025b8:	4619      	mov	r1, r3
 80025ba:	6978      	ldr	r0, [r7, #20]
 80025bc:	f7ff fe88 	bl	80022d0 <u8g2_font_decode_get_signed_bits>
 80025c0:	4603      	mov	r3, r0
 80025c2:	747b      	strb	r3, [r7, #17]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80025ca:	4619      	mov	r1, r3
 80025cc:	6978      	ldr	r0, [r7, #20]
 80025ce:	f7ff fe7f 	bl	80022d0 <u8g2_font_decode_get_signed_bits>
 80025d2:	4603      	mov	r3, r0
 80025d4:	743b      	strb	r3, [r7, #16]
  
  if ( decode->glyph_width > 0 )
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	f340 80d7 	ble.w	8002790 <u8g2_font_decode_glyph+0x210>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	8898      	ldrh	r0, [r3, #4]
 80025e6:	7cfa      	ldrb	r2, [r7, #19]
 80025e8:	7c7b      	ldrb	r3, [r7, #17]
 80025ea:	4413      	add	r3, r2
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	425b      	negs	r3, r3
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	b25a      	sxtb	r2, r3
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	7c1b      	ldrb	r3, [r3, #16]
 80025f8:	f997 1012 	ldrsb.w	r1, [r7, #18]
 80025fc:	f7ff fec6 	bl	800238c <u8g2_add_vector_x>
 8002600:	4603      	mov	r3, r0
 8002602:	461a      	mov	r2, r3
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	88d8      	ldrh	r0, [r3, #6]
 800260c:	7cfa      	ldrb	r2, [r7, #19]
 800260e:	7c7b      	ldrb	r3, [r7, #17]
 8002610:	4413      	add	r3, r2
 8002612:	b2db      	uxtb	r3, r3
 8002614:	425b      	negs	r3, r3
 8002616:	b2db      	uxtb	r3, r3
 8002618:	b25a      	sxtb	r2, r3
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	7c1b      	ldrb	r3, [r3, #16]
 800261e:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8002622:	f7ff fe78 	bl	8002316 <u8g2_add_vector_y>
 8002626:	4603      	mov	r3, r0
 8002628:	461a      	mov	r2, r3
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	889b      	ldrh	r3, [r3, #4]
 8002632:	83fb      	strh	r3, [r7, #30]
      y0 = decode->target_y;
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	88db      	ldrh	r3, [r3, #6]
 8002638:	837b      	strh	r3, [r7, #26]
      x1 = x0;
 800263a:	8bfb      	ldrh	r3, [r7, #30]
 800263c:	83bb      	strh	r3, [r7, #28]
      y1 = y0;
 800263e:	8b7b      	ldrh	r3, [r7, #26]
 8002640:	833b      	strh	r3, [r7, #24]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	7c1b      	ldrb	r3, [r3, #16]
 8002646:	2b03      	cmp	r3, #3
 8002648:	d85a      	bhi.n	8002700 <u8g2_font_decode_glyph+0x180>
 800264a:	a201      	add	r2, pc, #4	@ (adr r2, 8002650 <u8g2_font_decode_glyph+0xd0>)
 800264c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002650:	08002661 	.word	0x08002661
 8002654:	0800267d 	.word	0x0800267d
 8002658:	080026a5 	.word	0x080026a5
 800265c:	080026d9 	.word	0x080026d9
      {
	case 0:
	    x1 += decode->glyph_width;
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8002666:	b29a      	uxth	r2, r3
 8002668:	8bbb      	ldrh	r3, [r7, #28]
 800266a:	4413      	add	r3, r2
 800266c:	83bb      	strh	r3, [r7, #28]
	    y1 += h;
 800266e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8002672:	b29a      	uxth	r2, r3
 8002674:	8b3b      	ldrh	r3, [r7, #24]
 8002676:	4413      	add	r3, r2
 8002678:	833b      	strh	r3, [r7, #24]
	    break;
 800267a:	e041      	b.n	8002700 <u8g2_font_decode_glyph+0x180>
	case 1:
	    x0 -= h;
 800267c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8002680:	b29b      	uxth	r3, r3
 8002682:	8bfa      	ldrh	r2, [r7, #30]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8002688:	8bfb      	ldrh	r3, [r7, #30]
 800268a:	3301      	adds	r3, #1
 800268c:	83fb      	strh	r3, [r7, #30]
	    x1++;
 800268e:	8bbb      	ldrh	r3, [r7, #28]
 8002690:	3301      	adds	r3, #1
 8002692:	83bb      	strh	r3, [r7, #28]
	    y1 += decode->glyph_width;
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800269a:	b29a      	uxth	r2, r3
 800269c:	8b3b      	ldrh	r3, [r7, #24]
 800269e:	4413      	add	r3, r2
 80026a0:	833b      	strh	r3, [r7, #24]
	    break;
 80026a2:	e02d      	b.n	8002700 <u8g2_font_decode_glyph+0x180>
	case 2:
	    x0 -= decode->glyph_width;
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	8bfa      	ldrh	r2, [r7, #30]
 80026ae:	1ad3      	subs	r3, r2, r3
 80026b0:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80026b2:	8bfb      	ldrh	r3, [r7, #30]
 80026b4:	3301      	adds	r3, #1
 80026b6:	83fb      	strh	r3, [r7, #30]
	    x1++;
 80026b8:	8bbb      	ldrh	r3, [r7, #28]
 80026ba:	3301      	adds	r3, #1
 80026bc:	83bb      	strh	r3, [r7, #28]
	    y0 -= h;
 80026be:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80026c2:	b29b      	uxth	r3, r3
 80026c4:	8b7a      	ldrh	r2, [r7, #26]
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80026ca:	8b7b      	ldrh	r3, [r7, #26]
 80026cc:	3301      	adds	r3, #1
 80026ce:	837b      	strh	r3, [r7, #26]
	    y1++;
 80026d0:	8b3b      	ldrh	r3, [r7, #24]
 80026d2:	3301      	adds	r3, #1
 80026d4:	833b      	strh	r3, [r7, #24]
	    break;	  
 80026d6:	e013      	b.n	8002700 <u8g2_font_decode_glyph+0x180>
	case 3:
	    x1 += h;
 80026d8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80026dc:	b29a      	uxth	r2, r3
 80026de:	8bbb      	ldrh	r3, [r7, #28]
 80026e0:	4413      	add	r3, r2
 80026e2:	83bb      	strh	r3, [r7, #28]
	    y0 -= decode->glyph_width;
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80026ea:	b29b      	uxth	r3, r3
 80026ec:	8b7a      	ldrh	r2, [r7, #26]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80026f2:	8b7b      	ldrh	r3, [r7, #26]
 80026f4:	3301      	adds	r3, #1
 80026f6:	837b      	strh	r3, [r7, #26]
	    y1++;
 80026f8:	8b3b      	ldrh	r3, [r7, #24]
 80026fa:	3301      	adds	r3, #1
 80026fc:	833b      	strh	r3, [r7, #24]
	    break;	  
 80026fe:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8002700:	8bb8      	ldrh	r0, [r7, #28]
 8002702:	8b7a      	ldrh	r2, [r7, #26]
 8002704:	8bf9      	ldrh	r1, [r7, #30]
 8002706:	8b3b      	ldrh	r3, [r7, #24]
 8002708:	9300      	str	r3, [sp, #0]
 800270a:	4603      	mov	r3, r0
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f000 fb88 	bl	8002e22 <u8g2_IsIntersection>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d102      	bne.n	800271e <u8g2_font_decode_glyph+0x19e>
	return d;
 8002718:	f997 3010 	ldrsb.w	r3, [r7, #16]
 800271c:	e03a      	b.n	8002794 <u8g2_font_decode_glyph+0x214>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	2200      	movs	r2, #0
 8002722:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	2200      	movs	r2, #0
 8002728:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8002730:	4619      	mov	r1, r3
 8002732:	6978      	ldr	r0, [r7, #20]
 8002734:	f7ff fd81 	bl	800223a <u8g2_font_decode_get_unsigned_bits>
 8002738:	4603      	mov	r3, r0
 800273a:	73fb      	strb	r3, [r7, #15]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 8002742:	4619      	mov	r1, r3
 8002744:	6978      	ldr	r0, [r7, #20]
 8002746:	f7ff fd78 	bl	800223a <u8g2_font_decode_get_unsigned_bits>
 800274a:	4603      	mov	r3, r0
 800274c:	73bb      	strb	r3, [r7, #14]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 800274e:	7bfb      	ldrb	r3, [r7, #15]
 8002750:	2200      	movs	r2, #0
 8002752:	4619      	mov	r1, r3
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f7ff fe54 	bl	8002402 <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 800275a:	7bbb      	ldrb	r3, [r7, #14]
 800275c:	2201      	movs	r2, #1
 800275e:	4619      	mov	r1, r3
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f7ff fe4e 	bl	8002402 <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8002766:	2101      	movs	r1, #1
 8002768:	6978      	ldr	r0, [r7, #20]
 800276a:	f7ff fd66 	bl	800223a <u8g2_font_decode_get_unsigned_bits>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d1ec      	bne.n	800274e <u8g2_font_decode_glyph+0x1ce>

      if ( decode->y >= h )
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	f993 3009 	ldrsb.w	r3, [r3, #9]
 800277a:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800277e:	429a      	cmp	r2, r3
 8002780:	dd00      	ble.n	8002784 <u8g2_font_decode_glyph+0x204>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8002782:	e7d2      	b.n	800272a <u8g2_font_decode_glyph+0x1aa>
	break;
 8002784:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	7b9a      	ldrb	r2, [r3, #14]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  }
  return d;
 8002790:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 8002794:	4618      	mov	r0, r3
 8002796:	3720      	adds	r7, #32
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}

0800279c <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b086      	sub	sp, #24
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
 80027a4:	460b      	mov	r3, r1
 80027a6:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ac:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	3317      	adds	r3, #23
 80027b2:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 80027b4:	887b      	ldrh	r3, [r7, #2]
 80027b6:	2bff      	cmp	r3, #255	@ 0xff
 80027b8:	d82a      	bhi.n	8002810 <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 80027ba:	887b      	ldrh	r3, [r7, #2]
 80027bc:	2b60      	cmp	r3, #96	@ 0x60
 80027be:	d907      	bls.n	80027d0 <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 80027c6:	461a      	mov	r2, r3
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	4413      	add	r3, r2
 80027cc:	617b      	str	r3, [r7, #20]
 80027ce:	e009      	b.n	80027e4 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 80027d0:	887b      	ldrh	r3, [r7, #2]
 80027d2:	2b40      	cmp	r3, #64	@ 0x40
 80027d4:	d906      	bls.n	80027e4 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 80027dc:	461a      	mov	r2, r3
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	4413      	add	r3, r2
 80027e2:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	3301      	adds	r3, #1
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d04e      	beq.n	800288c <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	461a      	mov	r2, r3
 80027f4:	887b      	ldrh	r3, [r7, #2]
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d102      	bne.n	8002800 <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	3302      	adds	r3, #2
 80027fe:	e049      	b.n	8002894 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	3301      	adds	r3, #1
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	461a      	mov	r2, r3
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	4413      	add	r3, r2
 800280c:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 800280e:	e7e9      	b.n	80027e4 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8002816:	461a      	mov	r2, r3
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	4413      	add	r3, r2
 800281c:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8002822:	2100      	movs	r1, #0
 8002824:	6938      	ldr	r0, [r7, #16]
 8002826:	f7ff fc3f 	bl	80020a8 <u8g2_font_get_word>
 800282a:	4603      	mov	r3, r0
 800282c:	461a      	mov	r2, r3
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	4413      	add	r3, r2
 8002832:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8002834:	2102      	movs	r1, #2
 8002836:	6938      	ldr	r0, [r7, #16]
 8002838:	f7ff fc36 	bl	80020a8 <u8g2_font_get_word>
 800283c:	4603      	mov	r3, r0
 800283e:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	3304      	adds	r3, #4
 8002844:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 8002846:	89fa      	ldrh	r2, [r7, #14]
 8002848:	887b      	ldrh	r3, [r7, #2]
 800284a:	429a      	cmp	r2, r3
 800284c:	d3e9      	bcc.n	8002822 <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 800284e:	697b      	ldr	r3, [r7, #20]
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 8002854:	89fb      	ldrh	r3, [r7, #14]
 8002856:	021b      	lsls	r3, r3, #8
 8002858:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	3301      	adds	r3, #1
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	461a      	mov	r2, r3
 8002862:	89fb      	ldrh	r3, [r7, #14]
 8002864:	4313      	orrs	r3, r2
 8002866:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 8002868:	89fb      	ldrh	r3, [r7, #14]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d010      	beq.n	8002890 <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 800286e:	89fa      	ldrh	r2, [r7, #14]
 8002870:	887b      	ldrh	r3, [r7, #2]
 8002872:	429a      	cmp	r2, r3
 8002874:	d102      	bne.n	800287c <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	3303      	adds	r3, #3
 800287a:	e00b      	b.n	8002894 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	3302      	adds	r3, #2
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	461a      	mov	r2, r3
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	4413      	add	r3, r2
 8002888:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 800288a:	e7e0      	b.n	800284e <u8g2_font_get_glyph_data+0xb2>
	break;
 800288c:	bf00      	nop
 800288e:	e000      	b.n	8002892 <u8g2_font_get_glyph_data+0xf6>
	break;
 8002890:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 8002892:	2300      	movs	r3, #0
}
 8002894:	4618      	mov	r0, r3
 8002896:	3718      	adds	r7, #24
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}

0800289c <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b086      	sub	sp, #24
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	4608      	mov	r0, r1
 80028a6:	4611      	mov	r1, r2
 80028a8:	461a      	mov	r2, r3
 80028aa:	4603      	mov	r3, r0
 80028ac:	817b      	strh	r3, [r7, #10]
 80028ae:	460b      	mov	r3, r1
 80028b0:	813b      	strh	r3, [r7, #8]
 80028b2:	4613      	mov	r3, r2
 80028b4:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t dx = 0;
 80028b6:	2300      	movs	r3, #0
 80028b8:	82fb      	strh	r3, [r7, #22]
  u8g2->font_decode.target_x = x;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	897a      	ldrh	r2, [r7, #10]
 80028be:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  u8g2->font_decode.target_y = y;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	893a      	ldrh	r2, [r7, #8]
 80028c6:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 80028ca:	88fb      	ldrh	r3, [r7, #6]
 80028cc:	4619      	mov	r1, r3
 80028ce:	68f8      	ldr	r0, [r7, #12]
 80028d0:	f7ff ff64 	bl	800279c <u8g2_font_get_glyph_data>
 80028d4:	6138      	str	r0, [r7, #16]
  if ( glyph_data != NULL )
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d005      	beq.n	80028e8 <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 80028dc:	6939      	ldr	r1, [r7, #16]
 80028de:	68f8      	ldr	r0, [r7, #12]
 80028e0:	f7ff fe4e 	bl	8002580 <u8g2_font_decode_glyph>
 80028e4:	4603      	mov	r3, r0
 80028e6:	82fb      	strh	r3, [r7, #22]
  }
  return dx;
 80028e8:	8afb      	ldrh	r3, [r7, #22]
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3718      	adds	r7, #24
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
	...

080028f4 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	60f8      	str	r0, [r7, #12]
 80028fc:	4608      	mov	r0, r1
 80028fe:	4611      	mov	r1, r2
 8002900:	461a      	mov	r2, r3
 8002902:	4603      	mov	r3, r0
 8002904:	817b      	strh	r3, [r7, #10]
 8002906:	460b      	mov	r3, r1
 8002908:	813b      	strh	r3, [r7, #8]
 800290a:	4613      	mov	r3, r2
 800290c:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8002914:	2b03      	cmp	r3, #3
 8002916:	d833      	bhi.n	8002980 <u8g2_DrawGlyph+0x8c>
 8002918:	a201      	add	r2, pc, #4	@ (adr r2, 8002920 <u8g2_DrawGlyph+0x2c>)
 800291a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800291e:	bf00      	nop
 8002920:	08002931 	.word	0x08002931
 8002924:	08002945 	.word	0x08002945
 8002928:	08002959 	.word	0x08002959
 800292c:	0800296d 	.word	0x0800296d
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002934:	68f8      	ldr	r0, [r7, #12]
 8002936:	4798      	blx	r3
 8002938:	4603      	mov	r3, r0
 800293a:	461a      	mov	r2, r3
 800293c:	893b      	ldrh	r3, [r7, #8]
 800293e:	4413      	add	r3, r2
 8002940:	813b      	strh	r3, [r7, #8]
      break;
 8002942:	e01d      	b.n	8002980 <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002948:	68f8      	ldr	r0, [r7, #12]
 800294a:	4798      	blx	r3
 800294c:	4603      	mov	r3, r0
 800294e:	461a      	mov	r2, r3
 8002950:	897b      	ldrh	r3, [r7, #10]
 8002952:	1a9b      	subs	r3, r3, r2
 8002954:	817b      	strh	r3, [r7, #10]
      break;
 8002956:	e013      	b.n	8002980 <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800295c:	68f8      	ldr	r0, [r7, #12]
 800295e:	4798      	blx	r3
 8002960:	4603      	mov	r3, r0
 8002962:	461a      	mov	r2, r3
 8002964:	893b      	ldrh	r3, [r7, #8]
 8002966:	1a9b      	subs	r3, r3, r2
 8002968:	813b      	strh	r3, [r7, #8]
      break;
 800296a:	e009      	b.n	8002980 <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002970:	68f8      	ldr	r0, [r7, #12]
 8002972:	4798      	blx	r3
 8002974:	4603      	mov	r3, r0
 8002976:	461a      	mov	r2, r3
 8002978:	897b      	ldrh	r3, [r7, #10]
 800297a:	4413      	add	r3, r2
 800297c:	817b      	strh	r3, [r7, #10]
      break;
 800297e:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 8002980:	88fb      	ldrh	r3, [r7, #6]
 8002982:	893a      	ldrh	r2, [r7, #8]
 8002984:	8979      	ldrh	r1, [r7, #10]
 8002986:	68f8      	ldr	r0, [r7, #12]
 8002988:	f7ff ff88 	bl	800289c <u8g2_font_draw_glyph>
 800298c:	4603      	mov	r3, r0
}
 800298e:	4618      	mov	r0, r3
 8002990:	3710      	adds	r7, #16
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop

08002998 <u8g2_draw_string>:
  return u8g2_font_2x_draw_glyph(u8g2, x, y, encoding);
}

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b086      	sub	sp, #24
 800299c:	af00      	add	r7, sp, #0
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	607b      	str	r3, [r7, #4]
 80029a2:	460b      	mov	r3, r1
 80029a4:	817b      	strh	r3, [r7, #10]
 80029a6:	4613      	mov	r3, r2
 80029a8:	813b      	strh	r3, [r7, #8]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 80029aa:	68f8      	ldr	r0, [r7, #12]
 80029ac:	f000 fca7 	bl	80032fe <u8x8_utf8_init>
  sum = 0;
 80029b0:	2300      	movs	r3, #0
 80029b2:	82fb      	strh	r3, [r7, #22]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	687a      	ldr	r2, [r7, #4]
 80029ba:	7812      	ldrb	r2, [r2, #0]
 80029bc:	4611      	mov	r1, r2
 80029be:	68f8      	ldr	r0, [r7, #12]
 80029c0:	4798      	blx	r3
 80029c2:	4603      	mov	r3, r0
 80029c4:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 80029c6:	8abb      	ldrh	r3, [r7, #20]
 80029c8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d038      	beq.n	8002a42 <u8g2_draw_string+0xaa>
      break;
    str++;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	3301      	adds	r3, #1
 80029d4:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 80029d6:	8abb      	ldrh	r3, [r7, #20]
 80029d8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80029dc:	4293      	cmp	r3, r2
 80029de:	d0e9      	beq.n	80029b4 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 80029e0:	8abb      	ldrh	r3, [r7, #20]
 80029e2:	893a      	ldrh	r2, [r7, #8]
 80029e4:	8979      	ldrh	r1, [r7, #10]
 80029e6:	68f8      	ldr	r0, [r7, #12]
 80029e8:	f7ff ff84 	bl	80028f4 <u8g2_DrawGlyph>
 80029ec:	4603      	mov	r3, r0
 80029ee:	827b      	strh	r3, [r7, #18]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 80029f6:	2b03      	cmp	r3, #3
 80029f8:	d81e      	bhi.n	8002a38 <u8g2_draw_string+0xa0>
 80029fa:	a201      	add	r2, pc, #4	@ (adr r2, 8002a00 <u8g2_draw_string+0x68>)
 80029fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a00:	08002a11 	.word	0x08002a11
 8002a04:	08002a1b 	.word	0x08002a1b
 8002a08:	08002a25 	.word	0x08002a25
 8002a0c:	08002a2f 	.word	0x08002a2f
      {
	case 0:
	  x += delta;
 8002a10:	897a      	ldrh	r2, [r7, #10]
 8002a12:	8a7b      	ldrh	r3, [r7, #18]
 8002a14:	4413      	add	r3, r2
 8002a16:	817b      	strh	r3, [r7, #10]
	  break;
 8002a18:	e00e      	b.n	8002a38 <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 8002a1a:	893a      	ldrh	r2, [r7, #8]
 8002a1c:	8a7b      	ldrh	r3, [r7, #18]
 8002a1e:	4413      	add	r3, r2
 8002a20:	813b      	strh	r3, [r7, #8]
	  break;
 8002a22:	e009      	b.n	8002a38 <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8002a24:	897a      	ldrh	r2, [r7, #10]
 8002a26:	8a7b      	ldrh	r3, [r7, #18]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	817b      	strh	r3, [r7, #10]
	  break;
 8002a2c:	e004      	b.n	8002a38 <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 8002a2e:	893a      	ldrh	r2, [r7, #8]
 8002a30:	8a7b      	ldrh	r3, [r7, #18]
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	813b      	strh	r3, [r7, #8]
	  break;
 8002a36:	bf00      	nop

#else
      x += delta;
#endif

      sum += delta;    
 8002a38:	8afa      	ldrh	r2, [r7, #22]
 8002a3a:	8a7b      	ldrh	r3, [r7, #18]
 8002a3c:	4413      	add	r3, r2
 8002a3e:	82fb      	strh	r3, [r7, #22]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8002a40:	e7b8      	b.n	80029b4 <u8g2_draw_string+0x1c>
      break;
 8002a42:	bf00      	nop
    }
  }
  return sum;
 8002a44:	8afb      	ldrh	r3, [r7, #22]
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3718      	adds	r7, #24
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop

08002a50 <u8g2_DrawStr>:
  }
  return sum;
}

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	60f8      	str	r0, [r7, #12]
 8002a58:	607b      	str	r3, [r7, #4]
 8002a5a:	460b      	mov	r3, r1
 8002a5c:	817b      	strh	r3, [r7, #10]
 8002a5e:	4613      	mov	r3, r2
 8002a60:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	4a06      	ldr	r2, [pc, #24]	@ (8002a80 <u8g2_DrawStr+0x30>)
 8002a66:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 8002a68:	893a      	ldrh	r2, [r7, #8]
 8002a6a:	8979      	ldrh	r1, [r7, #10]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f7ff ff92 	bl	8002998 <u8g2_draw_string>
 8002a74:	4603      	mov	r3, r0
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3710      	adds	r7, #16
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	0800331b 	.word	0x0800331b

08002a84 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d05d      	beq.n	8002b50 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f993 2081 	ldrsb.w	r2, [r3, #129]	@ 0x81
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	f993 2082 	ldrsb.w	r2, [r3, #130]	@ 0x82
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d04d      	beq.n	8002b52 <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	d11c      	bne.n	8002afa <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f993 208e 	ldrsb.w	r2, [r3, #142]	@ 0x8e
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	f993 3083 	ldrsb.w	r3, [r3, #131]	@ 0x83
 8002acc:	429a      	cmp	r2, r3
 8002ace:	da05      	bge.n	8002adc <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f993 2083 	ldrsb.w	r2, [r3, #131]	@ 0x83
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f993 3084 	ldrsb.w	r3, [r3, #132]	@ 0x84
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	dd32      	ble.n	8002b52 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	f993 2084 	ldrsb.w	r2, [r3, #132]	@ 0x84
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 8002af8:	e02b      	b.n	8002b52 <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f993 308e 	ldrsb.w	r3, [r3, #142]	@ 0x8e
 8002b00:	461a      	mov	r2, r3
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8002b08:	4619      	mov	r1, r3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8002b10:	440b      	add	r3, r1
 8002b12:	429a      	cmp	r2, r3
 8002b14:	da0d      	bge.n	8002b32 <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8002b1c:	b2da      	uxtb	r2, r3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	4413      	add	r3, r2
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	b25a      	sxtb	r2, r3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	dd07      	ble.n	8002b52 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	f993 2080 	ldrsb.w	r2, [r3, #128]	@ 0x80
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 8002b4e:	e000      	b.n	8002b52 <u8g2_UpdateRefHeight+0xce>
    return;
 8002b50:	bf00      	nop
  }  
}
 8002b52:	370c      	adds	r7, #12
 8002b54:	46bd      	mov	sp, r7
 8002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5a:	4770      	bx	lr

08002b5c <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b083      	sub	sp, #12
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  return 0;
 8002b64:	2300      	movs	r3, #0
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	370c      	adds	r7, #12
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr
	...

08002b74 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	4a04      	ldr	r2, [pc, #16]	@ (8002b90 <u8g2_SetFontPosBaseline+0x1c>)
 8002b80:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002b82:	bf00      	nop
 8002b84:	370c      	adds	r7, #12
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr
 8002b8e:	bf00      	nop
 8002b90:	08002b5d 	.word	0x08002b5d

08002b94 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
 8002b9c:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ba2:	683a      	ldr	r2, [r7, #0]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d00b      	beq.n	8002bc0 <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	683a      	ldr	r2, [r7, #0]
 8002bac:	659a      	str	r2, [r3, #88]	@ 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	3374      	adds	r3, #116	@ 0x74
 8002bb2:	6839      	ldr	r1, [r7, #0]
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f7ff fa97 	bl	80020e8 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f7ff ff62 	bl	8002a84 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8002bc0:	bf00      	nop
 8002bc2:	3708      	adds	r7, #8
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}

08002bc8 <u8g2_clip_intersection2>:
 will return 0 if there is no intersection and if a > b

 */

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len,
		u8g2_uint_t c, u8g2_uint_t d) {
 8002bc8:	b480      	push	{r7}
 8002bca:	b087      	sub	sp, #28
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	60f8      	str	r0, [r7, #12]
 8002bd0:	60b9      	str	r1, [r7, #8]
 8002bd2:	4611      	mov	r1, r2
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	460b      	mov	r3, r1
 8002bd8:	80fb      	strh	r3, [r7, #6]
 8002bda:	4613      	mov	r3, r2
 8002bdc:	80bb      	strh	r3, [r7, #4]
	u8g2_uint_t a = *ap;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	881b      	ldrh	r3, [r3, #0]
 8002be2:	82fb      	strh	r3, [r7, #22]
	u8g2_uint_t b;
	b = a;
 8002be4:	8afb      	ldrh	r3, [r7, #22]
 8002be6:	82bb      	strh	r3, [r7, #20]
	b += *len;
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	881a      	ldrh	r2, [r3, #0]
 8002bec:	8abb      	ldrh	r3, [r7, #20]
 8002bee:	4413      	add	r3, r2
 8002bf0:	82bb      	strh	r3, [r7, #20]
	/* be removed completly (be aware about memory curruption for wrong */
	/* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
	/* arguments) */

	/* removing the following if clause completly may lead to memory corruption of a>b */
	if (a > b) {
 8002bf2:	8afa      	ldrh	r2, [r7, #22]
 8002bf4:	8abb      	ldrh	r3, [r7, #20]
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d90b      	bls.n	8002c12 <u8g2_clip_intersection2+0x4a>
		/* replacing this if with a simple "return 0;" will not handle the case with negative a */
		if (a < d) {
 8002bfa:	8afa      	ldrh	r2, [r7, #22]
 8002bfc:	88bb      	ldrh	r3, [r7, #4]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d205      	bcs.n	8002c0e <u8g2_clip_intersection2+0x46>
			b = d;
 8002c02:	88bb      	ldrh	r3, [r7, #4]
 8002c04:	82bb      	strh	r3, [r7, #20]
			b--;
 8002c06:	8abb      	ldrh	r3, [r7, #20]
 8002c08:	3b01      	subs	r3, #1
 8002c0a:	82bb      	strh	r3, [r7, #20]
 8002c0c:	e001      	b.n	8002c12 <u8g2_clip_intersection2+0x4a>
		} else {
			a = c;
 8002c0e:	88fb      	ldrh	r3, [r7, #6]
 8002c10:	82fb      	strh	r3, [r7, #22]
		}
	}

	/* from now on, the asumption a <= b is ok */

	if (a >= d)
 8002c12:	8afa      	ldrh	r2, [r7, #22]
 8002c14:	88bb      	ldrh	r3, [r7, #4]
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d301      	bcc.n	8002c1e <u8g2_clip_intersection2+0x56>
		return 0;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	e01c      	b.n	8002c58 <u8g2_clip_intersection2+0x90>
	if (b <= c)
 8002c1e:	8aba      	ldrh	r2, [r7, #20]
 8002c20:	88fb      	ldrh	r3, [r7, #6]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d801      	bhi.n	8002c2a <u8g2_clip_intersection2+0x62>
		return 0;
 8002c26:	2300      	movs	r3, #0
 8002c28:	e016      	b.n	8002c58 <u8g2_clip_intersection2+0x90>
	if (a < c)
 8002c2a:	8afa      	ldrh	r2, [r7, #22]
 8002c2c:	88fb      	ldrh	r3, [r7, #6]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d201      	bcs.n	8002c36 <u8g2_clip_intersection2+0x6e>
		a = c;
 8002c32:	88fb      	ldrh	r3, [r7, #6]
 8002c34:	82fb      	strh	r3, [r7, #22]
	if (b > d)
 8002c36:	8aba      	ldrh	r2, [r7, #20]
 8002c38:	88bb      	ldrh	r3, [r7, #4]
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d901      	bls.n	8002c42 <u8g2_clip_intersection2+0x7a>
		b = d;
 8002c3e:	88bb      	ldrh	r3, [r7, #4]
 8002c40:	82bb      	strh	r3, [r7, #20]

	*ap = a;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	8afa      	ldrh	r2, [r7, #22]
 8002c46:	801a      	strh	r2, [r3, #0]
	b -= a;
 8002c48:	8aba      	ldrh	r2, [r7, #20]
 8002c4a:	8afb      	ldrh	r3, [r7, #22]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	82bb      	strh	r3, [r7, #20]
	*len = b;
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	8aba      	ldrh	r2, [r7, #20]
 8002c54:	801a      	strh	r2, [r3, #0]
	return 1;
 8002c56:	2301      	movs	r3, #1
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	371c      	adds	r7, #28
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr

08002c64 <u8g2_draw_hv_line_2dir>:
 This function first adjusts the y position to the local buffer. Then it
 will clip the line and call u8g2_draw_low_level_hv_line()

 */
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y,
		u8g2_uint_t len, uint8_t dir) {
 8002c64:	b590      	push	{r4, r7, lr}
 8002c66:	b087      	sub	sp, #28
 8002c68:	af02      	add	r7, sp, #8
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	4608      	mov	r0, r1
 8002c6e:	4611      	mov	r1, r2
 8002c70:	461a      	mov	r2, r3
 8002c72:	4603      	mov	r3, r0
 8002c74:	817b      	strh	r3, [r7, #10]
 8002c76:	460b      	mov	r3, r1
 8002c78:	813b      	strh	r3, [r7, #8]
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	80fb      	strh	r3, [r7, #6]

	/* clipping happens before the display rotation */

	/* transform to pixel buffer coordinates */
	y -= u8g2->pixel_curr_row;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c82:	893a      	ldrh	r2, [r7, #8]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	813b      	strh	r3, [r7, #8]

	u8g2->ll_hvline(u8g2, x, y, len, dir);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8002c8c:	88f8      	ldrh	r0, [r7, #6]
 8002c8e:	893a      	ldrh	r2, [r7, #8]
 8002c90:	8979      	ldrh	r1, [r7, #10]
 8002c92:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002c96:	9300      	str	r3, [sp, #0]
 8002c98:	4603      	mov	r3, r0
 8002c9a:	68f8      	ldr	r0, [r7, #12]
 8002c9c:	47a0      	blx	r4
}
 8002c9e:	bf00      	nop
 8002ca0:	3714      	adds	r7, #20
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd90      	pop	{r4, r7, pc}

08002ca6 <u8g2_DrawHVLine>:
 This function should be called by the user.

 "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
 */
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y,
		u8g2_uint_t len, uint8_t dir) {
 8002ca6:	b590      	push	{r4, r7, lr}
 8002ca8:	b087      	sub	sp, #28
 8002caa:	af02      	add	r7, sp, #8
 8002cac:	60f8      	str	r0, [r7, #12]
 8002cae:	4608      	mov	r0, r1
 8002cb0:	4611      	mov	r1, r2
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	817b      	strh	r3, [r7, #10]
 8002cb8:	460b      	mov	r3, r1
 8002cba:	813b      	strh	r3, [r7, #8]
 8002cbc:	4613      	mov	r3, r2
 8002cbe:	80fb      	strh	r3, [r7, #6]
	/* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
	/* The callback may rotate the hv line */
	/* after rotation this will call u8g2_draw_hv_line_4dir() */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
	if (u8g2->is_page_clip_window_intersection != 0)
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d075      	beq.n	8002db6 <u8g2_DrawHVLine+0x110>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
		if (len != 0) {
 8002cca:	88fb      	ldrh	r3, [r7, #6]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d072      	beq.n	8002db6 <u8g2_DrawHVLine+0x110>

			/* convert to two directions */
			if (len > 1) {
 8002cd0:	88fb      	ldrh	r3, [r7, #6]
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d91a      	bls.n	8002d0c <u8g2_DrawHVLine+0x66>
				if (dir == 2) {
 8002cd6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002cda:	2b02      	cmp	r3, #2
 8002cdc:	d109      	bne.n	8002cf2 <u8g2_DrawHVLine+0x4c>
					x -= len;
 8002cde:	897a      	ldrh	r2, [r7, #10]
 8002ce0:	88fb      	ldrh	r3, [r7, #6]
 8002ce2:	1ad3      	subs	r3, r2, r3
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	817b      	strh	r3, [r7, #10]
					x++;
 8002ce8:	897b      	ldrh	r3, [r7, #10]
 8002cea:	3301      	adds	r3, #1
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	817b      	strh	r3, [r7, #10]
 8002cf0:	e00c      	b.n	8002d0c <u8g2_DrawHVLine+0x66>
				} else if (dir == 3) {
 8002cf2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002cf6:	2b03      	cmp	r3, #3
 8002cf8:	d108      	bne.n	8002d0c <u8g2_DrawHVLine+0x66>
					y -= len;
 8002cfa:	893a      	ldrh	r2, [r7, #8]
 8002cfc:	88fb      	ldrh	r3, [r7, #6]
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	b29b      	uxth	r3, r3
 8002d02:	813b      	strh	r3, [r7, #8]
					y++;
 8002d04:	893b      	ldrh	r3, [r7, #8]
 8002d06:	3301      	adds	r3, #1
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	813b      	strh	r3, [r7, #8]
				}
			}
			dir &= 1;
 8002d0c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d10:	f003 0301 	and.w	r3, r3, #1
 8002d14:	f887 3020 	strb.w	r3, [r7, #32]

			/* clip against the user window */
			if (dir == 0) {
 8002d18:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d11a      	bne.n	8002d56 <u8g2_DrawHVLine+0xb0>
				if (y < u8g2->user_y0)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8002d26:	893b      	ldrh	r3, [r7, #8]
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d83b      	bhi.n	8002da4 <u8g2_DrawHVLine+0xfe>
					return;
				if (y >= u8g2->user_y1)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 8002d32:	893b      	ldrh	r3, [r7, #8]
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d937      	bls.n	8002da8 <u8g2_DrawHVLine+0x102>
					return;
				if (u8g2_clip_intersection2(&x, &len, u8g2->user_x0,
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8002d44:	1db9      	adds	r1, r7, #6
 8002d46:	f107 000a 	add.w	r0, r7, #10
 8002d4a:	f7ff ff3d 	bl	8002bc8 <u8g2_clip_intersection2>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d11a      	bne.n	8002d8a <u8g2_DrawHVLine+0xe4>
						u8g2->user_x1) == 0)
					return;
 8002d54:	e02f      	b.n	8002db6 <u8g2_DrawHVLine+0x110>
			} else {
				if (x < u8g2->user_x0)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8002d5c:	897b      	ldrh	r3, [r7, #10]
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d824      	bhi.n	8002dac <u8g2_DrawHVLine+0x106>
					return;
				if (x >= u8g2->user_x1)
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8002d68:	897b      	ldrh	r3, [r7, #10]
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d920      	bls.n	8002db0 <u8g2_DrawHVLine+0x10a>
					return;
				if (u8g2_clip_intersection2(&y, &len, u8g2->user_y0,
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 8002d7a:	1db9      	adds	r1, r7, #6
 8002d7c:	f107 0008 	add.w	r0, r7, #8
 8002d80:	f7ff ff22 	bl	8002bc8 <u8g2_clip_intersection2>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d014      	beq.n	8002db4 <u8g2_DrawHVLine+0x10e>
						u8g2->user_y1) == 0)
					return;
			}

			u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d8e:	689c      	ldr	r4, [r3, #8]
 8002d90:	8979      	ldrh	r1, [r7, #10]
 8002d92:	893a      	ldrh	r2, [r7, #8]
 8002d94:	88f8      	ldrh	r0, [r7, #6]
 8002d96:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d9a:	9300      	str	r3, [sp, #0]
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	68f8      	ldr	r0, [r7, #12]
 8002da0:	47a0      	blx	r4
 8002da2:	e008      	b.n	8002db6 <u8g2_DrawHVLine+0x110>
					return;
 8002da4:	bf00      	nop
 8002da6:	e006      	b.n	8002db6 <u8g2_DrawHVLine+0x110>
					return;
 8002da8:	bf00      	nop
 8002daa:	e004      	b.n	8002db6 <u8g2_DrawHVLine+0x110>
					return;
 8002dac:	bf00      	nop
 8002dae:	e002      	b.n	8002db6 <u8g2_DrawHVLine+0x110>
					return;
 8002db0:	bf00      	nop
 8002db2:	e000      	b.n	8002db6 <u8g2_DrawHVLine+0x110>
					return;
 8002db4:	bf00      	nop
		}
}
 8002db6:	3714      	adds	r7, #20
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd90      	pop	{r4, r7, pc}

08002dbc <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8002dbc:	b490      	push	{r4, r7}
 8002dbe:	b082      	sub	sp, #8
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	4604      	mov	r4, r0
 8002dc4:	4608      	mov	r0, r1
 8002dc6:	4611      	mov	r1, r2
 8002dc8:	461a      	mov	r2, r3
 8002dca:	4623      	mov	r3, r4
 8002dcc:	80fb      	strh	r3, [r7, #6]
 8002dce:	4603      	mov	r3, r0
 8002dd0:	80bb      	strh	r3, [r7, #4]
 8002dd2:	460b      	mov	r3, r1
 8002dd4:	807b      	strh	r3, [r7, #2]
 8002dd6:	4613      	mov	r3, r2
 8002dd8:	803b      	strh	r3, [r7, #0]
  if ( v0 < a1 )		// v0 <= a1
 8002dda:	887a      	ldrh	r2, [r7, #2]
 8002ddc:	88bb      	ldrh	r3, [r7, #4]
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d20d      	bcs.n	8002dfe <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 8002de2:	883a      	ldrh	r2, [r7, #0]
 8002de4:	88fb      	ldrh	r3, [r7, #6]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d901      	bls.n	8002dee <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e014      	b.n	8002e18 <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 8002dee:	887a      	ldrh	r2, [r7, #2]
 8002df0:	883b      	ldrh	r3, [r7, #0]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d901      	bls.n	8002dfa <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e00e      	b.n	8002e18 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	e00c      	b.n	8002e18 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 8002dfe:	883a      	ldrh	r2, [r7, #0]
 8002e00:	88fb      	ldrh	r3, [r7, #6]
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d907      	bls.n	8002e16 <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 8002e06:	887a      	ldrh	r2, [r7, #2]
 8002e08:	883b      	ldrh	r3, [r7, #0]
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d901      	bls.n	8002e12 <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e002      	b.n	8002e18 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8002e12:	2300      	movs	r3, #0
 8002e14:	e000      	b.n	8002e18 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 8002e16:	2300      	movs	r3, #0
    }
  }
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3708      	adds	r7, #8
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bc90      	pop	{r4, r7}
 8002e20:	4770      	bx	lr

08002e22 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8002e22:	b580      	push	{r7, lr}
 8002e24:	b084      	sub	sp, #16
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	60f8      	str	r0, [r7, #12]
 8002e2a:	4608      	mov	r0, r1
 8002e2c:	4611      	mov	r1, r2
 8002e2e:	461a      	mov	r2, r3
 8002e30:	4603      	mov	r3, r0
 8002e32:	817b      	strh	r3, [r7, #10]
 8002e34:	460b      	mov	r3, r1
 8002e36:	813b      	strh	r3, [r7, #8]
 8002e38:	4613      	mov	r3, r2
 8002e3a:	80fb      	strh	r3, [r7, #6]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f8b3 004c 	ldrh.w	r0, [r3, #76]	@ 0x4c
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	f8b3 104e 	ldrh.w	r1, [r3, #78]	@ 0x4e
 8002e48:	8b3b      	ldrh	r3, [r7, #24]
 8002e4a:	893a      	ldrh	r2, [r7, #8]
 8002e4c:	f7ff ffb6 	bl	8002dbc <u8g2_is_intersection_decision_tree>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d101      	bne.n	8002e5a <u8g2_IsIntersection+0x38>
    return 0; 
 8002e56:	2300      	movs	r3, #0
 8002e58:	e00a      	b.n	8002e70 <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	f8b3 0048 	ldrh.w	r0, [r3, #72]	@ 0x48
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	f8b3 104a 	ldrh.w	r1, [r3, #74]	@ 0x4a
 8002e66:	88fb      	ldrh	r3, [r7, #6]
 8002e68:	897a      	ldrh	r2, [r7, #10]
 8002e6a:	f7ff ffa7 	bl	8002dbc <u8g2_is_intersection_decision_tree>
 8002e6e:	4603      	mov	r3, r0
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3710      	adds	r7, #16
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}

08002e78 <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b089      	sub	sp, #36	@ 0x24
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	60f8      	str	r0, [r7, #12]
 8002e80:	4608      	mov	r0, r1
 8002e82:	4611      	mov	r1, r2
 8002e84:	461a      	mov	r2, r3
 8002e86:	4603      	mov	r3, r0
 8002e88:	817b      	strh	r3, [r7, #10]
 8002e8a:	460b      	mov	r3, r1
 8002e8c:	813b      	strh	r3, [r7, #8]
 8002e8e:	4613      	mov	r3, r2
 8002e90:	80fb      	strh	r3, [r7, #6]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8002e92:	893b      	ldrh	r3, [r7, #8]
 8002e94:	76fb      	strb	r3, [r7, #27]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8002e96:	7efb      	ldrb	r3, [r7, #27]
 8002e98:	f003 0307 	and.w	r3, r3, #7
 8002e9c:	76fb      	strb	r3, [r7, #27]
  mask = 1;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	763b      	strb	r3, [r7, #24]
  mask <<= bit_pos;
 8002ea2:	7e3a      	ldrb	r2, [r7, #24]
 8002ea4:	7efb      	ldrb	r3, [r7, #27]
 8002ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eaa:	763b      	strb	r3, [r7, #24]

  or_mask = 0;
 8002eac:	2300      	movs	r3, #0
 8002eae:	76bb      	strb	r3, [r7, #26]
  xor_mask = 0;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	767b      	strb	r3, [r7, #25]
  if ( u8g2->draw_color <= 1 )
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d801      	bhi.n	8002ec2 <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 8002ebe:	7e3b      	ldrb	r3, [r7, #24]
 8002ec0:	76bb      	strb	r3, [r7, #26]
  if ( u8g2->draw_color != 1 )
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d001      	beq.n	8002ed0 <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 8002ecc:	7e3b      	ldrb	r3, [r7, #24]
 8002ece:	767b      	strb	r3, [r7, #25]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 8002ed0:	893b      	ldrh	r3, [r7, #8]
 8002ed2:	82fb      	strh	r3, [r7, #22]
  offset &= ~7;
 8002ed4:	8afb      	ldrh	r3, [r7, #22]
 8002ed6:	f023 0307 	bic.w	r3, r3, #7
 8002eda:	82fb      	strh	r3, [r7, #22]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	7c1b      	ldrb	r3, [r3, #16]
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	8afb      	ldrh	r3, [r7, #22]
 8002ee6:	fb13 f302 	smulbb	r3, r3, r2
 8002eea:	82fb      	strh	r3, [r7, #22]
  ptr = u8g2->tile_buf_ptr;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ef0:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 8002ef2:	8afb      	ldrh	r3, [r7, #22]
 8002ef4:	69fa      	ldr	r2, [r7, #28]
 8002ef6:	4413      	add	r3, r2
 8002ef8:	61fb      	str	r3, [r7, #28]
  ptr += x;
 8002efa:	897b      	ldrh	r3, [r7, #10]
 8002efc:	69fa      	ldr	r2, [r7, #28]
 8002efe:	4413      	add	r3, r2
 8002f00:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 8002f02:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d117      	bne.n	8002f3a <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 8002f0a:	69fb      	ldr	r3, [r7, #28]
 8002f0c:	781a      	ldrb	r2, [r3, #0]
 8002f0e:	7ebb      	ldrb	r3, [r7, #26]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	b2da      	uxtb	r2, r3
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	781a      	ldrb	r2, [r3, #0]
 8002f1c:	7e7b      	ldrb	r3, [r7, #25]
 8002f1e:	4053      	eors	r3, r2
 8002f20:	b2da      	uxtb	r2, r3
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	701a      	strb	r2, [r3, #0]
	ptr++;
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	3301      	adds	r3, #1
 8002f2a:	61fb      	str	r3, [r7, #28]
	len--;
 8002f2c:	88fb      	ldrh	r3, [r7, #6]
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	80fb      	strh	r3, [r7, #6]
      } while( len != 0 );
 8002f32:	88fb      	ldrh	r3, [r7, #6]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d1e8      	bne.n	8002f0a <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 8002f38:	e038      	b.n	8002fac <u8g2_ll_hvline_vertical_top_lsb+0x134>
      *ptr |= or_mask;
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	781a      	ldrb	r2, [r3, #0]
 8002f3e:	7ebb      	ldrb	r3, [r7, #26]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	b2da      	uxtb	r2, r3
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 8002f48:	69fb      	ldr	r3, [r7, #28]
 8002f4a:	781a      	ldrb	r2, [r3, #0]
 8002f4c:	7e7b      	ldrb	r3, [r7, #25]
 8002f4e:	4053      	eors	r3, r2
 8002f50:	b2da      	uxtb	r2, r3
 8002f52:	69fb      	ldr	r3, [r7, #28]
 8002f54:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 8002f56:	7efb      	ldrb	r3, [r7, #27]
 8002f58:	3301      	adds	r3, #1
 8002f5a:	76fb      	strb	r3, [r7, #27]
      bit_pos &= 7;
 8002f5c:	7efb      	ldrb	r3, [r7, #27]
 8002f5e:	f003 0307 	and.w	r3, r3, #7
 8002f62:	76fb      	strb	r3, [r7, #27]
      len--;
 8002f64:	88fb      	ldrh	r3, [r7, #6]
 8002f66:	3b01      	subs	r3, #1
 8002f68:	80fb      	strh	r3, [r7, #6]
      if ( bit_pos == 0 )
 8002f6a:	7efb      	ldrb	r3, [r7, #27]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d114      	bne.n	8002f9a <u8g2_ll_hvline_vertical_top_lsb+0x122>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8002f74:	461a      	mov	r2, r3
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	4413      	add	r3, r2
 8002f7a:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d801      	bhi.n	8002f8a <u8g2_ll_hvline_vertical_top_lsb+0x112>
	  or_mask  = 1;
 8002f86:	2301      	movs	r3, #1
 8002f88:	76bb      	strb	r3, [r7, #26]
	if ( u8g2->draw_color != 1 )
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d008      	beq.n	8002fa6 <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	  xor_mask = 1;
 8002f94:	2301      	movs	r3, #1
 8002f96:	767b      	strb	r3, [r7, #25]
 8002f98:	e005      	b.n	8002fa6 <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	or_mask <<= 1;
 8002f9a:	7ebb      	ldrb	r3, [r7, #26]
 8002f9c:	005b      	lsls	r3, r3, #1
 8002f9e:	76bb      	strb	r3, [r7, #26]
	xor_mask <<= 1;
 8002fa0:	7e7b      	ldrb	r3, [r7, #25]
 8002fa2:	005b      	lsls	r3, r3, #1
 8002fa4:	767b      	strb	r3, [r7, #25]
    } while( len != 0 );
 8002fa6:	88fb      	ldrh	r3, [r7, #6]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d1c6      	bne.n	8002f3a <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 8002fac:	bf00      	nop
 8002fae:	3724      	adds	r7, #36	@ 0x24
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr

08002fb8 <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
  u8g2->clip_y0 = 0;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002fd6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002fe0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  
  u8g2->cb->update_page_win(u8g2);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	4798      	blx	r3
}
 8002fee:	bf00      	nop
 8002ff0:	3708      	adds	r7, #8
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}

08002ff6 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 8002ff6:	b580      	push	{r7, lr}
 8002ff8:	b084      	sub	sp, #16
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	60f8      	str	r0, [r7, #12]
 8002ffe:	60b9      	str	r1, [r7, #8]
 8003000:	603b      	str	r3, [r7, #0]
 8003002:	4613      	mov	r3, r2
 8003004:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2200      	movs	r2, #0
 800300a:	659a      	str	r2, [r3, #88]	@ 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	683a      	ldr	r2, [r7, #0]
 8003010:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  u8g2->tile_buf_ptr = buf;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	68ba      	ldr	r2, [r7, #8]
 8003016:	635a      	str	r2, [r3, #52]	@ 0x34
  u8g2->tile_buf_height = tile_buf_height;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	79fa      	ldrb	r2, [r7, #7]
 800301c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  u8g2->tile_curr_row = 0;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2200      	movs	r2, #0
 8003024:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
  u8g2->bitmap_transparency = 0;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2200      	movs	r2, #0
 8003034:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  
  u8g2->font_height_mode = 0; /* issue 2046 */
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	2200      	movs	r2, #0
 800303c:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
  u8g2->draw_color = 1;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2201      	movs	r2, #1
 8003044:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  u8g2->is_auto_page_clear = 1;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
  
  u8g2->cb = u8g2_cb;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	69ba      	ldr	r2, [r7, #24]
 8003054:	631a      	str	r2, [r3, #48]	@ 0x30
  u8g2->cb->update_dimension(u8g2);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	68f8      	ldr	r0, [r7, #12]
 800305e:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 8003060:	68f8      	ldr	r0, [r7, #12]
 8003062:	f7ff ffa9 	bl	8002fb8 <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8003066:	68f8      	ldr	r0, [r7, #12]
 8003068:	f7ff fd84 	bl	8002b74 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
#endif
}
 8003074:	bf00      	nop
 8003076:	3710      	adds	r7, #16
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}

0800307c <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 800307c:	b480      	push	{r7}
 800307e:	b085      	sub	sp, #20
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003090:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8003092:	89fb      	ldrh	r3, [r7, #14]
 8003094:	00db      	lsls	r3, r3, #3
 8003096:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_height = t;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	89fa      	ldrh	r2, [r7, #14]
 800309c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  
  t = display_info->tile_width;
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	7c1b      	ldrb	r3, [r3, #16]
 80030a2:	81fb      	strh	r3, [r7, #14]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 80030a4:	89fb      	ldrh	r3, [r7, #14]
 80030a6:	00db      	lsls	r3, r3, #3
 80030a8:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_width = t;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	89fa      	ldrh	r2, [r7, #14]
 80030ae:	875a      	strh	r2, [r3, #58]	@ 0x3a
  
  t = u8g2->tile_curr_row;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80030b6:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80030b8:	89fb      	ldrh	r3, [r7, #14]
 80030ba:	00db      	lsls	r3, r3, #3
 80030bc:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_curr_row = t;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	89fa      	ldrh	r2, [r7, #14]
 80030c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  
  t = u8g2->tile_buf_height;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80030ca:	81fb      	strh	r3, [r7, #14]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 80030cc:	89fb      	ldrh	r3, [r7, #14]
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	f892 2039 	ldrb.w	r2, [r2, #57]	@ 0x39
 80030d4:	4413      	add	r3, r2
 80030d6:	68ba      	ldr	r2, [r7, #8]
 80030d8:	7c52      	ldrb	r2, [r2, #17]
 80030da:	4293      	cmp	r3, r2
 80030dc:	dd07      	ble.n	80030ee <u8g2_update_dimension_common+0x72>
    t = display_info->tile_height - u8g2->tile_curr_row;
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	7c5b      	ldrb	r3, [r3, #17]
 80030e2:	461a      	mov	r2, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80030ea:	1ad3      	subs	r3, r2, r3
 80030ec:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80030ee:	89fb      	ldrh	r3, [r7, #14]
 80030f0:	00db      	lsls	r3, r3, #3
 80030f2:	81fb      	strh	r3, [r7, #14]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
  u8g2->buf_y1 = u8g2->buf_y0;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
  u8g2->buf_y1 += t;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 8003110:	89fb      	ldrh	r3, [r7, #14]
 8003112:	4413      	add	r3, r2
 8003114:	b29a      	uxth	r2, r3
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	8a9a      	ldrh	r2, [r3, #20]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  u8g2->height = display_info->pixel_height;
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	8ada      	ldrh	r2, [r3, #22]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 8003130:	bf00      	nop
 8003132:	3714      	adds	r7, #20
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af02      	add	r7, sp, #8
 8003142:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	f8b3 1050 	ldrh.w	r1, [r3, #80]	@ 0x50
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	f8b3 0052 	ldrh.w	r0, [r3, #82]	@ 0x52
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800315c:	9300      	str	r3, [sp, #0]
 800315e:	4603      	mov	r3, r0
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	f7ff fe5e 	bl	8002e22 <u8g2_IsIntersection>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	d104      	bne.n	8003176 <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 8003174:	e03b      	b.n	80031ee <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2201      	movs	r2, #1
 800317a:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800318a:	429a      	cmp	r2, r3
 800318c:	d205      	bcs.n	800319a <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d905      	bls.n	80031b6 <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d205      	bcs.n	80031d2 <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80031de:	429a      	cmp	r2, r3
 80031e0:	d905      	bls.n	80031ee <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f8b3 2056 	ldrh.w	r2, [r3, #86]	@ 0x56
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
}
 80031ee:	bf00      	nop
 80031f0:	3708      	adds	r7, #8
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}

080031f6 <u8g2_update_dimension_r2>:
  u8g2_apply_clip_window(u8g2);
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}

void u8g2_update_dimension_r2(u8g2_t *u8g2)
{
 80031f6:	b580      	push	{r7, lr}
 80031f8:	b082      	sub	sp, #8
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f7ff ff3c 	bl	800307c <u8g2_update_dimension_common>
}
 8003204:	bf00      	nop
 8003206:	3708      	adds	r7, #8
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}

0800320c <u8g2_update_page_win_r2>:

void u8g2_update_page_win_r2(u8g2_t *u8g2)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2200      	movs	r2, #0
 8003218:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
  u8g2->user_x1 = u8g2->width;	/* pixel_buf_width replaced with width */
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
  
  /* there are ases where the height is not a multiple of 8. */
  /* in such a case u8g2->buf_y1 might be heigher than u8g2->height */
  u8g2->user_y0 = 0;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  if ( u8g2->height >= u8g2->buf_y1 )
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 800323c:	429a      	cmp	r2, r3
 800323e:	d30a      	bcc.n	8003256 <u8g2_update_page_win_r2+0x4a>
    u8g2->user_y0 = u8g2->height - u8g2->buf_y1;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	b29a      	uxth	r2, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  u8g2->user_y1 = u8g2->height - u8g2->buf_y0;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	b29a      	uxth	r2, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	f7ff ff65 	bl	800313c <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 8003272:	bf00      	nop
 8003274:	3708      	adds	r7, #8
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}

0800327a <u8g2_draw_l90_r2>:
  
  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
}

void u8g2_draw_l90_r2(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800327a:	b580      	push	{r7, lr}
 800327c:	b088      	sub	sp, #32
 800327e:	af02      	add	r7, sp, #8
 8003280:	60f8      	str	r0, [r7, #12]
 8003282:	4608      	mov	r0, r1
 8003284:	4611      	mov	r1, r2
 8003286:	461a      	mov	r2, r3
 8003288:	4603      	mov	r3, r0
 800328a:	817b      	strh	r3, [r7, #10]
 800328c:	460b      	mov	r3, r1
 800328e:	813b      	strh	r3, [r7, #8]
 8003290:	4613      	mov	r3, r2
 8003292:	80fb      	strh	r3, [r7, #6]
    yy -= len;
    yy++;
  }
  */

  yy = u8g2->height;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800329a:	82bb      	strh	r3, [r7, #20]
  yy -= y;
 800329c:	8aba      	ldrh	r2, [r7, #20]
 800329e:	893b      	ldrh	r3, [r7, #8]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	82bb      	strh	r3, [r7, #20]
  
  xx = u8g2->width;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80032aa:	82fb      	strh	r3, [r7, #22]
  xx -= x;
 80032ac:	8afa      	ldrh	r2, [r7, #22]
 80032ae:	897b      	ldrh	r3, [r7, #10]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	82fb      	strh	r3, [r7, #22]
  
  if ( dir == 0 )
 80032b4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d107      	bne.n	80032cc <u8g2_draw_l90_r2+0x52>
  {
    yy--;
 80032bc:	8abb      	ldrh	r3, [r7, #20]
 80032be:	3b01      	subs	r3, #1
 80032c0:	82bb      	strh	r3, [r7, #20]
    xx -= len;
 80032c2:	8afa      	ldrh	r2, [r7, #22]
 80032c4:	88fb      	ldrh	r3, [r7, #6]
 80032c6:	1ad3      	subs	r3, r2, r3
 80032c8:	82fb      	strh	r3, [r7, #22]
 80032ca:	e00a      	b.n	80032e2 <u8g2_draw_l90_r2+0x68>
  }
  else if ( dir == 1 )
 80032cc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d106      	bne.n	80032e2 <u8g2_draw_l90_r2+0x68>
  {
    xx--;
 80032d4:	8afb      	ldrh	r3, [r7, #22]
 80032d6:	3b01      	subs	r3, #1
 80032d8:	82fb      	strh	r3, [r7, #22]
    yy -= len;
 80032da:	8aba      	ldrh	r2, [r7, #20]
 80032dc:	88fb      	ldrh	r3, [r7, #6]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	82bb      	strh	r3, [r7, #20]
  }

  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
 80032e2:	88f8      	ldrh	r0, [r7, #6]
 80032e4:	8aba      	ldrh	r2, [r7, #20]
 80032e6:	8af9      	ldrh	r1, [r7, #22]
 80032e8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80032ec:	9300      	str	r3, [sp, #0]
 80032ee:	4603      	mov	r3, r0
 80032f0:	68f8      	ldr	r0, [r7, #12]
 80032f2:	f7ff fcb7 	bl	8002c64 <u8g2_draw_hv_line_2dir>
}
 80032f6:	bf00      	nop
 80032f8:	3718      	adds	r7, #24
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}

080032fe <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 80032fe:	b480      	push	{r7}
 8003300:	b083      	sub	sp, #12
 8003302:	af00      	add	r7, sp, #0
 8003304:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
}
 800330e:	bf00      	nop
 8003310:	370c      	adds	r7, #12
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr

0800331a <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 800331a:	b480      	push	{r7}
 800331c:	b083      	sub	sp, #12
 800331e:	af00      	add	r7, sp, #0
 8003320:	6078      	str	r0, [r7, #4]
 8003322:	460b      	mov	r3, r1
 8003324:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8003326:	78fb      	ldrb	r3, [r7, #3]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d002      	beq.n	8003332 <u8x8_ascii_next+0x18>
 800332c:	78fb      	ldrb	r3, [r7, #3]
 800332e:	2b0a      	cmp	r3, #10
 8003330:	d102      	bne.n	8003338 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 8003332:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003336:	e001      	b.n	800333c <u8x8_ascii_next+0x22>
  return b;
 8003338:	78fb      	ldrb	r3, [r7, #3]
 800333a:	b29b      	uxth	r3, r3
}
 800333c:	4618      	mov	r0, r3
 800333e:	370c      	adds	r7, #12
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr

08003348 <u8x8_byte_SetDC>:
*/

#include "u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 8003348:	b590      	push	{r4, r7, lr}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	460b      	mov	r3, r1
 8003352:	70fb      	strb	r3, [r7, #3]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	691c      	ldr	r4, [r3, #16]
 8003358:	78fa      	ldrb	r2, [r7, #3]
 800335a:	2300      	movs	r3, #0
 800335c:	2120      	movs	r1, #32
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	47a0      	blx	r4
 8003362:	4603      	mov	r3, r0
}
 8003364:	4618      	mov	r0, r3
 8003366:	370c      	adds	r7, #12
 8003368:	46bd      	mov	sp, r7
 800336a:	bd90      	pop	{r4, r7, pc}

0800336c <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 800336c:	b590      	push	{r4, r7, lr}
 800336e:	b085      	sub	sp, #20
 8003370:	af00      	add	r7, sp, #0
 8003372:	60f8      	str	r0, [r7, #12]
 8003374:	460b      	mov	r3, r1
 8003376:	607a      	str	r2, [r7, #4]
 8003378:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	691c      	ldr	r4, [r3, #16]
 800337e:	7afa      	ldrb	r2, [r7, #11]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2117      	movs	r1, #23
 8003384:	68f8      	ldr	r0, [r7, #12]
 8003386:	47a0      	blx	r4
 8003388:	4603      	mov	r3, r0
}
 800338a:	4618      	mov	r0, r3
 800338c:	3714      	adds	r7, #20
 800338e:	46bd      	mov	sp, r7
 8003390:	bd90      	pop	{r4, r7, pc}

08003392 <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 8003392:	b580      	push	{r7, lr}
 8003394:	b082      	sub	sp, #8
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
 800339a:	460b      	mov	r3, r1
 800339c:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 800339e:	1cfb      	adds	r3, r7, #3
 80033a0:	461a      	mov	r2, r3
 80033a2:	2101      	movs	r1, #1
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	f7ff ffe1 	bl	800336c <u8x8_byte_SendBytes>
 80033aa:	4603      	mov	r3, r0
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	3708      	adds	r7, #8
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}

080033b4 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 80033b4:	b590      	push	{r4, r7, lr}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	460b      	mov	r3, r1
 80033be:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	68dc      	ldr	r4, [r3, #12]
 80033c4:	78fa      	ldrb	r2, [r7, #3]
 80033c6:	2300      	movs	r3, #0
 80033c8:	2115      	movs	r1, #21
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	47a0      	blx	r4
 80033ce:	4603      	mov	r3, r0
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	370c      	adds	r7, #12
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd90      	pop	{r4, r7, pc}

080033d8 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 80033d8:	b590      	push	{r4, r7, lr}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	460b      	mov	r3, r1
 80033e2:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	68dc      	ldr	r4, [r3, #12]
 80033e8:	78fa      	ldrb	r2, [r7, #3]
 80033ea:	2300      	movs	r3, #0
 80033ec:	2116      	movs	r1, #22
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	47a0      	blx	r4
 80033f2:	4603      	mov	r3, r0
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	370c      	adds	r7, #12
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd90      	pop	{r4, r7, pc}

080033fc <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 80033fc:	b590      	push	{r4, r7, lr}
 80033fe:	b085      	sub	sp, #20
 8003400:	af00      	add	r7, sp, #0
 8003402:	60f8      	str	r0, [r7, #12]
 8003404:	460b      	mov	r3, r1
 8003406:	607a      	str	r2, [r7, #4]
 8003408:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	68dc      	ldr	r4, [r3, #12]
 800340e:	7afa      	ldrb	r2, [r7, #11]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2117      	movs	r1, #23
 8003414:	68f8      	ldr	r0, [r7, #12]
 8003416:	47a0      	blx	r4
 8003418:	4603      	mov	r3, r0
}
 800341a:	4618      	mov	r0, r3
 800341c:	3714      	adds	r7, #20
 800341e:	46bd      	mov	sp, r7
 8003420:	bd90      	pop	{r4, r7, pc}

08003422 <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8003422:	b590      	push	{r4, r7, lr}
 8003424:	b083      	sub	sp, #12
 8003426:	af00      	add	r7, sp, #0
 8003428:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	68dc      	ldr	r4, [r3, #12]
 800342e:	2300      	movs	r3, #0
 8003430:	2200      	movs	r2, #0
 8003432:	2118      	movs	r1, #24
 8003434:	6878      	ldr	r0, [r7, #4]
 8003436:	47a0      	blx	r4
 8003438:	4603      	mov	r3, r0
}
 800343a:	4618      	mov	r0, r3
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	bd90      	pop	{r4, r7, pc}

08003442 <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 8003442:	b590      	push	{r4, r7, lr}
 8003444:	b083      	sub	sp, #12
 8003446:	af00      	add	r7, sp, #0
 8003448:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	68dc      	ldr	r4, [r3, #12]
 800344e:	2300      	movs	r3, #0
 8003450:	2200      	movs	r2, #0
 8003452:	2119      	movs	r1, #25
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	47a0      	blx	r4
 8003458:	4603      	mov	r3, r0
}
 800345a:	4618      	mov	r0, r3
 800345c:	370c      	adds	r7, #12
 800345e:	46bd      	mov	sp, r7
 8003460:	bd90      	pop	{r4, r7, pc}

08003462 <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 8003462:	b590      	push	{r4, r7, lr}
 8003464:	b085      	sub	sp, #20
 8003466:	af00      	add	r7, sp, #0
 8003468:	6078      	str	r0, [r7, #4]
 800346a:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	781b      	ldrb	r3, [r3, #0]
 8003470:	73fb      	strb	r3, [r7, #15]
    data++;
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	3301      	adds	r3, #1
 8003476:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8003478:	7bfb      	ldrb	r3, [r7, #15]
 800347a:	2bfe      	cmp	r3, #254	@ 0xfe
 800347c:	d031      	beq.n	80034e2 <u8x8_cad_SendSequence+0x80>
 800347e:	2bfe      	cmp	r3, #254	@ 0xfe
 8003480:	dc3d      	bgt.n	80034fe <u8x8_cad_SendSequence+0x9c>
 8003482:	2b19      	cmp	r3, #25
 8003484:	dc3b      	bgt.n	80034fe <u8x8_cad_SendSequence+0x9c>
 8003486:	2b18      	cmp	r3, #24
 8003488:	da23      	bge.n	80034d2 <u8x8_cad_SendSequence+0x70>
 800348a:	2b16      	cmp	r3, #22
 800348c:	dc02      	bgt.n	8003494 <u8x8_cad_SendSequence+0x32>
 800348e:	2b15      	cmp	r3, #21
 8003490:	da03      	bge.n	800349a <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 8003492:	e034      	b.n	80034fe <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 8003494:	2b17      	cmp	r3, #23
 8003496:	d00e      	beq.n	80034b6 <u8x8_cad_SendSequence+0x54>
	return;
 8003498:	e031      	b.n	80034fe <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	68dc      	ldr	r4, [r3, #12]
 80034a4:	7bba      	ldrb	r2, [r7, #14]
 80034a6:	7bf9      	ldrb	r1, [r7, #15]
 80034a8:	2300      	movs	r3, #0
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	47a0      	blx	r4
	  data++;
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	3301      	adds	r3, #1
 80034b2:	603b      	str	r3, [r7, #0]
	  break;
 80034b4:	e022      	b.n	80034fc <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	781b      	ldrb	r3, [r3, #0]
 80034ba:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 80034bc:	f107 030e 	add.w	r3, r7, #14
 80034c0:	461a      	mov	r2, r3
 80034c2:	2101      	movs	r1, #1
 80034c4:	6878      	ldr	r0, [r7, #4]
 80034c6:	f7ff ff99 	bl	80033fc <u8x8_cad_SendData>
	  data++;
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	3301      	adds	r3, #1
 80034ce:	603b      	str	r3, [r7, #0]
	  break;
 80034d0:	e014      	b.n	80034fc <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	68dc      	ldr	r4, [r3, #12]
 80034d6:	7bf9      	ldrb	r1, [r7, #15]
 80034d8:	2300      	movs	r3, #0
 80034da:	2200      	movs	r2, #0
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	47a0      	blx	r4
	  break;
 80034e0:	e00c      	b.n	80034fc <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	781b      	ldrb	r3, [r3, #0]
 80034e6:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 80034e8:	7bbb      	ldrb	r3, [r7, #14]
 80034ea:	461a      	mov	r2, r3
 80034ec:	2129      	movs	r1, #41	@ 0x29
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f000 f9ee 	bl	80038d0 <u8x8_gpio_call>
	  data++;
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	3301      	adds	r3, #1
 80034f8:	603b      	str	r3, [r7, #0]
	  break;
 80034fa:	bf00      	nop
    cmd = *data;
 80034fc:	e7b6      	b.n	800346c <u8x8_cad_SendSequence+0xa>
	return;
 80034fe:	bf00      	nop
    }
  }
}
 8003500:	3714      	adds	r7, #20
 8003502:	46bd      	mov	sp, r7
 8003504:	bd90      	pop	{r4, r7, pc}
	...

08003508 <u8x8_cad_001>:
  convert to bytes by using 
    dc = 0 for commands and args and
    dc = 1 for data
*/
uint8_t u8x8_cad_001(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8003508:	b590      	push	{r4, r7, lr}
 800350a:	b085      	sub	sp, #20
 800350c:	af00      	add	r7, sp, #0
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	607b      	str	r3, [r7, #4]
 8003512:	460b      	mov	r3, r1
 8003514:	72fb      	strb	r3, [r7, #11]
 8003516:	4613      	mov	r3, r2
 8003518:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 800351a:	7afb      	ldrb	r3, [r7, #11]
 800351c:	3b14      	subs	r3, #20
 800351e:	2b05      	cmp	r3, #5
 8003520:	d82f      	bhi.n	8003582 <u8x8_cad_001+0x7a>
 8003522:	a201      	add	r2, pc, #4	@ (adr r2, 8003528 <u8x8_cad_001+0x20>)
 8003524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003528:	08003571 	.word	0x08003571
 800352c:	08003541 	.word	0x08003541
 8003530:	08003555 	.word	0x08003555
 8003534:	08003569 	.word	0x08003569
 8003538:	08003571 	.word	0x08003571
 800353c:	08003571 	.word	0x08003571
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 8003540:	2100      	movs	r1, #0
 8003542:	68f8      	ldr	r0, [r7, #12]
 8003544:	f7ff ff00 	bl	8003348 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8003548:	7abb      	ldrb	r3, [r7, #10]
 800354a:	4619      	mov	r1, r3
 800354c:	68f8      	ldr	r0, [r7, #12]
 800354e:	f7ff ff20 	bl	8003392 <u8x8_byte_SendByte>
      break;
 8003552:	e018      	b.n	8003586 <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 0);
 8003554:	2100      	movs	r1, #0
 8003556:	68f8      	ldr	r0, [r7, #12]
 8003558:	f7ff fef6 	bl	8003348 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 800355c:	7abb      	ldrb	r3, [r7, #10]
 800355e:	4619      	mov	r1, r3
 8003560:	68f8      	ldr	r0, [r7, #12]
 8003562:	f7ff ff16 	bl	8003392 <u8x8_byte_SendByte>
      break;
 8003566:	e00e      	b.n	8003586 <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 8003568:	2101      	movs	r1, #1
 800356a:	68f8      	ldr	r0, [r7, #12]
 800356c:	f7ff feec 	bl	8003348 <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	691c      	ldr	r4, [r3, #16]
 8003574:	7aba      	ldrb	r2, [r7, #10]
 8003576:	7af9      	ldrb	r1, [r7, #11]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	68f8      	ldr	r0, [r7, #12]
 800357c:	47a0      	blx	r4
 800357e:	4603      	mov	r3, r0
 8003580:	e002      	b.n	8003588 <u8x8_cad_001+0x80>
    default:
      return 0;
 8003582:	2300      	movs	r3, #0
 8003584:	e000      	b.n	8003588 <u8x8_cad_001+0x80>
  }
  return 1;
 8003586:	2301      	movs	r3, #1
}
 8003588:	4618      	mov	r0, r3
 800358a:	3714      	adds	r7, #20
 800358c:	46bd      	mov	sp, r7
 800358e:	bd90      	pop	{r4, r7, pc}

08003590 <u8x8_d_st7565_common>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7565_common(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b086      	sub	sp, #24
 8003594:	af00      	add	r7, sp, #0
 8003596:	60f8      	str	r0, [r7, #12]
 8003598:	607b      	str	r3, [r7, #4]
 800359a:	460b      	mov	r3, r1
 800359c:	72fb      	strb	r3, [r7, #11]
 800359e:	4613      	mov	r3, r2
 80035a0:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 80035a2:	7afb      	ldrb	r3, [r7, #11]
 80035a4:	2b0f      	cmp	r3, #15
 80035a6:	d006      	beq.n	80035b6 <u8x8_d_st7565_common+0x26>
 80035a8:	2b0f      	cmp	r3, #15
 80035aa:	dc71      	bgt.n	8003690 <u8x8_d_st7565_common+0x100>
 80035ac:	2b0b      	cmp	r3, #11
 80035ae:	d050      	beq.n	8003652 <u8x8_d_st7565_common+0xc2>
 80035b0:	2b0e      	cmp	r3, #14
 80035b2:	d05b      	beq.n	800366c <u8x8_d_st7565_common+0xdc>
 80035b4:	e06c      	b.n	8003690 <u8x8_d_st7565_common+0x100>
  {
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 80035b6:	68f8      	ldr	r0, [r7, #12]
 80035b8:	f7ff ff33 	bl	8003422 <u8x8_cad_StartTransfer>
    
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	795b      	ldrb	r3, [r3, #5]
 80035c0:	75bb      	strb	r3, [r7, #22]
      x *= 8;
 80035c2:	7dbb      	ldrb	r3, [r7, #22]
 80035c4:	00db      	lsls	r3, r3, #3
 80035c6:	75bb      	strb	r3, [r7, #22]
      x += u8x8->x_offset;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 80035ce:	7dbb      	ldrb	r3, [r7, #22]
 80035d0:	4413      	add	r3, r2
 80035d2:	75bb      	strb	r3, [r7, #22]
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 80035d4:	7dbb      	ldrb	r3, [r7, #22]
 80035d6:	091b      	lsrs	r3, r3, #4
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	f043 0310 	orr.w	r3, r3, #16
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	4619      	mov	r1, r3
 80035e2:	68f8      	ldr	r0, [r7, #12]
 80035e4:	f7ff fee6 	bl	80033b4 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x000 | ((x&15)));
 80035e8:	7dbb      	ldrb	r3, [r7, #22]
 80035ea:	f003 030f 	and.w	r3, r3, #15
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	4619      	mov	r1, r3
 80035f2:	68f8      	ldr	r0, [r7, #12]
 80035f4:	f7ff fede 	bl	80033b4 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	799b      	ldrb	r3, [r3, #6]
 80035fc:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8003600:	b2db      	uxtb	r3, r3
 8003602:	4619      	mov	r1, r3
 8003604:	68f8      	ldr	r0, [r7, #12]
 8003606:	f7ff fed5 	bl	80033b4 <u8x8_cad_SendCmd>
    
      c = ((u8x8_tile_t *)arg_ptr)->cnt;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	791b      	ldrb	r3, [r3, #4]
 800360e:	75fb      	strb	r3, [r7, #23]
      c *= 8;
 8003610:	7dfb      	ldrb	r3, [r7, #23]
 8003612:	00db      	lsls	r3, r3, #3
 8003614:	75fb      	strb	r3, [r7, #23]
      ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	613b      	str	r3, [r7, #16]
      /* 
	The following if condition checks the hardware limits of the st7565 
	controller: It is not allowed to write beyond the display limits.
	This is in fact an issue within flip mode.
      */
      if ( c + x > 132u )
 800361c:	7dfa      	ldrb	r2, [r7, #23]
 800361e:	7dbb      	ldrb	r3, [r7, #22]
 8003620:	4413      	add	r3, r2
 8003622:	2b84      	cmp	r3, #132	@ 0x84
 8003624:	d905      	bls.n	8003632 <u8x8_d_st7565_common+0xa2>
      {
	c = 132u;
 8003626:	2384      	movs	r3, #132	@ 0x84
 8003628:	75fb      	strb	r3, [r7, #23]
	c -= x;
 800362a:	7dfa      	ldrb	r2, [r7, #23]
 800362c:	7dbb      	ldrb	r3, [r7, #22]
 800362e:	1ad3      	subs	r3, r2, r3
 8003630:	75fb      	strb	r3, [r7, #23]
      }
      do
      {
	u8x8_cad_SendData(u8x8, c, ptr);	/* note: SendData can not handle more than 255 bytes */
 8003632:	7dfb      	ldrb	r3, [r7, #23]
 8003634:	693a      	ldr	r2, [r7, #16]
 8003636:	4619      	mov	r1, r3
 8003638:	68f8      	ldr	r0, [r7, #12]
 800363a:	f7ff fedf 	bl	80033fc <u8x8_cad_SendData>
	arg_int--;
 800363e:	7abb      	ldrb	r3, [r7, #10]
 8003640:	3b01      	subs	r3, #1
 8003642:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 8003644:	7abb      	ldrb	r3, [r7, #10]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d1f3      	bne.n	8003632 <u8x8_d_st7565_common+0xa2>
      
      u8x8_cad_EndTransfer(u8x8);
 800364a:	68f8      	ldr	r0, [r7, #12]
 800364c:	f7ff fef9 	bl	8003442 <u8x8_cad_EndTransfer>
      break;
 8003650:	e020      	b.n	8003694 <u8x8_d_st7565_common+0x104>
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_uc1701_dogs102_init_seq);
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 8003652:	7abb      	ldrb	r3, [r7, #10]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d104      	bne.n	8003662 <u8x8_d_st7565_common+0xd2>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave0_seq);
 8003658:	4911      	ldr	r1, [pc, #68]	@ (80036a0 <u8x8_d_st7565_common+0x110>)
 800365a:	68f8      	ldr	r0, [r7, #12]
 800365c:	f7ff ff01 	bl	8003462 <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
      break;
 8003660:	e018      	b.n	8003694 <u8x8_d_st7565_common+0x104>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
 8003662:	4910      	ldr	r1, [pc, #64]	@ (80036a4 <u8x8_d_st7565_common+0x114>)
 8003664:	68f8      	ldr	r0, [r7, #12]
 8003666:	f7ff fefc 	bl	8003462 <u8x8_cad_SendSequence>
      break;
 800366a:	e013      	b.n	8003694 <u8x8_d_st7565_common+0x104>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 800366c:	68f8      	ldr	r0, [r7, #12]
 800366e:	f7ff fed8 	bl	8003422 <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 8003672:	2181      	movs	r1, #129	@ 0x81
 8003674:	68f8      	ldr	r0, [r7, #12]
 8003676:	f7ff fe9d 	bl	80033b4 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int >> 2 );	/* st7565 has range from 0 to 63 */
 800367a:	7abb      	ldrb	r3, [r7, #10]
 800367c:	089b      	lsrs	r3, r3, #2
 800367e:	b2db      	uxtb	r3, r3
 8003680:	4619      	mov	r1, r3
 8003682:	68f8      	ldr	r0, [r7, #12]
 8003684:	f7ff fea8 	bl	80033d8 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 8003688:	68f8      	ldr	r0, [r7, #12]
 800368a:	f7ff feda 	bl	8003442 <u8x8_cad_EndTransfer>
      break;
 800368e:	e001      	b.n	8003694 <u8x8_d_st7565_common+0x104>
#endif
    default:
      return 0;
 8003690:	2300      	movs	r3, #0
 8003692:	e000      	b.n	8003696 <u8x8_d_st7565_common+0x106>
  }
  return 1;
 8003694:	2301      	movs	r3, #1
}
 8003696:	4618      	mov	r0, r3
 8003698:	3718      	adds	r7, #24
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
 800369e:	bf00      	nop
 80036a0:	0800d080 	.word	0x0800d080
 80036a4:	0800d088 	.word	0x0800d088

080036a8 <u8x8_d_st7565_64128n>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7565_64128n(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	60f8      	str	r0, [r7, #12]
 80036b0:	607b      	str	r3, [r7, #4]
 80036b2:	460b      	mov	r3, r1
 80036b4:	72fb      	strb	r3, [r7, #11]
 80036b6:	4613      	mov	r3, r2
 80036b8:	72bb      	strb	r3, [r7, #10]
  /* call common procedure first and handle messages there */
  if ( u8x8_d_st7565_common(u8x8, msg, arg_int, arg_ptr) == 0 )
 80036ba:	7aba      	ldrb	r2, [r7, #10]
 80036bc:	7af9      	ldrb	r1, [r7, #11]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	68f8      	ldr	r0, [r7, #12]
 80036c2:	f7ff ff65 	bl	8003590 <u8x8_d_st7565_common>
 80036c6:	4603      	mov	r3, r0
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d131      	bne.n	8003730 <u8x8_d_st7565_64128n+0x88>
  {
    /* msg not handled, then try here */
    switch(msg)
 80036cc:	7afb      	ldrb	r3, [r7, #11]
 80036ce:	2b0d      	cmp	r3, #13
 80036d0:	d013      	beq.n	80036fa <u8x8_d_st7565_64128n+0x52>
 80036d2:	2b0d      	cmp	r3, #13
 80036d4:	dc2a      	bgt.n	800372c <u8x8_d_st7565_64128n+0x84>
 80036d6:	2b09      	cmp	r3, #9
 80036d8:	d002      	beq.n	80036e0 <u8x8_d_st7565_64128n+0x38>
 80036da:	2b0a      	cmp	r3, #10
 80036dc:	d005      	beq.n	80036ea <u8x8_d_st7565_64128n+0x42>
 80036de:	e025      	b.n	800372c <u8x8_d_st7565_64128n+0x84>
    {
      case U8X8_MSG_DISPLAY_SETUP_MEMORY:
	u8x8_d_helper_display_setup_memory(u8x8, &u8x8_st7565_64128n_display_info);
 80036e0:	4916      	ldr	r1, [pc, #88]	@ (800373c <u8x8_d_st7565_64128n+0x94>)
 80036e2:	68f8      	ldr	r0, [r7, #12]
 80036e4:	f000 f832 	bl	800374c <u8x8_d_helper_display_setup_memory>
	break;
 80036e8:	e022      	b.n	8003730 <u8x8_d_st7565_64128n+0x88>
      case U8X8_MSG_DISPLAY_INIT:
	u8x8_d_helper_display_init(u8x8);
 80036ea:	68f8      	ldr	r0, [r7, #12]
 80036ec:	f000 f842 	bl	8003774 <u8x8_d_helper_display_init>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_64128n_init_seq);
 80036f0:	4913      	ldr	r1, [pc, #76]	@ (8003740 <u8x8_d_st7565_64128n+0x98>)
 80036f2:	68f8      	ldr	r0, [r7, #12]
 80036f4:	f7ff feb5 	bl	8003462 <u8x8_cad_SendSequence>
	break;
 80036f8:	e01a      	b.n	8003730 <u8x8_d_st7565_64128n+0x88>
      case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
	if ( arg_int == 0 )
 80036fa:	7abb      	ldrb	r3, [r7, #10]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d10a      	bne.n	8003716 <u8x8_d_st7565_64128n+0x6e>
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip0_seq);
 8003700:	4910      	ldr	r1, [pc, #64]	@ (8003744 <u8x8_d_st7565_64128n+0x9c>)
 8003702:	68f8      	ldr	r0, [r7, #12]
 8003704:	f7ff fead 	bl	8003462 <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->default_x_offset;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	7c9a      	ldrb	r2, [r3, #18]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	else
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
	}	
	break;
 8003714:	e00c      	b.n	8003730 <u8x8_d_st7565_64128n+0x88>
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
 8003716:	490c      	ldr	r1, [pc, #48]	@ (8003748 <u8x8_d_st7565_64128n+0xa0>)
 8003718:	68f8      	ldr	r0, [r7, #12]
 800371a:	f7ff fea2 	bl	8003462 <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	7cda      	ldrb	r2, [r3, #19]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	break;
 800372a:	e001      	b.n	8003730 <u8x8_d_st7565_64128n+0x88>
      default:
	return 0;		/* msg unknown */
 800372c:	2300      	movs	r3, #0
 800372e:	e000      	b.n	8003732 <u8x8_d_st7565_64128n+0x8a>
    }
  }
  return 1;
 8003730:	2301      	movs	r3, #1
}
 8003732:	4618      	mov	r0, r3
 8003734:	3710      	adds	r7, #16
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	0800d0c0 	.word	0x0800d0c0
 8003740:	0800d0a0 	.word	0x0800d0a0
 8003744:	0800d090 	.word	0x0800d090
 8003748:	0800d098 	.word	0x0800d098

0800374c <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 800374c:	b480      	push	{r7}
 800374e:	b083      	sub	sp, #12
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
 8003754:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	683a      	ldr	r2, [r7, #0]
 800375a:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	7c9a      	ldrb	r2, [r3, #18]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8003768:	bf00      	nop
 800376a:	370c      	adds	r7, #12
 800376c:	46bd      	mov	sp, r7
 800376e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003772:	4770      	bx	lr

08003774 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 8003774:	b590      	push	{r4, r7, lr}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	695c      	ldr	r4, [r3, #20]
 8003780:	2300      	movs	r3, #0
 8003782:	2200      	movs	r2, #0
 8003784:	2128      	movs	r1, #40	@ 0x28
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	68dc      	ldr	r4, [r3, #12]
 800378e:	2300      	movs	r3, #0
 8003790:	2200      	movs	r2, #0
 8003792:	2114      	movs	r1, #20
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8003798:	2201      	movs	r2, #1
 800379a:	214b      	movs	r1, #75	@ 0x4b
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f000 f897 	bl	80038d0 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	791b      	ldrb	r3, [r3, #4]
 80037a8:	461a      	mov	r2, r3
 80037aa:	2129      	movs	r1, #41	@ 0x29
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	f000 f88f 	bl	80038d0 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 80037b2:	2200      	movs	r2, #0
 80037b4:	214b      	movs	r1, #75	@ 0x4b
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f000 f88a 	bl	80038d0 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	791b      	ldrb	r3, [r3, #4]
 80037c2:	461a      	mov	r2, r3
 80037c4:	2129      	movs	r1, #41	@ 0x29
 80037c6:	6878      	ldr	r0, [r7, #4]
 80037c8:	f000 f882 	bl	80038d0 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 80037cc:	2201      	movs	r2, #1
 80037ce:	214b      	movs	r1, #75	@ 0x4b
 80037d0:	6878      	ldr	r0, [r7, #4]
 80037d2:	f000 f87d 	bl	80038d0 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	795b      	ldrb	r3, [r3, #5]
 80037dc:	461a      	mov	r2, r3
 80037de:	2129      	movs	r1, #41	@ 0x29
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	f000 f875 	bl	80038d0 <u8x8_gpio_call>
}    
 80037e6:	bf00      	nop
 80037e8:	370c      	adds	r7, #12
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd90      	pop	{r4, r7, pc}

080037ee <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 80037ee:	b590      	push	{r4, r7, lr}
 80037f0:	b085      	sub	sp, #20
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
 80037f6:	4608      	mov	r0, r1
 80037f8:	4611      	mov	r1, r2
 80037fa:	461a      	mov	r2, r3
 80037fc:	4603      	mov	r3, r0
 80037fe:	70fb      	strb	r3, [r7, #3]
 8003800:	460b      	mov	r3, r1
 8003802:	70bb      	strb	r3, [r7, #2]
 8003804:	4613      	mov	r3, r2
 8003806:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 8003808:	78fb      	ldrb	r3, [r7, #3]
 800380a:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 800380c:	78bb      	ldrb	r3, [r7, #2]
 800380e:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 8003810:	787b      	ldrb	r3, [r7, #1]
 8003812:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 8003814:	6a3b      	ldr	r3, [r7, #32]
 8003816:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	689c      	ldr	r4, [r3, #8]
 800381c:	f107 0308 	add.w	r3, r7, #8
 8003820:	2201      	movs	r2, #1
 8003822:	210f      	movs	r1, #15
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	47a0      	blx	r4
 8003828:	4603      	mov	r3, r0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3714      	adds	r7, #20
 800382e:	46bd      	mov	sp, r7
 8003830:	bd90      	pop	{r4, r7, pc}

08003832 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8003832:	b590      	push	{r4, r7, lr}
 8003834:	b083      	sub	sp, #12
 8003836:	af00      	add	r7, sp, #0
 8003838:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	689c      	ldr	r4, [r3, #8]
 800383e:	2300      	movs	r3, #0
 8003840:	2200      	movs	r2, #0
 8003842:	2109      	movs	r1, #9
 8003844:	6878      	ldr	r0, [r7, #4]
 8003846:	47a0      	blx	r4
}
 8003848:	bf00      	nop
 800384a:	370c      	adds	r7, #12
 800384c:	46bd      	mov	sp, r7
 800384e:	bd90      	pop	{r4, r7, pc}

08003850 <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8003850:	b590      	push	{r4, r7, lr}
 8003852:	b083      	sub	sp, #12
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	689c      	ldr	r4, [r3, #8]
 800385c:	2300      	movs	r3, #0
 800385e:	2200      	movs	r2, #0
 8003860:	210a      	movs	r1, #10
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 8003866:	bf00      	nop
 8003868:	370c      	adds	r7, #12
 800386a:	46bd      	mov	sp, r7
 800386c:	bd90      	pop	{r4, r7, pc}

0800386e <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 800386e:	b590      	push	{r4, r7, lr}
 8003870:	b083      	sub	sp, #12
 8003872:	af00      	add	r7, sp, #0
 8003874:	6078      	str	r0, [r7, #4]
 8003876:	460b      	mov	r3, r1
 8003878:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	689c      	ldr	r4, [r3, #8]
 800387e:	78fa      	ldrb	r2, [r7, #3]
 8003880:	2300      	movs	r3, #0
 8003882:	210b      	movs	r1, #11
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	47a0      	blx	r4
}
 8003888:	bf00      	nop
 800388a:	370c      	adds	r7, #12
 800388c:	46bd      	mov	sp, r7
 800388e:	bd90      	pop	{r4, r7, pc}

08003890 <u8x8_SetContrast>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, mode, NULL);  
}

void u8x8_SetContrast(u8x8_t *u8x8, uint8_t value)
{
 8003890:	b590      	push	{r4, r7, lr}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	460b      	mov	r3, r1
 800389a:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	689c      	ldr	r4, [r3, #8]
 80038a0:	78fa      	ldrb	r2, [r7, #3]
 80038a2:	2300      	movs	r3, #0
 80038a4:	210e      	movs	r1, #14
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	47a0      	blx	r4
}
 80038aa:	bf00      	nop
 80038ac:	370c      	adds	r7, #12
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd90      	pop	{r4, r7, pc}

080038b2 <u8x8_RefreshDisplay>:

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 80038b2:	b590      	push	{r4, r7, lr}
 80038b4:	b083      	sub	sp, #12
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	689c      	ldr	r4, [r3, #8]
 80038be:	2300      	movs	r3, #0
 80038c0:	2200      	movs	r2, #0
 80038c2:	2110      	movs	r1, #16
 80038c4:	6878      	ldr	r0, [r7, #4]
 80038c6:	47a0      	blx	r4
}
 80038c8:	bf00      	nop
 80038ca:	370c      	adds	r7, #12
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd90      	pop	{r4, r7, pc}

080038d0 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 80038d0:	b590      	push	{r4, r7, lr}
 80038d2:	b083      	sub	sp, #12
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	460b      	mov	r3, r1
 80038da:	70fb      	strb	r3, [r7, #3]
 80038dc:	4613      	mov	r3, r2
 80038de:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	695c      	ldr	r4, [r3, #20]
 80038e4:	78ba      	ldrb	r2, [r7, #2]
 80038e6:	78f9      	ldrb	r1, [r7, #3]
 80038e8:	2300      	movs	r3, #0
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	47a0      	blx	r4
}
 80038ee:	bf00      	nop
 80038f0:	370c      	adds	r7, #12
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd90      	pop	{r4, r7, pc}

080038f6 <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 80038f6:	b480      	push	{r7}
 80038f8:	b085      	sub	sp, #20
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	60f8      	str	r0, [r7, #12]
 80038fe:	607b      	str	r3, [r7, #4]
 8003900:	460b      	mov	r3, r1
 8003902:	72fb      	strb	r3, [r7, #11]
 8003904:	4613      	mov	r3, r2
 8003906:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 8003908:	2300      	movs	r3, #0
}
 800390a:	4618      	mov	r0, r3
 800390c:	3714      	adds	r7, #20
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr
	...

08003918 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 8003918:	b480      	push	{r7}
 800391a:	b083      	sub	sp, #12
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a11      	ldr	r2, [pc, #68]	@ (8003970 <u8x8_SetupDefaults+0x58>)
 800392a:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	4a10      	ldr	r2, [pc, #64]	@ (8003970 <u8x8_SetupDefaults+0x58>)
 8003930:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	4a0e      	ldr	r2, [pc, #56]	@ (8003970 <u8x8_SetupDefaults+0x58>)
 8003936:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	4a0d      	ldr	r2, [pc, #52]	@ (8003970 <u8x8_SetupDefaults+0x58>)
 800393c:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2200      	movs	r2, #0
 800394a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	22ff      	movs	r2, #255	@ 0xff
 8003958:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	22ff      	movs	r2, #255	@ 0xff
 8003960:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8003964:	bf00      	nop
 8003966:	370c      	adds	r7, #12
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr
 8003970:	080038f7 	.word	0x080038f7

08003974 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b084      	sub	sp, #16
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	607a      	str	r2, [r7, #4]
 8003980:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8003982:	68f8      	ldr	r0, [r7, #12]
 8003984:	f7ff ffc8 	bl	8003918 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	68ba      	ldr	r2, [r7, #8]
 800398c:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	687a      	ldr	r2, [r7, #4]
 8003992:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	683a      	ldr	r2, [r7, #0]
 8003998:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	69ba      	ldr	r2, [r7, #24]
 800399e:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 80039a0:	68f8      	ldr	r0, [r7, #12]
 80039a2:	f7ff ff46 	bl	8003832 <u8x8_SetupMemory>
}
 80039a6:	bf00      	nop
 80039a8:	3710      	adds	r7, #16
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}

080039ae <Expander_InitPinDirections>:
 * @param hi2c          Pointer to the I2C handle.
 * @param deviceAddress I2C address of the expander.
 * @return HAL_StatusTypeDef HAL_OK if successful, or an error code.
 */
HAL_StatusTypeDef Expander_InitPinDirections(I2C_HandleTypeDef *hi2c, uint8_t deviceAddress)
{
 80039ae:	b580      	push	{r7, lr}
 80039b0:	b088      	sub	sp, #32
 80039b2:	af04      	add	r7, sp, #16
 80039b4:	6078      	str	r0, [r7, #4]
 80039b6:	460b      	mov	r3, r1
 80039b8:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef status;
    uint8_t port0_config = 0;
 80039ba:	2300      	movs	r3, #0
 80039bc:	73bb      	strb	r3, [r7, #14]

    // Build Port 0 configuration mask using the defined direction macros:
    port0_config |= (ALERT_PIN_CELL_01_DIR   == PIN_INPUT) ? ALERT_PIN_CELL_01  : 0;
 80039be:	7bbb      	ldrb	r3, [r7, #14]
 80039c0:	f043 0301 	orr.w	r3, r3, #1
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_01_DIR  == PIN_INPUT) ? CELL_01_VOLTAGE_01 : 0;
 80039c8:	7bbb      	ldrb	r3, [r7, #14]
 80039ca:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_02_DIR  == PIN_INPUT) ? CELL_01_VOLTAGE_02 : 0;
 80039cc:	7bbb      	ldrb	r3, [r7, #14]
 80039ce:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_03_DIR  == PIN_INPUT) ? CELL_01_VOLTAGE_03 : 0;
 80039d0:	7bbb      	ldrb	r3, [r7, #14]
 80039d2:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_LED_01_DIR      == PIN_INPUT) ? CELL_01_LED_01     : 0;
 80039d4:	7bbb      	ldrb	r3, [r7, #14]
 80039d6:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_03_DIR  == PIN_INPUT) ? CELL_02_VOLTAGE_03 : 0;
 80039d8:	7bbb      	ldrb	r3, [r7, #14]
 80039da:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_02_DIR  == PIN_INPUT) ? CELL_02_VOLTAGE_02 : 0;
 80039dc:	7bbb      	ldrb	r3, [r7, #14]
 80039de:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_01_DIR  == PIN_INPUT) ? CELL_02_VOLTAGE_01 : 0;
 80039e0:	7bbb      	ldrb	r3, [r7, #14]
 80039e2:	73bb      	strb	r3, [r7, #14]

    // For Port 1, use the corresponding direction macros if needed.
    // In this example, we build Port 1 configuration mask similarly:
    uint8_t port1_config = 0;
 80039e4:	2300      	movs	r3, #0
 80039e6:	737b      	strb	r3, [r7, #13]
    port1_config |= (ALERT_PIN_CELL_02_DIR   == PIN_INPUT) ? ALERT_PIN_CELL_02  : 0;
 80039e8:	7b7b      	ldrb	r3, [r7, #13]
 80039ea:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_02_LED_01_DIR      == PIN_INPUT) ? CELL_02_LED_01 	: 0;
 80039ec:	7b7b      	ldrb	r3, [r7, #13]
 80039ee:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_LED_01_DIR      == PIN_INPUT) ? CELL_03_LED_01 	: 0;
 80039f0:	7b7b      	ldrb	r3, [r7, #13]
 80039f2:	737b      	strb	r3, [r7, #13]
    port1_config |= (EXPANDER_FAN_CTRL_DIR   == PIN_INPUT) ? EXPANDER_FAN_CTRL 	: 0;
 80039f4:	7b7b      	ldrb	r3, [r7, #13]
 80039f6:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_03_DIR  == PIN_INPUT) ? CELL_03_VOLTAGE_03	: 0;
 80039f8:	7b7b      	ldrb	r3, [r7, #13]
 80039fa:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_02_DIR  == PIN_INPUT) ? CELL_03_VOLTAGE_02 : 0;
 80039fc:	7b7b      	ldrb	r3, [r7, #13]
 80039fe:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_01_DIR  == PIN_INPUT) ? CELL_03_VOLTAGE_01 : 0;
 8003a00:	7b7b      	ldrb	r3, [r7, #13]
 8003a02:	737b      	strb	r3, [r7, #13]
    port1_config |= (ALERT_PIN_CELL_03_DIR   == PIN_INPUT) ? ALERT_PIN_CELL_03 	: 0;
 8003a04:	7b7b      	ldrb	r3, [r7, #13]
 8003a06:	737b      	strb	r3, [r7, #13]

    // Write configuration to Port 0 register.
    status = HAL_I2C_Mem_Write(hi2c,
 8003a08:	78fb      	ldrb	r3, [r7, #3]
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	005b      	lsls	r3, r3, #1
 8003a0e:	b299      	uxth	r1, r3
 8003a10:	2364      	movs	r3, #100	@ 0x64
 8003a12:	9302      	str	r3, [sp, #8]
 8003a14:	2301      	movs	r3, #1
 8003a16:	9301      	str	r3, [sp, #4]
 8003a18:	f107 030e 	add.w	r3, r7, #14
 8003a1c:	9300      	str	r3, [sp, #0]
 8003a1e:	2301      	movs	r3, #1
 8003a20:	2206      	movs	r2, #6
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f004 fe50 	bl	80086c8 <HAL_I2C_Mem_Write>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	73fb      	strb	r3, [r7, #15]
                               PCA9535_REG_CONFIG_PORT0,
                               I2C_MEMADD_SIZE_8BIT,
                               &port0_config,
                               1,
                               EXPANDER_I2C_TIMEOUT);
    if (status != HAL_OK)
 8003a2c:	7bfb      	ldrb	r3, [r7, #15]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d001      	beq.n	8003a36 <Expander_InitPinDirections+0x88>
    {
        return status;
 8003a32:	7bfb      	ldrb	r3, [r7, #15]
 8003a34:	e012      	b.n	8003a5c <Expander_InitPinDirections+0xae>
    }

    // Write configuration to Port 1 register.
    status = HAL_I2C_Mem_Write(hi2c,
 8003a36:	78fb      	ldrb	r3, [r7, #3]
 8003a38:	b29b      	uxth	r3, r3
 8003a3a:	005b      	lsls	r3, r3, #1
 8003a3c:	b299      	uxth	r1, r3
 8003a3e:	2364      	movs	r3, #100	@ 0x64
 8003a40:	9302      	str	r3, [sp, #8]
 8003a42:	2301      	movs	r3, #1
 8003a44:	9301      	str	r3, [sp, #4]
 8003a46:	f107 030d 	add.w	r3, r7, #13
 8003a4a:	9300      	str	r3, [sp, #0]
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	2207      	movs	r2, #7
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f004 fe39 	bl	80086c8 <HAL_I2C_Mem_Write>
 8003a56:	4603      	mov	r3, r0
 8003a58:	73fb      	strb	r3, [r7, #15]
                               PCA9535_REG_CONFIG_PORT1,
                               I2C_MEMADD_SIZE_8BIT,
                               &port1_config,
                               1,
                               EXPANDER_I2C_TIMEOUT);
    return status;
 8003a5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	3710      	adds	r7, #16
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}

08003a64 <Expander_SetPinState>:
 */
HAL_StatusTypeDef Expander_SetPinState(I2C_HandleTypeDef *hi2c,
                                       uint8_t deviceAddress,
                                       uint16_t pin,
                                       uint8_t state)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b088      	sub	sp, #32
 8003a68:	af04      	add	r7, sp, #16
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	4608      	mov	r0, r1
 8003a6e:	4611      	mov	r1, r2
 8003a70:	461a      	mov	r2, r3
 8003a72:	4603      	mov	r3, r0
 8003a74:	70fb      	strb	r3, [r7, #3]
 8003a76:	460b      	mov	r3, r1
 8003a78:	803b      	strh	r3, [r7, #0]
 8003a7a:	4613      	mov	r3, r2
 8003a7c:	70bb      	strb	r3, [r7, #2]
    HAL_StatusTypeDef status;
    uint8_t regAddress;
    uint8_t currentOutput;

    // Determine which port the pin belongs to.
    if ((pin & 0xFF00) == 0)
 8003a7e:	883b      	ldrh	r3, [r7, #0]
 8003a80:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d142      	bne.n	8003b0e <Expander_SetPinState+0xaa>
    {
        // Pin belongs to Port 0.
        regAddress = PCA9535_REG_OUTPUT_PORT0;
 8003a88:	2302      	movs	r3, #2
 8003a8a:	73fb      	strb	r3, [r7, #15]
        status = HAL_I2C_Mem_Read(hi2c,
 8003a8c:	78fb      	ldrb	r3, [r7, #3]
 8003a8e:	b29b      	uxth	r3, r3
 8003a90:	005b      	lsls	r3, r3, #1
 8003a92:	b299      	uxth	r1, r3
 8003a94:	7bfb      	ldrb	r3, [r7, #15]
 8003a96:	b29a      	uxth	r2, r3
 8003a98:	2364      	movs	r3, #100	@ 0x64
 8003a9a:	9302      	str	r3, [sp, #8]
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	9301      	str	r3, [sp, #4]
 8003aa0:	f107 030c 	add.w	r3, r7, #12
 8003aa4:	9300      	str	r3, [sp, #0]
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f004 ff07 	bl	80088bc <HAL_I2C_Mem_Read>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	73bb      	strb	r3, [r7, #14]
                                  regAddress,
                                  I2C_MEMADD_SIZE_8BIT,
                                  &currentOutput,
                                  1,
                                  EXPANDER_I2C_TIMEOUT);
        if (status != HAL_OK) {
 8003ab2:	7bbb      	ldrb	r3, [r7, #14]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d001      	beq.n	8003abc <Expander_SetPinState+0x58>
            return status;
 8003ab8:	7bbb      	ldrb	r3, [r7, #14]
 8003aba:	e073      	b.n	8003ba4 <Expander_SetPinState+0x140>
        }
        if (state == HIGH) {
 8003abc:	78bb      	ldrb	r3, [r7, #2]
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d106      	bne.n	8003ad0 <Expander_SetPinState+0x6c>
            currentOutput |= (uint8_t)pin;
 8003ac2:	883b      	ldrh	r3, [r7, #0]
 8003ac4:	b2da      	uxtb	r2, r3
 8003ac6:	7b3b      	ldrb	r3, [r7, #12]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	b2db      	uxtb	r3, r3
 8003acc:	733b      	strb	r3, [r7, #12]
 8003ace:	e009      	b.n	8003ae4 <Expander_SetPinState+0x80>
        } else {
            currentOutput &= ~(uint8_t)pin;
 8003ad0:	883b      	ldrh	r3, [r7, #0]
 8003ad2:	b25b      	sxtb	r3, r3
 8003ad4:	43db      	mvns	r3, r3
 8003ad6:	b25a      	sxtb	r2, r3
 8003ad8:	7b3b      	ldrb	r3, [r7, #12]
 8003ada:	b25b      	sxtb	r3, r3
 8003adc:	4013      	ands	r3, r2
 8003ade:	b25b      	sxtb	r3, r3
 8003ae0:	b2db      	uxtb	r3, r3
 8003ae2:	733b      	strb	r3, [r7, #12]
        }
        status = HAL_I2C_Mem_Write(hi2c,
 8003ae4:	78fb      	ldrb	r3, [r7, #3]
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	005b      	lsls	r3, r3, #1
 8003aea:	b299      	uxth	r1, r3
 8003aec:	7bfb      	ldrb	r3, [r7, #15]
 8003aee:	b29a      	uxth	r2, r3
 8003af0:	2364      	movs	r3, #100	@ 0x64
 8003af2:	9302      	str	r3, [sp, #8]
 8003af4:	2301      	movs	r3, #1
 8003af6:	9301      	str	r3, [sp, #4]
 8003af8:	f107 030c 	add.w	r3, r7, #12
 8003afc:	9300      	str	r3, [sp, #0]
 8003afe:	2301      	movs	r3, #1
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	f004 fde1 	bl	80086c8 <HAL_I2C_Mem_Write>
 8003b06:	4603      	mov	r3, r0
 8003b08:	73bb      	strb	r3, [r7, #14]
                                   regAddress,
                                   I2C_MEMADD_SIZE_8BIT,
                                   &currentOutput,
                                   1,
                                   EXPANDER_I2C_TIMEOUT);
        return status;
 8003b0a:	7bbb      	ldrb	r3, [r7, #14]
 8003b0c:	e04a      	b.n	8003ba4 <Expander_SetPinState+0x140>
    }
    else if ((pin & 0x00FF) == 0)
 8003b0e:	883b      	ldrh	r3, [r7, #0]
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d145      	bne.n	8003ba2 <Expander_SetPinState+0x13e>
    {
        // Pin belongs to Port 1.
        regAddress = PCA9535_REG_OUTPUT_PORT1;
 8003b16:	2303      	movs	r3, #3
 8003b18:	73fb      	strb	r3, [r7, #15]
        status = HAL_I2C_Mem_Read(hi2c,
 8003b1a:	78fb      	ldrb	r3, [r7, #3]
 8003b1c:	b29b      	uxth	r3, r3
 8003b1e:	005b      	lsls	r3, r3, #1
 8003b20:	b299      	uxth	r1, r3
 8003b22:	7bfb      	ldrb	r3, [r7, #15]
 8003b24:	b29a      	uxth	r2, r3
 8003b26:	2364      	movs	r3, #100	@ 0x64
 8003b28:	9302      	str	r3, [sp, #8]
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	9301      	str	r3, [sp, #4]
 8003b2e:	f107 030c 	add.w	r3, r7, #12
 8003b32:	9300      	str	r3, [sp, #0]
 8003b34:	2301      	movs	r3, #1
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f004 fec0 	bl	80088bc <HAL_I2C_Mem_Read>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	73bb      	strb	r3, [r7, #14]
                                  regAddress,
                                  I2C_MEMADD_SIZE_8BIT,
                                  &currentOutput,
                                  1,
                                  EXPANDER_I2C_TIMEOUT);
        if (status != HAL_OK) {
 8003b40:	7bbb      	ldrb	r3, [r7, #14]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d001      	beq.n	8003b4a <Expander_SetPinState+0xe6>
            return status;
 8003b46:	7bbb      	ldrb	r3, [r7, #14]
 8003b48:	e02c      	b.n	8003ba4 <Expander_SetPinState+0x140>
        }
        uint8_t pin_mask = (uint8_t)(pin >> 8);
 8003b4a:	883b      	ldrh	r3, [r7, #0]
 8003b4c:	0a1b      	lsrs	r3, r3, #8
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	737b      	strb	r3, [r7, #13]
        if (state == HIGH) {
 8003b52:	78bb      	ldrb	r3, [r7, #2]
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d105      	bne.n	8003b64 <Expander_SetPinState+0x100>
            currentOutput |= pin_mask;
 8003b58:	7b3a      	ldrb	r2, [r7, #12]
 8003b5a:	7b7b      	ldrb	r3, [r7, #13]
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	733b      	strb	r3, [r7, #12]
 8003b62:	e009      	b.n	8003b78 <Expander_SetPinState+0x114>
        } else {
            currentOutput &= ~pin_mask;
 8003b64:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8003b68:	43db      	mvns	r3, r3
 8003b6a:	b25a      	sxtb	r2, r3
 8003b6c:	7b3b      	ldrb	r3, [r7, #12]
 8003b6e:	b25b      	sxtb	r3, r3
 8003b70:	4013      	ands	r3, r2
 8003b72:	b25b      	sxtb	r3, r3
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	733b      	strb	r3, [r7, #12]
        }
        status = HAL_I2C_Mem_Write(hi2c,
 8003b78:	78fb      	ldrb	r3, [r7, #3]
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	005b      	lsls	r3, r3, #1
 8003b7e:	b299      	uxth	r1, r3
 8003b80:	7bfb      	ldrb	r3, [r7, #15]
 8003b82:	b29a      	uxth	r2, r3
 8003b84:	2364      	movs	r3, #100	@ 0x64
 8003b86:	9302      	str	r3, [sp, #8]
 8003b88:	2301      	movs	r3, #1
 8003b8a:	9301      	str	r3, [sp, #4]
 8003b8c:	f107 030c 	add.w	r3, r7, #12
 8003b90:	9300      	str	r3, [sp, #0]
 8003b92:	2301      	movs	r3, #1
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f004 fd97 	bl	80086c8 <HAL_I2C_Mem_Write>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	73bb      	strb	r3, [r7, #14]
                                   regAddress,
                                   I2C_MEMADD_SIZE_8BIT,
                                   &currentOutput,
                                   1,
                                   EXPANDER_I2C_TIMEOUT);
        return status;
 8003b9e:	7bbb      	ldrb	r3, [r7, #14]
 8003ba0:	e000      	b.n	8003ba4 <Expander_SetPinState+0x140>
    }
    else {
        // Invalid pin mask.
        return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
    }
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3710      	adds	r7, #16
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}

08003bac <Expander_InitAllDevices>:
 *
 * @param hi2c Pointer to the I2C handle.
 * @return HAL_StatusTypeDef HAL_OK if all devices are initialized successfully, or an error code.
 */
HAL_StatusTypeDef Expander_InitAllDevices(I2C_HandleTypeDef *hi2c)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b086      	sub	sp, #24
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;

    // List of expander addresses.
    uint8_t addresses[] = {
 8003bb4:	4b11      	ldr	r3, [pc, #68]	@ (8003bfc <Expander_InitAllDevices+0x50>)
 8003bb6:	60bb      	str	r3, [r7, #8]
        GPIO_EXPANDER_ID_02,
        GPIO_EXPANDER_ID_03,
        GPIO_EXPANDER_ID_04
    };

    size_t count = sizeof(addresses) / sizeof(addresses[0]);
 8003bb8:	2304      	movs	r3, #4
 8003bba:	613b      	str	r3, [r7, #16]
    for (size_t i = 0; i < count; i++)
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	617b      	str	r3, [r7, #20]
 8003bc0:	e012      	b.n	8003be8 <Expander_InitAllDevices+0x3c>
    {
        status = Expander_InitPinDirections(hi2c, addresses[i]);
 8003bc2:	f107 0208 	add.w	r2, r7, #8
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	4413      	add	r3, r2
 8003bca:	781b      	ldrb	r3, [r3, #0]
 8003bcc:	4619      	mov	r1, r3
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f7ff feed 	bl	80039ae <Expander_InitPinDirections>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 8003bd8:	7bfb      	ldrb	r3, [r7, #15]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d001      	beq.n	8003be2 <Expander_InitAllDevices+0x36>
        {
            return status;
 8003bde:	7bfb      	ldrb	r3, [r7, #15]
 8003be0:	e007      	b.n	8003bf2 <Expander_InitAllDevices+0x46>
    for (size_t i = 0; i < count; i++)
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	3301      	adds	r3, #1
 8003be6:	617b      	str	r3, [r7, #20]
 8003be8:	697a      	ldr	r2, [r7, #20]
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d3e8      	bcc.n	8003bc2 <Expander_InitAllDevices+0x16>
        }
    }
    return HAL_OK;
 8003bf0:	2300      	movs	r3, #0
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3718      	adds	r7, #24
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	bf00      	nop
 8003bfc:	24232221 	.word	0x24232221

08003c00 <get_cell_control_params>:


// Helper function to get the expander address and MUX control pin definitions for a given cell.
// Each cell has three control pins (S0, S1, S2) that drive your MUX select lines.
static void get_cell_control_params(CellID cell, uint8_t *expander_Address, uint16_t *v_set_pin_01, uint16_t *v_set_pin_02, uint16_t *v_set_pin_03 ,uint16_t *LED_PIN )
{
 8003c00:	b480      	push	{r7}
 8003c02:	b085      	sub	sp, #20
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	60b9      	str	r1, [r7, #8]
 8003c08:	607a      	str	r2, [r7, #4]
 8003c0a:	603b      	str	r3, [r7, #0]
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	73fb      	strb	r3, [r7, #15]
    switch(cell)
 8003c10:	7bfb      	ldrb	r3, [r7, #15]
 8003c12:	2b17      	cmp	r3, #23
 8003c14:	f200 81dc 	bhi.w	8003fd0 <get_cell_control_params+0x3d0>
 8003c18:	a201      	add	r2, pc, #4	@ (adr r2, 8003c20 <get_cell_control_params+0x20>)
 8003c1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c1e:	bf00      	nop
 8003c20:	08003c81 	.word	0x08003c81
 8003c24:	08003ca1 	.word	0x08003ca1
 8003c28:	08003cc3 	.word	0x08003cc3
 8003c2c:	08003ceb 	.word	0x08003ceb
 8003c30:	08003d0b 	.word	0x08003d0b
 8003c34:	08003d2d 	.word	0x08003d2d
 8003c38:	08003d55 	.word	0x08003d55
 8003c3c:	08003d75 	.word	0x08003d75
 8003c40:	08003d97 	.word	0x08003d97
 8003c44:	08003dbf 	.word	0x08003dbf
 8003c48:	08003ddf 	.word	0x08003ddf
 8003c4c:	08003e01 	.word	0x08003e01
 8003c50:	08003e29 	.word	0x08003e29
 8003c54:	08003e49 	.word	0x08003e49
 8003c58:	08003e6b 	.word	0x08003e6b
 8003c5c:	08003e93 	.word	0x08003e93
 8003c60:	08003eb3 	.word	0x08003eb3
 8003c64:	08003ed5 	.word	0x08003ed5
 8003c68:	08003efd 	.word	0x08003efd
 8003c6c:	08003f1d 	.word	0x08003f1d
 8003c70:	08003f3f 	.word	0x08003f3f
 8003c74:	08003f67 	.word	0x08003f67
 8003c78:	08003f87 	.word	0x08003f87
 8003c7c:	08003fa9 	.word	0x08003fa9
    {

    // for the cell 01 to 12
        case CELL_1:
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	2221      	movs	r2, #33	@ 0x21
 8003c84:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2202      	movs	r2, #2
 8003c8a:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	2204      	movs	r2, #4
 8003c90:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	2208      	movs	r2, #8
 8003c96:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003c98:	69fb      	ldr	r3, [r7, #28]
 8003c9a:	2210      	movs	r2, #16
 8003c9c:	801a      	strh	r2, [r3, #0]
            break;
 8003c9e:	e1a7      	b.n	8003ff0 <get_cell_control_params+0x3f0>

        case CELL_2:
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	2221      	movs	r2, #33	@ 0x21
 8003ca4:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2280      	movs	r2, #128	@ 0x80
 8003caa:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	2240      	movs	r2, #64	@ 0x40
 8003cb0:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003cb2:	69bb      	ldr	r3, [r7, #24]
 8003cb4:	2220      	movs	r2, #32
 8003cb6:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cbe:	801a      	strh	r2, [r3, #0]
            break;
 8003cc0:	e196      	b.n	8003ff0 <get_cell_control_params+0x3f0>

        case CELL_3:
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	2221      	movs	r2, #33	@ 0x21
 8003cc6:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003cce:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003cd6:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003cd8:	69bb      	ldr	r3, [r7, #24]
 8003cda:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003cde:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003ce0:	69fb      	ldr	r3, [r7, #28]
 8003ce2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ce6:	801a      	strh	r2, [r3, #0]
            break;
 8003ce8:	e182      	b.n	8003ff0 <get_cell_control_params+0x3f0>

        case CELL_4:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	2222      	movs	r2, #34	@ 0x22
 8003cee:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2202      	movs	r2, #2
 8003cf4:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	2204      	movs	r2, #4
 8003cfa:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003cfc:	69bb      	ldr	r3, [r7, #24]
 8003cfe:	2208      	movs	r2, #8
 8003d00:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003d02:	69fb      	ldr	r3, [r7, #28]
 8003d04:	2210      	movs	r2, #16
 8003d06:	801a      	strh	r2, [r3, #0]
            break;
 8003d08:	e172      	b.n	8003ff0 <get_cell_control_params+0x3f0>

        case CELL_5:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	2222      	movs	r2, #34	@ 0x22
 8003d0e:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2280      	movs	r2, #128	@ 0x80
 8003d14:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	2240      	movs	r2, #64	@ 0x40
 8003d1a:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003d1c:	69bb      	ldr	r3, [r7, #24]
 8003d1e:	2220      	movs	r2, #32
 8003d20:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d28:	801a      	strh	r2, [r3, #0]
            break;
 8003d2a:	e161      	b.n	8003ff0 <get_cell_control_params+0x3f0>

        case CELL_6:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	2222      	movs	r2, #34	@ 0x22
 8003d30:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003d38:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003d40:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003d42:	69bb      	ldr	r3, [r7, #24]
 8003d44:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003d48:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003d4a:	69fb      	ldr	r3, [r7, #28]
 8003d4c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d50:	801a      	strh	r2, [r3, #0]
            break;
 8003d52:	e14d      	b.n	8003ff0 <get_cell_control_params+0x3f0>

        case CELL_7:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	2223      	movs	r2, #35	@ 0x23
 8003d58:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2202      	movs	r2, #2
 8003d5e:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	2204      	movs	r2, #4
 8003d64:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003d66:	69bb      	ldr	r3, [r7, #24]
 8003d68:	2208      	movs	r2, #8
 8003d6a:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003d6c:	69fb      	ldr	r3, [r7, #28]
 8003d6e:	2210      	movs	r2, #16
 8003d70:	801a      	strh	r2, [r3, #0]
            break;
 8003d72:	e13d      	b.n	8003ff0 <get_cell_control_params+0x3f0>

        case CELL_8:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	2223      	movs	r2, #35	@ 0x23
 8003d78:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2280      	movs	r2, #128	@ 0x80
 8003d7e:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	2240      	movs	r2, #64	@ 0x40
 8003d84:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003d86:	69bb      	ldr	r3, [r7, #24]
 8003d88:	2220      	movs	r2, #32
 8003d8a:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003d8c:	69fb      	ldr	r3, [r7, #28]
 8003d8e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d92:	801a      	strh	r2, [r3, #0]
            break;
 8003d94:	e12c      	b.n	8003ff0 <get_cell_control_params+0x3f0>

        case CELL_9:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	2223      	movs	r2, #35	@ 0x23
 8003d9a:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003da2:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003daa:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003dac:	69bb      	ldr	r3, [r7, #24]
 8003dae:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003db2:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003dba:	801a      	strh	r2, [r3, #0]
            break;
 8003dbc:	e118      	b.n	8003ff0 <get_cell_control_params+0x3f0>

        case CELL_10:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	2224      	movs	r2, #36	@ 0x24
 8003dc2:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2202      	movs	r2, #2
 8003dc8:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	2204      	movs	r2, #4
 8003dce:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003dd0:	69bb      	ldr	r3, [r7, #24]
 8003dd2:	2208      	movs	r2, #8
 8003dd4:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003dd6:	69fb      	ldr	r3, [r7, #28]
 8003dd8:	2210      	movs	r2, #16
 8003dda:	801a      	strh	r2, [r3, #0]
            break;
 8003ddc:	e108      	b.n	8003ff0 <get_cell_control_params+0x3f0>

        case CELL_11:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	2224      	movs	r2, #36	@ 0x24
 8003de2:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2280      	movs	r2, #128	@ 0x80
 8003de8:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	2240      	movs	r2, #64	@ 0x40
 8003dee:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003df0:	69bb      	ldr	r3, [r7, #24]
 8003df2:	2220      	movs	r2, #32
 8003df4:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003dfc:	801a      	strh	r2, [r3, #0]
            break;
 8003dfe:	e0f7      	b.n	8003ff0 <get_cell_control_params+0x3f0>

        case CELL_12:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	2224      	movs	r2, #36	@ 0x24
 8003e04:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003e0c:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003e14:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003e1c:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e24:	801a      	strh	r2, [r3, #0]
            break;
 8003e26:	e0e3      	b.n	8003ff0 <get_cell_control_params+0x3f0>

            // for the cell 12 to 24

        case CELL_13:
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	2221      	movs	r2, #33	@ 0x21
 8003e2c:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2202      	movs	r2, #2
 8003e32:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	2204      	movs	r2, #4
 8003e38:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	2208      	movs	r2, #8
 8003e3e:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003e40:	69fb      	ldr	r3, [r7, #28]
 8003e42:	2210      	movs	r2, #16
 8003e44:	801a      	strh	r2, [r3, #0]

            break;
 8003e46:	e0d3      	b.n	8003ff0 <get_cell_control_params+0x3f0>

        case CELL_14:
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	2221      	movs	r2, #33	@ 0x21
 8003e4c:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2280      	movs	r2, #128	@ 0x80
 8003e52:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	2240      	movs	r2, #64	@ 0x40
 8003e58:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003e5a:	69bb      	ldr	r3, [r7, #24]
 8003e5c:	2220      	movs	r2, #32
 8003e5e:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e66:	801a      	strh	r2, [r3, #0]

            break;
 8003e68:	e0c2      	b.n	8003ff0 <get_cell_control_params+0x3f0>

        case CELL_15:
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	2221      	movs	r2, #33	@ 0x21
 8003e6e:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003e76:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003e7e:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003e80:	69bb      	ldr	r3, [r7, #24]
 8003e82:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003e86:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e8e:	801a      	strh	r2, [r3, #0]
            break;
 8003e90:	e0ae      	b.n	8003ff0 <get_cell_control_params+0x3f0>

        case CELL_16:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	2222      	movs	r2, #34	@ 0x22
 8003e96:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2202      	movs	r2, #2
 8003e9c:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	2204      	movs	r2, #4
 8003ea2:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003ea4:	69bb      	ldr	r3, [r7, #24]
 8003ea6:	2208      	movs	r2, #8
 8003ea8:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	2210      	movs	r2, #16
 8003eae:	801a      	strh	r2, [r3, #0]
            break;
 8003eb0:	e09e      	b.n	8003ff0 <get_cell_control_params+0x3f0>

        case CELL_17:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	2222      	movs	r2, #34	@ 0x22
 8003eb6:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2280      	movs	r2, #128	@ 0x80
 8003ebc:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	2240      	movs	r2, #64	@ 0x40
 8003ec2:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003ec4:	69bb      	ldr	r3, [r7, #24]
 8003ec6:	2220      	movs	r2, #32
 8003ec8:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003eca:	69fb      	ldr	r3, [r7, #28]
 8003ecc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ed0:	801a      	strh	r2, [r3, #0]
            break;
 8003ed2:	e08d      	b.n	8003ff0 <get_cell_control_params+0x3f0>

        case CELL_18:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	2222      	movs	r2, #34	@ 0x22
 8003ed8:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003ee0:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003ee8:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003eea:	69bb      	ldr	r3, [r7, #24]
 8003eec:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003ef0:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003ef2:	69fb      	ldr	r3, [r7, #28]
 8003ef4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ef8:	801a      	strh	r2, [r3, #0]
            break;
 8003efa:	e079      	b.n	8003ff0 <get_cell_control_params+0x3f0>

        case CELL_19:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	2223      	movs	r2, #35	@ 0x23
 8003f00:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2202      	movs	r2, #2
 8003f06:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	2204      	movs	r2, #4
 8003f0c:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003f0e:	69bb      	ldr	r3, [r7, #24]
 8003f10:	2208      	movs	r2, #8
 8003f12:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	2210      	movs	r2, #16
 8003f18:	801a      	strh	r2, [r3, #0]
            break;
 8003f1a:	e069      	b.n	8003ff0 <get_cell_control_params+0x3f0>

        case CELL_20:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	2223      	movs	r2, #35	@ 0x23
 8003f20:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2280      	movs	r2, #128	@ 0x80
 8003f26:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	2240      	movs	r2, #64	@ 0x40
 8003f2c:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003f2e:	69bb      	ldr	r3, [r7, #24]
 8003f30:	2220      	movs	r2, #32
 8003f32:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003f34:	69fb      	ldr	r3, [r7, #28]
 8003f36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f3a:	801a      	strh	r2, [r3, #0]
            break;
 8003f3c:	e058      	b.n	8003ff0 <get_cell_control_params+0x3f0>

        case CELL_21:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	2223      	movs	r2, #35	@ 0x23
 8003f42:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003f4a:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003f52:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003f54:	69bb      	ldr	r3, [r7, #24]
 8003f56:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003f5a:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003f62:	801a      	strh	r2, [r3, #0]
            break;
 8003f64:	e044      	b.n	8003ff0 <get_cell_control_params+0x3f0>

        case CELL_22:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	2224      	movs	r2, #36	@ 0x24
 8003f6a:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2202      	movs	r2, #2
 8003f70:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	2204      	movs	r2, #4
 8003f76:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	2208      	movs	r2, #8
 8003f7c:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003f7e:	69fb      	ldr	r3, [r7, #28]
 8003f80:	2210      	movs	r2, #16
 8003f82:	801a      	strh	r2, [r3, #0]
            break;
 8003f84:	e034      	b.n	8003ff0 <get_cell_control_params+0x3f0>

        case CELL_23:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	2224      	movs	r2, #36	@ 0x24
 8003f8a:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2280      	movs	r2, #128	@ 0x80
 8003f90:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	2240      	movs	r2, #64	@ 0x40
 8003f96:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003f98:	69bb      	ldr	r3, [r7, #24]
 8003f9a:	2220      	movs	r2, #32
 8003f9c:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003f9e:	69fb      	ldr	r3, [r7, #28]
 8003fa0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fa4:	801a      	strh	r2, [r3, #0]
            break;
 8003fa6:	e023      	b.n	8003ff0 <get_cell_control_params+0x3f0>

        case CELL_24:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	2224      	movs	r2, #36	@ 0x24
 8003fac:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003fb4:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003fbc:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003fbe:	69bb      	ldr	r3, [r7, #24]
 8003fc0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003fc4:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003fcc:	801a      	strh	r2, [r3, #0]
            break;
 8003fce:	e00f      	b.n	8003ff0 <get_cell_control_params+0x3f0>



        default:
            // Default to CELL_1 if an invalid cell is specified
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	2221      	movs	r2, #33	@ 0x21
 8003fd4:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2202      	movs	r2, #2
 8003fda:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	2204      	movs	r2, #4
 8003fe0:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003fe2:	69bb      	ldr	r3, [r7, #24]
 8003fe4:	2208      	movs	r2, #8
 8003fe6:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	2210      	movs	r2, #16
 8003fec:	801a      	strh	r2, [r3, #0]
            break;
 8003fee:	bf00      	nop
    }
}
 8003ff0:	bf00      	nop
 8003ff2:	3714      	adds	r7, #20
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr

08003ffc <Set_Output_Voltage>:

// Function to set the output voltage for a given cell by selecting the appropriate MUX channel.
// Example usage: Set_Output_Voltage(&hi2c2, CELL_1, 2.5f);
void Set_Output_Voltage( CellID cell, float voltage)
{
 8003ffc:	b590      	push	{r4, r7, lr}
 8003ffe:	b08b      	sub	sp, #44	@ 0x2c
 8004000:	af02      	add	r7, sp, #8
 8004002:	4603      	mov	r3, r0
 8004004:	ed87 0a00 	vstr	s0, [r7]
 8004008:	71fb      	strb	r3, [r7, #7]

    // Get the correct I2C handle based on cell ID
    I2C_HandleTypeDef *target_i2c;
    if (cell <= 11) {
 800400a:	79fb      	ldrb	r3, [r7, #7]
 800400c:	2b0b      	cmp	r3, #11
 800400e:	d802      	bhi.n	8004016 <Set_Output_Voltage+0x1a>
        target_i2c = &hi2c2;
 8004010:	4b2e      	ldr	r3, [pc, #184]	@ (80040cc <Set_Output_Voltage+0xd0>)
 8004012:	61fb      	str	r3, [r7, #28]
 8004014:	e001      	b.n	800401a <Set_Output_Voltage+0x1e>
    } else {
        target_i2c = &hi2c3;
 8004016:	4b2e      	ldr	r3, [pc, #184]	@ (80040d0 <Set_Output_Voltage+0xd4>)
 8004018:	61fb      	str	r3, [r7, #28]
    }

    // Look up the MUX channel for the desired voltage.
    uint8_t mux_channel = 0xFF;
 800401a:	23ff      	movs	r3, #255	@ 0xff
 800401c:	76fb      	strb	r3, [r7, #27]
    for (int i = 0; i < 8; i++) {
 800401e:	2300      	movs	r3, #0
 8004020:	617b      	str	r3, [r7, #20]
 8004022:	e016      	b.n	8004052 <Set_Output_Voltage+0x56>
        if (default_map[i].voltage == voltage) {
 8004024:	4a2b      	ldr	r2, [pc, #172]	@ (80040d4 <Set_Output_Voltage+0xd8>)
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	00db      	lsls	r3, r3, #3
 800402a:	4413      	add	r3, r2
 800402c:	edd3 7a00 	vldr	s15, [r3]
 8004030:	ed97 7a00 	vldr	s14, [r7]
 8004034:	eeb4 7a67 	vcmp.f32	s14, s15
 8004038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800403c:	d106      	bne.n	800404c <Set_Output_Voltage+0x50>
            mux_channel = default_map[i].mux_channel;
 800403e:	4a25      	ldr	r2, [pc, #148]	@ (80040d4 <Set_Output_Voltage+0xd8>)
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	00db      	lsls	r3, r3, #3
 8004044:	4413      	add	r3, r2
 8004046:	791b      	ldrb	r3, [r3, #4]
 8004048:	76fb      	strb	r3, [r7, #27]
            break;
 800404a:	e005      	b.n	8004058 <Set_Output_Voltage+0x5c>
    for (int i = 0; i < 8; i++) {
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	3301      	adds	r3, #1
 8004050:	617b      	str	r3, [r7, #20]
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	2b07      	cmp	r3, #7
 8004056:	dde5      	ble.n	8004024 <Set_Output_Voltage+0x28>
        }
    }
    if (mux_channel == 0xFF) return; // Voltage not found
 8004058:	7efb      	ldrb	r3, [r7, #27]
 800405a:	2bff      	cmp	r3, #255	@ 0xff
 800405c:	d032      	beq.n	80040c4 <Set_Output_Voltage+0xc8>

    // Convert mux_channel into its 3 select bits.This is use for the Analog mux switch
    uint8_t ANG_MUX_PIN_A = (mux_channel >> 0) & 0x01;
 800405e:	7efb      	ldrb	r3, [r7, #27]
 8004060:	f003 0301 	and.w	r3, r3, #1
 8004064:	74fb      	strb	r3, [r7, #19]
    uint8_t ANG_MUX_PIN_B = (mux_channel >> 1) & 0x01;
 8004066:	7efb      	ldrb	r3, [r7, #27]
 8004068:	085b      	lsrs	r3, r3, #1
 800406a:	b2db      	uxtb	r3, r3
 800406c:	f003 0301 	and.w	r3, r3, #1
 8004070:	74bb      	strb	r3, [r7, #18]
    uint8_t ANG_MUX_PIN_C = (mux_channel >> 2) & 0x01;
 8004072:	7efb      	ldrb	r3, [r7, #27]
 8004074:	089b      	lsrs	r3, r3, #2
 8004076:	b2db      	uxtb	r3, r3
 8004078:	f003 0301 	and.w	r3, r3, #1
 800407c:	747b      	strb	r3, [r7, #17]

    // Get the expander address and control pins for this cell.
    uint8_t expander_Address;
    uint16_t v_set_pin_01, v_set_pin_02, v_set_pin_03, LED_PIN ;
    get_cell_control_params(cell, &expander_Address, &v_set_pin_01, &v_set_pin_02, &v_set_pin_03 ,&LED_PIN);
 800407e:	f107 040c 	add.w	r4, r7, #12
 8004082:	f107 020e 	add.w	r2, r7, #14
 8004086:	f107 0110 	add.w	r1, r7, #16
 800408a:	79f8      	ldrb	r0, [r7, #7]
 800408c:	f107 0308 	add.w	r3, r7, #8
 8004090:	9301      	str	r3, [sp, #4]
 8004092:	f107 030a 	add.w	r3, r7, #10
 8004096:	9300      	str	r3, [sp, #0]
 8004098:	4623      	mov	r3, r4
 800409a:	f7ff fdb1 	bl	8003c00 <get_cell_control_params>

    // Set the multiplexer select lines accordingly.
    Expander_SetPinState(target_i2c, expander_Address, v_set_pin_01, ANG_MUX_PIN_A);
 800409e:	7c39      	ldrb	r1, [r7, #16]
 80040a0:	89fa      	ldrh	r2, [r7, #14]
 80040a2:	7cfb      	ldrb	r3, [r7, #19]
 80040a4:	69f8      	ldr	r0, [r7, #28]
 80040a6:	f7ff fcdd 	bl	8003a64 <Expander_SetPinState>
    Expander_SetPinState(target_i2c, expander_Address, v_set_pin_02, ANG_MUX_PIN_B);
 80040aa:	7c39      	ldrb	r1, [r7, #16]
 80040ac:	89ba      	ldrh	r2, [r7, #12]
 80040ae:	7cbb      	ldrb	r3, [r7, #18]
 80040b0:	69f8      	ldr	r0, [r7, #28]
 80040b2:	f7ff fcd7 	bl	8003a64 <Expander_SetPinState>
    Expander_SetPinState(target_i2c, expander_Address, v_set_pin_03, ANG_MUX_PIN_C);
 80040b6:	7c39      	ldrb	r1, [r7, #16]
 80040b8:	897a      	ldrh	r2, [r7, #10]
 80040ba:	7c7b      	ldrb	r3, [r7, #17]
 80040bc:	69f8      	ldr	r0, [r7, #28]
 80040be:	f7ff fcd1 	bl	8003a64 <Expander_SetPinState>
 80040c2:	e000      	b.n	80040c6 <Set_Output_Voltage+0xca>
    if (mux_channel == 0xFF) return; // Voltage not found
 80040c4:	bf00      	nop
}
 80040c6:	3724      	adds	r7, #36	@ 0x24
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd90      	pop	{r4, r7, pc}
 80040cc:	200018a4 	.word	0x200018a4
 80040d0:	200018f8 	.word	0x200018f8
 80040d4:	20000568 	.word	0x20000568

080040d8 <Set_LED_status>:

void Set_LED_status ( CellID cell, uint8_t LED_state)

{
 80040d8:	b590      	push	{r4, r7, lr}
 80040da:	b089      	sub	sp, #36	@ 0x24
 80040dc:	af02      	add	r7, sp, #8
 80040de:	4603      	mov	r3, r0
 80040e0:	460a      	mov	r2, r1
 80040e2:	71fb      	strb	r3, [r7, #7]
 80040e4:	4613      	mov	r3, r2
 80040e6:	71bb      	strb	r3, [r7, #6]

    // Get the correct I2C handle based on cell ID
    I2C_HandleTypeDef *target_i2c;
    if (cell <= 11) {
 80040e8:	79fb      	ldrb	r3, [r7, #7]
 80040ea:	2b0b      	cmp	r3, #11
 80040ec:	d802      	bhi.n	80040f4 <Set_LED_status+0x1c>
        target_i2c = &hi2c2;
 80040ee:	4b0f      	ldr	r3, [pc, #60]	@ (800412c <Set_LED_status+0x54>)
 80040f0:	617b      	str	r3, [r7, #20]
 80040f2:	e001      	b.n	80040f8 <Set_LED_status+0x20>
    } else {
        target_i2c = &hi2c3;
 80040f4:	4b0e      	ldr	r3, [pc, #56]	@ (8004130 <Set_LED_status+0x58>)
 80040f6:	617b      	str	r3, [r7, #20]

    // Get the expander address and control pins for this cell.
    uint8_t expander_Address;
    uint16_t v_set_pin_01, v_set_pin_02, v_set_pin_03, LED_PIN;

    get_cell_control_params(cell, &expander_Address, &v_set_pin_01, &v_set_pin_02, &v_set_pin_03 ,&LED_PIN);
 80040f8:	f107 040e 	add.w	r4, r7, #14
 80040fc:	f107 0210 	add.w	r2, r7, #16
 8004100:	f107 0113 	add.w	r1, r7, #19
 8004104:	79f8      	ldrb	r0, [r7, #7]
 8004106:	f107 030a 	add.w	r3, r7, #10
 800410a:	9301      	str	r3, [sp, #4]
 800410c:	f107 030c 	add.w	r3, r7, #12
 8004110:	9300      	str	r3, [sp, #0]
 8004112:	4623      	mov	r3, r4
 8004114:	f7ff fd74 	bl	8003c00 <get_cell_control_params>

    // Set the multiplexer select lines accordingly.
    Expander_SetPinState(target_i2c, expander_Address, LED_PIN, LED_state);
 8004118:	7cf9      	ldrb	r1, [r7, #19]
 800411a:	897a      	ldrh	r2, [r7, #10]
 800411c:	79bb      	ldrb	r3, [r7, #6]
 800411e:	6978      	ldr	r0, [r7, #20]
 8004120:	f7ff fca0 	bl	8003a64 <Expander_SetPinState>

}
 8004124:	bf00      	nop
 8004126:	371c      	adds	r7, #28
 8004128:	46bd      	mov	sp, r7
 800412a:	bd90      	pop	{r4, r7, pc}
 800412c:	200018a4 	.word	0x200018a4
 8004130:	200018f8 	.word	0x200018f8

08004134 <INA229_writeReg>:
/*
 *  ======== INA229_writeReg ========
 * Write register
 */
void INA229_writeReg(INA229_Handle sensor, uint8_t regAddr, uint16_t value)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b086      	sub	sp, #24
 8004138:	af02      	add	r7, sp, #8
 800413a:	6078      	str	r0, [r7, #4]
 800413c:	460b      	mov	r3, r1
 800413e:	70fb      	strb	r3, [r7, #3]
 8004140:	4613      	mov	r3, r2
 8004142:	803b      	strh	r3, [r7, #0]
    uint8_t txBuf[3] = {0}; //All writable registers are 2 bytes
 8004144:	4b17      	ldr	r3, [pc, #92]	@ (80041a4 <INA229_writeReg+0x70>)
 8004146:	881b      	ldrh	r3, [r3, #0]
 8004148:	81bb      	strh	r3, [r7, #12]
 800414a:	2300      	movs	r3, #0
 800414c:	73bb      	strb	r3, [r7, #14]
    uint8_t rxBuf[3] = {0};
 800414e:	4b15      	ldr	r3, [pc, #84]	@ (80041a4 <INA229_writeReg+0x70>)
 8004150:	881b      	ldrh	r3, [r3, #0]
 8004152:	813b      	strh	r3, [r7, #8]
 8004154:	2300      	movs	r3, #0
 8004156:	72bb      	strb	r3, [r7, #10]

    txBuf[0] = regAddr << 2; //Address + write bit (ending in 0)
 8004158:	78fb      	ldrb	r3, [r7, #3]
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	b2db      	uxtb	r3, r3
 800415e:	733b      	strb	r3, [r7, #12]
    txBuf[1] = MSB(value);
 8004160:	883b      	ldrh	r3, [r7, #0]
 8004162:	0a1b      	lsrs	r3, r3, #8
 8004164:	b29b      	uxth	r3, r3
 8004166:	b2db      	uxtb	r3, r3
 8004168:	737b      	strb	r3, [r7, #13]
    txBuf[2] = LSB(value);
 800416a:	883b      	ldrh	r3, [r7, #0]
 800416c:	b2db      	uxtb	r3, r3
 800416e:	73bb      	strb	r3, [r7, #14]
    mcu_spiTransfer(sensor->busId, sensor->devCS, 3, txBuf, rxBuf);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	7f18      	ldrb	r0, [r3, #28]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	7f59      	ldrb	r1, [r3, #29]
 8004178:	f107 020c 	add.w	r2, r7, #12
 800417c:	f107 0308 	add.w	r3, r7, #8
 8004180:	9300      	str	r3, [sp, #0]
 8004182:	4613      	mov	r3, r2
 8004184:	2203      	movs	r2, #3
 8004186:	f000 f91d 	bl	80043c4 <mcu_spiTransfer>

    //check for change in ADCRANGE 
    if(regAddr == INA229_config_register)
 800418a:	78fb      	ldrb	r3, [r7, #3]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d105      	bne.n	800419c <INA229_writeReg+0x68>
    {
        sensor->adcrange = value & INA229_config_register_adcrange_4096mV;
 8004190:	883b      	ldrh	r3, [r7, #0]
 8004192:	f003 0310 	and.w	r3, r3, #16
 8004196:	b29a      	uxth	r2, r3
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	82da      	strh	r2, [r3, #22]
    }
}
 800419c:	bf00      	nop
 800419e:	3710      	adds	r7, #16
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}
 80041a4:	0800c410 	.word	0x0800c410

080041a8 <INA229_config>:
/*
 *  ======== INA229_config ========
 * Configure device with current settings.
 */
void INA229_config(INA229_Handle sensor)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
    //Initialize the bus containing this sensor
    mcu_spiInit(sensor->busId);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	7f1b      	ldrb	r3, [r3, #28]
 80041b4:	4618      	mov	r0, r3
 80041b6:	f000 f8f9 	bl	80043ac <mcu_spiInit>

    //Write sensor Configuration Registers
    INA229_writeReg(sensor, INA229_config_register, sensor->configRegister);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	881b      	ldrh	r3, [r3, #0]
 80041be:	461a      	mov	r2, r3
 80041c0:	2100      	movs	r1, #0
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f7ff ffb6 	bl	8004134 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_adc_config_register, sensor->adcConfigRegister);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	885b      	ldrh	r3, [r3, #2]
 80041cc:	461a      	mov	r2, r3
 80041ce:	2101      	movs	r1, #1
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f7ff ffaf 	bl	8004134 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_shunt_cal_register, sensor->shuntCalRegister);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	889b      	ldrh	r3, [r3, #4]
 80041da:	461a      	mov	r2, r3
 80041dc:	2102      	movs	r1, #2
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f7ff ffa8 	bl	8004134 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_shunt_tempco_register, sensor->shuntTempcoRegister);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	88db      	ldrh	r3, [r3, #6]
 80041e8:	461a      	mov	r2, r3
 80041ea:	2103      	movs	r1, #3
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	f7ff ffa1 	bl	8004134 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_diag_alrt_register, sensor->diagAlrtRegister);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	891b      	ldrh	r3, [r3, #8]
 80041f6:	461a      	mov	r2, r3
 80041f8:	210b      	movs	r1, #11
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f7ff ff9a 	bl	8004134 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_sovl_register, sensor->sovlRegister);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	895b      	ldrh	r3, [r3, #10]
 8004204:	461a      	mov	r2, r3
 8004206:	210c      	movs	r1, #12
 8004208:	6878      	ldr	r0, [r7, #4]
 800420a:	f7ff ff93 	bl	8004134 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_suvl_register, sensor->suvlRegister);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	899b      	ldrh	r3, [r3, #12]
 8004212:	461a      	mov	r2, r3
 8004214:	210d      	movs	r1, #13
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f7ff ff8c 	bl	8004134 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_bovl_register, sensor->bovlRegister);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	89db      	ldrh	r3, [r3, #14]
 8004220:	461a      	mov	r2, r3
 8004222:	210e      	movs	r1, #14
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f7ff ff85 	bl	8004134 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_buvl_register, sensor->buvlRegister);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	8a1b      	ldrh	r3, [r3, #16]
 800422e:	461a      	mov	r2, r3
 8004230:	210f      	movs	r1, #15
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f7ff ff7e 	bl	8004134 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_temp_limit_register, sensor->tempLimitRegister);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	8a5b      	ldrh	r3, [r3, #18]
 800423c:	461a      	mov	r2, r3
 800423e:	2110      	movs	r1, #16
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f7ff ff77 	bl	8004134 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_pwr_limit_register, sensor->pwrLimitRegister);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	8a9b      	ldrh	r3, [r3, #20]
 800424a:	461a      	mov	r2, r3
 800424c:	2111      	movs	r1, #17
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f7ff ff70 	bl	8004134 <INA229_writeReg>

}
 8004254:	bf00      	nop
 8004256:	3708      	adds	r7, #8
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}

0800425c <INA229_readReg>:
/*
 *  ======== INA229_readReg ========
 *  Read register
 */
uint64_t INA229_readReg(INA229_Handle sensor, uint8_t regAddr)
{
 800425c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004260:	b08b      	sub	sp, #44	@ 0x2c
 8004262:	af02      	add	r7, sp, #8
 8004264:	6078      	str	r0, [r7, #4]
 8004266:	460b      	mov	r3, r1
 8004268:	70fb      	strb	r3, [r7, #3]
    uint64_t value;
    int i;
    
    uint8_t txBuf[1] = {0};
 800426a:	2300      	movs	r3, #0
 800426c:	743b      	strb	r3, [r7, #16]
    uint8_t rxBuf[6] = {0}; //max buffer size
 800426e:	2300      	movs	r3, #0
 8004270:	60bb      	str	r3, [r7, #8]
 8004272:	2300      	movs	r3, #0
 8004274:	81bb      	strh	r3, [r7, #12]

    txBuf[0] = (regAddr << 2 ) | 0x01; //Address + read bit (ending in 1)
 8004276:	78fb      	ldrb	r3, [r7, #3]
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	b25b      	sxtb	r3, r3
 800427c:	f043 0301 	orr.w	r3, r3, #1
 8004280:	b25b      	sxtb	r3, r3
 8004282:	b2db      	uxtb	r3, r3
 8004284:	743b      	strb	r3, [r7, #16]

    //Read register
    mcu_spiTransfer(sensor->busId, sensor->devCS, INA229_regSize[regAddr]+1, txBuf, rxBuf);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	7f18      	ldrb	r0, [r3, #28]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	7f59      	ldrb	r1, [r3, #29]
 800428e:	78fb      	ldrb	r3, [r7, #3]
 8004290:	4a1f      	ldr	r2, [pc, #124]	@ (8004310 <INA229_readReg+0xb4>)
 8004292:	5cd3      	ldrb	r3, [r2, r3]
 8004294:	3301      	adds	r3, #1
 8004296:	b2da      	uxtb	r2, r3
 8004298:	f107 0610 	add.w	r6, r7, #16
 800429c:	f107 0308 	add.w	r3, r7, #8
 80042a0:	9300      	str	r3, [sp, #0]
 80042a2:	4633      	mov	r3, r6
 80042a4:	f000 f88e 	bl	80043c4 <mcu_spiTransfer>

    //Combine bytes
    value = 0; // initialize to 0, toss rxBuf[0];
 80042a8:	f04f 0200 	mov.w	r2, #0
 80042ac:	f04f 0300 	mov.w	r3, #0
 80042b0:	e9c7 2306 	strd	r2, r3, [r7, #24]

    for(i = 1; i < INA229_regSize[regAddr]+1; i++)
 80042b4:	2301      	movs	r3, #1
 80042b6:	617b      	str	r3, [r7, #20]
 80042b8:	e01b      	b.n	80042f2 <INA229_readReg+0x96>
    {
        value = (value << 8) | rxBuf[i];
 80042ba:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80042be:	f04f 0200 	mov.w	r2, #0
 80042c2:	f04f 0300 	mov.w	r3, #0
 80042c6:	020b      	lsls	r3, r1, #8
 80042c8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80042cc:	0202      	lsls	r2, r0, #8
 80042ce:	f107 0008 	add.w	r0, r7, #8
 80042d2:	6979      	ldr	r1, [r7, #20]
 80042d4:	4401      	add	r1, r0
 80042d6:	7809      	ldrb	r1, [r1, #0]
 80042d8:	b2c9      	uxtb	r1, r1
 80042da:	2000      	movs	r0, #0
 80042dc:	460c      	mov	r4, r1
 80042de:	4605      	mov	r5, r0
 80042e0:	ea42 0804 	orr.w	r8, r2, r4
 80042e4:	ea43 0905 	orr.w	r9, r3, r5
 80042e8:	e9c7 8906 	strd	r8, r9, [r7, #24]
    for(i = 1; i < INA229_regSize[regAddr]+1; i++)
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	3301      	adds	r3, #1
 80042f0:	617b      	str	r3, [r7, #20]
 80042f2:	78fb      	ldrb	r3, [r7, #3]
 80042f4:	4a06      	ldr	r2, [pc, #24]	@ (8004310 <INA229_readReg+0xb4>)
 80042f6:	5cd3      	ldrb	r3, [r2, r3]
 80042f8:	461a      	mov	r2, r3
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	4293      	cmp	r3, r2
 80042fe:	dddc      	ble.n	80042ba <INA229_readReg+0x5e>
    }

    return value;
 8004300:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 8004304:	4610      	mov	r0, r2
 8004306:	4619      	mov	r1, r3
 8004308:	3724      	adds	r7, #36	@ 0x24
 800430a:	46bd      	mov	sp, r7
 800430c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004310:	0800d0d8 	.word	0x0800d0d8

08004314 <INA229_getDIETEMP_C>:
/*
 *  ======== INA229_getDIETEMP_C ========
 *  Get DIETMEP value (C)
 */
float INA229_getDIETEMP_C(INA229_Handle sensor)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b086      	sub	sp, #24
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
    uint64_t value = INA229_readReg(sensor, INA229_dietemp_register);
 800431c:	2106      	movs	r1, #6
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f7ff ff9c 	bl	800425c <INA229_readReg>
 8004324:	e9c7 0102 	strd	r0, r1, [r7, #8]
    float data;

    //Convert for 2's compliment and signed value
    if(value > 0x7FFF)
 8004328:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800432c:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8004330:	f173 0300 	sbcs.w	r3, r3, #0
 8004334:	d30c      	bcc.n	8004350 <INA229_getDIETEMP_C+0x3c>
    {
        data = (float)value - 0x10000; 
 8004336:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800433a:	f7fc fc65 	bl	8000c08 <__aeabi_ul2f>
 800433e:	ee07 0a10 	vmov	s14, r0
 8004342:	eddf 7a17 	vldr	s15, [pc, #92]	@ 80043a0 <INA229_getDIETEMP_C+0x8c>
 8004346:	ee77 7a67 	vsub.f32	s15, s14, s15
 800434a:	edc7 7a05 	vstr	s15, [r7, #20]
 800434e:	e005      	b.n	800435c <INA229_getDIETEMP_C+0x48>
    }
    else
    {
        data = (float)value;
 8004350:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004354:	f7fc fc58 	bl	8000c08 <__aeabi_ul2f>
 8004358:	4603      	mov	r3, r0
 800435a:	617b      	str	r3, [r7, #20]
    }

    //Convert to C
    data = (data * 7.8125) / 1000;
 800435c:	6978      	ldr	r0, [r7, #20]
 800435e:	f7fc f8a9 	bl	80004b4 <__aeabi_f2d>
 8004362:	f04f 0200 	mov.w	r2, #0
 8004366:	4b0f      	ldr	r3, [pc, #60]	@ (80043a4 <INA229_getDIETEMP_C+0x90>)
 8004368:	f7fc f8fc 	bl	8000564 <__aeabi_dmul>
 800436c:	4602      	mov	r2, r0
 800436e:	460b      	mov	r3, r1
 8004370:	4610      	mov	r0, r2
 8004372:	4619      	mov	r1, r3
 8004374:	f04f 0200 	mov.w	r2, #0
 8004378:	4b0b      	ldr	r3, [pc, #44]	@ (80043a8 <INA229_getDIETEMP_C+0x94>)
 800437a:	f7fc fa1d 	bl	80007b8 <__aeabi_ddiv>
 800437e:	4602      	mov	r2, r0
 8004380:	460b      	mov	r3, r1
 8004382:	4610      	mov	r0, r2
 8004384:	4619      	mov	r1, r3
 8004386:	f7fc fb27 	bl	80009d8 <__aeabi_d2f>
 800438a:	4603      	mov	r3, r0
 800438c:	617b      	str	r3, [r7, #20]

    return data;
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	ee07 3a90 	vmov	s15, r3
}
 8004394:	eeb0 0a67 	vmov.f32	s0, s15
 8004398:	3718      	adds	r7, #24
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
 800439e:	bf00      	nop
 80043a0:	47800000 	.word	0x47800000
 80043a4:	401f4000 	.word	0x401f4000
 80043a8:	408f4000 	.word	0x408f4000

080043ac <mcu_spiInit>:



/********* MCU SPECIFIC SPI CODE STARTS HERE **********/
void mcu_spiInit(uint8_t busId)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	4603      	mov	r3, r0
 80043b4:	71fb      	strb	r3, [r7, #7]
    /* Add MCU specific init necessary for I2C to be used */




}
 80043b6:	bf00      	nop
 80043b8:	370c      	adds	r7, #12
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
	...

080043c4 <mcu_spiTransfer>:

uint8_t mcu_spiTransfer(uint8_t busId, uint8_t csGPIOId, uint8_t count, uint8_t* txBuf, uint8_t* rxBuf)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b086      	sub	sp, #24
 80043c8:	af02      	add	r7, sp, #8
 80043ca:	603b      	str	r3, [r7, #0]
 80043cc:	4603      	mov	r3, r0
 80043ce:	71fb      	strb	r3, [r7, #7]
 80043d0:	460b      	mov	r3, r1
 80043d2:	71bb      	strb	r3, [r7, #6]
 80043d4:	4613      	mov	r3, r2
 80043d6:	717b      	strb	r3, [r7, #5]
    /*
     *  Add MCU specific SPI read/write code here.
     */

    SPI_HandleTypeDef *hspi = NULL; // Declare local SPI handle variable
 80043d8:	2300      	movs	r3, #0
 80043da:	60fb      	str	r3, [r7, #12]

    // Select the SPI handle based on the busId value
    if(busId == 0)
 80043dc:	79fb      	ldrb	r3, [r7, #7]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d102      	bne.n	80043e8 <mcu_spiTransfer+0x24>
    {
        hspi = &hspi1;  // Map busId 0 to SPI1
 80043e2:	4b0f      	ldr	r3, [pc, #60]	@ (8004420 <mcu_spiTransfer+0x5c>)
 80043e4:	60fb      	str	r3, [r7, #12]
 80043e6:	e007      	b.n	80043f8 <mcu_spiTransfer+0x34>
    }
    else if(busId == 1)
 80043e8:	79fb      	ldrb	r3, [r7, #7]
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d102      	bne.n	80043f4 <mcu_spiTransfer+0x30>
    {
        hspi = &hspi2;  // Map busId 1 to SPI2
 80043ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004424 <mcu_spiTransfer+0x60>)
 80043f0:	60fb      	str	r3, [r7, #12]
 80043f2:	e001      	b.n	80043f8 <mcu_spiTransfer+0x34>
    }
    else
    {
        // Invalid bus id, return error
        return 1;
 80043f4:	2301      	movs	r3, #1
 80043f6:	e00f      	b.n	8004418 <mcu_spiTransfer+0x54>
    }
//    HAL_SPI_TransmitReceive(hspi, txBuf, rxBuf, count, HAL_MAX_DELAY);
    // Perform the SPI transfer using the selected SPI handle
    if (HAL_SPI_TransmitReceive(hspi, txBuf, rxBuf, count, HAL_MAX_DELAY) != HAL_OK)
 80043f8:	797b      	ldrb	r3, [r7, #5]
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	f04f 32ff 	mov.w	r2, #4294967295
 8004400:	9200      	str	r2, [sp, #0]
 8004402:	69ba      	ldr	r2, [r7, #24]
 8004404:	6839      	ldr	r1, [r7, #0]
 8004406:	68f8      	ldr	r0, [r7, #12]
 8004408:	f005 ff2f 	bl	800a26a <HAL_SPI_TransmitReceive>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d001      	beq.n	8004416 <mcu_spiTransfer+0x52>
    {
        return 1; // SPI transaction failed
 8004412:	2301      	movs	r3, #1
 8004414:	e000      	b.n	8004418 <mcu_spiTransfer+0x54>
    }
    return 0; // Transaction successful
 8004416:	2300      	movs	r3, #0
}
 8004418:	4618      	mov	r0, r3
 800441a:	3710      	adds	r7, #16
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}
 8004420:	2000194c 	.word	0x2000194c
 8004424:	200019a4 	.word	0x200019a4

08004428 <LTC6811_init_reg_limits>:

/* Initialize the Register limits */
void LTC6811_init_reg_limits(uint8_t total_ic, //The number of ICs in the system
        cell_asic *ic  //A two dimensional array where data will be written
        )
{
 8004428:	b480      	push	{r7}
 800442a:	b085      	sub	sp, #20
 800442c:	af00      	add	r7, sp, #0
 800442e:	4603      	mov	r3, r0
 8004430:	6039      	str	r1, [r7, #0]
 8004432:	71fb      	strb	r3, [r7, #7]
    uint8_t cic;
    for (cic = 0; cic < total_ic; cic++)
 8004434:	2300      	movs	r3, #0
 8004436:	73fb      	strb	r3, [r7, #15]
 8004438:	e044      	b.n	80044c4 <LTC6811_init_reg_limits+0x9c>
    {
        ic[cic].ic_reg.cell_channels = 12;
 800443a:	7bfa      	ldrb	r2, [r7, #15]
 800443c:	4613      	mov	r3, r2
 800443e:	019b      	lsls	r3, r3, #6
 8004440:	4413      	add	r3, r2
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	461a      	mov	r2, r3
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	4413      	add	r3, r2
 800444a:	220c      	movs	r2, #12
 800444c:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
        ic[cic].ic_reg.stat_channels = 4;
 8004450:	7bfa      	ldrb	r2, [r7, #15]
 8004452:	4613      	mov	r3, r2
 8004454:	019b      	lsls	r3, r3, #6
 8004456:	4413      	add	r3, r2
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	461a      	mov	r2, r3
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	4413      	add	r3, r2
 8004460:	2204      	movs	r2, #4
 8004462:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
        ic[cic].ic_reg.aux_channels = 6;
 8004466:	7bfa      	ldrb	r2, [r7, #15]
 8004468:	4613      	mov	r3, r2
 800446a:	019b      	lsls	r3, r3, #6
 800446c:	4413      	add	r3, r2
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	461a      	mov	r2, r3
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	4413      	add	r3, r2
 8004476:	2206      	movs	r2, #6
 8004478:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
        ic[cic].ic_reg.num_cv_reg = 4;
 800447c:	7bfa      	ldrb	r2, [r7, #15]
 800447e:	4613      	mov	r3, r2
 8004480:	019b      	lsls	r3, r3, #6
 8004482:	4413      	add	r3, r2
 8004484:	009b      	lsls	r3, r3, #2
 8004486:	461a      	mov	r2, r3
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	4413      	add	r3, r2
 800448c:	2204      	movs	r2, #4
 800448e:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7
        ic[cic].ic_reg.num_gpio_reg = 2;
 8004492:	7bfa      	ldrb	r2, [r7, #15]
 8004494:	4613      	mov	r3, r2
 8004496:	019b      	lsls	r3, r3, #6
 8004498:	4413      	add	r3, r2
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	461a      	mov	r2, r3
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	4413      	add	r3, r2
 80044a2:	2202      	movs	r2, #2
 80044a4:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
        ic[cic].ic_reg.num_stat_reg = 3;
 80044a8:	7bfa      	ldrb	r2, [r7, #15]
 80044aa:	4613      	mov	r3, r2
 80044ac:	019b      	lsls	r3, r3, #6
 80044ae:	4413      	add	r3, r2
 80044b0:	009b      	lsls	r3, r3, #2
 80044b2:	461a      	mov	r2, r3
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	4413      	add	r3, r2
 80044b8:	2203      	movs	r2, #3
 80044ba:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
    for (cic = 0; cic < total_ic; cic++)
 80044be:	7bfb      	ldrb	r3, [r7, #15]
 80044c0:	3301      	adds	r3, #1
 80044c2:	73fb      	strb	r3, [r7, #15]
 80044c4:	7bfa      	ldrb	r2, [r7, #15]
 80044c6:	79fb      	ldrb	r3, [r7, #7]
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d3b6      	bcc.n	800443a <LTC6811_init_reg_limits+0x12>
    }
}
 80044cc:	bf00      	nop
 80044ce:	bf00      	nop
 80044d0:	3714      	adds	r7, #20
 80044d2:	46bd      	mov	sp, r7
 80044d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d8:	4770      	bx	lr

080044da <LTC6811_wrcfg>:
 order so the last device's configuration is written first.
 */
void LTC6811_wrcfg(uint8_t total_ic, //The number of ICs being written to
        cell_asic *ic //A two dimensional array of the configuration data that will be written
        )
{
 80044da:	b580      	push	{r7, lr}
 80044dc:	b082      	sub	sp, #8
 80044de:	af00      	add	r7, sp, #0
 80044e0:	4603      	mov	r3, r0
 80044e2:	6039      	str	r1, [r7, #0]
 80044e4:	71fb      	strb	r3, [r7, #7]
    LTC681x_wrcfg(total_ic, ic);
 80044e6:	79fb      	ldrb	r3, [r7, #7]
 80044e8:	6839      	ldr	r1, [r7, #0]
 80044ea:	4618      	mov	r0, r3
 80044ec:	f000 f900 	bl	80046f0 <LTC681x_wrcfg>
}
 80044f0:	bf00      	nop
 80044f2:	3708      	adds	r7, #8
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}

080044f8 <LTC6811_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC6811_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that will store the data
        )
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b082      	sub	sp, #8
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	4603      	mov	r3, r0
 8004500:	6039      	str	r1, [r7, #0]
 8004502:	71fb      	strb	r3, [r7, #7]
    LTC681x_reset_crc_count(total_ic, ic);
 8004504:	79fb      	ldrb	r3, [r7, #7]
 8004506:	6839      	ldr	r1, [r7, #0]
 8004508:	4618      	mov	r0, r3
 800450a:	f000 f96f 	bl	80047ec <LTC681x_reset_crc_count>
}
 800450e:	bf00      	nop
 8004510:	3708      	adds	r7, #8
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}

08004516 <LTC6811_init_cfg>:

/* Helper function to initialize CFG variables.*/
void LTC6811_init_cfg(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that will store the data
        )
{
 8004516:	b580      	push	{r7, lr}
 8004518:	b082      	sub	sp, #8
 800451a:	af00      	add	r7, sp, #0
 800451c:	4603      	mov	r3, r0
 800451e:	6039      	str	r1, [r7, #0]
 8004520:	71fb      	strb	r3, [r7, #7]
    LTC681x_init_cfg(total_ic, ic);
 8004522:	79fb      	ldrb	r3, [r7, #7]
 8004524:	6839      	ldr	r1, [r7, #0]
 8004526:	4618      	mov	r0, r3
 8004528:	f000 f9d2 	bl	80048d0 <LTC681x_init_cfg>
}
 800452c:	bf00      	nop
 800452e:	3708      	adds	r7, #8
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}

08004534 <LTC6811_set_cfgr>:
        bool dcc[12], // The DCC bit
        bool dcto[4], // The Dcto bit
        uint16_t uv, // The UV bit
        uint16_t ov // The OV bit
        )
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b088      	sub	sp, #32
 8004538:	af06      	add	r7, sp, #24
 800453a:	6039      	str	r1, [r7, #0]
 800453c:	4611      	mov	r1, r2
 800453e:	461a      	mov	r2, r3
 8004540:	4603      	mov	r3, r0
 8004542:	71fb      	strb	r3, [r7, #7]
 8004544:	460b      	mov	r3, r1
 8004546:	71bb      	strb	r3, [r7, #6]
 8004548:	4613      	mov	r3, r2
 800454a:	717b      	strb	r3, [r7, #5]
    LTC681x_set_cfgr(nIC, ic, refon, adcopt, gpio, dcc, dcto, uv, ov);
 800454c:	7979      	ldrb	r1, [r7, #5]
 800454e:	79ba      	ldrb	r2, [r7, #6]
 8004550:	79f8      	ldrb	r0, [r7, #7]
 8004552:	8c3b      	ldrh	r3, [r7, #32]
 8004554:	9304      	str	r3, [sp, #16]
 8004556:	8bbb      	ldrh	r3, [r7, #28]
 8004558:	9303      	str	r3, [sp, #12]
 800455a:	69bb      	ldr	r3, [r7, #24]
 800455c:	9302      	str	r3, [sp, #8]
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	9301      	str	r3, [sp, #4]
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	9300      	str	r3, [sp, #0]
 8004566:	460b      	mov	r3, r1
 8004568:	6839      	ldr	r1, [r7, #0]
 800456a:	f000 f9e7 	bl	800493c <LTC681x_set_cfgr>
}
 800456e:	bf00      	nop
 8004570:	3708      	adds	r7, #8
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}

08004576 <write_68>:
 */
void write_68(uint8_t total_ic, //Number of ICs to be written to
        uint8_t tx_cmd[2], //The command to be transmitted
        uint8_t data[] // Payload Data
        )
{
 8004576:	b580      	push	{r7, lr}
 8004578:	b088      	sub	sp, #32
 800457a:	af00      	add	r7, sp, #0
 800457c:	4603      	mov	r3, r0
 800457e:	60b9      	str	r1, [r7, #8]
 8004580:	607a      	str	r2, [r7, #4]
 8004582:	73fb      	strb	r3, [r7, #15]
    const uint8_t BYTES_IN_REG = 6;
 8004584:	2306      	movs	r3, #6
 8004586:	773b      	strb	r3, [r7, #28]
    const uint8_t CMD_LEN = 4 + (8 * total_ic);
 8004588:	7bfb      	ldrb	r3, [r7, #15]
 800458a:	00db      	lsls	r3, r3, #3
 800458c:	b2db      	uxtb	r3, r3
 800458e:	3304      	adds	r3, #4
 8004590:	76fb      	strb	r3, [r7, #27]
    uint16_t data_pec;
    uint16_t cmd_pec;
    uint8_t cmd_index;
    uint8_t *cmd;

    cmd = (uint8_t *) malloc(CMD_LEN * sizeof(uint8_t));
 8004592:	7efb      	ldrb	r3, [r7, #27]
 8004594:	4618      	mov	r0, r3
 8004596:	f007 fdb7 	bl	800c108 <malloc>
 800459a:	4603      	mov	r3, r0
 800459c:	617b      	str	r3, [r7, #20]
    cmd[0] = tx_cmd[0];
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	781a      	ldrb	r2, [r3, #0]
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	701a      	strb	r2, [r3, #0]
    cmd[1] = tx_cmd[1];
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	3301      	adds	r3, #1
 80045aa:	68ba      	ldr	r2, [r7, #8]
 80045ac:	7852      	ldrb	r2, [r2, #1]
 80045ae:	701a      	strb	r2, [r3, #0]
    cmd_pec = pec15_calc(2, cmd);
 80045b0:	6979      	ldr	r1, [r7, #20]
 80045b2:	2002      	movs	r0, #2
 80045b4:	f000 f86a 	bl	800468c <pec15_calc>
 80045b8:	4603      	mov	r3, r0
 80045ba:	827b      	strh	r3, [r7, #18]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 80045bc:	8a7b      	ldrh	r3, [r7, #18]
 80045be:	0a1b      	lsrs	r3, r3, #8
 80045c0:	b29a      	uxth	r2, r3
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	3302      	adds	r3, #2
 80045c6:	b2d2      	uxtb	r2, r2
 80045c8:	701a      	strb	r2, [r3, #0]
    cmd[3] = (uint8_t) (cmd_pec);
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	3303      	adds	r3, #3
 80045ce:	8a7a      	ldrh	r2, [r7, #18]
 80045d0:	b2d2      	uxtb	r2, r2
 80045d2:	701a      	strb	r2, [r3, #0]

    cmd_index = 4;
 80045d4:	2304      	movs	r3, #4
 80045d6:	77fb      	strb	r3, [r7, #31]
    uint8_t current_ic;
    uint8_t current_byte;
    for (current_ic = total_ic; current_ic > 0; current_ic--) // Executes for each LTC681x, this loops starts with the last IC on the stack.
 80045d8:	7bfb      	ldrb	r3, [r7, #15]
 80045da:	77bb      	strb	r3, [r7, #30]
 80045dc:	e042      	b.n	8004664 <write_68+0xee>
    { //The first configuration written is received by the last IC in the daisy chain
        for (current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 80045de:	2300      	movs	r3, #0
 80045e0:	777b      	strb	r3, [r7, #29]
 80045e2:	e016      	b.n	8004612 <write_68+0x9c>
        {
            cmd[cmd_index] = data[((current_ic - 1) * 6) + current_byte];
 80045e4:	7fbb      	ldrb	r3, [r7, #30]
 80045e6:	1e5a      	subs	r2, r3, #1
 80045e8:	4613      	mov	r3, r2
 80045ea:	005b      	lsls	r3, r3, #1
 80045ec:	4413      	add	r3, r2
 80045ee:	005b      	lsls	r3, r3, #1
 80045f0:	461a      	mov	r2, r3
 80045f2:	7f7b      	ldrb	r3, [r7, #29]
 80045f4:	4413      	add	r3, r2
 80045f6:	461a      	mov	r2, r3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	441a      	add	r2, r3
 80045fc:	7ffb      	ldrb	r3, [r7, #31]
 80045fe:	6979      	ldr	r1, [r7, #20]
 8004600:	440b      	add	r3, r1
 8004602:	7812      	ldrb	r2, [r2, #0]
 8004604:	701a      	strb	r2, [r3, #0]
            cmd_index = cmd_index + 1;
 8004606:	7ffb      	ldrb	r3, [r7, #31]
 8004608:	3301      	adds	r3, #1
 800460a:	77fb      	strb	r3, [r7, #31]
        for (current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 800460c:	7f7b      	ldrb	r3, [r7, #29]
 800460e:	3301      	adds	r3, #1
 8004610:	777b      	strb	r3, [r7, #29]
 8004612:	7f7a      	ldrb	r2, [r7, #29]
 8004614:	7f3b      	ldrb	r3, [r7, #28]
 8004616:	429a      	cmp	r2, r3
 8004618:	d3e4      	bcc.n	80045e4 <write_68+0x6e>
        }

        data_pec = (uint16_t) pec15_calc(BYTES_IN_REG,
                                         &data[(current_ic - 1) * 6]); // Calculating the PEC for each ICs configuration register data
 800461a:	7fbb      	ldrb	r3, [r7, #30]
 800461c:	1e5a      	subs	r2, r3, #1
 800461e:	4613      	mov	r3, r2
 8004620:	005b      	lsls	r3, r3, #1
 8004622:	4413      	add	r3, r2
 8004624:	005b      	lsls	r3, r3, #1
 8004626:	461a      	mov	r2, r3
        data_pec = (uint16_t) pec15_calc(BYTES_IN_REG,
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	441a      	add	r2, r3
 800462c:	7f3b      	ldrb	r3, [r7, #28]
 800462e:	4611      	mov	r1, r2
 8004630:	4618      	mov	r0, r3
 8004632:	f000 f82b 	bl	800468c <pec15_calc>
 8004636:	4603      	mov	r3, r0
 8004638:	823b      	strh	r3, [r7, #16]
        cmd[cmd_index] = (uint8_t) (data_pec >> 8);
 800463a:	8a3b      	ldrh	r3, [r7, #16]
 800463c:	0a1b      	lsrs	r3, r3, #8
 800463e:	b299      	uxth	r1, r3
 8004640:	7ffb      	ldrb	r3, [r7, #31]
 8004642:	697a      	ldr	r2, [r7, #20]
 8004644:	4413      	add	r3, r2
 8004646:	b2ca      	uxtb	r2, r1
 8004648:	701a      	strb	r2, [r3, #0]
        cmd[cmd_index + 1] = (uint8_t) data_pec;
 800464a:	7ffb      	ldrb	r3, [r7, #31]
 800464c:	3301      	adds	r3, #1
 800464e:	697a      	ldr	r2, [r7, #20]
 8004650:	4413      	add	r3, r2
 8004652:	8a3a      	ldrh	r2, [r7, #16]
 8004654:	b2d2      	uxtb	r2, r2
 8004656:	701a      	strb	r2, [r3, #0]
        cmd_index = cmd_index + 2;
 8004658:	7ffb      	ldrb	r3, [r7, #31]
 800465a:	3302      	adds	r3, #2
 800465c:	77fb      	strb	r3, [r7, #31]
    for (current_ic = total_ic; current_ic > 0; current_ic--) // Executes for each LTC681x, this loops starts with the last IC on the stack.
 800465e:	7fbb      	ldrb	r3, [r7, #30]
 8004660:	3b01      	subs	r3, #1
 8004662:	77bb      	strb	r3, [r7, #30]
 8004664:	7fbb      	ldrb	r3, [r7, #30]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d1b9      	bne.n	80045de <write_68+0x68>
    }

    cs_low();
 800466a:	f000 fc05 	bl	8004e78 <cs_low>
    spi_write_array(CMD_LEN, cmd);
 800466e:	7efb      	ldrb	r3, [r7, #27]
 8004670:	6979      	ldr	r1, [r7, #20]
 8004672:	4618      	mov	r0, r3
 8004674:	f000 fc28 	bl	8004ec8 <spi_write_array>
    cs_high();
 8004678:	f000 fc12 	bl	8004ea0 <cs_high>

    free(cmd);
 800467c:	6978      	ldr	r0, [r7, #20]
 800467e:	f007 fd4b 	bl	800c118 <free>
}
 8004682:	bf00      	nop
 8004684:	3720      	adds	r7, #32
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
	...

0800468c <pec15_calc>:
 */
/* Calculates  and returns the CRC15 */
uint16_t pec15_calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
        uint8_t *data //Array of data that will be used to calculate  a PEC
        )
{
 800468c:	b480      	push	{r7}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
 8004692:	4603      	mov	r3, r0
 8004694:	6039      	str	r1, [r7, #0]
 8004696:	71fb      	strb	r3, [r7, #7]
    uint16_t remainder, addr;
    remainder = 16; //initialize the PEC
 8004698:	2310      	movs	r3, #16
 800469a:	81fb      	strh	r3, [r7, #14]
    uint8_t i;

    for (i = 0; i < len; i++) // loops for each byte in data array
 800469c:	2300      	movs	r3, #0
 800469e:	737b      	strb	r3, [r7, #13]
 80046a0:	e017      	b.n	80046d2 <pec15_calc+0x46>
    {
        addr = ((remainder >> 7) ^ data[i]) & 0xff; //calculate PEC table address
 80046a2:	89fb      	ldrh	r3, [r7, #14]
 80046a4:	09db      	lsrs	r3, r3, #7
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	7b7a      	ldrb	r2, [r7, #13]
 80046aa:	6839      	ldr	r1, [r7, #0]
 80046ac:	440a      	add	r2, r1
 80046ae:	7812      	ldrb	r2, [r2, #0]
 80046b0:	4053      	eors	r3, r2
 80046b2:	b29b      	uxth	r3, r3
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	817b      	strh	r3, [r7, #10]
        remainder = (remainder << 8) ^ crc15Table[addr];
 80046b8:	89fb      	ldrh	r3, [r7, #14]
 80046ba:	021b      	lsls	r3, r3, #8
 80046bc:	b29a      	uxth	r2, r3
 80046be:	897b      	ldrh	r3, [r7, #10]
 80046c0:	490a      	ldr	r1, [pc, #40]	@ (80046ec <pec15_calc+0x60>)
 80046c2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80046c6:	b29b      	uxth	r3, r3
 80046c8:	4053      	eors	r3, r2
 80046ca:	81fb      	strh	r3, [r7, #14]
    for (i = 0; i < len; i++) // loops for each byte in data array
 80046cc:	7b7b      	ldrb	r3, [r7, #13]
 80046ce:	3301      	adds	r3, #1
 80046d0:	737b      	strb	r3, [r7, #13]
 80046d2:	7b7a      	ldrb	r2, [r7, #13]
 80046d4:	79fb      	ldrb	r3, [r7, #7]
 80046d6:	429a      	cmp	r2, r3
 80046d8:	d3e3      	bcc.n	80046a2 <pec15_calc+0x16>
    }
    return (remainder * 2); //The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 80046da:	89fb      	ldrh	r3, [r7, #14]
 80046dc:	005b      	lsls	r3, r3, #1
 80046de:	b29b      	uxth	r3, r3
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	3714      	adds	r7, #20
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr
 80046ec:	0800d180 	.word	0x0800d180

080046f0 <LTC681x_wrcfg>:

/* Write the LTC681x CFGRA */
void LTC681x_wrcfg(uint8_t total_ic, //The number of ICs being written to
        cell_asic ic[] // A two dimensional array of the configuration data that will be written
        )
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b0c4      	sub	sp, #272	@ 0x110
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	4602      	mov	r2, r0
 80046f8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80046fc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004700:	6019      	str	r1, [r3, #0]
 8004702:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004706:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800470a:	701a      	strb	r2, [r3, #0]
    uint8_t cmd[2] = { 0x00, 0x01 };
 800470c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004710:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
    uint8_t write_buffer[256];
    uint8_t write_count = 0;
 8004714:	2300      	movs	r3, #0
 8004716:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
    uint8_t c_ic = 0;
 800471a:	2300      	movs	r3, #0
 800471c:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
    uint8_t current_ic;
    uint8_t data;

    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004720:	2300      	movs	r3, #0
 8004722:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 8004726:	e047      	b.n	80047b8 <LTC681x_wrcfg+0xc8>
    {
        if (ic->isospi_reverse == false)
 8004728:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800472c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 8004736:	2b00      	cmp	r3, #0
 8004738:	d104      	bne.n	8004744 <LTC681x_wrcfg+0x54>
        {
            c_ic = current_ic;
 800473a:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 800473e:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
 8004742:	e00b      	b.n	800475c <LTC681x_wrcfg+0x6c>
        }
        else
        {
            c_ic = total_ic - current_ic - 1;
 8004744:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004748:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800474c:	781a      	ldrb	r2, [r3, #0]
 800474e:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8004752:	1ad3      	subs	r3, r2, r3
 8004754:	b2db      	uxtb	r3, r3
 8004756:	3b01      	subs	r3, #1
 8004758:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
        }

        for (data = 0; data < 6; data++)
 800475c:	2300      	movs	r3, #0
 800475e:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
 8004762:	e020      	b.n	80047a6 <LTC681x_wrcfg+0xb6>
        {
            write_buffer[write_count] = ic[c_ic].config.tx_data[data];
 8004764:	f897 210e 	ldrb.w	r2, [r7, #270]	@ 0x10e
 8004768:	4613      	mov	r3, r2
 800476a:	019b      	lsls	r3, r3, #6
 800476c:	4413      	add	r3, r2
 800476e:	009b      	lsls	r3, r3, #2
 8004770:	461a      	mov	r2, r3
 8004772:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004776:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	1899      	adds	r1, r3, r2
 800477e:	f897 210c 	ldrb.w	r2, [r7, #268]	@ 0x10c
 8004782:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8004786:	5c89      	ldrb	r1, [r1, r2]
 8004788:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800478c:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8004790:	54d1      	strb	r1, [r2, r3]
            write_count++;
 8004792:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8004796:	3301      	adds	r3, #1
 8004798:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
        for (data = 0; data < 6; data++)
 800479c:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 80047a0:	3301      	adds	r3, #1
 80047a2:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
 80047a6:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 80047aa:	2b05      	cmp	r3, #5
 80047ac:	d9da      	bls.n	8004764 <LTC681x_wrcfg+0x74>
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 80047ae:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 80047b2:	3301      	adds	r3, #1
 80047b4:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 80047b8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80047bc:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80047c0:	f897 210d 	ldrb.w	r2, [r7, #269]	@ 0x10d
 80047c4:	781b      	ldrb	r3, [r3, #0]
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d3ae      	bcc.n	8004728 <LTC681x_wrcfg+0x38>
        }
    }
    write_68(total_ic, cmd, write_buffer);
 80047ca:	f107 0208 	add.w	r2, r7, #8
 80047ce:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 80047d2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80047d6:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80047da:	781b      	ldrb	r3, [r3, #0]
 80047dc:	4618      	mov	r0, r3
 80047de:	f7ff feca 	bl	8004576 <write_68>
}
 80047e2:	bf00      	nop
 80047e4:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}

080047ec <LTC681x_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC681x_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that stores the data
        )
{
 80047ec:	b480      	push	{r7}
 80047ee:	b085      	sub	sp, #20
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	4603      	mov	r3, r0
 80047f4:	6039      	str	r1, [r7, #0]
 80047f6:	71fb      	strb	r3, [r7, #7]
    int i, current_ic;
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 80047f8:	2300      	movs	r3, #0
 80047fa:	60bb      	str	r3, [r7, #8]
 80047fc:	e05d      	b.n	80048ba <LTC681x_reset_crc_count+0xce>
    {
        ic[current_ic].crc_count.pec_count = 0;
 80047fe:	68ba      	ldr	r2, [r7, #8]
 8004800:	4613      	mov	r3, r2
 8004802:	019b      	lsls	r3, r3, #6
 8004804:	4413      	add	r3, r2
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	461a      	mov	r2, r3
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	4413      	add	r3, r2
 800480e:	2200      	movs	r2, #0
 8004810:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
        ic[current_ic].crc_count.cfgr_pec = 0;
 8004814:	68ba      	ldr	r2, [r7, #8]
 8004816:	4613      	mov	r3, r2
 8004818:	019b      	lsls	r3, r3, #6
 800481a:	4413      	add	r3, r2
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	461a      	mov	r2, r3
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	4413      	add	r3, r2
 8004824:	2200      	movs	r2, #0
 8004826:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
        for (i = 0; i < 6; i++)
 800482a:	2300      	movs	r3, #0
 800482c:	60fb      	str	r3, [r7, #12]
 800482e:	e010      	b.n	8004852 <LTC681x_reset_crc_count+0x66>
        {
            ic[current_ic].crc_count.cell_pec[i] = 0;
 8004830:	68ba      	ldr	r2, [r7, #8]
 8004832:	4613      	mov	r3, r2
 8004834:	019b      	lsls	r3, r3, #6
 8004836:	4413      	add	r3, r2
 8004838:	009b      	lsls	r3, r3, #2
 800483a:	461a      	mov	r2, r3
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	441a      	add	r2, r3
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	3360      	adds	r3, #96	@ 0x60
 8004844:	005b      	lsls	r3, r3, #1
 8004846:	4413      	add	r3, r2
 8004848:	2200      	movs	r2, #0
 800484a:	815a      	strh	r2, [r3, #10]
        for (i = 0; i < 6; i++)
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	3301      	adds	r3, #1
 8004850:	60fb      	str	r3, [r7, #12]
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2b05      	cmp	r3, #5
 8004856:	ddeb      	ble.n	8004830 <LTC681x_reset_crc_count+0x44>
        }
        for (i = 0; i < 4; i++)
 8004858:	2300      	movs	r3, #0
 800485a:	60fb      	str	r3, [r7, #12]
 800485c:	e010      	b.n	8004880 <LTC681x_reset_crc_count+0x94>
        {
            ic[current_ic].crc_count.aux_pec[i] = 0;
 800485e:	68ba      	ldr	r2, [r7, #8]
 8004860:	4613      	mov	r3, r2
 8004862:	019b      	lsls	r3, r3, #6
 8004864:	4413      	add	r3, r2
 8004866:	009b      	lsls	r3, r3, #2
 8004868:	461a      	mov	r2, r3
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	441a      	add	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	3368      	adds	r3, #104	@ 0x68
 8004872:	005b      	lsls	r3, r3, #1
 8004874:	4413      	add	r3, r2
 8004876:	2200      	movs	r2, #0
 8004878:	80da      	strh	r2, [r3, #6]
        for (i = 0; i < 4; i++)
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	3301      	adds	r3, #1
 800487e:	60fb      	str	r3, [r7, #12]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2b03      	cmp	r3, #3
 8004884:	ddeb      	ble.n	800485e <LTC681x_reset_crc_count+0x72>
        }
        for (i = 0; i < 2; i++)
 8004886:	2300      	movs	r3, #0
 8004888:	60fb      	str	r3, [r7, #12]
 800488a:	e010      	b.n	80048ae <LTC681x_reset_crc_count+0xc2>
        {
            ic[current_ic].crc_count.stat_pec[i] = 0;
 800488c:	68ba      	ldr	r2, [r7, #8]
 800488e:	4613      	mov	r3, r2
 8004890:	019b      	lsls	r3, r3, #6
 8004892:	4413      	add	r3, r2
 8004894:	009b      	lsls	r3, r3, #2
 8004896:	461a      	mov	r2, r3
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	441a      	add	r2, r3
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	336c      	adds	r3, #108	@ 0x6c
 80048a0:	005b      	lsls	r3, r3, #1
 80048a2:	4413      	add	r3, r2
 80048a4:	2200      	movs	r2, #0
 80048a6:	80da      	strh	r2, [r3, #6]
        for (i = 0; i < 2; i++)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	3301      	adds	r3, #1
 80048ac:	60fb      	str	r3, [r7, #12]
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	ddeb      	ble.n	800488c <LTC681x_reset_crc_count+0xa0>
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	3301      	adds	r3, #1
 80048b8:	60bb      	str	r3, [r7, #8]
 80048ba:	79fb      	ldrb	r3, [r7, #7]
 80048bc:	68ba      	ldr	r2, [r7, #8]
 80048be:	429a      	cmp	r2, r3
 80048c0:	db9d      	blt.n	80047fe <LTC681x_reset_crc_count+0x12>
        }
    }
}
 80048c2:	bf00      	nop
 80048c4:	bf00      	nop
 80048c6:	3714      	adds	r7, #20
 80048c8:	46bd      	mov	sp, r7
 80048ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ce:	4770      	bx	lr

080048d0 <LTC681x_init_cfg>:

/* Helper function to initialize CFG variables */
void LTC681x_init_cfg(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that stores the data
        )
{
 80048d0:	b480      	push	{r7}
 80048d2:	b085      	sub	sp, #20
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	4603      	mov	r3, r0
 80048d8:	6039      	str	r1, [r7, #0]
 80048da:	71fb      	strb	r3, [r7, #7]
    uint8_t current_ic, j;
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 80048dc:	2300      	movs	r3, #0
 80048de:	73fb      	strb	r3, [r7, #15]
 80048e0:	e021      	b.n	8004926 <LTC681x_init_cfg+0x56>
    {
        for (j = 0; j < 6; j++)
 80048e2:	2300      	movs	r3, #0
 80048e4:	73bb      	strb	r3, [r7, #14]
 80048e6:	e00d      	b.n	8004904 <LTC681x_init_cfg+0x34>
        {
            ic[current_ic].config.tx_data[j] = 0;
 80048e8:	7bfa      	ldrb	r2, [r7, #15]
 80048ea:	4613      	mov	r3, r2
 80048ec:	019b      	lsls	r3, r3, #6
 80048ee:	4413      	add	r3, r2
 80048f0:	009b      	lsls	r3, r3, #2
 80048f2:	461a      	mov	r2, r3
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	441a      	add	r2, r3
 80048f8:	7bbb      	ldrb	r3, [r7, #14]
 80048fa:	2100      	movs	r1, #0
 80048fc:	54d1      	strb	r1, [r2, r3]
        for (j = 0; j < 6; j++)
 80048fe:	7bbb      	ldrb	r3, [r7, #14]
 8004900:	3301      	adds	r3, #1
 8004902:	73bb      	strb	r3, [r7, #14]
 8004904:	7bbb      	ldrb	r3, [r7, #14]
 8004906:	2b05      	cmp	r3, #5
 8004908:	d9ee      	bls.n	80048e8 <LTC681x_init_cfg+0x18>
        }
        ic[current_ic].isospi_reverse = 0;
 800490a:	7bfa      	ldrb	r2, [r7, #15]
 800490c:	4613      	mov	r3, r2
 800490e:	019b      	lsls	r3, r3, #6
 8004910:	4413      	add	r3, r2
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	461a      	mov	r2, r3
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	4413      	add	r3, r2
 800491a:	2200      	movs	r2, #0
 800491c:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004920:	7bfb      	ldrb	r3, [r7, #15]
 8004922:	3301      	adds	r3, #1
 8004924:	73fb      	strb	r3, [r7, #15]
 8004926:	7bfa      	ldrb	r2, [r7, #15]
 8004928:	79fb      	ldrb	r3, [r7, #7]
 800492a:	429a      	cmp	r2, r3
 800492c:	d3d9      	bcc.n	80048e2 <LTC681x_init_cfg+0x12>
    }
}
 800492e:	bf00      	nop
 8004930:	bf00      	nop
 8004932:	3714      	adds	r7, #20
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr

0800493c <LTC681x_set_cfgr>:
        bool dcc[12], // The DCC bits
        bool dcto[4], // The Dcto bits
        uint16_t uv, // The UV value
        uint16_t ov // The OV value
        )
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b082      	sub	sp, #8
 8004940:	af00      	add	r7, sp, #0
 8004942:	6039      	str	r1, [r7, #0]
 8004944:	4611      	mov	r1, r2
 8004946:	461a      	mov	r2, r3
 8004948:	4603      	mov	r3, r0
 800494a:	71fb      	strb	r3, [r7, #7]
 800494c:	460b      	mov	r3, r1
 800494e:	71bb      	strb	r3, [r7, #6]
 8004950:	4613      	mov	r3, r2
 8004952:	717b      	strb	r3, [r7, #5]
    LTC681x_set_cfgr_refon(nIC, ic, refon);
 8004954:	79ba      	ldrb	r2, [r7, #6]
 8004956:	79fb      	ldrb	r3, [r7, #7]
 8004958:	6839      	ldr	r1, [r7, #0]
 800495a:	4618      	mov	r0, r3
 800495c:	f000 f828 	bl	80049b0 <LTC681x_set_cfgr_refon>
    LTC681x_set_cfgr_adcopt(nIC, ic, adcopt);
 8004960:	797a      	ldrb	r2, [r7, #5]
 8004962:	79fb      	ldrb	r3, [r7, #7]
 8004964:	6839      	ldr	r1, [r7, #0]
 8004966:	4618      	mov	r0, r3
 8004968:	f000 f85e 	bl	8004a28 <LTC681x_set_cfgr_adcopt>
    LTC681x_set_cfgr_gpio(nIC, ic, gpio);
 800496c:	79fb      	ldrb	r3, [r7, #7]
 800496e:	693a      	ldr	r2, [r7, #16]
 8004970:	6839      	ldr	r1, [r7, #0]
 8004972:	4618      	mov	r0, r3
 8004974:	f000 f894 	bl	8004aa0 <LTC681x_set_cfgr_gpio>
    LTC681x_set_cfgr_dis(nIC, ic, dcc);
 8004978:	79fb      	ldrb	r3, [r7, #7]
 800497a:	697a      	ldr	r2, [r7, #20]
 800497c:	6839      	ldr	r1, [r7, #0]
 800497e:	4618      	mov	r0, r3
 8004980:	f000 f8e6 	bl	8004b50 <LTC681x_set_cfgr_dis>
    LTC681x_set_cfgr_dcto(nIC, ic, dcto);
 8004984:	79fb      	ldrb	r3, [r7, #7]
 8004986:	69ba      	ldr	r2, [r7, #24]
 8004988:	6839      	ldr	r1, [r7, #0]
 800498a:	4618      	mov	r0, r3
 800498c:	f000 f97f 	bl	8004c8e <LTC681x_set_cfgr_dcto>
    LTC681x_set_cfgr_uv(nIC, ic, uv);
 8004990:	8bba      	ldrh	r2, [r7, #28]
 8004992:	79fb      	ldrb	r3, [r7, #7]
 8004994:	6839      	ldr	r1, [r7, #0]
 8004996:	4618      	mov	r0, r3
 8004998:	f000 f9d1 	bl	8004d3e <LTC681x_set_cfgr_uv>
    LTC681x_set_cfgr_ov(nIC, ic, ov);
 800499c:	8c3a      	ldrh	r2, [r7, #32]
 800499e:	79fb      	ldrb	r3, [r7, #7]
 80049a0:	6839      	ldr	r1, [r7, #0]
 80049a2:	4618      	mov	r0, r3
 80049a4:	f000 fa1b 	bl	8004dde <LTC681x_set_cfgr_ov>
}
 80049a8:	bf00      	nop
 80049aa:	3708      	adds	r7, #8
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}

080049b0 <LTC681x_set_cfgr_refon>:

/* Helper function to set the REFON bit */
void LTC681x_set_cfgr_refon(uint8_t nIC, cell_asic *ic, bool refon)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b083      	sub	sp, #12
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	4603      	mov	r3, r0
 80049b8:	6039      	str	r1, [r7, #0]
 80049ba:	71fb      	strb	r3, [r7, #7]
 80049bc:	4613      	mov	r3, r2
 80049be:	71bb      	strb	r3, [r7, #6]
    if (refon)
 80049c0:	79bb      	ldrb	r3, [r7, #6]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d015      	beq.n	80049f2 <LTC681x_set_cfgr_refon+0x42>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] | 0x04;
 80049c6:	79fa      	ldrb	r2, [r7, #7]
 80049c8:	4613      	mov	r3, r2
 80049ca:	019b      	lsls	r3, r3, #6
 80049cc:	4413      	add	r3, r2
 80049ce:	009b      	lsls	r3, r3, #2
 80049d0:	461a      	mov	r2, r3
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	4413      	add	r3, r2
 80049d6:	7819      	ldrb	r1, [r3, #0]
 80049d8:	79fa      	ldrb	r2, [r7, #7]
 80049da:	4613      	mov	r3, r2
 80049dc:	019b      	lsls	r3, r3, #6
 80049de:	4413      	add	r3, r2
 80049e0:	009b      	lsls	r3, r3, #2
 80049e2:	461a      	mov	r2, r3
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	4413      	add	r3, r2
 80049e8:	f041 0204 	orr.w	r2, r1, #4
 80049ec:	b2d2      	uxtb	r2, r2
 80049ee:	701a      	strb	r2, [r3, #0]
    else
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFB;
}
 80049f0:	e014      	b.n	8004a1c <LTC681x_set_cfgr_refon+0x6c>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFB;
 80049f2:	79fa      	ldrb	r2, [r7, #7]
 80049f4:	4613      	mov	r3, r2
 80049f6:	019b      	lsls	r3, r3, #6
 80049f8:	4413      	add	r3, r2
 80049fa:	009b      	lsls	r3, r3, #2
 80049fc:	461a      	mov	r2, r3
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	4413      	add	r3, r2
 8004a02:	7819      	ldrb	r1, [r3, #0]
 8004a04:	79fa      	ldrb	r2, [r7, #7]
 8004a06:	4613      	mov	r3, r2
 8004a08:	019b      	lsls	r3, r3, #6
 8004a0a:	4413      	add	r3, r2
 8004a0c:	009b      	lsls	r3, r3, #2
 8004a0e:	461a      	mov	r2, r3
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	4413      	add	r3, r2
 8004a14:	f021 0204 	bic.w	r2, r1, #4
 8004a18:	b2d2      	uxtb	r2, r2
 8004a1a:	701a      	strb	r2, [r3, #0]
}
 8004a1c:	bf00      	nop
 8004a1e:	370c      	adds	r7, #12
 8004a20:	46bd      	mov	sp, r7
 8004a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a26:	4770      	bx	lr

08004a28 <LTC681x_set_cfgr_adcopt>:

/* Helper function to set the ADCOPT bit */
void LTC681x_set_cfgr_adcopt(uint8_t nIC, cell_asic *ic, bool adcopt)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b083      	sub	sp, #12
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	4603      	mov	r3, r0
 8004a30:	6039      	str	r1, [r7, #0]
 8004a32:	71fb      	strb	r3, [r7, #7]
 8004a34:	4613      	mov	r3, r2
 8004a36:	71bb      	strb	r3, [r7, #6]
    if (adcopt)
 8004a38:	79bb      	ldrb	r3, [r7, #6]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d015      	beq.n	8004a6a <LTC681x_set_cfgr_adcopt+0x42>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] | 0x01;
 8004a3e:	79fa      	ldrb	r2, [r7, #7]
 8004a40:	4613      	mov	r3, r2
 8004a42:	019b      	lsls	r3, r3, #6
 8004a44:	4413      	add	r3, r2
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	461a      	mov	r2, r3
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	4413      	add	r3, r2
 8004a4e:	7819      	ldrb	r1, [r3, #0]
 8004a50:	79fa      	ldrb	r2, [r7, #7]
 8004a52:	4613      	mov	r3, r2
 8004a54:	019b      	lsls	r3, r3, #6
 8004a56:	4413      	add	r3, r2
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	4413      	add	r3, r2
 8004a60:	f041 0201 	orr.w	r2, r1, #1
 8004a64:	b2d2      	uxtb	r2, r2
 8004a66:	701a      	strb	r2, [r3, #0]
    else
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFE;
}
 8004a68:	e014      	b.n	8004a94 <LTC681x_set_cfgr_adcopt+0x6c>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFE;
 8004a6a:	79fa      	ldrb	r2, [r7, #7]
 8004a6c:	4613      	mov	r3, r2
 8004a6e:	019b      	lsls	r3, r3, #6
 8004a70:	4413      	add	r3, r2
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	461a      	mov	r2, r3
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	4413      	add	r3, r2
 8004a7a:	7819      	ldrb	r1, [r3, #0]
 8004a7c:	79fa      	ldrb	r2, [r7, #7]
 8004a7e:	4613      	mov	r3, r2
 8004a80:	019b      	lsls	r3, r3, #6
 8004a82:	4413      	add	r3, r2
 8004a84:	009b      	lsls	r3, r3, #2
 8004a86:	461a      	mov	r2, r3
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	4413      	add	r3, r2
 8004a8c:	f021 0201 	bic.w	r2, r1, #1
 8004a90:	b2d2      	uxtb	r2, r2
 8004a92:	701a      	strb	r2, [r3, #0]
}
 8004a94:	bf00      	nop
 8004a96:	370c      	adds	r7, #12
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9e:	4770      	bx	lr

08004aa0 <LTC681x_set_cfgr_gpio>:

/* Helper function to set GPIO bits */
void LTC681x_set_cfgr_gpio(uint8_t nIC, cell_asic *ic, bool gpio[5])
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b087      	sub	sp, #28
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	60b9      	str	r1, [r7, #8]
 8004aaa:	607a      	str	r2, [r7, #4]
 8004aac:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 5; i++)
 8004aae:	2300      	movs	r3, #0
 8004ab0:	617b      	str	r3, [r7, #20]
 8004ab2:	e043      	b.n	8004b3c <LTC681x_set_cfgr_gpio+0x9c>
    {
        if (gpio[i])
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	687a      	ldr	r2, [r7, #4]
 8004ab8:	4413      	add	r3, r2
 8004aba:	781b      	ldrb	r3, [r3, #0]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d01c      	beq.n	8004afa <LTC681x_set_cfgr_gpio+0x5a>
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 8004ac0:	7bfa      	ldrb	r2, [r7, #15]
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	019b      	lsls	r3, r3, #6
 8004ac6:	4413      	add	r3, r2
 8004ac8:	009b      	lsls	r3, r3, #2
 8004aca:	461a      	mov	r2, r3
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	4413      	add	r3, r2
 8004ad0:	781b      	ldrb	r3, [r3, #0]
 8004ad2:	b25a      	sxtb	r2, r3
                    | (0x01 << (i + 3));
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	3303      	adds	r3, #3
 8004ad8:	2101      	movs	r1, #1
 8004ada:	fa01 f303 	lsl.w	r3, r1, r3
 8004ade:	b25b      	sxtb	r3, r3
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 8004ae4:	7bfa      	ldrb	r2, [r7, #15]
 8004ae6:	4613      	mov	r3, r2
 8004ae8:	019b      	lsls	r3, r3, #6
 8004aea:	4413      	add	r3, r2
 8004aec:	009b      	lsls	r3, r3, #2
 8004aee:	461a      	mov	r2, r3
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	4413      	add	r3, r2
                    | (0x01 << (i + 3));
 8004af4:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 8004af6:	701a      	strb	r2, [r3, #0]
 8004af8:	e01d      	b.n	8004b36 <LTC681x_set_cfgr_gpio+0x96>
        else
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 8004afa:	7bfa      	ldrb	r2, [r7, #15]
 8004afc:	4613      	mov	r3, r2
 8004afe:	019b      	lsls	r3, r3, #6
 8004b00:	4413      	add	r3, r2
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	461a      	mov	r2, r3
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	4413      	add	r3, r2
 8004b0a:	781b      	ldrb	r3, [r3, #0]
 8004b0c:	b25a      	sxtb	r2, r3
                    & (~(0x01 << (i + 3)));
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	3303      	adds	r3, #3
 8004b12:	2101      	movs	r1, #1
 8004b14:	fa01 f303 	lsl.w	r3, r1, r3
 8004b18:	b25b      	sxtb	r3, r3
 8004b1a:	43db      	mvns	r3, r3
 8004b1c:	b25b      	sxtb	r3, r3
 8004b1e:	4013      	ands	r3, r2
 8004b20:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 8004b22:	7bfa      	ldrb	r2, [r7, #15]
 8004b24:	4613      	mov	r3, r2
 8004b26:	019b      	lsls	r3, r3, #6
 8004b28:	4413      	add	r3, r2
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	4413      	add	r3, r2
                    & (~(0x01 << (i + 3)));
 8004b32:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 8004b34:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 5; i++)
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	3301      	adds	r3, #1
 8004b3a:	617b      	str	r3, [r7, #20]
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	2b04      	cmp	r3, #4
 8004b40:	ddb8      	ble.n	8004ab4 <LTC681x_set_cfgr_gpio+0x14>
    }
}
 8004b42:	bf00      	nop
 8004b44:	bf00      	nop
 8004b46:	371c      	adds	r7, #28
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <LTC681x_set_cfgr_dis>:

/* Helper function to control discharge */
void LTC681x_set_cfgr_dis(uint8_t nIC, cell_asic *ic, bool dcc[12])
{
 8004b50:	b480      	push	{r7}
 8004b52:	b087      	sub	sp, #28
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	4603      	mov	r3, r0
 8004b58:	60b9      	str	r1, [r7, #8]
 8004b5a:	607a      	str	r2, [r7, #4]
 8004b5c:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 8; i++)
 8004b5e:	2300      	movs	r3, #0
 8004b60:	617b      	str	r3, [r7, #20]
 8004b62:	e041      	b.n	8004be8 <LTC681x_set_cfgr_dis+0x98>
    {
        if (dcc[i])
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	687a      	ldr	r2, [r7, #4]
 8004b68:	4413      	add	r3, r2
 8004b6a:	781b      	ldrb	r3, [r3, #0]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d01b      	beq.n	8004ba8 <LTC681x_set_cfgr_dis+0x58>
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4] | (0x01 << i);
 8004b70:	7bfa      	ldrb	r2, [r7, #15]
 8004b72:	4613      	mov	r3, r2
 8004b74:	019b      	lsls	r3, r3, #6
 8004b76:	4413      	add	r3, r2
 8004b78:	009b      	lsls	r3, r3, #2
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	4413      	add	r3, r2
 8004b80:	791b      	ldrb	r3, [r3, #4]
 8004b82:	b25a      	sxtb	r2, r3
 8004b84:	2101      	movs	r1, #1
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	fa01 f303 	lsl.w	r3, r1, r3
 8004b8c:	b25b      	sxtb	r3, r3
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	b259      	sxtb	r1, r3
 8004b92:	7bfa      	ldrb	r2, [r7, #15]
 8004b94:	4613      	mov	r3, r2
 8004b96:	019b      	lsls	r3, r3, #6
 8004b98:	4413      	add	r3, r2
 8004b9a:	009b      	lsls	r3, r3, #2
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	4413      	add	r3, r2
 8004ba2:	b2ca      	uxtb	r2, r1
 8004ba4:	711a      	strb	r2, [r3, #4]
 8004ba6:	e01c      	b.n	8004be2 <LTC681x_set_cfgr_dis+0x92>
        else
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 8004ba8:	7bfa      	ldrb	r2, [r7, #15]
 8004baa:	4613      	mov	r3, r2
 8004bac:	019b      	lsls	r3, r3, #6
 8004bae:	4413      	add	r3, r2
 8004bb0:	009b      	lsls	r3, r3, #2
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	4413      	add	r3, r2
 8004bb8:	791b      	ldrb	r3, [r3, #4]
 8004bba:	b25a      	sxtb	r2, r3
                    & (~(0x01 << i));
 8004bbc:	2101      	movs	r1, #1
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8004bc4:	b25b      	sxtb	r3, r3
 8004bc6:	43db      	mvns	r3, r3
 8004bc8:	b25b      	sxtb	r3, r3
 8004bca:	4013      	ands	r3, r2
 8004bcc:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 8004bce:	7bfa      	ldrb	r2, [r7, #15]
 8004bd0:	4613      	mov	r3, r2
 8004bd2:	019b      	lsls	r3, r3, #6
 8004bd4:	4413      	add	r3, r2
 8004bd6:	009b      	lsls	r3, r3, #2
 8004bd8:	461a      	mov	r2, r3
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	4413      	add	r3, r2
                    & (~(0x01 << i));
 8004bde:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 8004be0:	711a      	strb	r2, [r3, #4]
    for (i = 0; i < 8; i++)
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	3301      	adds	r3, #1
 8004be6:	617b      	str	r3, [r7, #20]
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	2b07      	cmp	r3, #7
 8004bec:	ddba      	ble.n	8004b64 <LTC681x_set_cfgr_dis+0x14>
    }
    for (i = 0; i < 4; i++)
 8004bee:	2300      	movs	r3, #0
 8004bf0:	617b      	str	r3, [r7, #20]
 8004bf2:	e042      	b.n	8004c7a <LTC681x_set_cfgr_dis+0x12a>
    {
        if (dcc[i + 8])
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	3308      	adds	r3, #8
 8004bf8:	687a      	ldr	r2, [r7, #4]
 8004bfa:	4413      	add	r3, r2
 8004bfc:	781b      	ldrb	r3, [r3, #0]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d01b      	beq.n	8004c3a <LTC681x_set_cfgr_dis+0xea>
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5] | (0x01 << i);
 8004c02:	7bfa      	ldrb	r2, [r7, #15]
 8004c04:	4613      	mov	r3, r2
 8004c06:	019b      	lsls	r3, r3, #6
 8004c08:	4413      	add	r3, r2
 8004c0a:	009b      	lsls	r3, r3, #2
 8004c0c:	461a      	mov	r2, r3
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	4413      	add	r3, r2
 8004c12:	795b      	ldrb	r3, [r3, #5]
 8004c14:	b25a      	sxtb	r2, r3
 8004c16:	2101      	movs	r1, #1
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	fa01 f303 	lsl.w	r3, r1, r3
 8004c1e:	b25b      	sxtb	r3, r3
 8004c20:	4313      	orrs	r3, r2
 8004c22:	b259      	sxtb	r1, r3
 8004c24:	7bfa      	ldrb	r2, [r7, #15]
 8004c26:	4613      	mov	r3, r2
 8004c28:	019b      	lsls	r3, r3, #6
 8004c2a:	4413      	add	r3, r2
 8004c2c:	009b      	lsls	r3, r3, #2
 8004c2e:	461a      	mov	r2, r3
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	4413      	add	r3, r2
 8004c34:	b2ca      	uxtb	r2, r1
 8004c36:	715a      	strb	r2, [r3, #5]
 8004c38:	e01c      	b.n	8004c74 <LTC681x_set_cfgr_dis+0x124>
        else
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004c3a:	7bfa      	ldrb	r2, [r7, #15]
 8004c3c:	4613      	mov	r3, r2
 8004c3e:	019b      	lsls	r3, r3, #6
 8004c40:	4413      	add	r3, r2
 8004c42:	009b      	lsls	r3, r3, #2
 8004c44:	461a      	mov	r2, r3
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	4413      	add	r3, r2
 8004c4a:	795b      	ldrb	r3, [r3, #5]
 8004c4c:	b25a      	sxtb	r2, r3
                    & (~(0x01 << i));
 8004c4e:	2101      	movs	r1, #1
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	fa01 f303 	lsl.w	r3, r1, r3
 8004c56:	b25b      	sxtb	r3, r3
 8004c58:	43db      	mvns	r3, r3
 8004c5a:	b25b      	sxtb	r3, r3
 8004c5c:	4013      	ands	r3, r2
 8004c5e:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004c60:	7bfa      	ldrb	r2, [r7, #15]
 8004c62:	4613      	mov	r3, r2
 8004c64:	019b      	lsls	r3, r3, #6
 8004c66:	4413      	add	r3, r2
 8004c68:	009b      	lsls	r3, r3, #2
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	4413      	add	r3, r2
                    & (~(0x01 << i));
 8004c70:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004c72:	715a      	strb	r2, [r3, #5]
    for (i = 0; i < 4; i++)
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	3301      	adds	r3, #1
 8004c78:	617b      	str	r3, [r7, #20]
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	2b03      	cmp	r3, #3
 8004c7e:	ddb9      	ble.n	8004bf4 <LTC681x_set_cfgr_dis+0xa4>
    }
}
 8004c80:	bf00      	nop
 8004c82:	bf00      	nop
 8004c84:	371c      	adds	r7, #28
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr

08004c8e <LTC681x_set_cfgr_dcto>:

/* Helper function to control discharge time value */
void LTC681x_set_cfgr_dcto(uint8_t nIC, cell_asic *ic, bool dcto[4])
{
 8004c8e:	b480      	push	{r7}
 8004c90:	b087      	sub	sp, #28
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	4603      	mov	r3, r0
 8004c96:	60b9      	str	r1, [r7, #8]
 8004c98:	607a      	str	r2, [r7, #4]
 8004c9a:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 4; i++)
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	617b      	str	r3, [r7, #20]
 8004ca0:	e043      	b.n	8004d2a <LTC681x_set_cfgr_dcto+0x9c>
    {
        if (dcto[i])
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	4413      	add	r3, r2
 8004ca8:	781b      	ldrb	r3, [r3, #0]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d01c      	beq.n	8004ce8 <LTC681x_set_cfgr_dcto+0x5a>
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004cae:	7bfa      	ldrb	r2, [r7, #15]
 8004cb0:	4613      	mov	r3, r2
 8004cb2:	019b      	lsls	r3, r3, #6
 8004cb4:	4413      	add	r3, r2
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	461a      	mov	r2, r3
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	4413      	add	r3, r2
 8004cbe:	795b      	ldrb	r3, [r3, #5]
 8004cc0:	b25a      	sxtb	r2, r3
                    | (0x01 << (i + 4));
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	3304      	adds	r3, #4
 8004cc6:	2101      	movs	r1, #1
 8004cc8:	fa01 f303 	lsl.w	r3, r1, r3
 8004ccc:	b25b      	sxtb	r3, r3
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004cd2:	7bfa      	ldrb	r2, [r7, #15]
 8004cd4:	4613      	mov	r3, r2
 8004cd6:	019b      	lsls	r3, r3, #6
 8004cd8:	4413      	add	r3, r2
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	461a      	mov	r2, r3
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	4413      	add	r3, r2
                    | (0x01 << (i + 4));
 8004ce2:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004ce4:	715a      	strb	r2, [r3, #5]
 8004ce6:	e01d      	b.n	8004d24 <LTC681x_set_cfgr_dcto+0x96>
        else
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004ce8:	7bfa      	ldrb	r2, [r7, #15]
 8004cea:	4613      	mov	r3, r2
 8004cec:	019b      	lsls	r3, r3, #6
 8004cee:	4413      	add	r3, r2
 8004cf0:	009b      	lsls	r3, r3, #2
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	4413      	add	r3, r2
 8004cf8:	795b      	ldrb	r3, [r3, #5]
 8004cfa:	b25a      	sxtb	r2, r3
                    & (~(0x01 << (i + 4)));
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	3304      	adds	r3, #4
 8004d00:	2101      	movs	r1, #1
 8004d02:	fa01 f303 	lsl.w	r3, r1, r3
 8004d06:	b25b      	sxtb	r3, r3
 8004d08:	43db      	mvns	r3, r3
 8004d0a:	b25b      	sxtb	r3, r3
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004d10:	7bfa      	ldrb	r2, [r7, #15]
 8004d12:	4613      	mov	r3, r2
 8004d14:	019b      	lsls	r3, r3, #6
 8004d16:	4413      	add	r3, r2
 8004d18:	009b      	lsls	r3, r3, #2
 8004d1a:	461a      	mov	r2, r3
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	4413      	add	r3, r2
                    & (~(0x01 << (i + 4)));
 8004d20:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004d22:	715a      	strb	r2, [r3, #5]
    for (i = 0; i < 4; i++)
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	3301      	adds	r3, #1
 8004d28:	617b      	str	r3, [r7, #20]
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	2b03      	cmp	r3, #3
 8004d2e:	ddb8      	ble.n	8004ca2 <LTC681x_set_cfgr_dcto+0x14>
    }
}
 8004d30:	bf00      	nop
 8004d32:	bf00      	nop
 8004d34:	371c      	adds	r7, #28
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr

08004d3e <LTC681x_set_cfgr_uv>:

/* Helper Function to set UV value in CFG register */
void LTC681x_set_cfgr_uv(uint8_t nIC, cell_asic *ic, uint16_t uv)
{
 8004d3e:	b480      	push	{r7}
 8004d40:	b085      	sub	sp, #20
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	4603      	mov	r3, r0
 8004d46:	6039      	str	r1, [r7, #0]
 8004d48:	71fb      	strb	r3, [r7, #7]
 8004d4a:	4613      	mov	r3, r2
 8004d4c:	80bb      	strh	r3, [r7, #4]
    uint16_t tmp = (uv / 16) - 1;
 8004d4e:	88bb      	ldrh	r3, [r7, #4]
 8004d50:	091b      	lsrs	r3, r3, #4
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	3b01      	subs	r3, #1
 8004d56:	81fb      	strh	r3, [r7, #14]
    ic[nIC].config.tx_data[1] = 0x00FF & tmp;
 8004d58:	79fa      	ldrb	r2, [r7, #7]
 8004d5a:	4613      	mov	r3, r2
 8004d5c:	019b      	lsls	r3, r3, #6
 8004d5e:	4413      	add	r3, r2
 8004d60:	009b      	lsls	r3, r3, #2
 8004d62:	461a      	mov	r2, r3
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	4413      	add	r3, r2
 8004d68:	89fa      	ldrh	r2, [r7, #14]
 8004d6a:	b2d2      	uxtb	r2, r2
 8004d6c:	705a      	strb	r2, [r3, #1]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2] & 0xF0;
 8004d6e:	79fa      	ldrb	r2, [r7, #7]
 8004d70:	4613      	mov	r3, r2
 8004d72:	019b      	lsls	r3, r3, #6
 8004d74:	4413      	add	r3, r2
 8004d76:	009b      	lsls	r3, r3, #2
 8004d78:	461a      	mov	r2, r3
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	4413      	add	r3, r2
 8004d7e:	7899      	ldrb	r1, [r3, #2]
 8004d80:	79fa      	ldrb	r2, [r7, #7]
 8004d82:	4613      	mov	r3, r2
 8004d84:	019b      	lsls	r3, r3, #6
 8004d86:	4413      	add	r3, r2
 8004d88:	009b      	lsls	r3, r3, #2
 8004d8a:	461a      	mov	r2, r3
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	4413      	add	r3, r2
 8004d90:	f021 020f 	bic.w	r2, r1, #15
 8004d94:	b2d2      	uxtb	r2, r2
 8004d96:	709a      	strb	r2, [r3, #2]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8004d98:	79fa      	ldrb	r2, [r7, #7]
 8004d9a:	4613      	mov	r3, r2
 8004d9c:	019b      	lsls	r3, r3, #6
 8004d9e:	4413      	add	r3, r2
 8004da0:	009b      	lsls	r3, r3, #2
 8004da2:	461a      	mov	r2, r3
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	4413      	add	r3, r2
 8004da8:	789b      	ldrb	r3, [r3, #2]
 8004daa:	b25a      	sxtb	r2, r3
            | ((0x0F00 & tmp) >> 8);
 8004dac:	89fb      	ldrh	r3, [r7, #14]
 8004dae:	0a1b      	lsrs	r3, r3, #8
 8004db0:	b29b      	uxth	r3, r3
 8004db2:	b25b      	sxtb	r3, r3
 8004db4:	f003 030f 	and.w	r3, r3, #15
 8004db8:	b25b      	sxtb	r3, r3
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	b259      	sxtb	r1, r3
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8004dbe:	79fa      	ldrb	r2, [r7, #7]
 8004dc0:	4613      	mov	r3, r2
 8004dc2:	019b      	lsls	r3, r3, #6
 8004dc4:	4413      	add	r3, r2
 8004dc6:	009b      	lsls	r3, r3, #2
 8004dc8:	461a      	mov	r2, r3
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	4413      	add	r3, r2
            | ((0x0F00 & tmp) >> 8);
 8004dce:	b2ca      	uxtb	r2, r1
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8004dd0:	709a      	strb	r2, [r3, #2]
}
 8004dd2:	bf00      	nop
 8004dd4:	3714      	adds	r7, #20
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr

08004dde <LTC681x_set_cfgr_ov>:

/* Helper function to set OV value in CFG register */
void LTC681x_set_cfgr_ov(uint8_t nIC, cell_asic *ic, uint16_t ov)
{
 8004dde:	b480      	push	{r7}
 8004de0:	b085      	sub	sp, #20
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	4603      	mov	r3, r0
 8004de6:	6039      	str	r1, [r7, #0]
 8004de8:	71fb      	strb	r3, [r7, #7]
 8004dea:	4613      	mov	r3, r2
 8004dec:	80bb      	strh	r3, [r7, #4]
    uint16_t tmp = (ov / 16);
 8004dee:	88bb      	ldrh	r3, [r7, #4]
 8004df0:	091b      	lsrs	r3, r3, #4
 8004df2:	81fb      	strh	r3, [r7, #14]
    ic[nIC].config.tx_data[3] = 0x00FF & (tmp >> 4);
 8004df4:	89fb      	ldrh	r3, [r7, #14]
 8004df6:	091b      	lsrs	r3, r3, #4
 8004df8:	b299      	uxth	r1, r3
 8004dfa:	79fa      	ldrb	r2, [r7, #7]
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	019b      	lsls	r3, r3, #6
 8004e00:	4413      	add	r3, r2
 8004e02:	009b      	lsls	r3, r3, #2
 8004e04:	461a      	mov	r2, r3
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	4413      	add	r3, r2
 8004e0a:	b2ca      	uxtb	r2, r1
 8004e0c:	70da      	strb	r2, [r3, #3]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2] & 0x0F;
 8004e0e:	79fa      	ldrb	r2, [r7, #7]
 8004e10:	4613      	mov	r3, r2
 8004e12:	019b      	lsls	r3, r3, #6
 8004e14:	4413      	add	r3, r2
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	461a      	mov	r2, r3
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	4413      	add	r3, r2
 8004e1e:	7899      	ldrb	r1, [r3, #2]
 8004e20:	79fa      	ldrb	r2, [r7, #7]
 8004e22:	4613      	mov	r3, r2
 8004e24:	019b      	lsls	r3, r3, #6
 8004e26:	4413      	add	r3, r2
 8004e28:	009b      	lsls	r3, r3, #2
 8004e2a:	461a      	mov	r2, r3
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	4413      	add	r3, r2
 8004e30:	f001 020f 	and.w	r2, r1, #15
 8004e34:	b2d2      	uxtb	r2, r2
 8004e36:	709a      	strb	r2, [r3, #2]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8004e38:	79fa      	ldrb	r2, [r7, #7]
 8004e3a:	4613      	mov	r3, r2
 8004e3c:	019b      	lsls	r3, r3, #6
 8004e3e:	4413      	add	r3, r2
 8004e40:	009b      	lsls	r3, r3, #2
 8004e42:	461a      	mov	r2, r3
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	4413      	add	r3, r2
 8004e48:	789b      	ldrb	r3, [r3, #2]
 8004e4a:	b25a      	sxtb	r2, r3
            | ((0x000F & tmp) << 4);
 8004e4c:	89fb      	ldrh	r3, [r7, #14]
 8004e4e:	011b      	lsls	r3, r3, #4
 8004e50:	b25b      	sxtb	r3, r3
 8004e52:	4313      	orrs	r3, r2
 8004e54:	b259      	sxtb	r1, r3
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8004e56:	79fa      	ldrb	r2, [r7, #7]
 8004e58:	4613      	mov	r3, r2
 8004e5a:	019b      	lsls	r3, r3, #6
 8004e5c:	4413      	add	r3, r2
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	461a      	mov	r2, r3
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	4413      	add	r3, r2
            | ((0x000F & tmp) << 4);
 8004e66:	b2ca      	uxtb	r2, r1
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8004e68:	709a      	strb	r2, [r3, #2]
}
 8004e6a:	bf00      	nop
 8004e6c:	3714      	adds	r7, #20
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e74:	4770      	bx	lr
	...

08004e78 <cs_low>:
		4, 4, 4, 3, 3, 3, 2, 2, 2, 1, 1, 1, 0, 0, 0, -1, -1, -1, -2, -2, -2, -3,
		-3, -3, -4, -4, -4, -5, -5, -5, -5, -6, -6, -6, -7, -7, -7, -8, -8, -8,
		-9, -9, -9, -10, -10, -10, -10, -11, -11, -11, -12, -12, -12, -13, -13,
		-13, -13, -14, -14, -14, -15, -15, -15, -16, -16, -16, -16, -25 };

void cs_low() {
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004e82:	4805      	ldr	r0, [pc, #20]	@ (8004e98 <cs_low+0x20>)
 8004e84:	f003 fa90 	bl	80083a8 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);// Enable Pack, /CS asserted
 8004e88:	2201      	movs	r2, #1
 8004e8a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004e8e:	4803      	ldr	r0, [pc, #12]	@ (8004e9c <cs_low+0x24>)
 8004e90:	f003 fa8a 	bl	80083a8 <HAL_GPIO_WritePin>


}
 8004e94:	bf00      	nop
 8004e96:	bd80      	pop	{r7, pc}
 8004e98:	40020400 	.word	0x40020400
 8004e9c:	40020c00 	.word	0x40020c00

08004ea0 <cs_high>:

void cs_high() {
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004eaa:	4805      	ldr	r0, [pc, #20]	@ (8004ec0 <cs_high+0x20>)
 8004eac:	f003 fa7c 	bl	80083a8 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);// Disable Pack, /CS deasserted
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004eb6:	4803      	ldr	r0, [pc, #12]	@ (8004ec4 <cs_high+0x24>)
 8004eb8:	f003 fa76 	bl	80083a8 <HAL_GPIO_WritePin>


}
 8004ebc:	bf00      	nop
 8004ebe:	bd80      	pop	{r7, pc}
 8004ec0:	40020400 	.word	0x40020400
 8004ec4:	40020c00 	.word	0x40020c00

08004ec8 <spi_write_array>:
 * @param parameters   :  Data length, data to transmit
 */

void spi_write_array(uint8_t len, // Option: Number of bytes to be written on the SPI port
		uint8_t data[] //Array of bytes to be written on the SPI port
		) {
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b084      	sub	sp, #16
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	4603      	mov	r3, r0
 8004ed0:	6039      	str	r1, [r7, #0]
 8004ed2:	71fb      	strb	r3, [r7, #7]
	uint8_t len_t;
	for (len_t = 0; len_t < len; len_t++) {
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	73fb      	strb	r3, [r7, #15]
 8004ed8:	e00f      	b.n	8004efa <spi_write_array+0x32>
		if (HAL_SPI_Transmit(&hspi4, &data[len_t], 1, 20) != HAL_OK) {
 8004eda:	7bfb      	ldrb	r3, [r7, #15]
 8004edc:	683a      	ldr	r2, [r7, #0]
 8004ede:	18d1      	adds	r1, r2, r3
 8004ee0:	2314      	movs	r3, #20
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	4809      	ldr	r0, [pc, #36]	@ (8004f0c <spi_write_array+0x44>)
 8004ee6:	f005 f87c 	bl	8009fe2 <HAL_SPI_Transmit>
 8004eea:	4603      	mov	r3, r0
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d001      	beq.n	8004ef4 <spi_write_array+0x2c>
			/* Transfer error in transmission process */
			Error_Handler();
 8004ef0:	f001 fe94 	bl	8006c1c <Error_Handler>
	for (len_t = 0; len_t < len; len_t++) {
 8004ef4:	7bfb      	ldrb	r3, [r7, #15]
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	73fb      	strb	r3, [r7, #15]
 8004efa:	7bfa      	ldrb	r2, [r7, #15]
 8004efc:	79fb      	ldrb	r3, [r7, #7]
 8004efe:	429a      	cmp	r2, r3
 8004f00:	d3eb      	bcc.n	8004eda <spi_write_array+0x12>
		}
	}

}
 8004f02:	bf00      	nop
 8004f04:	bf00      	nop
 8004f06:	3710      	adds	r7, #16
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}
 8004f0c:	20001a54 	.word	0x20001a54

08004f10 <sendData>:
extern UART_HandleTypeDef huart3;
extern UART_HandleTypeDef huart6;


void sendData (uint8_t *data, int size)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b084      	sub	sp, #16
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	6039      	str	r1, [r7, #0]
	// we will calculate the CRC in this function itself
	uint16_t crc = crc16(data, size);
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	b29b      	uxth	r3, r3
 8004f1e:	4619      	mov	r1, r3
 8004f20:	6878      	ldr	r0, [r7, #4]
 8004f22:	f000 fc75 	bl	8005810 <crc16>
 8004f26:	4603      	mov	r3, r0
 8004f28:	81fb      	strh	r3, [r7, #14]
	data[size] = crc&0xFF;   // CRC LOW
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	4413      	add	r3, r2
 8004f30:	89fa      	ldrh	r2, [r7, #14]
 8004f32:	b2d2      	uxtb	r2, r2
 8004f34:	701a      	strb	r2, [r3, #0]
	data[size+1] = (crc>>8)&0xFF;  // CRC HIGH
 8004f36:	89fb      	ldrh	r3, [r7, #14]
 8004f38:	0a1b      	lsrs	r3, r3, #8
 8004f3a:	b299      	uxth	r1, r3
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	3301      	adds	r3, #1
 8004f40:	687a      	ldr	r2, [r7, #4]
 8004f42:	4413      	add	r3, r2
 8004f44:	b2ca      	uxtb	r2, r1
 8004f46:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart2, data, size+2, 1000);
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	b29b      	uxth	r3, r3
 8004f4c:	3302      	adds	r3, #2
 8004f4e:	b29a      	uxth	r2, r3
 8004f50:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004f54:	6879      	ldr	r1, [r7, #4]
 8004f56:	4803      	ldr	r0, [pc, #12]	@ (8004f64 <sendData+0x54>)
 8004f58:	f005 ffd4 	bl	800af04 <HAL_UART_Transmit>
}
 8004f5c:	bf00      	nop
 8004f5e:	3710      	adds	r7, #16
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd80      	pop	{r7, pc}
 8004f64:	20001b3c 	.word	0x20001b3c

08004f68 <modbusException>:

void modbusException (uint8_t exceptioncode)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	4603      	mov	r3, r0
 8004f70:	71fb      	strb	r3, [r7, #7]
	//| SLAVE_ID | FUNCTION_CODE | Exception code | CRC     |
	//| 1 BYTE   |  1 BYTE       |    1 BYTE      | 2 BYTES |

	TxData_modbus_01[0] = RxData_modbus_01[0];       // slave ID
 8004f72:	4b0b      	ldr	r3, [pc, #44]	@ (8004fa0 <modbusException+0x38>)
 8004f74:	781a      	ldrb	r2, [r3, #0]
 8004f76:	4b0b      	ldr	r3, [pc, #44]	@ (8004fa4 <modbusException+0x3c>)
 8004f78:	701a      	strb	r2, [r3, #0]
	TxData_modbus_01[1] = RxData_modbus_01[1]|0x80;  // adding 1 to the MSB of the function code
 8004f7a:	4b09      	ldr	r3, [pc, #36]	@ (8004fa0 <modbusException+0x38>)
 8004f7c:	785b      	ldrb	r3, [r3, #1]
 8004f7e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004f82:	b2da      	uxtb	r2, r3
 8004f84:	4b07      	ldr	r3, [pc, #28]	@ (8004fa4 <modbusException+0x3c>)
 8004f86:	705a      	strb	r2, [r3, #1]
	TxData_modbus_01[2] = exceptioncode;   // Load the Exception code
 8004f88:	4a06      	ldr	r2, [pc, #24]	@ (8004fa4 <modbusException+0x3c>)
 8004f8a:	79fb      	ldrb	r3, [r7, #7]
 8004f8c:	7093      	strb	r3, [r2, #2]
	sendData(TxData_modbus_01, 3);         // send Data... CRC will be calculated in the function
 8004f8e:	2103      	movs	r1, #3
 8004f90:	4804      	ldr	r0, [pc, #16]	@ (8004fa4 <modbusException+0x3c>)
 8004f92:	f7ff ffbd 	bl	8004f10 <sendData>
}
 8004f96:	bf00      	nop
 8004f98:	3708      	adds	r7, #8
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	bf00      	nop
 8004fa0:	20001298 	.word	0x20001298
 8004fa4:	20001398 	.word	0x20001398

08004fa8 <readHoldingRegs>:


uint8_t readHoldingRegs (void)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b084      	sub	sp, #16
 8004fac:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData_modbus_01[2]<<8)|RxData_modbus_01[3]);  // start Register Address
 8004fae:	4b34      	ldr	r3, [pc, #208]	@ (8005080 <readHoldingRegs+0xd8>)
 8004fb0:	789b      	ldrb	r3, [r3, #2]
 8004fb2:	021b      	lsls	r3, r3, #8
 8004fb4:	b21a      	sxth	r2, r3
 8004fb6:	4b32      	ldr	r3, [pc, #200]	@ (8005080 <readHoldingRegs+0xd8>)
 8004fb8:	78db      	ldrb	r3, [r3, #3]
 8004fba:	b21b      	sxth	r3, r3
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	b21b      	sxth	r3, r3
 8004fc0:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData_modbus_01[4]<<8)|RxData_modbus_01[5]);   // number to registers master has requested
 8004fc2:	4b2f      	ldr	r3, [pc, #188]	@ (8005080 <readHoldingRegs+0xd8>)
 8004fc4:	791b      	ldrb	r3, [r3, #4]
 8004fc6:	021b      	lsls	r3, r3, #8
 8004fc8:	b21a      	sxth	r2, r3
 8004fca:	4b2d      	ldr	r3, [pc, #180]	@ (8005080 <readHoldingRegs+0xd8>)
 8004fcc:	795b      	ldrb	r3, [r3, #5]
 8004fce:	b21b      	sxth	r3, r3
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	b21b      	sxth	r3, r3
 8004fd4:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>125))  // maximum no. of Registers as per the PDF
 8004fd6:	887b      	ldrh	r3, [r7, #2]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d002      	beq.n	8004fe2 <readHoldingRegs+0x3a>
 8004fdc:	887b      	ldrh	r3, [r7, #2]
 8004fde:	2b7d      	cmp	r3, #125	@ 0x7d
 8004fe0:	d904      	bls.n	8004fec <readHoldingRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 8004fe2:	2003      	movs	r0, #3
 8004fe4:	f7ff ffc0 	bl	8004f68 <modbusException>
		return 0;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	e044      	b.n	8005076 <readHoldingRegs+0xce>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 8004fec:	89fa      	ldrh	r2, [r7, #14]
 8004fee:	887b      	ldrh	r3, [r7, #2]
 8004ff0:	4413      	add	r3, r2
 8004ff2:	b29b      	uxth	r3, r3
 8004ff4:	3b01      	subs	r3, #1
 8004ff6:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 8004ff8:	883b      	ldrh	r3, [r7, #0]
 8004ffa:	2b31      	cmp	r3, #49	@ 0x31
 8004ffc:	d904      	bls.n	8005008 <readHoldingRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8004ffe:	2002      	movs	r0, #2
 8005000:	f7ff ffb2 	bl	8004f68 <modbusException>
		return 0;
 8005004:	2300      	movs	r3, #0
 8005006:	e036      	b.n	8005076 <readHoldingRegs+0xce>
	// Prepare TxData_modbus_01 buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData_modbus_01[0] = SLAVE_ID;  // slave ID
 8005008:	4b1e      	ldr	r3, [pc, #120]	@ (8005084 <readHoldingRegs+0xdc>)
 800500a:	2207      	movs	r2, #7
 800500c:	701a      	strb	r2, [r3, #0]
	TxData_modbus_01[1] = RxData_modbus_01[1];  // function code
 800500e:	4b1c      	ldr	r3, [pc, #112]	@ (8005080 <readHoldingRegs+0xd8>)
 8005010:	785a      	ldrb	r2, [r3, #1]
 8005012:	4b1c      	ldr	r3, [pc, #112]	@ (8005084 <readHoldingRegs+0xdc>)
 8005014:	705a      	strb	r2, [r3, #1]
	TxData_modbus_01[2] = numRegs*2;  // Byte count
 8005016:	887b      	ldrh	r3, [r7, #2]
 8005018:	b2db      	uxtb	r3, r3
 800501a:	005b      	lsls	r3, r3, #1
 800501c:	b2da      	uxtb	r2, r3
 800501e:	4b19      	ldr	r3, [pc, #100]	@ (8005084 <readHoldingRegs+0xdc>)
 8005020:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData_modbus_01 Buffer
 8005022:	2303      	movs	r3, #3
 8005024:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData_modbus_01 buffer
 8005026:	2300      	movs	r3, #0
 8005028:	607b      	str	r3, [r7, #4]
 800502a:	e01b      	b.n	8005064 <readHoldingRegs+0xbc>
	{
		TxData_modbus_01[indx++] = (Holding_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 800502c:	89fb      	ldrh	r3, [r7, #14]
 800502e:	4a16      	ldr	r2, [pc, #88]	@ (8005088 <readHoldingRegs+0xe0>)
 8005030:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005034:	0a1b      	lsrs	r3, r3, #8
 8005036:	b299      	uxth	r1, r3
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	1c5a      	adds	r2, r3, #1
 800503c:	60ba      	str	r2, [r7, #8]
 800503e:	b2c9      	uxtb	r1, r1
 8005040:	4a10      	ldr	r2, [pc, #64]	@ (8005084 <readHoldingRegs+0xdc>)
 8005042:	54d1      	strb	r1, [r2, r3]
		TxData_modbus_01[indx++] = (Holding_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 8005044:	89fb      	ldrh	r3, [r7, #14]
 8005046:	4a10      	ldr	r2, [pc, #64]	@ (8005088 <readHoldingRegs+0xe0>)
 8005048:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	1c5a      	adds	r2, r3, #1
 8005050:	60ba      	str	r2, [r7, #8]
 8005052:	b2c9      	uxtb	r1, r1
 8005054:	4a0b      	ldr	r2, [pc, #44]	@ (8005084 <readHoldingRegs+0xdc>)
 8005056:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 8005058:	89fb      	ldrh	r3, [r7, #14]
 800505a:	3301      	adds	r3, #1
 800505c:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData_modbus_01 buffer
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	3301      	adds	r3, #1
 8005062:	607b      	str	r3, [r7, #4]
 8005064:	887b      	ldrh	r3, [r7, #2]
 8005066:	687a      	ldr	r2, [r7, #4]
 8005068:	429a      	cmp	r2, r3
 800506a:	dbdf      	blt.n	800502c <readHoldingRegs+0x84>
	}

	sendData(TxData_modbus_01, indx);  // send data... CRC will be calculated in the function itself
 800506c:	68b9      	ldr	r1, [r7, #8]
 800506e:	4805      	ldr	r0, [pc, #20]	@ (8005084 <readHoldingRegs+0xdc>)
 8005070:	f7ff ff4e 	bl	8004f10 <sendData>
	return 1;   // success
 8005074:	2301      	movs	r3, #1
}
 8005076:	4618      	mov	r0, r3
 8005078:	3710      	adds	r7, #16
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}
 800507e:	bf00      	nop
 8005080:	20001298 	.word	0x20001298
 8005084:	20001398 	.word	0x20001398
 8005088:	20000914 	.word	0x20000914

0800508c <readInputRegs>:

uint8_t readInputRegs (void)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b084      	sub	sp, #16
 8005090:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData_modbus_01[2]<<8)|RxData_modbus_01[3]);  // start Register Address
 8005092:	4b34      	ldr	r3, [pc, #208]	@ (8005164 <readInputRegs+0xd8>)
 8005094:	789b      	ldrb	r3, [r3, #2]
 8005096:	021b      	lsls	r3, r3, #8
 8005098:	b21a      	sxth	r2, r3
 800509a:	4b32      	ldr	r3, [pc, #200]	@ (8005164 <readInputRegs+0xd8>)
 800509c:	78db      	ldrb	r3, [r3, #3]
 800509e:	b21b      	sxth	r3, r3
 80050a0:	4313      	orrs	r3, r2
 80050a2:	b21b      	sxth	r3, r3
 80050a4:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData_modbus_01[4]<<8)|RxData_modbus_01[5]);   // number to registers master has requested
 80050a6:	4b2f      	ldr	r3, [pc, #188]	@ (8005164 <readInputRegs+0xd8>)
 80050a8:	791b      	ldrb	r3, [r3, #4]
 80050aa:	021b      	lsls	r3, r3, #8
 80050ac:	b21a      	sxth	r2, r3
 80050ae:	4b2d      	ldr	r3, [pc, #180]	@ (8005164 <readInputRegs+0xd8>)
 80050b0:	795b      	ldrb	r3, [r3, #5]
 80050b2:	b21b      	sxth	r3, r3
 80050b4:	4313      	orrs	r3, r2
 80050b6:	b21b      	sxth	r3, r3
 80050b8:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>125))  // maximum no. of Registers as per the PDF
 80050ba:	887b      	ldrh	r3, [r7, #2]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d002      	beq.n	80050c6 <readInputRegs+0x3a>
 80050c0:	887b      	ldrh	r3, [r7, #2]
 80050c2:	2b7d      	cmp	r3, #125	@ 0x7d
 80050c4:	d904      	bls.n	80050d0 <readInputRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 80050c6:	2003      	movs	r0, #3
 80050c8:	f7ff ff4e 	bl	8004f68 <modbusException>
		return 0;
 80050cc:	2300      	movs	r3, #0
 80050ce:	e044      	b.n	800515a <readInputRegs+0xce>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 80050d0:	89fa      	ldrh	r2, [r7, #14]
 80050d2:	887b      	ldrh	r3, [r7, #2]
 80050d4:	4413      	add	r3, r2
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	3b01      	subs	r3, #1
 80050da:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 80050dc:	883b      	ldrh	r3, [r7, #0]
 80050de:	2b31      	cmp	r3, #49	@ 0x31
 80050e0:	d904      	bls.n	80050ec <readInputRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 80050e2:	2002      	movs	r0, #2
 80050e4:	f7ff ff40 	bl	8004f68 <modbusException>
		return 0;
 80050e8:	2300      	movs	r3, #0
 80050ea:	e036      	b.n	800515a <readInputRegs+0xce>
	// Prepare TxData_modbus_01 buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData_modbus_01[0] = SLAVE_ID;  // slave ID
 80050ec:	4b1e      	ldr	r3, [pc, #120]	@ (8005168 <readInputRegs+0xdc>)
 80050ee:	2207      	movs	r2, #7
 80050f0:	701a      	strb	r2, [r3, #0]
	TxData_modbus_01[1] = RxData_modbus_01[1];  // function code
 80050f2:	4b1c      	ldr	r3, [pc, #112]	@ (8005164 <readInputRegs+0xd8>)
 80050f4:	785a      	ldrb	r2, [r3, #1]
 80050f6:	4b1c      	ldr	r3, [pc, #112]	@ (8005168 <readInputRegs+0xdc>)
 80050f8:	705a      	strb	r2, [r3, #1]
	TxData_modbus_01[2] = numRegs*2;  // Byte count
 80050fa:	887b      	ldrh	r3, [r7, #2]
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	005b      	lsls	r3, r3, #1
 8005100:	b2da      	uxtb	r2, r3
 8005102:	4b19      	ldr	r3, [pc, #100]	@ (8005168 <readInputRegs+0xdc>)
 8005104:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData_modbus_01 Buffer
 8005106:	2303      	movs	r3, #3
 8005108:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData_modbus_01 buffer
 800510a:	2300      	movs	r3, #0
 800510c:	607b      	str	r3, [r7, #4]
 800510e:	e01b      	b.n	8005148 <readInputRegs+0xbc>
	{
		TxData_modbus_01[indx++] = (Input_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 8005110:	89fb      	ldrh	r3, [r7, #14]
 8005112:	4a16      	ldr	r2, [pc, #88]	@ (800516c <readInputRegs+0xe0>)
 8005114:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005118:	0a1b      	lsrs	r3, r3, #8
 800511a:	b299      	uxth	r1, r3
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	1c5a      	adds	r2, r3, #1
 8005120:	60ba      	str	r2, [r7, #8]
 8005122:	b2c9      	uxtb	r1, r1
 8005124:	4a10      	ldr	r2, [pc, #64]	@ (8005168 <readInputRegs+0xdc>)
 8005126:	54d1      	strb	r1, [r2, r3]
		TxData_modbus_01[indx++] = (Input_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 8005128:	89fb      	ldrh	r3, [r7, #14]
 800512a:	4a10      	ldr	r2, [pc, #64]	@ (800516c <readInputRegs+0xe0>)
 800512c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	1c5a      	adds	r2, r3, #1
 8005134:	60ba      	str	r2, [r7, #8]
 8005136:	b2c9      	uxtb	r1, r1
 8005138:	4a0b      	ldr	r2, [pc, #44]	@ (8005168 <readInputRegs+0xdc>)
 800513a:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 800513c:	89fb      	ldrh	r3, [r7, #14]
 800513e:	3301      	adds	r3, #1
 8005140:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData_modbus_01 buffer
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	3301      	adds	r3, #1
 8005146:	607b      	str	r3, [r7, #4]
 8005148:	887b      	ldrh	r3, [r7, #2]
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	429a      	cmp	r2, r3
 800514e:	dbdf      	blt.n	8005110 <readInputRegs+0x84>
	}

	sendData(TxData_modbus_01, indx);  // send data... CRC will be calculated in the function itself
 8005150:	68b9      	ldr	r1, [r7, #8]
 8005152:	4805      	ldr	r0, [pc, #20]	@ (8005168 <readInputRegs+0xdc>)
 8005154:	f7ff fedc 	bl	8004f10 <sendData>
	return 1;   // success
 8005158:	2301      	movs	r3, #1
}
 800515a:	4618      	mov	r0, r3
 800515c:	3710      	adds	r7, #16
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
 8005162:	bf00      	nop
 8005164:	20001298 	.word	0x20001298
 8005168:	20001398 	.word	0x20001398
 800516c:	0800d580 	.word	0x0800d580

08005170 <readCoils>:

uint8_t readCoils (void)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b088      	sub	sp, #32
 8005174:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData_modbus_01[2]<<8)|RxData_modbus_01[3]);  // start Coil Address
 8005176:	4b52      	ldr	r3, [pc, #328]	@ (80052c0 <readCoils+0x150>)
 8005178:	789b      	ldrb	r3, [r3, #2]
 800517a:	021b      	lsls	r3, r3, #8
 800517c:	b21a      	sxth	r2, r3
 800517e:	4b50      	ldr	r3, [pc, #320]	@ (80052c0 <readCoils+0x150>)
 8005180:	78db      	ldrb	r3, [r3, #3]
 8005182:	b21b      	sxth	r3, r3
 8005184:	4313      	orrs	r3, r2
 8005186:	b21b      	sxth	r3, r3
 8005188:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData_modbus_01[4]<<8)|RxData_modbus_01[5]);   // number to coils master has requested
 800518a:	4b4d      	ldr	r3, [pc, #308]	@ (80052c0 <readCoils+0x150>)
 800518c:	791b      	ldrb	r3, [r3, #4]
 800518e:	021b      	lsls	r3, r3, #8
 8005190:	b21a      	sxth	r2, r3
 8005192:	4b4b      	ldr	r3, [pc, #300]	@ (80052c0 <readCoils+0x150>)
 8005194:	795b      	ldrb	r3, [r3, #5]
 8005196:	b21b      	sxth	r3, r3
 8005198:	4313      	orrs	r3, r2
 800519a:	b21b      	sxth	r3, r3
 800519c:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800519e:	893b      	ldrh	r3, [r7, #8]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d003      	beq.n	80051ac <readCoils+0x3c>
 80051a4:	893b      	ldrh	r3, [r7, #8]
 80051a6:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80051aa:	d904      	bls.n	80051b6 <readCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 80051ac:	2003      	movs	r0, #3
 80051ae:	f7ff fedb 	bl	8004f68 <modbusException>
		return 0;
 80051b2:	2300      	movs	r3, #0
 80051b4:	e080      	b.n	80052b8 <readCoils+0x148>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 80051b6:	897a      	ldrh	r2, [r7, #10]
 80051b8:	893b      	ldrh	r3, [r7, #8]
 80051ba:	4413      	add	r3, r2
 80051bc:	b29b      	uxth	r3, r3
 80051be:	3b01      	subs	r3, #1
 80051c0:	80fb      	strh	r3, [r7, #6]
	if (endAddr>199)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 80051c2:	88fb      	ldrh	r3, [r7, #6]
 80051c4:	2bc7      	cmp	r3, #199	@ 0xc7
 80051c6:	d904      	bls.n	80051d2 <readCoils+0x62>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 80051c8:	2002      	movs	r0, #2
 80051ca:	f7ff fecd 	bl	8004f68 <modbusException>
		return 0;
 80051ce:	2300      	movs	r3, #0
 80051d0:	e072      	b.n	80052b8 <readCoils+0x148>
	}


	//reset TxData_modbus_01 buffer
	memset (TxData_modbus_01, '\0', 256);
 80051d2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80051d6:	2100      	movs	r1, #0
 80051d8:	483a      	ldr	r0, [pc, #232]	@ (80052c4 <readCoils+0x154>)
 80051da:	f007 f853 	bl	800c284 <memset>
	// Prepare TxData_modbus_01 buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData_modbus_01[0] = SLAVE_ID;  // slave ID
 80051de:	4b39      	ldr	r3, [pc, #228]	@ (80052c4 <readCoils+0x154>)
 80051e0:	2207      	movs	r2, #7
 80051e2:	701a      	strb	r2, [r3, #0]
	TxData_modbus_01[1] = RxData_modbus_01[1];  // function code
 80051e4:	4b36      	ldr	r3, [pc, #216]	@ (80052c0 <readCoils+0x150>)
 80051e6:	785a      	ldrb	r2, [r3, #1]
 80051e8:	4b36      	ldr	r3, [pc, #216]	@ (80052c4 <readCoils+0x154>)
 80051ea:	705a      	strb	r2, [r3, #1]
	TxData_modbus_01[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 80051ec:	893b      	ldrh	r3, [r7, #8]
 80051ee:	08db      	lsrs	r3, r3, #3
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	893a      	ldrh	r2, [r7, #8]
 80051f6:	f002 0207 	and.w	r2, r2, #7
 80051fa:	b292      	uxth	r2, r2
 80051fc:	2a00      	cmp	r2, #0
 80051fe:	bf14      	ite	ne
 8005200:	2201      	movne	r2, #1
 8005202:	2200      	moveq	r2, #0
 8005204:	b2d2      	uxtb	r2, r2
 8005206:	4413      	add	r3, r2
 8005208:	b2da      	uxtb	r2, r3
 800520a:	4b2e      	ldr	r3, [pc, #184]	@ (80052c4 <readCoils+0x154>)
 800520c:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData_modbus_01 Buffer
 800520e:	2303      	movs	r3, #3
 8005210:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData_modbus_01
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 8005212:	897b      	ldrh	r3, [r7, #10]
 8005214:	08db      	lsrs	r3, r3, #3
 8005216:	b29b      	uxth	r3, r3
 8005218:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800521a:	897b      	ldrh	r3, [r7, #10]
 800521c:	f003 0307 	and.w	r3, r3, #7
 8005220:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData_modbus_01 buffer
 8005222:	2300      	movs	r3, #0
 8005224:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData_modbus_01 buffer
	for (int i=0; i<numCoils; i++)
 8005226:	2300      	movs	r3, #0
 8005228:	60fb      	str	r3, [r7, #12]
 800522a:	e033      	b.n	8005294 <readCoils+0x124>
	{
		TxData_modbus_01[indx] |= ((Coils_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 800522c:	4a25      	ldr	r2, [pc, #148]	@ (80052c4 <readCoils+0x154>)
 800522e:	69fb      	ldr	r3, [r7, #28]
 8005230:	4413      	add	r3, r2
 8005232:	781b      	ldrb	r3, [r3, #0]
 8005234:	b25a      	sxtb	r2, r3
 8005236:	4924      	ldr	r1, [pc, #144]	@ (80052c8 <readCoils+0x158>)
 8005238:	69bb      	ldr	r3, [r7, #24]
 800523a:	440b      	add	r3, r1
 800523c:	781b      	ldrb	r3, [r3, #0]
 800523e:	4619      	mov	r1, r3
 8005240:	8afb      	ldrh	r3, [r7, #22]
 8005242:	fa41 f303 	asr.w	r3, r1, r3
 8005246:	f003 0101 	and.w	r1, r3, #1
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	fa01 f303 	lsl.w	r3, r1, r3
 8005250:	b25b      	sxtb	r3, r3
 8005252:	4313      	orrs	r3, r2
 8005254:	b25b      	sxtb	r3, r3
 8005256:	b2d9      	uxtb	r1, r3
 8005258:	4a1a      	ldr	r2, [pc, #104]	@ (80052c4 <readCoils+0x154>)
 800525a:	69fb      	ldr	r3, [r7, #28]
 800525c:	4413      	add	r3, r2
 800525e:	460a      	mov	r2, r1
 8005260:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	3301      	adds	r3, #1
 8005266:	613b      	str	r3, [r7, #16]
 8005268:	8afb      	ldrh	r3, [r7, #22]
 800526a:	3301      	adds	r3, #1
 800526c:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	2b07      	cmp	r3, #7
 8005272:	dd04      	ble.n	800527e <readCoils+0x10e>
		{
			indxPosition = 0;
 8005274:	2300      	movs	r3, #0
 8005276:	613b      	str	r3, [r7, #16]
			indx++;
 8005278:	69fb      	ldr	r3, [r7, #28]
 800527a:	3301      	adds	r3, #1
 800527c:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800527e:	8afb      	ldrh	r3, [r7, #22]
 8005280:	2b07      	cmp	r3, #7
 8005282:	d904      	bls.n	800528e <readCoils+0x11e>
		{
			bitPosition=0;
 8005284:	2300      	movs	r3, #0
 8005286:	82fb      	strh	r3, [r7, #22]
			startByte++;
 8005288:	69bb      	ldr	r3, [r7, #24]
 800528a:	3301      	adds	r3, #1
 800528c:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	3301      	adds	r3, #1
 8005292:	60fb      	str	r3, [r7, #12]
 8005294:	893b      	ldrh	r3, [r7, #8]
 8005296:	68fa      	ldr	r2, [r7, #12]
 8005298:	429a      	cmp	r2, r3
 800529a:	dbc7      	blt.n	800522c <readCoils+0xbc>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 800529c:	893b      	ldrh	r3, [r7, #8]
 800529e:	f003 0307 	and.w	r3, r3, #7
 80052a2:	b29b      	uxth	r3, r3
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d002      	beq.n	80052ae <readCoils+0x13e>
 80052a8:	69fb      	ldr	r3, [r7, #28]
 80052aa:	3301      	adds	r3, #1
 80052ac:	61fb      	str	r3, [r7, #28]
	sendData(TxData_modbus_01, indx);  // send data... CRC will be calculated in the function itself
 80052ae:	69f9      	ldr	r1, [r7, #28]
 80052b0:	4804      	ldr	r0, [pc, #16]	@ (80052c4 <readCoils+0x154>)
 80052b2:	f7ff fe2d 	bl	8004f10 <sendData>
	return 1;   // success
 80052b6:	2301      	movs	r3, #1
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3720      	adds	r7, #32
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}
 80052c0:	20001298 	.word	0x20001298
 80052c4:	20001398 	.word	0x20001398
 80052c8:	20000978 	.word	0x20000978

080052cc <readInputs>:

uint8_t readInputs (void)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b088      	sub	sp, #32
 80052d0:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData_modbus_01[2]<<8)|RxData_modbus_01[3]);  // start Register Address
 80052d2:	4b52      	ldr	r3, [pc, #328]	@ (800541c <readInputs+0x150>)
 80052d4:	789b      	ldrb	r3, [r3, #2]
 80052d6:	021b      	lsls	r3, r3, #8
 80052d8:	b21a      	sxth	r2, r3
 80052da:	4b50      	ldr	r3, [pc, #320]	@ (800541c <readInputs+0x150>)
 80052dc:	78db      	ldrb	r3, [r3, #3]
 80052de:	b21b      	sxth	r3, r3
 80052e0:	4313      	orrs	r3, r2
 80052e2:	b21b      	sxth	r3, r3
 80052e4:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData_modbus_01[4]<<8)|RxData_modbus_01[5]);   // number to coils master has requested
 80052e6:	4b4d      	ldr	r3, [pc, #308]	@ (800541c <readInputs+0x150>)
 80052e8:	791b      	ldrb	r3, [r3, #4]
 80052ea:	021b      	lsls	r3, r3, #8
 80052ec:	b21a      	sxth	r2, r3
 80052ee:	4b4b      	ldr	r3, [pc, #300]	@ (800541c <readInputs+0x150>)
 80052f0:	795b      	ldrb	r3, [r3, #5]
 80052f2:	b21b      	sxth	r3, r3
 80052f4:	4313      	orrs	r3, r2
 80052f6:	b21b      	sxth	r3, r3
 80052f8:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 80052fa:	893b      	ldrh	r3, [r7, #8]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d003      	beq.n	8005308 <readInputs+0x3c>
 8005300:	893b      	ldrh	r3, [r7, #8]
 8005302:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8005306:	d904      	bls.n	8005312 <readInputs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 8005308:	2003      	movs	r0, #3
 800530a:	f7ff fe2d 	bl	8004f68 <modbusException>
		return 0;
 800530e:	2300      	movs	r3, #0
 8005310:	e080      	b.n	8005414 <readInputs+0x148>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 8005312:	897a      	ldrh	r2, [r7, #10]
 8005314:	893b      	ldrh	r3, [r7, #8]
 8005316:	4413      	add	r3, r2
 8005318:	b29b      	uxth	r3, r3
 800531a:	3b01      	subs	r3, #1
 800531c:	80fb      	strh	r3, [r7, #6]
	if (endAddr>199)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800531e:	88fb      	ldrh	r3, [r7, #6]
 8005320:	2bc7      	cmp	r3, #199	@ 0xc7
 8005322:	d904      	bls.n	800532e <readInputs+0x62>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8005324:	2002      	movs	r0, #2
 8005326:	f7ff fe1f 	bl	8004f68 <modbusException>
		return 0;
 800532a:	2300      	movs	r3, #0
 800532c:	e072      	b.n	8005414 <readInputs+0x148>
	}


	//reset TxData_modbus_01 buffer
	memset (TxData_modbus_01, '\0', 256);
 800532e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005332:	2100      	movs	r1, #0
 8005334:	483a      	ldr	r0, [pc, #232]	@ (8005420 <readInputs+0x154>)
 8005336:	f006 ffa5 	bl	800c284 <memset>
	// Prepare TxData_modbus_01 buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData_modbus_01[0] = SLAVE_ID;  // slave ID
 800533a:	4b39      	ldr	r3, [pc, #228]	@ (8005420 <readInputs+0x154>)
 800533c:	2207      	movs	r2, #7
 800533e:	701a      	strb	r2, [r3, #0]
	TxData_modbus_01[1] = RxData_modbus_01[1];  // function code
 8005340:	4b36      	ldr	r3, [pc, #216]	@ (800541c <readInputs+0x150>)
 8005342:	785a      	ldrb	r2, [r3, #1]
 8005344:	4b36      	ldr	r3, [pc, #216]	@ (8005420 <readInputs+0x154>)
 8005346:	705a      	strb	r2, [r3, #1]
	TxData_modbus_01[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 8005348:	893b      	ldrh	r3, [r7, #8]
 800534a:	08db      	lsrs	r3, r3, #3
 800534c:	b29b      	uxth	r3, r3
 800534e:	b2db      	uxtb	r3, r3
 8005350:	893a      	ldrh	r2, [r7, #8]
 8005352:	f002 0207 	and.w	r2, r2, #7
 8005356:	b292      	uxth	r2, r2
 8005358:	2a00      	cmp	r2, #0
 800535a:	bf14      	ite	ne
 800535c:	2201      	movne	r2, #1
 800535e:	2200      	moveq	r2, #0
 8005360:	b2d2      	uxtb	r2, r2
 8005362:	4413      	add	r3, r2
 8005364:	b2da      	uxtb	r2, r3
 8005366:	4b2e      	ldr	r3, [pc, #184]	@ (8005420 <readInputs+0x154>)
 8005368:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData_modbus_01 Buffer
 800536a:	2303      	movs	r3, #3
 800536c:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData_modbus_01
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 800536e:	897b      	ldrh	r3, [r7, #10]
 8005370:	08db      	lsrs	r3, r3, #3
 8005372:	b29b      	uxth	r3, r3
 8005374:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 8005376:	897b      	ldrh	r3, [r7, #10]
 8005378:	f003 0307 	and.w	r3, r3, #7
 800537c:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData_modbus_01 buffer
 800537e:	2300      	movs	r3, #0
 8005380:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData_modbus_01 buffer
	for (int i=0; i<numCoils; i++)
 8005382:	2300      	movs	r3, #0
 8005384:	60fb      	str	r3, [r7, #12]
 8005386:	e033      	b.n	80053f0 <readInputs+0x124>
	{
		TxData_modbus_01[indx] |= ((Inputs_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 8005388:	4a25      	ldr	r2, [pc, #148]	@ (8005420 <readInputs+0x154>)
 800538a:	69fb      	ldr	r3, [r7, #28]
 800538c:	4413      	add	r3, r2
 800538e:	781b      	ldrb	r3, [r3, #0]
 8005390:	b25a      	sxtb	r2, r3
 8005392:	4924      	ldr	r1, [pc, #144]	@ (8005424 <readInputs+0x158>)
 8005394:	69bb      	ldr	r3, [r7, #24]
 8005396:	440b      	add	r3, r1
 8005398:	781b      	ldrb	r3, [r3, #0]
 800539a:	4619      	mov	r1, r3
 800539c:	8afb      	ldrh	r3, [r7, #22]
 800539e:	fa41 f303 	asr.w	r3, r1, r3
 80053a2:	f003 0101 	and.w	r1, r3, #1
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	fa01 f303 	lsl.w	r3, r1, r3
 80053ac:	b25b      	sxtb	r3, r3
 80053ae:	4313      	orrs	r3, r2
 80053b0:	b25b      	sxtb	r3, r3
 80053b2:	b2d9      	uxtb	r1, r3
 80053b4:	4a1a      	ldr	r2, [pc, #104]	@ (8005420 <readInputs+0x154>)
 80053b6:	69fb      	ldr	r3, [r7, #28]
 80053b8:	4413      	add	r3, r2
 80053ba:	460a      	mov	r2, r1
 80053bc:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	3301      	adds	r3, #1
 80053c2:	613b      	str	r3, [r7, #16]
 80053c4:	8afb      	ldrh	r3, [r7, #22]
 80053c6:	3301      	adds	r3, #1
 80053c8:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	2b07      	cmp	r3, #7
 80053ce:	dd04      	ble.n	80053da <readInputs+0x10e>
		{
			indxPosition = 0;
 80053d0:	2300      	movs	r3, #0
 80053d2:	613b      	str	r3, [r7, #16]
			indx++;
 80053d4:	69fb      	ldr	r3, [r7, #28]
 80053d6:	3301      	adds	r3, #1
 80053d8:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 80053da:	8afb      	ldrh	r3, [r7, #22]
 80053dc:	2b07      	cmp	r3, #7
 80053de:	d904      	bls.n	80053ea <readInputs+0x11e>
		{
			bitPosition=0;
 80053e0:	2300      	movs	r3, #0
 80053e2:	82fb      	strh	r3, [r7, #22]
			startByte++;
 80053e4:	69bb      	ldr	r3, [r7, #24]
 80053e6:	3301      	adds	r3, #1
 80053e8:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	3301      	adds	r3, #1
 80053ee:	60fb      	str	r3, [r7, #12]
 80053f0:	893b      	ldrh	r3, [r7, #8]
 80053f2:	68fa      	ldr	r2, [r7, #12]
 80053f4:	429a      	cmp	r2, r3
 80053f6:	dbc7      	blt.n	8005388 <readInputs+0xbc>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 80053f8:	893b      	ldrh	r3, [r7, #8]
 80053fa:	f003 0307 	and.w	r3, r3, #7
 80053fe:	b29b      	uxth	r3, r3
 8005400:	2b00      	cmp	r3, #0
 8005402:	d002      	beq.n	800540a <readInputs+0x13e>
 8005404:	69fb      	ldr	r3, [r7, #28]
 8005406:	3301      	adds	r3, #1
 8005408:	61fb      	str	r3, [r7, #28]
	sendData(TxData_modbus_01, indx);  // send data... CRC will be calculated in the function itself
 800540a:	69f9      	ldr	r1, [r7, #28]
 800540c:	4804      	ldr	r0, [pc, #16]	@ (8005420 <readInputs+0x154>)
 800540e:	f7ff fd7f 	bl	8004f10 <sendData>
	return 1;   // success
 8005412:	2301      	movs	r3, #1
}
 8005414:	4618      	mov	r0, r3
 8005416:	3720      	adds	r7, #32
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}
 800541c:	20001298 	.word	0x20001298
 8005420:	20001398 	.word	0x20001398
 8005424:	0800d5e4 	.word	0x0800d5e4

08005428 <writeHoldingRegs>:

uint8_t writeHoldingRegs (void)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b084      	sub	sp, #16
 800542c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData_modbus_01[2]<<8)|RxData_modbus_01[3]);  // start Register Address
 800542e:	4b38      	ldr	r3, [pc, #224]	@ (8005510 <writeHoldingRegs+0xe8>)
 8005430:	789b      	ldrb	r3, [r3, #2]
 8005432:	021b      	lsls	r3, r3, #8
 8005434:	b21a      	sxth	r2, r3
 8005436:	4b36      	ldr	r3, [pc, #216]	@ (8005510 <writeHoldingRegs+0xe8>)
 8005438:	78db      	ldrb	r3, [r3, #3]
 800543a:	b21b      	sxth	r3, r3
 800543c:	4313      	orrs	r3, r2
 800543e:	b21b      	sxth	r3, r3
 8005440:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData_modbus_01[4]<<8)|RxData_modbus_01[5]);   // number to registers master has requested
 8005442:	4b33      	ldr	r3, [pc, #204]	@ (8005510 <writeHoldingRegs+0xe8>)
 8005444:	791b      	ldrb	r3, [r3, #4]
 8005446:	021b      	lsls	r3, r3, #8
 8005448:	b21a      	sxth	r2, r3
 800544a:	4b31      	ldr	r3, [pc, #196]	@ (8005510 <writeHoldingRegs+0xe8>)
 800544c:	795b      	ldrb	r3, [r3, #5]
 800544e:	b21b      	sxth	r3, r3
 8005450:	4313      	orrs	r3, r2
 8005452:	b21b      	sxth	r3, r3
 8005454:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>123))  // maximum no. of Registers as per the PDF
 8005456:	887b      	ldrh	r3, [r7, #2]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d002      	beq.n	8005462 <writeHoldingRegs+0x3a>
 800545c:	887b      	ldrh	r3, [r7, #2]
 800545e:	2b7b      	cmp	r3, #123	@ 0x7b
 8005460:	d904      	bls.n	800546c <writeHoldingRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 8005462:	2003      	movs	r0, #3
 8005464:	f7ff fd80 	bl	8004f68 <modbusException>
		return 0;
 8005468:	2300      	movs	r3, #0
 800546a:	e04c      	b.n	8005506 <writeHoldingRegs+0xde>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800546c:	89fa      	ldrh	r2, [r7, #14]
 800546e:	887b      	ldrh	r3, [r7, #2]
 8005470:	4413      	add	r3, r2
 8005472:	b29b      	uxth	r3, r3
 8005474:	3b01      	subs	r3, #1
 8005476:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 8005478:	883b      	ldrh	r3, [r7, #0]
 800547a:	2b31      	cmp	r3, #49	@ 0x31
 800547c:	d904      	bls.n	8005488 <writeHoldingRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800547e:	2002      	movs	r0, #2
 8005480:	f7ff fd72 	bl	8004f68 <modbusException>
		return 0;
 8005484:	2300      	movs	r3, #0
 8005486:	e03e      	b.n	8005506 <writeHoldingRegs+0xde>

	/* start saving 16 bit data
	 * Data starts from RxData_modbus_01[7] and we need to combine 2 bytes together
	 * 16 bit Data = firstByte<<8|secondByte
	 */
	int indx = 7;  // we need to keep track of index in RxData_modbus_01
 8005488:	2307      	movs	r3, #7
 800548a:	60bb      	str	r3, [r7, #8]
	for (int i=0; i<numRegs; i++)
 800548c:	2300      	movs	r3, #0
 800548e:	607b      	str	r3, [r7, #4]
 8005490:	e019      	b.n	80054c6 <writeHoldingRegs+0x9e>
	{
		Holding_Registers_Database[startAddr++] = (RxData_modbus_01[indx++]<<8)|RxData_modbus_01[indx++];
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	1c5a      	adds	r2, r3, #1
 8005496:	60ba      	str	r2, [r7, #8]
 8005498:	4a1d      	ldr	r2, [pc, #116]	@ (8005510 <writeHoldingRegs+0xe8>)
 800549a:	5cd3      	ldrb	r3, [r2, r3]
 800549c:	021b      	lsls	r3, r3, #8
 800549e:	b21a      	sxth	r2, r3
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	1c59      	adds	r1, r3, #1
 80054a4:	60b9      	str	r1, [r7, #8]
 80054a6:	491a      	ldr	r1, [pc, #104]	@ (8005510 <writeHoldingRegs+0xe8>)
 80054a8:	5ccb      	ldrb	r3, [r1, r3]
 80054aa:	b21b      	sxth	r3, r3
 80054ac:	4313      	orrs	r3, r2
 80054ae:	b219      	sxth	r1, r3
 80054b0:	89fb      	ldrh	r3, [r7, #14]
 80054b2:	1c5a      	adds	r2, r3, #1
 80054b4:	81fa      	strh	r2, [r7, #14]
 80054b6:	461a      	mov	r2, r3
 80054b8:	b289      	uxth	r1, r1
 80054ba:	4b16      	ldr	r3, [pc, #88]	@ (8005514 <writeHoldingRegs+0xec>)
 80054bc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i=0; i<numRegs; i++)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	3301      	adds	r3, #1
 80054c4:	607b      	str	r3, [r7, #4]
 80054c6:	887b      	ldrh	r3, [r7, #2]
 80054c8:	687a      	ldr	r2, [r7, #4]
 80054ca:	429a      	cmp	r2, r3
 80054cc:	dbe1      	blt.n	8005492 <writeHoldingRegs+0x6a>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | num of Regs    | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES      | 2 BYTES |

	TxData_modbus_01[0] = SLAVE_ID;    // slave ID
 80054ce:	4b12      	ldr	r3, [pc, #72]	@ (8005518 <writeHoldingRegs+0xf0>)
 80054d0:	2207      	movs	r2, #7
 80054d2:	701a      	strb	r2, [r3, #0]
	TxData_modbus_01[1] = RxData_modbus_01[1];   // function code
 80054d4:	4b0e      	ldr	r3, [pc, #56]	@ (8005510 <writeHoldingRegs+0xe8>)
 80054d6:	785a      	ldrb	r2, [r3, #1]
 80054d8:	4b0f      	ldr	r3, [pc, #60]	@ (8005518 <writeHoldingRegs+0xf0>)
 80054da:	705a      	strb	r2, [r3, #1]
	TxData_modbus_01[2] = RxData_modbus_01[2];   // Start Addr HIGH Byte
 80054dc:	4b0c      	ldr	r3, [pc, #48]	@ (8005510 <writeHoldingRegs+0xe8>)
 80054de:	789a      	ldrb	r2, [r3, #2]
 80054e0:	4b0d      	ldr	r3, [pc, #52]	@ (8005518 <writeHoldingRegs+0xf0>)
 80054e2:	709a      	strb	r2, [r3, #2]
	TxData_modbus_01[3] = RxData_modbus_01[3];   // Start Addr LOW Byte
 80054e4:	4b0a      	ldr	r3, [pc, #40]	@ (8005510 <writeHoldingRegs+0xe8>)
 80054e6:	78da      	ldrb	r2, [r3, #3]
 80054e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005518 <writeHoldingRegs+0xf0>)
 80054ea:	70da      	strb	r2, [r3, #3]
	TxData_modbus_01[4] = RxData_modbus_01[4];   // num of Regs HIGH Byte
 80054ec:	4b08      	ldr	r3, [pc, #32]	@ (8005510 <writeHoldingRegs+0xe8>)
 80054ee:	791a      	ldrb	r2, [r3, #4]
 80054f0:	4b09      	ldr	r3, [pc, #36]	@ (8005518 <writeHoldingRegs+0xf0>)
 80054f2:	711a      	strb	r2, [r3, #4]
	TxData_modbus_01[5] = RxData_modbus_01[5];   // num of Regs LOW Byte
 80054f4:	4b06      	ldr	r3, [pc, #24]	@ (8005510 <writeHoldingRegs+0xe8>)
 80054f6:	795a      	ldrb	r2, [r3, #5]
 80054f8:	4b07      	ldr	r3, [pc, #28]	@ (8005518 <writeHoldingRegs+0xf0>)
 80054fa:	715a      	strb	r2, [r3, #5]

	sendData(TxData_modbus_01, 6);  // send data... CRC will be calculated in the function itself
 80054fc:	2106      	movs	r1, #6
 80054fe:	4806      	ldr	r0, [pc, #24]	@ (8005518 <writeHoldingRegs+0xf0>)
 8005500:	f7ff fd06 	bl	8004f10 <sendData>
	return 1;   // success
 8005504:	2301      	movs	r3, #1
}
 8005506:	4618      	mov	r0, r3
 8005508:	3710      	adds	r7, #16
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	20001298 	.word	0x20001298
 8005514:	20000914 	.word	0x20000914
 8005518:	20001398 	.word	0x20001398

0800551c <writeSingleReg>:

uint8_t writeSingleReg (void)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b082      	sub	sp, #8
 8005520:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData_modbus_01[2]<<8)|RxData_modbus_01[3]);  // start Register Address
 8005522:	4b20      	ldr	r3, [pc, #128]	@ (80055a4 <writeSingleReg+0x88>)
 8005524:	789b      	ldrb	r3, [r3, #2]
 8005526:	021b      	lsls	r3, r3, #8
 8005528:	b21a      	sxth	r2, r3
 800552a:	4b1e      	ldr	r3, [pc, #120]	@ (80055a4 <writeSingleReg+0x88>)
 800552c:	78db      	ldrb	r3, [r3, #3]
 800552e:	b21b      	sxth	r3, r3
 8005530:	4313      	orrs	r3, r2
 8005532:	b21b      	sxth	r3, r3
 8005534:	80fb      	strh	r3, [r7, #6]

	if (startAddr>49)  // The Register Address can not be more than 49 as we only have record of 50 Registers in total
 8005536:	88fb      	ldrh	r3, [r7, #6]
 8005538:	2b31      	cmp	r3, #49	@ 0x31
 800553a:	d904      	bls.n	8005546 <writeSingleReg+0x2a>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800553c:	2002      	movs	r0, #2
 800553e:	f7ff fd13 	bl	8004f68 <modbusException>
		return 0;
 8005542:	2300      	movs	r3, #0
 8005544:	e029      	b.n	800559a <writeSingleReg+0x7e>

	/* Save the 16 bit data
	 * Data is the combination of 2 bytes, RxData_modbus_01[4] and RxData_modbus_01[5]
	 */

	Holding_Registers_Database[startAddr] = (RxData_modbus_01[4]<<8)|RxData_modbus_01[5];
 8005546:	4b17      	ldr	r3, [pc, #92]	@ (80055a4 <writeSingleReg+0x88>)
 8005548:	791b      	ldrb	r3, [r3, #4]
 800554a:	021b      	lsls	r3, r3, #8
 800554c:	b21a      	sxth	r2, r3
 800554e:	4b15      	ldr	r3, [pc, #84]	@ (80055a4 <writeSingleReg+0x88>)
 8005550:	795b      	ldrb	r3, [r3, #5]
 8005552:	b21b      	sxth	r3, r3
 8005554:	4313      	orrs	r3, r2
 8005556:	b21a      	sxth	r2, r3
 8005558:	88fb      	ldrh	r3, [r7, #6]
 800555a:	b291      	uxth	r1, r2
 800555c:	4a12      	ldr	r2, [pc, #72]	@ (80055a8 <writeSingleReg+0x8c>)
 800555e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData_modbus_01[0] = SLAVE_ID;    // slave ID
 8005562:	4b12      	ldr	r3, [pc, #72]	@ (80055ac <writeSingleReg+0x90>)
 8005564:	2207      	movs	r2, #7
 8005566:	701a      	strb	r2, [r3, #0]
	TxData_modbus_01[1] = RxData_modbus_01[1];   // function code
 8005568:	4b0e      	ldr	r3, [pc, #56]	@ (80055a4 <writeSingleReg+0x88>)
 800556a:	785a      	ldrb	r2, [r3, #1]
 800556c:	4b0f      	ldr	r3, [pc, #60]	@ (80055ac <writeSingleReg+0x90>)
 800556e:	705a      	strb	r2, [r3, #1]
	TxData_modbus_01[2] = RxData_modbus_01[2];   // Start Addr HIGH Byte
 8005570:	4b0c      	ldr	r3, [pc, #48]	@ (80055a4 <writeSingleReg+0x88>)
 8005572:	789a      	ldrb	r2, [r3, #2]
 8005574:	4b0d      	ldr	r3, [pc, #52]	@ (80055ac <writeSingleReg+0x90>)
 8005576:	709a      	strb	r2, [r3, #2]
	TxData_modbus_01[3] = RxData_modbus_01[3];   // Start Addr LOW Byte
 8005578:	4b0a      	ldr	r3, [pc, #40]	@ (80055a4 <writeSingleReg+0x88>)
 800557a:	78da      	ldrb	r2, [r3, #3]
 800557c:	4b0b      	ldr	r3, [pc, #44]	@ (80055ac <writeSingleReg+0x90>)
 800557e:	70da      	strb	r2, [r3, #3]
	TxData_modbus_01[4] = RxData_modbus_01[4];   // Reg Data HIGH Byte
 8005580:	4b08      	ldr	r3, [pc, #32]	@ (80055a4 <writeSingleReg+0x88>)
 8005582:	791a      	ldrb	r2, [r3, #4]
 8005584:	4b09      	ldr	r3, [pc, #36]	@ (80055ac <writeSingleReg+0x90>)
 8005586:	711a      	strb	r2, [r3, #4]
	TxData_modbus_01[5] = RxData_modbus_01[5];   // Reg Data LOW  Byte
 8005588:	4b06      	ldr	r3, [pc, #24]	@ (80055a4 <writeSingleReg+0x88>)
 800558a:	795a      	ldrb	r2, [r3, #5]
 800558c:	4b07      	ldr	r3, [pc, #28]	@ (80055ac <writeSingleReg+0x90>)
 800558e:	715a      	strb	r2, [r3, #5]

	sendData(TxData_modbus_01, 6);  // send data... CRC will be calculated in the function itself
 8005590:	2106      	movs	r1, #6
 8005592:	4806      	ldr	r0, [pc, #24]	@ (80055ac <writeSingleReg+0x90>)
 8005594:	f7ff fcbc 	bl	8004f10 <sendData>
	return 1;   // success
 8005598:	2301      	movs	r3, #1
}
 800559a:	4618      	mov	r0, r3
 800559c:	3708      	adds	r7, #8
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}
 80055a2:	bf00      	nop
 80055a4:	20001298 	.word	0x20001298
 80055a8:	20000914 	.word	0x20000914
 80055ac:	20001398 	.word	0x20001398

080055b0 <writeSingleCoil>:

uint8_t writeSingleCoil (void)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b084      	sub	sp, #16
 80055b4:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData_modbus_01[2]<<8)|RxData_modbus_01[3]);  // start Coil Address
 80055b6:	4b38      	ldr	r3, [pc, #224]	@ (8005698 <writeSingleCoil+0xe8>)
 80055b8:	789b      	ldrb	r3, [r3, #2]
 80055ba:	021b      	lsls	r3, r3, #8
 80055bc:	b21a      	sxth	r2, r3
 80055be:	4b36      	ldr	r3, [pc, #216]	@ (8005698 <writeSingleCoil+0xe8>)
 80055c0:	78db      	ldrb	r3, [r3, #3]
 80055c2:	b21b      	sxth	r3, r3
 80055c4:	4313      	orrs	r3, r2
 80055c6:	b21b      	sxth	r3, r3
 80055c8:	81fb      	strh	r3, [r7, #14]

	if (startAddr>199)  // The Coil Address can not be more than 199 as we only have record of 200 Coils in total
 80055ca:	89fb      	ldrh	r3, [r7, #14]
 80055cc:	2bc7      	cmp	r3, #199	@ 0xc7
 80055ce:	d904      	bls.n	80055da <writeSingleCoil+0x2a>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 80055d0:	2002      	movs	r0, #2
 80055d2:	f7ff fcc9 	bl	8004f68 <modbusException>
		return 0;
 80055d6:	2300      	movs	r3, #0
 80055d8:	e05a      	b.n	8005690 <writeSingleCoil+0xe0>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 80055da:	89fb      	ldrh	r3, [r7, #14]
 80055dc:	08db      	lsrs	r3, r3, #3
 80055de:	b29b      	uxth	r3, r3
 80055e0:	60bb      	str	r3, [r7, #8]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 80055e2:	89fb      	ldrh	r3, [r7, #14]
 80055e4:	f003 0307 	and.w	r3, r3, #7
 80055e8:	80fb      	strh	r3, [r7, #6]
	 * A value of FF 00 hex requests the coil to be ON.
	 * A value of 00 00 requests it to be OFF.
	 * All other values are illegal and will not affect the coil.
	 */

	if ((RxData_modbus_01[4] == 0xFF) && (RxData_modbus_01[5] == 0x00))
 80055ea:	4b2b      	ldr	r3, [pc, #172]	@ (8005698 <writeSingleCoil+0xe8>)
 80055ec:	791b      	ldrb	r3, [r3, #4]
 80055ee:	2bff      	cmp	r3, #255	@ 0xff
 80055f0:	d116      	bne.n	8005620 <writeSingleCoil+0x70>
 80055f2:	4b29      	ldr	r3, [pc, #164]	@ (8005698 <writeSingleCoil+0xe8>)
 80055f4:	795b      	ldrb	r3, [r3, #5]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d112      	bne.n	8005620 <writeSingleCoil+0x70>
	{
		Coils_Database[startByte] |= 1<<bitPosition; // Replace that bit with 1
 80055fa:	4a28      	ldr	r2, [pc, #160]	@ (800569c <writeSingleCoil+0xec>)
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	4413      	add	r3, r2
 8005600:	781b      	ldrb	r3, [r3, #0]
 8005602:	b25a      	sxtb	r2, r3
 8005604:	88fb      	ldrh	r3, [r7, #6]
 8005606:	2101      	movs	r1, #1
 8005608:	fa01 f303 	lsl.w	r3, r1, r3
 800560c:	b25b      	sxtb	r3, r3
 800560e:	4313      	orrs	r3, r2
 8005610:	b25b      	sxtb	r3, r3
 8005612:	b2d9      	uxtb	r1, r3
 8005614:	4a21      	ldr	r2, [pc, #132]	@ (800569c <writeSingleCoil+0xec>)
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	4413      	add	r3, r2
 800561a:	460a      	mov	r2, r1
 800561c:	701a      	strb	r2, [r3, #0]
 800561e:	e01b      	b.n	8005658 <writeSingleCoil+0xa8>
	}

	else if ((RxData_modbus_01[4] == 0x00) && (RxData_modbus_01[5] == 0x00))
 8005620:	4b1d      	ldr	r3, [pc, #116]	@ (8005698 <writeSingleCoil+0xe8>)
 8005622:	791b      	ldrb	r3, [r3, #4]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d117      	bne.n	8005658 <writeSingleCoil+0xa8>
 8005628:	4b1b      	ldr	r3, [pc, #108]	@ (8005698 <writeSingleCoil+0xe8>)
 800562a:	795b      	ldrb	r3, [r3, #5]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d113      	bne.n	8005658 <writeSingleCoil+0xa8>
	{
		Coils_Database[startByte] &= ~(1<<bitPosition); // Replace that bit with 0
 8005630:	4a1a      	ldr	r2, [pc, #104]	@ (800569c <writeSingleCoil+0xec>)
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	4413      	add	r3, r2
 8005636:	781b      	ldrb	r3, [r3, #0]
 8005638:	b25a      	sxtb	r2, r3
 800563a:	88fb      	ldrh	r3, [r7, #6]
 800563c:	2101      	movs	r1, #1
 800563e:	fa01 f303 	lsl.w	r3, r1, r3
 8005642:	b25b      	sxtb	r3, r3
 8005644:	43db      	mvns	r3, r3
 8005646:	b25b      	sxtb	r3, r3
 8005648:	4013      	ands	r3, r2
 800564a:	b25b      	sxtb	r3, r3
 800564c:	b2d9      	uxtb	r1, r3
 800564e:	4a13      	ldr	r2, [pc, #76]	@ (800569c <writeSingleCoil+0xec>)
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	4413      	add	r3, r2
 8005654:	460a      	mov	r2, r1
 8005656:	701a      	strb	r2, [r3, #0]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData_modbus_01[0] = SLAVE_ID;    // slave ID
 8005658:	4b11      	ldr	r3, [pc, #68]	@ (80056a0 <writeSingleCoil+0xf0>)
 800565a:	2207      	movs	r2, #7
 800565c:	701a      	strb	r2, [r3, #0]
	TxData_modbus_01[1] = RxData_modbus_01[1];   // function code
 800565e:	4b0e      	ldr	r3, [pc, #56]	@ (8005698 <writeSingleCoil+0xe8>)
 8005660:	785a      	ldrb	r2, [r3, #1]
 8005662:	4b0f      	ldr	r3, [pc, #60]	@ (80056a0 <writeSingleCoil+0xf0>)
 8005664:	705a      	strb	r2, [r3, #1]
	TxData_modbus_01[2] = RxData_modbus_01[2];   // Start Addr HIGH Byte
 8005666:	4b0c      	ldr	r3, [pc, #48]	@ (8005698 <writeSingleCoil+0xe8>)
 8005668:	789a      	ldrb	r2, [r3, #2]
 800566a:	4b0d      	ldr	r3, [pc, #52]	@ (80056a0 <writeSingleCoil+0xf0>)
 800566c:	709a      	strb	r2, [r3, #2]
	TxData_modbus_01[3] = RxData_modbus_01[3];   // Start Addr LOW Byte
 800566e:	4b0a      	ldr	r3, [pc, #40]	@ (8005698 <writeSingleCoil+0xe8>)
 8005670:	78da      	ldrb	r2, [r3, #3]
 8005672:	4b0b      	ldr	r3, [pc, #44]	@ (80056a0 <writeSingleCoil+0xf0>)
 8005674:	70da      	strb	r2, [r3, #3]
	TxData_modbus_01[4] = RxData_modbus_01[4];   // Coil Data HIGH Byte
 8005676:	4b08      	ldr	r3, [pc, #32]	@ (8005698 <writeSingleCoil+0xe8>)
 8005678:	791a      	ldrb	r2, [r3, #4]
 800567a:	4b09      	ldr	r3, [pc, #36]	@ (80056a0 <writeSingleCoil+0xf0>)
 800567c:	711a      	strb	r2, [r3, #4]
	TxData_modbus_01[5] = RxData_modbus_01[5];   // Coil Data LOW  Byte
 800567e:	4b06      	ldr	r3, [pc, #24]	@ (8005698 <writeSingleCoil+0xe8>)
 8005680:	795a      	ldrb	r2, [r3, #5]
 8005682:	4b07      	ldr	r3, [pc, #28]	@ (80056a0 <writeSingleCoil+0xf0>)
 8005684:	715a      	strb	r2, [r3, #5]

	sendData(TxData_modbus_01, 6);  // send data... CRC will be calculated in the function itself
 8005686:	2106      	movs	r1, #6
 8005688:	4805      	ldr	r0, [pc, #20]	@ (80056a0 <writeSingleCoil+0xf0>)
 800568a:	f7ff fc41 	bl	8004f10 <sendData>
	return 1;   // success
 800568e:	2301      	movs	r3, #1
}
 8005690:	4618      	mov	r0, r3
 8005692:	3710      	adds	r7, #16
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}
 8005698:	20001298 	.word	0x20001298
 800569c:	20000978 	.word	0x20000978
 80056a0:	20001398 	.word	0x20001398

080056a4 <writeMultiCoils>:

uint8_t writeMultiCoils (void)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b088      	sub	sp, #32
 80056a8:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData_modbus_01[2]<<8)|RxData_modbus_01[3]);  // start Coil Address
 80056aa:	4b56      	ldr	r3, [pc, #344]	@ (8005804 <writeMultiCoils+0x160>)
 80056ac:	789b      	ldrb	r3, [r3, #2]
 80056ae:	021b      	lsls	r3, r3, #8
 80056b0:	b21a      	sxth	r2, r3
 80056b2:	4b54      	ldr	r3, [pc, #336]	@ (8005804 <writeMultiCoils+0x160>)
 80056b4:	78db      	ldrb	r3, [r3, #3]
 80056b6:	b21b      	sxth	r3, r3
 80056b8:	4313      	orrs	r3, r2
 80056ba:	b21b      	sxth	r3, r3
 80056bc:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData_modbus_01[4]<<8)|RxData_modbus_01[5]);   // number to coils master has requested
 80056be:	4b51      	ldr	r3, [pc, #324]	@ (8005804 <writeMultiCoils+0x160>)
 80056c0:	791b      	ldrb	r3, [r3, #4]
 80056c2:	021b      	lsls	r3, r3, #8
 80056c4:	b21a      	sxth	r2, r3
 80056c6:	4b4f      	ldr	r3, [pc, #316]	@ (8005804 <writeMultiCoils+0x160>)
 80056c8:	795b      	ldrb	r3, [r3, #5]
 80056ca:	b21b      	sxth	r3, r3
 80056cc:	4313      	orrs	r3, r2
 80056ce:	b21b      	sxth	r3, r3
 80056d0:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>1968))  // maximum no. of coils as per the PDF
 80056d2:	893b      	ldrh	r3, [r7, #8]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d003      	beq.n	80056e0 <writeMultiCoils+0x3c>
 80056d8:	893b      	ldrh	r3, [r7, #8]
 80056da:	f5b3 6ff6 	cmp.w	r3, #1968	@ 0x7b0
 80056de:	d904      	bls.n	80056ea <writeMultiCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 80056e0:	2003      	movs	r0, #3
 80056e2:	f7ff fc41 	bl	8004f68 <modbusException>
		return 0;
 80056e6:	2300      	movs	r3, #0
 80056e8:	e088      	b.n	80057fc <writeMultiCoils+0x158>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 80056ea:	897a      	ldrh	r2, [r7, #10]
 80056ec:	893b      	ldrh	r3, [r7, #8]
 80056ee:	4413      	add	r3, r2
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	3b01      	subs	r3, #1
 80056f4:	80fb      	strh	r3, [r7, #6]
	if (endAddr>199)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 80056f6:	88fb      	ldrh	r3, [r7, #6]
 80056f8:	2bc7      	cmp	r3, #199	@ 0xc7
 80056fa:	d904      	bls.n	8005706 <writeMultiCoils+0x62>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 80056fc:	2002      	movs	r0, #2
 80056fe:	f7ff fc33 	bl	8004f68 <modbusException>
		return 0;
 8005702:	2300      	movs	r3, #0
 8005704:	e07a      	b.n	80057fc <writeMultiCoils+0x158>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 8005706:	897b      	ldrh	r3, [r7, #10]
 8005708:	08db      	lsrs	r3, r3, #3
 800570a:	b29b      	uxth	r3, r3
 800570c:	61fb      	str	r3, [r7, #28]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800570e:	897b      	ldrh	r3, [r7, #10]
 8005710:	f003 0307 	and.w	r3, r3, #7
 8005714:	837b      	strh	r3, [r7, #26]
	int indxPosition = 0;  // The shift position in the current indx of the RxData_modbus_01 buffer
 8005716:	2300      	movs	r3, #0
 8005718:	617b      	str	r3, [r7, #20]

	int indx = 7;  // we need to keep track of index in RxData_modbus_01
 800571a:	2307      	movs	r3, #7
 800571c:	613b      	str	r3, [r7, #16]
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy from the next byte of the RxData_modbus_01
	 * This keeps going until the number of coils required have been modified
	 */

	// Modify the bits as per the Byte received
	for (int i=0; i<numCoils; i++)
 800571e:	2300      	movs	r3, #0
 8005720:	60fb      	str	r3, [r7, #12]
 8005722:	e04b      	b.n	80057bc <writeMultiCoils+0x118>
	{
		if (((RxData_modbus_01[indx]>>indxPosition)&0x01) == 1)
 8005724:	4a37      	ldr	r2, [pc, #220]	@ (8005804 <writeMultiCoils+0x160>)
 8005726:	693b      	ldr	r3, [r7, #16]
 8005728:	4413      	add	r3, r2
 800572a:	781b      	ldrb	r3, [r3, #0]
 800572c:	461a      	mov	r2, r3
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	fa42 f303 	asr.w	r3, r2, r3
 8005734:	f003 0301 	and.w	r3, r3, #1
 8005738:	2b00      	cmp	r3, #0
 800573a:	d012      	beq.n	8005762 <writeMultiCoils+0xbe>
		{
			Coils_Database[startByte] |= 1<<bitPosition;  // replace that bit with 1
 800573c:	4a32      	ldr	r2, [pc, #200]	@ (8005808 <writeMultiCoils+0x164>)
 800573e:	69fb      	ldr	r3, [r7, #28]
 8005740:	4413      	add	r3, r2
 8005742:	781b      	ldrb	r3, [r3, #0]
 8005744:	b25a      	sxtb	r2, r3
 8005746:	8b7b      	ldrh	r3, [r7, #26]
 8005748:	2101      	movs	r1, #1
 800574a:	fa01 f303 	lsl.w	r3, r1, r3
 800574e:	b25b      	sxtb	r3, r3
 8005750:	4313      	orrs	r3, r2
 8005752:	b25b      	sxtb	r3, r3
 8005754:	b2d9      	uxtb	r1, r3
 8005756:	4a2c      	ldr	r2, [pc, #176]	@ (8005808 <writeMultiCoils+0x164>)
 8005758:	69fb      	ldr	r3, [r7, #28]
 800575a:	4413      	add	r3, r2
 800575c:	460a      	mov	r2, r1
 800575e:	701a      	strb	r2, [r3, #0]
 8005760:	e013      	b.n	800578a <writeMultiCoils+0xe6>
		}
		else
		{
			Coils_Database[startByte] &= ~(1<<bitPosition);  // replace that bit with 0
 8005762:	4a29      	ldr	r2, [pc, #164]	@ (8005808 <writeMultiCoils+0x164>)
 8005764:	69fb      	ldr	r3, [r7, #28]
 8005766:	4413      	add	r3, r2
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	b25a      	sxtb	r2, r3
 800576c:	8b7b      	ldrh	r3, [r7, #26]
 800576e:	2101      	movs	r1, #1
 8005770:	fa01 f303 	lsl.w	r3, r1, r3
 8005774:	b25b      	sxtb	r3, r3
 8005776:	43db      	mvns	r3, r3
 8005778:	b25b      	sxtb	r3, r3
 800577a:	4013      	ands	r3, r2
 800577c:	b25b      	sxtb	r3, r3
 800577e:	b2d9      	uxtb	r1, r3
 8005780:	4a21      	ldr	r2, [pc, #132]	@ (8005808 <writeMultiCoils+0x164>)
 8005782:	69fb      	ldr	r3, [r7, #28]
 8005784:	4413      	add	r3, r2
 8005786:	460a      	mov	r2, r1
 8005788:	701a      	strb	r2, [r3, #0]
		}

		bitPosition++; indxPosition++;
 800578a:	8b7b      	ldrh	r3, [r7, #26]
 800578c:	3301      	adds	r3, #1
 800578e:	837b      	strh	r3, [r7, #26]
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	3301      	adds	r3, #1
 8005794:	617b      	str	r3, [r7, #20]

		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	2b07      	cmp	r3, #7
 800579a:	dd04      	ble.n	80057a6 <writeMultiCoils+0x102>
		{
			indxPosition = 0;
 800579c:	2300      	movs	r3, #0
 800579e:	617b      	str	r3, [r7, #20]
			indx++;
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	3301      	adds	r3, #1
 80057a4:	613b      	str	r3, [r7, #16]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 80057a6:	8b7b      	ldrh	r3, [r7, #26]
 80057a8:	2b07      	cmp	r3, #7
 80057aa:	d904      	bls.n	80057b6 <writeMultiCoils+0x112>
		{
			bitPosition=0;
 80057ac:	2300      	movs	r3, #0
 80057ae:	837b      	strh	r3, [r7, #26]
			startByte++;
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	3301      	adds	r3, #1
 80057b4:	61fb      	str	r3, [r7, #28]
	for (int i=0; i<numCoils; i++)
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	3301      	adds	r3, #1
 80057ba:	60fb      	str	r3, [r7, #12]
 80057bc:	893b      	ldrh	r3, [r7, #8]
 80057be:	68fa      	ldr	r2, [r7, #12]
 80057c0:	429a      	cmp	r2, r3
 80057c2:	dbaf      	blt.n	8005724 <writeMultiCoils+0x80>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData_modbus_01[0] = SLAVE_ID;    // slave ID
 80057c4:	4b11      	ldr	r3, [pc, #68]	@ (800580c <writeMultiCoils+0x168>)
 80057c6:	2207      	movs	r2, #7
 80057c8:	701a      	strb	r2, [r3, #0]
	TxData_modbus_01[1] = RxData_modbus_01[1];   // function code
 80057ca:	4b0e      	ldr	r3, [pc, #56]	@ (8005804 <writeMultiCoils+0x160>)
 80057cc:	785a      	ldrb	r2, [r3, #1]
 80057ce:	4b0f      	ldr	r3, [pc, #60]	@ (800580c <writeMultiCoils+0x168>)
 80057d0:	705a      	strb	r2, [r3, #1]
	TxData_modbus_01[2] = RxData_modbus_01[2];   // Start Addr HIGH Byte
 80057d2:	4b0c      	ldr	r3, [pc, #48]	@ (8005804 <writeMultiCoils+0x160>)
 80057d4:	789a      	ldrb	r2, [r3, #2]
 80057d6:	4b0d      	ldr	r3, [pc, #52]	@ (800580c <writeMultiCoils+0x168>)
 80057d8:	709a      	strb	r2, [r3, #2]
	TxData_modbus_01[3] = RxData_modbus_01[3];   // Start Addr LOW Byte
 80057da:	4b0a      	ldr	r3, [pc, #40]	@ (8005804 <writeMultiCoils+0x160>)
 80057dc:	78da      	ldrb	r2, [r3, #3]
 80057de:	4b0b      	ldr	r3, [pc, #44]	@ (800580c <writeMultiCoils+0x168>)
 80057e0:	70da      	strb	r2, [r3, #3]
	TxData_modbus_01[4] = RxData_modbus_01[4];   // num of coils HIGH Byte
 80057e2:	4b08      	ldr	r3, [pc, #32]	@ (8005804 <writeMultiCoils+0x160>)
 80057e4:	791a      	ldrb	r2, [r3, #4]
 80057e6:	4b09      	ldr	r3, [pc, #36]	@ (800580c <writeMultiCoils+0x168>)
 80057e8:	711a      	strb	r2, [r3, #4]
	TxData_modbus_01[5] = RxData_modbus_01[5];   // num of coils LOW  Byte
 80057ea:	4b06      	ldr	r3, [pc, #24]	@ (8005804 <writeMultiCoils+0x160>)
 80057ec:	795a      	ldrb	r2, [r3, #5]
 80057ee:	4b07      	ldr	r3, [pc, #28]	@ (800580c <writeMultiCoils+0x168>)
 80057f0:	715a      	strb	r2, [r3, #5]

	sendData(TxData_modbus_01, 6);  // send data... CRC will be calculated in the function itself
 80057f2:	2106      	movs	r1, #6
 80057f4:	4805      	ldr	r0, [pc, #20]	@ (800580c <writeMultiCoils+0x168>)
 80057f6:	f7ff fb8b 	bl	8004f10 <sendData>
	return 1;   // success
 80057fa:	2301      	movs	r3, #1
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3720      	adds	r7, #32
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}
 8005804:	20001298 	.word	0x20001298
 8005808:	20000978 	.word	0x20000978
 800580c:	20001398 	.word	0x20001398

08005810 <crc16>:
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42,
    0x43, 0x83, 0x41, 0x81, 0x80, 0x40
};

uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 8005810:	b480      	push	{r7}
 8005812:	b085      	sub	sp, #20
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
 8005818:	460b      	mov	r3, r1
 800581a:	807b      	strh	r3, [r7, #2]
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 800581c:	23ff      	movs	r3, #255	@ 0xff
 800581e:	73fb      	strb	r3, [r7, #15]
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 8005820:	23ff      	movs	r3, #255	@ 0xff
 8005822:	73bb      	strb	r3, [r7, #14]
    unsigned int i; /* will index into CRC lookup */

    /* pass through message buffer */
    while (buffer_length--) {
 8005824:	e013      	b.n	800584e <crc16+0x3e>
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	1c5a      	adds	r2, r3, #1
 800582a:	607a      	str	r2, [r7, #4]
 800582c:	781a      	ldrb	r2, [r3, #0]
 800582e:	7bbb      	ldrb	r3, [r7, #14]
 8005830:	4053      	eors	r3, r2
 8005832:	b2db      	uxtb	r3, r3
 8005834:	60bb      	str	r3, [r7, #8]
        crc_lo = crc_hi ^ table_crc_hi[i];
 8005836:	4a0f      	ldr	r2, [pc, #60]	@ (8005874 <crc16+0x64>)
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	4413      	add	r3, r2
 800583c:	781a      	ldrb	r2, [r3, #0]
 800583e:	7bfb      	ldrb	r3, [r7, #15]
 8005840:	4053      	eors	r3, r2
 8005842:	73bb      	strb	r3, [r7, #14]
        crc_hi = table_crc_lo[i];
 8005844:	4a0c      	ldr	r2, [pc, #48]	@ (8005878 <crc16+0x68>)
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	4413      	add	r3, r2
 800584a:	781b      	ldrb	r3, [r3, #0]
 800584c:	73fb      	strb	r3, [r7, #15]
    while (buffer_length--) {
 800584e:	887b      	ldrh	r3, [r7, #2]
 8005850:	1e5a      	subs	r2, r3, #1
 8005852:	807a      	strh	r2, [r7, #2]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d1e6      	bne.n	8005826 <crc16+0x16>
    }

    return (crc_hi << 8 | crc_lo);
 8005858:	7bfb      	ldrb	r3, [r7, #15]
 800585a:	021b      	lsls	r3, r3, #8
 800585c:	b21a      	sxth	r2, r3
 800585e:	7bbb      	ldrb	r3, [r7, #14]
 8005860:	b21b      	sxth	r3, r3
 8005862:	4313      	orrs	r3, r2
 8005864:	b21b      	sxth	r3, r3
 8005866:	b29b      	uxth	r3, r3
}
 8005868:	4618      	mov	r0, r3
 800586a:	3714      	adds	r7, #20
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr
 8005874:	0800d600 	.word	0x0800d600
 8005878:	0800d700 	.word	0x0800d700

0800587c <RTC_Init>:
static int BCD2DEC(uint8_t val) {
    return (int)((val / 16 * 10) + (val % 16));
}

void RTC_Init(void)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b086      	sub	sp, #24
 8005880:	af04      	add	r7, sp, #16
    uint8_t ctrl;

    // Step 1: Clear oscillator start bit first
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 8005882:	f04f 33ff 	mov.w	r3, #4294967295
 8005886:	9302      	str	r3, [sp, #8]
 8005888:	2301      	movs	r3, #1
 800588a:	9301      	str	r3, [sp, #4]
 800588c:	1dfb      	adds	r3, r7, #7
 800588e:	9300      	str	r3, [sp, #0]
 8005890:	2301      	movs	r3, #1
 8005892:	2200      	movs	r2, #0
 8005894:	21df      	movs	r1, #223	@ 0xdf
 8005896:	4848      	ldr	r0, [pc, #288]	@ (80059b8 <RTC_Init+0x13c>)
 8005898:	f003 f810 	bl	80088bc <HAL_I2C_Mem_Read>
    ctrl &= ~MCP7940N_ST;
 800589c:	79fb      	ldrb	r3, [r7, #7]
 800589e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 80058a6:	f04f 33ff 	mov.w	r3, #4294967295
 80058aa:	9302      	str	r3, [sp, #8]
 80058ac:	2301      	movs	r3, #1
 80058ae:	9301      	str	r3, [sp, #4]
 80058b0:	1dfb      	adds	r3, r7, #7
 80058b2:	9300      	str	r3, [sp, #0]
 80058b4:	2301      	movs	r3, #1
 80058b6:	2200      	movs	r2, #0
 80058b8:	21df      	movs	r1, #223	@ 0xdf
 80058ba:	483f      	ldr	r0, [pc, #252]	@ (80059b8 <RTC_Init+0x13c>)
 80058bc:	f002 ff04 	bl	80086c8 <HAL_I2C_Mem_Write>
    HAL_Delay(10);  // Wait for oscillator to stop
 80058c0:	200a      	movs	r0, #10
 80058c2:	f001 fec9 	bl	8007658 <HAL_Delay>

    // Step 2: Enable battery backup
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 80058c6:	f04f 33ff 	mov.w	r3, #4294967295
 80058ca:	9302      	str	r3, [sp, #8]
 80058cc:	2301      	movs	r3, #1
 80058ce:	9301      	str	r3, [sp, #4]
 80058d0:	1dfb      	adds	r3, r7, #7
 80058d2:	9300      	str	r3, [sp, #0]
 80058d4:	2301      	movs	r3, #1
 80058d6:	2203      	movs	r2, #3
 80058d8:	21df      	movs	r1, #223	@ 0xdf
 80058da:	4837      	ldr	r0, [pc, #220]	@ (80059b8 <RTC_Init+0x13c>)
 80058dc:	f002 ffee 	bl	80088bc <HAL_I2C_Mem_Read>
    ctrl |= MCP7940N_VBATEN;
 80058e0:	79fb      	ldrb	r3, [r7, #7]
 80058e2:	f043 0308 	orr.w	r3, r3, #8
 80058e6:	b2db      	uxtb	r3, r3
 80058e8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 80058ea:	f04f 33ff 	mov.w	r3, #4294967295
 80058ee:	9302      	str	r3, [sp, #8]
 80058f0:	2301      	movs	r3, #1
 80058f2:	9301      	str	r3, [sp, #4]
 80058f4:	1dfb      	adds	r3, r7, #7
 80058f6:	9300      	str	r3, [sp, #0]
 80058f8:	2301      	movs	r3, #1
 80058fa:	2203      	movs	r2, #3
 80058fc:	21df      	movs	r1, #223	@ 0xdf
 80058fe:	482e      	ldr	r0, [pc, #184]	@ (80059b8 <RTC_Init+0x13c>)
 8005900:	f002 fee2 	bl	80086c8 <HAL_I2C_Mem_Write>

    // Step 3: Start oscillator
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 8005904:	f04f 33ff 	mov.w	r3, #4294967295
 8005908:	9302      	str	r3, [sp, #8]
 800590a:	2301      	movs	r3, #1
 800590c:	9301      	str	r3, [sp, #4]
 800590e:	1dfb      	adds	r3, r7, #7
 8005910:	9300      	str	r3, [sp, #0]
 8005912:	2301      	movs	r3, #1
 8005914:	2200      	movs	r2, #0
 8005916:	21df      	movs	r1, #223	@ 0xdf
 8005918:	4827      	ldr	r0, [pc, #156]	@ (80059b8 <RTC_Init+0x13c>)
 800591a:	f002 ffcf 	bl	80088bc <HAL_I2C_Mem_Read>
    ctrl |= MCP7940N_ST;
 800591e:	79fb      	ldrb	r3, [r7, #7]
 8005920:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005924:	b2db      	uxtb	r3, r3
 8005926:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 8005928:	f04f 33ff 	mov.w	r3, #4294967295
 800592c:	9302      	str	r3, [sp, #8]
 800592e:	2301      	movs	r3, #1
 8005930:	9301      	str	r3, [sp, #4]
 8005932:	1dfb      	adds	r3, r7, #7
 8005934:	9300      	str	r3, [sp, #0]
 8005936:	2301      	movs	r3, #1
 8005938:	2200      	movs	r2, #0
 800593a:	21df      	movs	r1, #223	@ 0xdf
 800593c:	481e      	ldr	r0, [pc, #120]	@ (80059b8 <RTC_Init+0x13c>)
 800593e:	f002 fec3 	bl	80086c8 <HAL_I2C_Mem_Write>

    // Step 4: Wait for oscillator to start running
    do {
        HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 8005942:	f04f 33ff 	mov.w	r3, #4294967295
 8005946:	9302      	str	r3, [sp, #8]
 8005948:	2301      	movs	r3, #1
 800594a:	9301      	str	r3, [sp, #4]
 800594c:	1dfb      	adds	r3, r7, #7
 800594e:	9300      	str	r3, [sp, #0]
 8005950:	2301      	movs	r3, #1
 8005952:	2203      	movs	r2, #3
 8005954:	21df      	movs	r1, #223	@ 0xdf
 8005956:	4818      	ldr	r0, [pc, #96]	@ (80059b8 <RTC_Init+0x13c>)
 8005958:	f002 ffb0 	bl	80088bc <HAL_I2C_Mem_Read>
    } while(!(ctrl & MCP7940N_OSCON));
 800595c:	79fb      	ldrb	r3, [r7, #7]
 800595e:	f003 0320 	and.w	r3, r3, #32
 8005962:	2b00      	cmp	r3, #0
 8005964:	d0ed      	beq.n	8005942 <RTC_Init+0xc6>

    // Step 5: Clear power fail flag if set
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 8005966:	f04f 33ff 	mov.w	r3, #4294967295
 800596a:	9302      	str	r3, [sp, #8]
 800596c:	2301      	movs	r3, #1
 800596e:	9301      	str	r3, [sp, #4]
 8005970:	1dfb      	adds	r3, r7, #7
 8005972:	9300      	str	r3, [sp, #0]
 8005974:	2301      	movs	r3, #1
 8005976:	2203      	movs	r2, #3
 8005978:	21df      	movs	r1, #223	@ 0xdf
 800597a:	480f      	ldr	r0, [pc, #60]	@ (80059b8 <RTC_Init+0x13c>)
 800597c:	f002 ff9e 	bl	80088bc <HAL_I2C_Mem_Read>
    if(ctrl & MCP7940N_PWRFAIL) {
 8005980:	79fb      	ldrb	r3, [r7, #7]
 8005982:	f003 0310 	and.w	r3, r3, #16
 8005986:	2b00      	cmp	r3, #0
 8005988:	d011      	beq.n	80059ae <RTC_Init+0x132>
        ctrl &= ~MCP7940N_PWRFAIL;
 800598a:	79fb      	ldrb	r3, [r7, #7]
 800598c:	f023 0310 	bic.w	r3, r3, #16
 8005990:	b2db      	uxtb	r3, r3
 8005992:	71fb      	strb	r3, [r7, #7]
        HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 8005994:	f04f 33ff 	mov.w	r3, #4294967295
 8005998:	9302      	str	r3, [sp, #8]
 800599a:	2301      	movs	r3, #1
 800599c:	9301      	str	r3, [sp, #4]
 800599e:	1dfb      	adds	r3, r7, #7
 80059a0:	9300      	str	r3, [sp, #0]
 80059a2:	2301      	movs	r3, #1
 80059a4:	2203      	movs	r2, #3
 80059a6:	21df      	movs	r1, #223	@ 0xdf
 80059a8:	4803      	ldr	r0, [pc, #12]	@ (80059b8 <RTC_Init+0x13c>)
 80059aa:	f002 fe8d 	bl	80086c8 <HAL_I2C_Mem_Write>
    }
}
 80059ae:	bf00      	nop
 80059b0:	3708      	adds	r7, #8
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
 80059b6:	bf00      	nop
 80059b8:	20001850 	.word	0x20001850

080059bc <tester_setup>:
extern UART_HandleTypeDef huart1;



void tester_setup(void)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b084      	sub	sp, #16
 80059c0:	af00      	add	r7, sp, #0
	if(RxData_modbus_01[0]=7)
 80059c2:	4b58      	ldr	r3, [pc, #352]	@ (8005b24 <tester_setup+0x168>)
 80059c4:	2207      	movs	r2, #7
 80059c6:	701a      	strb	r2, [r3, #0]

	{
		if(RxData_modbus_01[1]=0x3)
 80059c8:	4b56      	ldr	r3, [pc, #344]	@ (8005b24 <tester_setup+0x168>)
 80059ca:	2203      	movs	r2, #3
 80059cc:	705a      	strb	r2, [r3, #1]

		{

				uint8_t number_of_cells_and_temps	 = 		RxData_modbus_01[1];
 80059ce:	4b55      	ldr	r3, [pc, #340]	@ (8005b24 <tester_setup+0x168>)
 80059d0:	785b      	ldrb	r3, [r3, #1]
 80059d2:	73bb      	strb	r3, [r7, #14]
				uint8_t number_of_status			 =  	RxData_modbus_01[2];
 80059d4:	4b53      	ldr	r3, [pc, #332]	@ (8005b24 <tester_setup+0x168>)
 80059d6:	789b      	ldrb	r3, [r3, #2]
 80059d8:	737b      	strb	r3, [r7, #13]
				uint8_t commnd						 = 		RxData_modbus_01[3];
 80059da:	4b52      	ldr	r3, [pc, #328]	@ (8005b24 <tester_setup+0x168>)
 80059dc:	78db      	ldrb	r3, [r3, #3]
 80059de:	733b      	strb	r3, [r7, #12]

				uint8_t id_LED 						 = 		RxData_modbus_01[6];
 80059e0:	4b50      	ldr	r3, [pc, #320]	@ (8005b24 <tester_setup+0x168>)
 80059e2:	799b      	ldrb	r3, [r3, #6]
 80059e4:	72fb      	strb	r3, [r7, #11]
				uint8_t LED_State					 = 		RxData_modbus_01[7];
 80059e6:	4b4f      	ldr	r3, [pc, #316]	@ (8005b24 <tester_setup+0x168>)
 80059e8:	79db      	ldrb	r3, [r3, #7]
 80059ea:	72bb      	strb	r3, [r7, #10]
				uint8_t time 						 = 		RxData_modbus_01[8];
 80059ec:	4b4d      	ldr	r3, [pc, #308]	@ (8005b24 <tester_setup+0x168>)
 80059ee:	7a1b      	ldrb	r3, [r3, #8]
 80059f0:	727b      	strb	r3, [r7, #9]
				uint8_t temp_set 		    		 = 		RxData_modbus_01[9];
 80059f2:	4b4c      	ldr	r3, [pc, #304]	@ (8005b24 <tester_setup+0x168>)
 80059f4:	7a5b      	ldrb	r3, [r3, #9]
 80059f6:	723b      	strb	r3, [r7, #8]
				uint8_t temp_get					 = 		RxData_modbus_01[10];
 80059f8:	4b4a      	ldr	r3, [pc, #296]	@ (8005b24 <tester_setup+0x168>)
 80059fa:	7a9b      	ldrb	r3, [r3, #10]
 80059fc:	71fb      	strb	r3, [r7, #7]
				uint8_t iso_spi_reading_cell 		= 		RxData_modbus_01[11];
 80059fe:	4b49      	ldr	r3, [pc, #292]	@ (8005b24 <tester_setup+0x168>)
 8005a00:	7adb      	ldrb	r3, [r3, #11]
 8005a02:	71bb      	strb	r3, [r7, #6]





					switch (RxData_modbus_01[2])
 8005a04:	4b47      	ldr	r3, [pc, #284]	@ (8005b24 <tester_setup+0x168>)
 8005a06:	789b      	ldrb	r3, [r3, #2]
 8005a08:	3b01      	subs	r3, #1
 8005a0a:	2b11      	cmp	r3, #17
 8005a0c:	f200 8086 	bhi.w	8005b1c <tester_setup+0x160>
 8005a10:	a201      	add	r2, pc, #4	@ (adr r2, 8005a18 <tester_setup+0x5c>)
 8005a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a16:	bf00      	nop
 8005a18:	08005a61 	.word	0x08005a61
 8005a1c:	08005ae5 	.word	0x08005ae5
 8005a20:	08005afb 	.word	0x08005afb
 8005a24:	08005b05 	.word	0x08005b05
 8005a28:	08005b1b 	.word	0x08005b1b
 8005a2c:	08005b1b 	.word	0x08005b1b
 8005a30:	08005b1b 	.word	0x08005b1b
 8005a34:	08005b1b 	.word	0x08005b1b
 8005a38:	08005b1b 	.word	0x08005b1b
 8005a3c:	08005b1d 	.word	0x08005b1d
 8005a40:	08005b1d 	.word	0x08005b1d
 8005a44:	08005b1d 	.word	0x08005b1d
 8005a48:	08005b1d 	.word	0x08005b1d
 8005a4c:	08005b1d 	.word	0x08005b1d
 8005a50:	08005b1d 	.word	0x08005b1d
 8005a54:	08005b1b 	.word	0x08005b1b
 8005a58:	08005b1b 	.word	0x08005b1b
 8005a5c:	08005b1b 	.word	0x08005b1b
					{
						case 0x01:

							uint8_t id 							 = 		RxData_modbus_01[3];
 8005a60:	4b30      	ldr	r3, [pc, #192]	@ (8005b24 <tester_setup+0x168>)
 8005a62:	78db      	ldrb	r3, [r3, #3]
 8005a64:	717b      	strb	r3, [r7, #5]
							uint8_t volt 						 = 		RxData_modbus_01[4];
 8005a66:	4b2f      	ldr	r3, [pc, #188]	@ (8005b24 <tester_setup+0x168>)
 8005a68:	791b      	ldrb	r3, [r3, #4]
 8005a6a:	73fb      	strb	r3, [r7, #15]

							switch (RxData_modbus_01[4])
 8005a6c:	4b2d      	ldr	r3, [pc, #180]	@ (8005b24 <tester_setup+0x168>)
 8005a6e:	791b      	ldrb	r3, [r3, #4]
 8005a70:	3b01      	subs	r3, #1
 8005a72:	2b07      	cmp	r3, #7
 8005a74:	d82a      	bhi.n	8005acc <tester_setup+0x110>
 8005a76:	a201      	add	r2, pc, #4	@ (adr r2, 8005a7c <tester_setup+0xc0>)
 8005a78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a7c:	08005a9d 	.word	0x08005a9d
 8005a80:	08005aa3 	.word	0x08005aa3
 8005a84:	08005aa9 	.word	0x08005aa9
 8005a88:	08005aaf 	.word	0x08005aaf
 8005a8c:	08005ab5 	.word	0x08005ab5
 8005a90:	08005abb 	.word	0x08005abb
 8005a94:	08005ac1 	.word	0x08005ac1
 8005a98:	08005ac7 	.word	0x08005ac7
							{
								case 0x01:
									volt = 2.0;
 8005a9c:	2302      	movs	r3, #2
 8005a9e:	73fb      	strb	r3, [r7, #15]
									break;
 8005aa0:	e014      	b.n	8005acc <tester_setup+0x110>

								case 0x02:
									volt = 2.5;
 8005aa2:	2302      	movs	r3, #2
 8005aa4:	73fb      	strb	r3, [r7, #15]
									break;
 8005aa6:	e011      	b.n	8005acc <tester_setup+0x110>

								case 0x03:
									volt = 2.8;
 8005aa8:	2302      	movs	r3, #2
 8005aaa:	73fb      	strb	r3, [r7, #15]
									break;
 8005aac:	e00e      	b.n	8005acc <tester_setup+0x110>

								case 0x04:
									volt = 3.3;
 8005aae:	2303      	movs	r3, #3
 8005ab0:	73fb      	strb	r3, [r7, #15]
									break;
 8005ab2:	e00b      	b.n	8005acc <tester_setup+0x110>

								case 0x05:
									volt = 3.4;
 8005ab4:	2303      	movs	r3, #3
 8005ab6:	73fb      	strb	r3, [r7, #15]
									break;
 8005ab8:	e008      	b.n	8005acc <tester_setup+0x110>

								case 0x06:
									volt = 3.6;
 8005aba:	2303      	movs	r3, #3
 8005abc:	73fb      	strb	r3, [r7, #15]
									break;
 8005abe:	e005      	b.n	8005acc <tester_setup+0x110>

								case 0x07:
									volt = 4.0;
 8005ac0:	2304      	movs	r3, #4
 8005ac2:	73fb      	strb	r3, [r7, #15]
									break;
 8005ac4:	e002      	b.n	8005acc <tester_setup+0x110>

								case 0x08:
									volt = 4.2;
 8005ac6:	2304      	movs	r3, #4
 8005ac8:	73fb      	strb	r3, [r7, #15]
									break;
 8005aca:	bf00      	nop
							}

							Set_Output_Voltage(id, volt);
 8005acc:	7bfb      	ldrb	r3, [r7, #15]
 8005ace:	ee07 3a90 	vmov	s15, r3
 8005ad2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ad6:	797b      	ldrb	r3, [r7, #5]
 8005ad8:	eeb0 0a67 	vmov.f32	s0, s15
 8005adc:	4618      	mov	r0, r3
 8005ade:	f7fe fa8d 	bl	8003ffc <Set_Output_Voltage>
							break;
 8005ae2:	e01b      	b.n	8005b1c <tester_setup+0x160>

						case 0x02:



							Set_LED_status(id_LED, LED_State);
 8005ae4:	7aba      	ldrb	r2, [r7, #10]
 8005ae6:	7afb      	ldrb	r3, [r7, #11]
 8005ae8:	4611      	mov	r1, r2
 8005aea:	4618      	mov	r0, r3
 8005aec:	f7fe faf4 	bl	80040d8 <Set_LED_status>
							HAL_Delay(1000);
 8005af0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005af4:	f001 fdb0 	bl	8007658 <HAL_Delay>
							break;
 8005af8:	e010      	b.n	8005b1c <tester_setup+0x160>
						case 0x03:
							HAL_Delay(time);
 8005afa:	7a7b      	ldrb	r3, [r7, #9]
 8005afc:	4618      	mov	r0, r3
 8005afe:	f001 fdab 	bl	8007658 <HAL_Delay>
							break;
 8005b02:	e00b      	b.n	8005b1c <tester_setup+0x160>
						case 0x04:
							Get_INA_Voltage(&cell_configs[id]);
 8005b04:	797a      	ldrb	r2, [r7, #5]
 8005b06:	4613      	mov	r3, r2
 8005b08:	005b      	lsls	r3, r3, #1
 8005b0a:	4413      	add	r3, r2
 8005b0c:	009b      	lsls	r3, r3, #2
 8005b0e:	4a06      	ldr	r2, [pc, #24]	@ (8005b28 <tester_setup+0x16c>)
 8005b10:	4413      	add	r3, r2
 8005b12:	4618      	mov	r0, r3
 8005b14:	f000 f8c2 	bl	8005c9c <Get_INA_Voltage>
							break;
 8005b18:	e000      	b.n	8005b1c <tester_setup+0x160>
						case 0x05:
		//                    Get_INA_TEMP(&cell_configs[id]);
							break;
 8005b1a:	bf00      	nop
	}

	else
	{}

}
 8005b1c:	bf00      	nop
 8005b1e:	3710      	adds	r7, #16
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}
 8005b24:	20001298 	.word	0x20001298
 8005b28:	0800d800 	.word	0x0800d800

08005b2c <init_ina229_devices>:



void init_ina229_devices(void) {
 8005b2c:	b480      	push	{r7}
 8005b2e:	af00      	add	r7, sp, #0
    ina229_devices[0] = INA229_0;
 8005b30:	4b36      	ldr	r3, [pc, #216]	@ (8005c0c <init_ina229_devices+0xe0>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a36      	ldr	r2, [pc, #216]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005b36:	6013      	str	r3, [r2, #0]
    ina229_devices[1] = INA229_1;
 8005b38:	4b36      	ldr	r3, [pc, #216]	@ (8005c14 <init_ina229_devices+0xe8>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a34      	ldr	r2, [pc, #208]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005b3e:	6053      	str	r3, [r2, #4]
    ina229_devices[2] = INA229_2;
 8005b40:	4b35      	ldr	r3, [pc, #212]	@ (8005c18 <init_ina229_devices+0xec>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4a32      	ldr	r2, [pc, #200]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005b46:	6093      	str	r3, [r2, #8]
    ina229_devices[3] = INA229_3;
 8005b48:	4b34      	ldr	r3, [pc, #208]	@ (8005c1c <init_ina229_devices+0xf0>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a30      	ldr	r2, [pc, #192]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005b4e:	60d3      	str	r3, [r2, #12]
    ina229_devices[4] = INA229_4;
 8005b50:	4b33      	ldr	r3, [pc, #204]	@ (8005c20 <init_ina229_devices+0xf4>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a2e      	ldr	r2, [pc, #184]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005b56:	6113      	str	r3, [r2, #16]
    ina229_devices[5] = INA229_5;
 8005b58:	4b32      	ldr	r3, [pc, #200]	@ (8005c24 <init_ina229_devices+0xf8>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a2c      	ldr	r2, [pc, #176]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005b5e:	6153      	str	r3, [r2, #20]
    ina229_devices[6] = INA229_6;
 8005b60:	4b31      	ldr	r3, [pc, #196]	@ (8005c28 <init_ina229_devices+0xfc>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a2a      	ldr	r2, [pc, #168]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005b66:	6193      	str	r3, [r2, #24]
    ina229_devices[7] = INA229_7;
 8005b68:	4b30      	ldr	r3, [pc, #192]	@ (8005c2c <init_ina229_devices+0x100>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4a28      	ldr	r2, [pc, #160]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005b6e:	61d3      	str	r3, [r2, #28]
    ina229_devices[8] = INA229_8;
 8005b70:	4b2f      	ldr	r3, [pc, #188]	@ (8005c30 <init_ina229_devices+0x104>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a26      	ldr	r2, [pc, #152]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005b76:	6213      	str	r3, [r2, #32]
    ina229_devices[9] = INA229_9;
 8005b78:	4b2e      	ldr	r3, [pc, #184]	@ (8005c34 <init_ina229_devices+0x108>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a24      	ldr	r2, [pc, #144]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005b7e:	6253      	str	r3, [r2, #36]	@ 0x24
    ina229_devices[10] = INA229_10;
 8005b80:	4b2d      	ldr	r3, [pc, #180]	@ (8005c38 <init_ina229_devices+0x10c>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a22      	ldr	r2, [pc, #136]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005b86:	6293      	str	r3, [r2, #40]	@ 0x28
    ina229_devices[11] = INA229_11;
 8005b88:	4b2c      	ldr	r3, [pc, #176]	@ (8005c3c <init_ina229_devices+0x110>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a20      	ldr	r2, [pc, #128]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005b8e:	62d3      	str	r3, [r2, #44]	@ 0x2c
    ina229_devices[12] = INA229_12;
 8005b90:	4b2b      	ldr	r3, [pc, #172]	@ (8005c40 <init_ina229_devices+0x114>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a1e      	ldr	r2, [pc, #120]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005b96:	6313      	str	r3, [r2, #48]	@ 0x30
    ina229_devices[13] = INA229_13;
 8005b98:	4b2a      	ldr	r3, [pc, #168]	@ (8005c44 <init_ina229_devices+0x118>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a1c      	ldr	r2, [pc, #112]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005b9e:	6353      	str	r3, [r2, #52]	@ 0x34
    ina229_devices[14] = INA229_14;
 8005ba0:	4b29      	ldr	r3, [pc, #164]	@ (8005c48 <init_ina229_devices+0x11c>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a1a      	ldr	r2, [pc, #104]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005ba6:	6393      	str	r3, [r2, #56]	@ 0x38
    ina229_devices[15] = INA229_15;
 8005ba8:	4b28      	ldr	r3, [pc, #160]	@ (8005c4c <init_ina229_devices+0x120>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a18      	ldr	r2, [pc, #96]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005bae:	63d3      	str	r3, [r2, #60]	@ 0x3c
    ina229_devices[16] = INA229_16;
 8005bb0:	4b27      	ldr	r3, [pc, #156]	@ (8005c50 <init_ina229_devices+0x124>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a16      	ldr	r2, [pc, #88]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005bb6:	6413      	str	r3, [r2, #64]	@ 0x40
    ina229_devices[17] = INA229_17;
 8005bb8:	4b26      	ldr	r3, [pc, #152]	@ (8005c54 <init_ina229_devices+0x128>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4a14      	ldr	r2, [pc, #80]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005bbe:	6453      	str	r3, [r2, #68]	@ 0x44
    ina229_devices[18] = INA229_18;
 8005bc0:	4b25      	ldr	r3, [pc, #148]	@ (8005c58 <init_ina229_devices+0x12c>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a12      	ldr	r2, [pc, #72]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005bc6:	6493      	str	r3, [r2, #72]	@ 0x48
    ina229_devices[19] = INA229_19;
 8005bc8:	4b24      	ldr	r3, [pc, #144]	@ (8005c5c <init_ina229_devices+0x130>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a10      	ldr	r2, [pc, #64]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005bce:	64d3      	str	r3, [r2, #76]	@ 0x4c
    ina229_devices[20] = INA229_20;
 8005bd0:	4b23      	ldr	r3, [pc, #140]	@ (8005c60 <init_ina229_devices+0x134>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a0e      	ldr	r2, [pc, #56]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005bd6:	6513      	str	r3, [r2, #80]	@ 0x50
    ina229_devices[21] = INA229_21;
 8005bd8:	4b22      	ldr	r3, [pc, #136]	@ (8005c64 <init_ina229_devices+0x138>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a0c      	ldr	r2, [pc, #48]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005bde:	6553      	str	r3, [r2, #84]	@ 0x54
    ina229_devices[22] = INA229_22;
 8005be0:	4b21      	ldr	r3, [pc, #132]	@ (8005c68 <init_ina229_devices+0x13c>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a0a      	ldr	r2, [pc, #40]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005be6:	6593      	str	r3, [r2, #88]	@ 0x58
    ina229_devices[23] = INA229_23;
 8005be8:	4b20      	ldr	r3, [pc, #128]	@ (8005c6c <init_ina229_devices+0x140>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a08      	ldr	r2, [pc, #32]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005bee:	65d3      	str	r3, [r2, #92]	@ 0x5c
    ina229_devices[24] = INA229_24;
 8005bf0:	4b1f      	ldr	r3, [pc, #124]	@ (8005c70 <init_ina229_devices+0x144>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a06      	ldr	r2, [pc, #24]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005bf6:	6613      	str	r3, [r2, #96]	@ 0x60
    ina229_devices[25] = INA229_25;
 8005bf8:	4b1e      	ldr	r3, [pc, #120]	@ (8005c74 <init_ina229_devices+0x148>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a04      	ldr	r2, [pc, #16]	@ (8005c10 <init_ina229_devices+0xe4>)
 8005bfe:	6653      	str	r3, [r2, #100]	@ 0x64
}
 8005c00:	bf00      	nop
 8005c02:	46bd      	mov	sp, r7
 8005c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c08:	4770      	bx	lr
 8005c0a:	bf00      	nop
 8005c0c:	0800d118 	.word	0x0800d118
 8005c10:	20001798 	.word	0x20001798
 8005c14:	0800d11c 	.word	0x0800d11c
 8005c18:	0800d120 	.word	0x0800d120
 8005c1c:	0800d124 	.word	0x0800d124
 8005c20:	0800d128 	.word	0x0800d128
 8005c24:	0800d12c 	.word	0x0800d12c
 8005c28:	0800d130 	.word	0x0800d130
 8005c2c:	0800d134 	.word	0x0800d134
 8005c30:	0800d138 	.word	0x0800d138
 8005c34:	0800d13c 	.word	0x0800d13c
 8005c38:	0800d140 	.word	0x0800d140
 8005c3c:	0800d144 	.word	0x0800d144
 8005c40:	0800d148 	.word	0x0800d148
 8005c44:	0800d14c 	.word	0x0800d14c
 8005c48:	0800d150 	.word	0x0800d150
 8005c4c:	0800d154 	.word	0x0800d154
 8005c50:	0800d158 	.word	0x0800d158
 8005c54:	0800d15c 	.word	0x0800d15c
 8005c58:	0800d160 	.word	0x0800d160
 8005c5c:	0800d164 	.word	0x0800d164
 8005c60:	0800d168 	.word	0x0800d168
 8005c64:	0800d16c 	.word	0x0800d16c
 8005c68:	0800d170 	.word	0x0800d170
 8005c6c:	0800d174 	.word	0x0800d174
 8005c70:	0800d178 	.word	0x0800d178
 8005c74:	0800d17c 	.word	0x0800d17c

08005c78 <get_ina_handle>:

};


// Helper function to get INA handle from index
static INA229_Handle get_ina_handle(uint8_t index) {
 8005c78:	b480      	push	{r7}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	4603      	mov	r3, r0
 8005c80:	71fb      	strb	r3, [r7, #7]
    return INA229_0 + index;  // Assuming INA handles are sequential
 8005c82:	4b05      	ldr	r3, [pc, #20]	@ (8005c98 <get_ina_handle+0x20>)
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	79fb      	ldrb	r3, [r7, #7]
 8005c88:	015b      	lsls	r3, r3, #5
 8005c8a:	4413      	add	r3, r2
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	370c      	adds	r7, #12
 8005c90:	46bd      	mov	sp, r7
 8005c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c96:	4770      	bx	lr
 8005c98:	0800d118 	.word	0x0800d118

08005c9c <Get_INA_Voltage>:
    }
}


float Get_INA_Voltage(Cell_Config* cell)
{
 8005c9c:	b590      	push	{r4, r7, lr}
 8005c9e:	b085      	sub	sp, #20
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]

    // Get the actual handles from the configuration
    INA229_Handle ina = get_ina_handle(cell->ina_index);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	785b      	ldrb	r3, [r3, #1]
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f7ff ffe5 	bl	8005c78 <get_ina_handle>
 8005cae:	60f8      	str	r0, [r7, #12]

	Set_LED_status(cell->cell_id, OFF);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	781b      	ldrb	r3, [r3, #0]
 8005cb4:	2101      	movs	r1, #1
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f7fe fa0e 	bl	80040d8 <Set_LED_status>

    HAL_GPIO_WritePin(cell->gpio, cell->cs_pin, GPIO_PIN_RESET);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6858      	ldr	r0, [r3, #4]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	891b      	ldrh	r3, [r3, #8]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	4619      	mov	r1, r3
 8005cc8:	f002 fb6e 	bl	80083a8 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8005ccc:	2001      	movs	r0, #1
 8005cce:	f001 fcc3 	bl	8007658 <HAL_Delay>
    INA229_Readings[cell->ina_index].temperature_C = INA229_getDIETEMP_C(ina);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	785b      	ldrb	r3, [r3, #1]
 8005cd6:	461c      	mov	r4, r3
 8005cd8:	68f8      	ldr	r0, [r7, #12]
 8005cda:	f7fe fb1b 	bl	8004314 <INA229_getDIETEMP_C>
 8005cde:	eef0 7a40 	vmov.f32	s15, s0
 8005ce2:	4a12      	ldr	r2, [pc, #72]	@ (8005d2c <Get_INA_Voltage+0x90>)
 8005ce4:	0123      	lsls	r3, r4, #4
 8005ce6:	4413      	add	r3, r2
 8005ce8:	3308      	adds	r3, #8
 8005cea:	edc3 7a00 	vstr	s15, [r3]
    HAL_Delay(1);
 8005cee:	2001      	movs	r0, #1
 8005cf0:	f001 fcb2 	bl	8007658 <HAL_Delay>
    HAL_GPIO_WritePin(cell->gpio, cell->cs_pin, GPIO_PIN_SET);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6858      	ldr	r0, [r3, #4]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	891b      	ldrh	r3, [r3, #8]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	4619      	mov	r1, r3
 8005d00:	f002 fb52 	bl	80083a8 <HAL_GPIO_WritePin>

	Set_LED_status(cell->cell_id, ON);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	781b      	ldrb	r3, [r3, #0]
 8005d08:	2100      	movs	r1, #0
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f7fe f9e4 	bl	80040d8 <Set_LED_status>

	return INA229_Readings[cell->ina_index].voltage_V;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	785b      	ldrb	r3, [r3, #1]
 8005d14:	4a05      	ldr	r2, [pc, #20]	@ (8005d2c <Get_INA_Voltage+0x90>)
 8005d16:	011b      	lsls	r3, r3, #4
 8005d18:	4413      	add	r3, r2
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	ee07 3a90 	vmov	s15, r3
}
 8005d20:	eeb0 0a67 	vmov.f32	s0, s15
 8005d24:	3714      	adds	r7, #20
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bd90      	pop	{r4, r7, pc}
 8005d2a:	bf00      	nop
 8005d2c:	20000edc 	.word	0x20000edc

08005d30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005d30:	b590      	push	{r4, r7, lr}
 8005d32:	b08b      	sub	sp, #44	@ 0x2c
 8005d34:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005d36:	f001 fc1d 	bl	8007574 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005d3a:	f000 f91b 	bl	8005f74 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005d3e:	f000 fc85 	bl	800664c <MX_GPIO_Init>
  MX_SPI1_Init();
 8005d42:	f000 fab1 	bl	80062a8 <MX_SPI1_Init>
  MX_SPI2_Init();
 8005d46:	f000 fae5 	bl	8006314 <MX_SPI2_Init>
  MX_I2C2_Init();
 8005d4a:	f000 fa2d 	bl	80061a8 <MX_I2C2_Init>
  MX_I2C3_Init();
 8005d4e:	f000 fa6b 	bl	8006228 <MX_I2C3_Init>
  MX_SPI3_Init();
 8005d52:	f000 fb15 	bl	8006380 <MX_SPI3_Init>
  MX_SPI4_Init();
 8005d56:	f000 fb49 	bl	80063ec <MX_SPI4_Init>
  MX_CAN1_Init();
 8005d5a:	f000 f97b 	bl	8006054 <MX_CAN1_Init>
  MX_CAN2_Init();
 8005d5e:	f000 f9af 	bl	80060c0 <MX_CAN2_Init>
  MX_I2C1_Init();
 8005d62:	f000 f9e1 	bl	8006128 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8005d66:	f000 fbf3 	bl	8006550 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8005d6a:	f000 fc1b 	bl	80065a4 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8005d6e:	f000 fc43 	bl	80065f8 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 8005d72:	f006 f903 	bl	800bf7c <MX_FATFS_Init>
  MX_USART1_UART_Init();
 8005d76:	f000 fbc1 	bl	80064fc <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8005d7a:	f000 fb6d 	bl	8006458 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */



  RTC_Init();
 8005d7e:	f7ff fd7d 	bl	800587c <RTC_Init>
  LED_Init();		/* Reset all LEDs */
 8005d82:	f7fb f8ff 	bl	8000f84 <LED_Init>

  init_ina229_devices();
 8005d86:	f7ff fed1 	bl	8005b2c <init_ina229_devices>

  for (int i = 0; i < NUM_INA229; i++)
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	60fb      	str	r3, [r7, #12]
 8005d8e:	e00c      	b.n	8005daa <main+0x7a>
  { INA229_config(ina229_devices[i]); HAL_Delay(10); }
 8005d90:	4a62      	ldr	r2, [pc, #392]	@ (8005f1c <main+0x1ec>)
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f7fe fa05 	bl	80041a8 <INA229_config>
 8005d9e:	200a      	movs	r0, #10
 8005da0:	f001 fc5a 	bl	8007658 <HAL_Delay>
  for (int i = 0; i < NUM_INA229; i++)
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	3301      	adds	r3, #1
 8005da8:	60fb      	str	r3, [r7, #12]
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2b19      	cmp	r3, #25
 8005dae:	ddef      	ble.n	8005d90 <main+0x60>



  mcu_spiInit(0);
 8005db0:	2000      	movs	r0, #0
 8005db2:	f7fe fafb 	bl	80043ac <mcu_spiInit>
  HAL_Delay(10);
 8005db6:	200a      	movs	r0, #10
 8005db8:	f001 fc4e 	bl	8007658 <HAL_Delay>

  //init ltc ics

  //--------------------------------------------------------------//

	LTC6811_init_cfg(TOTAL_IC, BMS_IC);
 8005dbc:	4958      	ldr	r1, [pc, #352]	@ (8005f20 <main+0x1f0>)
 8005dbe:	2002      	movs	r0, #2
 8005dc0:	f7fe fba9 	bl	8004516 <LTC6811_init_cfg>
	uint8_t main_current_ic;
	for (main_current_ic = 0; main_current_ic < TOTAL_IC; main_current_ic++) {
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	72fb      	strb	r3, [r7, #11]
 8005dc8:	e018      	b.n	8005dfc <main+0xcc>
		LTC6811_set_cfgr(main_current_ic, BMS_IC, REF_ON, ADCOPT, GPIOBITS_A,
 8005dca:	4b56      	ldr	r3, [pc, #344]	@ (8005f24 <main+0x1f4>)
 8005dcc:	7819      	ldrb	r1, [r3, #0]
 8005dce:	4b56      	ldr	r3, [pc, #344]	@ (8005f28 <main+0x1f8>)
 8005dd0:	781c      	ldrb	r4, [r3, #0]
 8005dd2:	4b56      	ldr	r3, [pc, #344]	@ (8005f2c <main+0x1fc>)
 8005dd4:	881b      	ldrh	r3, [r3, #0]
 8005dd6:	4a56      	ldr	r2, [pc, #344]	@ (8005f30 <main+0x200>)
 8005dd8:	8812      	ldrh	r2, [r2, #0]
 8005dda:	7af8      	ldrb	r0, [r7, #11]
 8005ddc:	9204      	str	r2, [sp, #16]
 8005dde:	9303      	str	r3, [sp, #12]
 8005de0:	4b54      	ldr	r3, [pc, #336]	@ (8005f34 <main+0x204>)
 8005de2:	9302      	str	r3, [sp, #8]
 8005de4:	4b54      	ldr	r3, [pc, #336]	@ (8005f38 <main+0x208>)
 8005de6:	9301      	str	r3, [sp, #4]
 8005de8:	4b54      	ldr	r3, [pc, #336]	@ (8005f3c <main+0x20c>)
 8005dea:	9300      	str	r3, [sp, #0]
 8005dec:	4623      	mov	r3, r4
 8005dee:	460a      	mov	r2, r1
 8005df0:	494b      	ldr	r1, [pc, #300]	@ (8005f20 <main+0x1f0>)
 8005df2:	f7fe fb9f 	bl	8004534 <LTC6811_set_cfgr>
	for (main_current_ic = 0; main_current_ic < TOTAL_IC; main_current_ic++) {
 8005df6:	7afb      	ldrb	r3, [r7, #11]
 8005df8:	3301      	adds	r3, #1
 8005dfa:	72fb      	strb	r3, [r7, #11]
 8005dfc:	7afb      	ldrb	r3, [r7, #11]
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d9e3      	bls.n	8005dca <main+0x9a>
				DCCBITS_A, DCTOBITS, UV, OV);
	}
	LTC6811_wrcfg(TOTAL_IC, BMS_IC);
 8005e02:	4947      	ldr	r1, [pc, #284]	@ (8005f20 <main+0x1f0>)
 8005e04:	2002      	movs	r0, #2
 8005e06:	f7fe fb68 	bl	80044da <LTC6811_wrcfg>
	LTC6811_reset_crc_count(TOTAL_IC, BMS_IC);
 8005e0a:	4945      	ldr	r1, [pc, #276]	@ (8005f20 <main+0x1f0>)
 8005e0c:	2002      	movs	r0, #2
 8005e0e:	f7fe fb73 	bl	80044f8 <LTC6811_reset_crc_count>
	LTC6811_init_reg_limits(TOTAL_IC, BMS_IC);
 8005e12:	4943      	ldr	r1, [pc, #268]	@ (8005f20 <main+0x1f0>)
 8005e14:	2002      	movs	r0, #2
 8005e16:	f7fe fb07 	bl	8004428 <LTC6811_init_reg_limits>

  //--------------------------------------------------------------//

  /* Initialize the display module */
  Display_Init();
 8005e1a:	f7fb fee7 	bl	8001bec <Display_Init>

  /* Display the main title page */
  Display_MainTitlePage();
 8005e1e:	f7fb ff0d 	bl	8001c3c <Display_MainTitlePage>

  /* Initialize the expander at address 0x20 by configuring all its pins as outputs */
  Expander_InitAllDevices(&hi2c2);
 8005e22:	4847      	ldr	r0, [pc, #284]	@ (8005f40 <main+0x210>)
 8005e24:	f7fd fec2 	bl	8003bac <Expander_InitAllDevices>
  Expander_InitAllDevices(&hi2c3);
 8005e28:	4846      	ldr	r0, [pc, #280]	@ (8005f44 <main+0x214>)
 8005e2a:	f7fd febf 	bl	8003bac <Expander_InitAllDevices>

	HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData_modbus_01, 256);
 8005e2e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005e32:	4945      	ldr	r1, [pc, #276]	@ (8005f48 <main+0x218>)
 8005e34:	4845      	ldr	r0, [pc, #276]	@ (8005f4c <main+0x21c>)
 8005e36:	f005 f8f0 	bl	800b01a <HAL_UARTEx_ReceiveToIdle_IT>

	HAL_UARTEx_ReceiveToIdle_IT(&huart2, RxData_modbus_02, 256);
 8005e3a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005e3e:	4944      	ldr	r1, [pc, #272]	@ (8005f50 <main+0x220>)
 8005e40:	4844      	ldr	r0, [pc, #272]	@ (8005f54 <main+0x224>)
 8005e42:	f005 f8ea 	bl	800b01a <HAL_UARTEx_ReceiveToIdle_IT>

	HAL_UARTEx_ReceiveToIdle_IT(&huart3, RxData_modbus_03, 256);
 8005e46:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005e4a:	4943      	ldr	r1, [pc, #268]	@ (8005f58 <main+0x228>)
 8005e4c:	4843      	ldr	r0, [pc, #268]	@ (8005f5c <main+0x22c>)
 8005e4e:	f005 f8e4 	bl	800b01a <HAL_UARTEx_ReceiveToIdle_IT>

	HAL_UARTEx_ReceiveToIdle_IT(&huart6, RxData_modbus_04, 256);
 8005e52:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005e56:	4942      	ldr	r1, [pc, #264]	@ (8005f60 <main+0x230>)
 8005e58:	4842      	ldr	r0, [pc, #264]	@ (8005f64 <main+0x234>)
 8005e5a:	f005 f8de 	bl	800b01a <HAL_UARTEx_ReceiveToIdle_IT>

	HAL_TIM_Base_Start_IT(&htim1);
 8005e5e:	4842      	ldr	r0, [pc, #264]	@ (8005f68 <main+0x238>)
 8005e60:	f004 fcd8 	bl	800a814 <HAL_TIM_Base_Start_IT>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if (modebus_rx_flag  )
 8005e64:	4b41      	ldr	r3, [pc, #260]	@ (8005f6c <main+0x23c>)
 8005e66:	781b      	ldrb	r3, [r3, #0]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d00b      	beq.n	8005e84 <main+0x154>
	  {
//		  memset(Rx_Data, 0, sizeof(Rx_Data));

//		  sprintf(Tx_Data, "F103 %d", indx++);
//		    send_Data (Tx_Data);
		    HAL_Delay(500);
 8005e6c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005e70:	f001 fbf2 	bl	8007658 <HAL_Delay>
	        tester_setup();
 8005e74:	f7ff fda2 	bl	80059bc <tester_setup>
		  modebus_rx_flag = 0 ;
 8005e78:	4b3c      	ldr	r3, [pc, #240]	@ (8005f6c <main+0x23c>)
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	701a      	strb	r2, [r3, #0]

		  HAL_TIM_Base_Stop_IT(&htim1);
 8005e7e:	483a      	ldr	r0, [pc, #232]	@ (8005f68 <main+0x238>)
 8005e80:	f004 fd38 	bl	800a8f4 <HAL_TIM_Base_Stop_IT>

	  }



		  cell12_Temp_01_Set(resistance[0]);
 8005e84:	4b3a      	ldr	r3, [pc, #232]	@ (8005f70 <main+0x240>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	ee07 3a90 	vmov	s15, r3
 8005e8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005e90:	eeb0 0a67 	vmov.f32	s0, s15
 8005e94:	f7fb f9aa 	bl	80011ec <cell12_Temp_01_Set>
		  cell12_Temp_02_Set(resistance[1]);
 8005e98:	4b35      	ldr	r3, [pc, #212]	@ (8005f70 <main+0x240>)
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	ee07 3a90 	vmov	s15, r3
 8005ea0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005ea4:	eeb0 0a67 	vmov.f32	s0, s15
 8005ea8:	f7fb fa56 	bl	8001358 <cell12_Temp_02_Set>
		  cell12_Temp_03_Set(resistance[2]);
 8005eac:	4b30      	ldr	r3, [pc, #192]	@ (8005f70 <main+0x240>)
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	ee07 3a90 	vmov	s15, r3
 8005eb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005eb8:	eeb0 0a67 	vmov.f32	s0, s15
 8005ebc:	f7fb fb0c 	bl	80014d8 <cell12_Temp_03_Set>
		  cell11_Temp_01_Set(resistance[3]);
 8005ec0:	4b2b      	ldr	r3, [pc, #172]	@ (8005f70 <main+0x240>)
 8005ec2:	68db      	ldr	r3, [r3, #12]
 8005ec4:	ee07 3a90 	vmov	s15, r3
 8005ec8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005ecc:	eeb0 0a67 	vmov.f32	s0, s15
 8005ed0:	f7fb fbb8 	bl	8001644 <cell11_Temp_01_Set>
		  cell11_Temp_02_Set(resistance[4]);
 8005ed4:	4b26      	ldr	r3, [pc, #152]	@ (8005f70 <main+0x240>)
 8005ed6:	691b      	ldr	r3, [r3, #16]
 8005ed8:	ee07 3a90 	vmov	s15, r3
 8005edc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005ee0:	eeb0 0a67 	vmov.f32	s0, s15
 8005ee4:	f7fb fc6e 	bl	80017c4 <cell11_Temp_02_Set>
		  cell11_Temp_03_Set(resistance[4]);
 8005ee8:	4b21      	ldr	r3, [pc, #132]	@ (8005f70 <main+0x240>)
 8005eea:	691b      	ldr	r3, [r3, #16]
 8005eec:	ee07 3a90 	vmov	s15, r3
 8005ef0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005ef4:	eeb0 0a67 	vmov.f32	s0, s15
 8005ef8:	f7fb fd24 	bl	8001944 <cell11_Temp_03_Set>




	        // Process battery tests
	        for (int cell = CELL_1; cell <= CELL_24; cell++) {
 8005efc:	2300      	movs	r3, #0
 8005efe:	607b      	str	r3, [r7, #4]
 8005f00:	e008      	b.n	8005f14 <main+0x1e4>
	        	Set_LED_status(cell, ON);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	2100      	movs	r1, #0
 8005f08:	4618      	mov	r0, r3
 8005f0a:	f7fe f8e5 	bl	80040d8 <Set_LED_status>
	        for (int cell = CELL_1; cell <= CELL_24; cell++) {
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	3301      	adds	r3, #1
 8005f12:	607b      	str	r3, [r7, #4]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2b17      	cmp	r3, #23
 8005f18:	ddf3      	ble.n	8005f02 <main+0x1d2>
	  if (modebus_rx_flag  )
 8005f1a:	e7a3      	b.n	8005e64 <main+0x134>
 8005f1c:	20001798 	.word	0x20001798
 8005f20:	2000107c 	.word	0x2000107c
 8005f24:	20000900 	.word	0x20000900
 8005f28:	20001284 	.word	0x20001284
 8005f2c:	2000090a 	.word	0x2000090a
 8005f30:	2000090c 	.word	0x2000090c
 8005f34:	20000910 	.word	0x20000910
 8005f38:	20001288 	.word	0x20001288
 8005f3c:	20000904 	.word	0x20000904
 8005f40:	200018a4 	.word	0x200018a4
 8005f44:	200018f8 	.word	0x200018f8
 8005f48:	20001298 	.word	0x20001298
 8005f4c:	20001af4 	.word	0x20001af4
 8005f50:	20001498 	.word	0x20001498
 8005f54:	20001b3c 	.word	0x20001b3c
 8005f58:	20001598 	.word	0x20001598
 8005f5c:	20001b84 	.word	0x20001b84
 8005f60:	20001698 	.word	0x20001698
 8005f64:	20001bcc 	.word	0x20001bcc
 8005f68:	20001aac 	.word	0x20001aac
 8005f6c:	20001294 	.word	0x20001294
 8005f70:	200008e8 	.word	0x200008e8

08005f74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b094      	sub	sp, #80	@ 0x50
 8005f78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005f7a:	f107 0320 	add.w	r3, r7, #32
 8005f7e:	2230      	movs	r2, #48	@ 0x30
 8005f80:	2100      	movs	r1, #0
 8005f82:	4618      	mov	r0, r3
 8005f84:	f006 f97e 	bl	800c284 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005f88:	f107 030c 	add.w	r3, r7, #12
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	601a      	str	r2, [r3, #0]
 8005f90:	605a      	str	r2, [r3, #4]
 8005f92:	609a      	str	r2, [r3, #8]
 8005f94:	60da      	str	r2, [r3, #12]
 8005f96:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005f98:	2300      	movs	r3, #0
 8005f9a:	60bb      	str	r3, [r7, #8]
 8005f9c:	4b2b      	ldr	r3, [pc, #172]	@ (800604c <SystemClock_Config+0xd8>)
 8005f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fa0:	4a2a      	ldr	r2, [pc, #168]	@ (800604c <SystemClock_Config+0xd8>)
 8005fa2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005fa6:	6413      	str	r3, [r2, #64]	@ 0x40
 8005fa8:	4b28      	ldr	r3, [pc, #160]	@ (800604c <SystemClock_Config+0xd8>)
 8005faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005fb0:	60bb      	str	r3, [r7, #8]
 8005fb2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	607b      	str	r3, [r7, #4]
 8005fb8:	4b25      	ldr	r3, [pc, #148]	@ (8006050 <SystemClock_Config+0xdc>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a24      	ldr	r2, [pc, #144]	@ (8006050 <SystemClock_Config+0xdc>)
 8005fbe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005fc2:	6013      	str	r3, [r2, #0]
 8005fc4:	4b22      	ldr	r3, [pc, #136]	@ (8006050 <SystemClock_Config+0xdc>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005fcc:	607b      	str	r3, [r7, #4]
 8005fce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005fd0:	2302      	movs	r3, #2
 8005fd2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005fd8:	2310      	movs	r3, #16
 8005fda:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005fdc:	2302      	movs	r3, #2
 8005fde:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8005fe4:	2308      	movs	r3, #8
 8005fe6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8005fe8:	23b4      	movs	r3, #180	@ 0xb4
 8005fea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005fec:	2302      	movs	r3, #2
 8005fee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8005ff0:	2305      	movs	r3, #5
 8005ff2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005ff4:	f107 0320 	add.w	r3, r7, #32
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	f003 fb11 	bl	8009620 <HAL_RCC_OscConfig>
 8005ffe:	4603      	mov	r3, r0
 8006000:	2b00      	cmp	r3, #0
 8006002:	d001      	beq.n	8006008 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8006004:	f000 fe0a 	bl	8006c1c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8006008:	f003 faba 	bl	8009580 <HAL_PWREx_EnableOverDrive>
 800600c:	4603      	mov	r3, r0
 800600e:	2b00      	cmp	r3, #0
 8006010:	d001      	beq.n	8006016 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8006012:	f000 fe03 	bl	8006c1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006016:	230f      	movs	r3, #15
 8006018:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800601a:	2302      	movs	r3, #2
 800601c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800601e:	2300      	movs	r3, #0
 8006020:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8006022:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8006026:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8006028:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800602c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800602e:	f107 030c 	add.w	r3, r7, #12
 8006032:	2105      	movs	r1, #5
 8006034:	4618      	mov	r0, r3
 8006036:	f003 fd6b 	bl	8009b10 <HAL_RCC_ClockConfig>
 800603a:	4603      	mov	r3, r0
 800603c:	2b00      	cmp	r3, #0
 800603e:	d001      	beq.n	8006044 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8006040:	f000 fdec 	bl	8006c1c <Error_Handler>
  }
}
 8006044:	bf00      	nop
 8006046:	3750      	adds	r7, #80	@ 0x50
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}
 800604c:	40023800 	.word	0x40023800
 8006050:	40007000 	.word	0x40007000

08006054 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8006058:	4b17      	ldr	r3, [pc, #92]	@ (80060b8 <MX_CAN1_Init+0x64>)
 800605a:	4a18      	ldr	r2, [pc, #96]	@ (80060bc <MX_CAN1_Init+0x68>)
 800605c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 10;
 800605e:	4b16      	ldr	r3, [pc, #88]	@ (80060b8 <MX_CAN1_Init+0x64>)
 8006060:	220a      	movs	r2, #10
 8006062:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8006064:	4b14      	ldr	r3, [pc, #80]	@ (80060b8 <MX_CAN1_Init+0x64>)
 8006066:	2200      	movs	r2, #0
 8006068:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800606a:	4b13      	ldr	r3, [pc, #76]	@ (80060b8 <MX_CAN1_Init+0x64>)
 800606c:	2200      	movs	r2, #0
 800606e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8006070:	4b11      	ldr	r3, [pc, #68]	@ (80060b8 <MX_CAN1_Init+0x64>)
 8006072:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8006076:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 8006078:	4b0f      	ldr	r3, [pc, #60]	@ (80060b8 <MX_CAN1_Init+0x64>)
 800607a:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 800607e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8006080:	4b0d      	ldr	r3, [pc, #52]	@ (80060b8 <MX_CAN1_Init+0x64>)
 8006082:	2200      	movs	r2, #0
 8006084:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8006086:	4b0c      	ldr	r3, [pc, #48]	@ (80060b8 <MX_CAN1_Init+0x64>)
 8006088:	2200      	movs	r2, #0
 800608a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800608c:	4b0a      	ldr	r3, [pc, #40]	@ (80060b8 <MX_CAN1_Init+0x64>)
 800608e:	2200      	movs	r2, #0
 8006090:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8006092:	4b09      	ldr	r3, [pc, #36]	@ (80060b8 <MX_CAN1_Init+0x64>)
 8006094:	2200      	movs	r2, #0
 8006096:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8006098:	4b07      	ldr	r3, [pc, #28]	@ (80060b8 <MX_CAN1_Init+0x64>)
 800609a:	2200      	movs	r2, #0
 800609c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800609e:	4b06      	ldr	r3, [pc, #24]	@ (80060b8 <MX_CAN1_Init+0x64>)
 80060a0:	2200      	movs	r2, #0
 80060a2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80060a4:	4804      	ldr	r0, [pc, #16]	@ (80060b8 <MX_CAN1_Init+0x64>)
 80060a6:	f001 fafb 	bl	80076a0 <HAL_CAN_Init>
 80060aa:	4603      	mov	r3, r0
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d001      	beq.n	80060b4 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80060b0:	f000 fdb4 	bl	8006c1c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80060b4:	bf00      	nop
 80060b6:	bd80      	pop	{r7, pc}
 80060b8:	20001800 	.word	0x20001800
 80060bc:	40006400 	.word	0x40006400

080060c0 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80060c4:	4b16      	ldr	r3, [pc, #88]	@ (8006120 <MX_CAN2_Init+0x60>)
 80060c6:	4a17      	ldr	r2, [pc, #92]	@ (8006124 <MX_CAN2_Init+0x64>)
 80060c8:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 80060ca:	4b15      	ldr	r3, [pc, #84]	@ (8006120 <MX_CAN2_Init+0x60>)
 80060cc:	2210      	movs	r2, #16
 80060ce:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80060d0:	4b13      	ldr	r3, [pc, #76]	@ (8006120 <MX_CAN2_Init+0x60>)
 80060d2:	2200      	movs	r2, #0
 80060d4:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80060d6:	4b12      	ldr	r3, [pc, #72]	@ (8006120 <MX_CAN2_Init+0x60>)
 80060d8:	2200      	movs	r2, #0
 80060da:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 80060dc:	4b10      	ldr	r3, [pc, #64]	@ (8006120 <MX_CAN2_Init+0x60>)
 80060de:	2200      	movs	r2, #0
 80060e0:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 80060e2:	4b0f      	ldr	r3, [pc, #60]	@ (8006120 <MX_CAN2_Init+0x60>)
 80060e4:	2200      	movs	r2, #0
 80060e6:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80060e8:	4b0d      	ldr	r3, [pc, #52]	@ (8006120 <MX_CAN2_Init+0x60>)
 80060ea:	2200      	movs	r2, #0
 80060ec:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 80060ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006120 <MX_CAN2_Init+0x60>)
 80060f0:	2200      	movs	r2, #0
 80060f2:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80060f4:	4b0a      	ldr	r3, [pc, #40]	@ (8006120 <MX_CAN2_Init+0x60>)
 80060f6:	2200      	movs	r2, #0
 80060f8:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80060fa:	4b09      	ldr	r3, [pc, #36]	@ (8006120 <MX_CAN2_Init+0x60>)
 80060fc:	2200      	movs	r2, #0
 80060fe:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8006100:	4b07      	ldr	r3, [pc, #28]	@ (8006120 <MX_CAN2_Init+0x60>)
 8006102:	2200      	movs	r2, #0
 8006104:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8006106:	4b06      	ldr	r3, [pc, #24]	@ (8006120 <MX_CAN2_Init+0x60>)
 8006108:	2200      	movs	r2, #0
 800610a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 800610c:	4804      	ldr	r0, [pc, #16]	@ (8006120 <MX_CAN2_Init+0x60>)
 800610e:	f001 fac7 	bl	80076a0 <HAL_CAN_Init>
 8006112:	4603      	mov	r3, r0
 8006114:	2b00      	cmp	r3, #0
 8006116:	d001      	beq.n	800611c <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 8006118:	f000 fd80 	bl	8006c1c <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 800611c:	bf00      	nop
 800611e:	bd80      	pop	{r7, pc}
 8006120:	20001828 	.word	0x20001828
 8006124:	40006800 	.word	0x40006800

08006128 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800612c:	4b1b      	ldr	r3, [pc, #108]	@ (800619c <MX_I2C1_Init+0x74>)
 800612e:	4a1c      	ldr	r2, [pc, #112]	@ (80061a0 <MX_I2C1_Init+0x78>)
 8006130:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8006132:	4b1a      	ldr	r3, [pc, #104]	@ (800619c <MX_I2C1_Init+0x74>)
 8006134:	4a1b      	ldr	r2, [pc, #108]	@ (80061a4 <MX_I2C1_Init+0x7c>)
 8006136:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006138:	4b18      	ldr	r3, [pc, #96]	@ (800619c <MX_I2C1_Init+0x74>)
 800613a:	2200      	movs	r2, #0
 800613c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800613e:	4b17      	ldr	r3, [pc, #92]	@ (800619c <MX_I2C1_Init+0x74>)
 8006140:	2200      	movs	r2, #0
 8006142:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006144:	4b15      	ldr	r3, [pc, #84]	@ (800619c <MX_I2C1_Init+0x74>)
 8006146:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800614a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800614c:	4b13      	ldr	r3, [pc, #76]	@ (800619c <MX_I2C1_Init+0x74>)
 800614e:	2200      	movs	r2, #0
 8006150:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8006152:	4b12      	ldr	r3, [pc, #72]	@ (800619c <MX_I2C1_Init+0x74>)
 8006154:	2200      	movs	r2, #0
 8006156:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006158:	4b10      	ldr	r3, [pc, #64]	@ (800619c <MX_I2C1_Init+0x74>)
 800615a:	2200      	movs	r2, #0
 800615c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800615e:	4b0f      	ldr	r3, [pc, #60]	@ (800619c <MX_I2C1_Init+0x74>)
 8006160:	2200      	movs	r2, #0
 8006162:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8006164:	480d      	ldr	r0, [pc, #52]	@ (800619c <MX_I2C1_Init+0x74>)
 8006166:	f002 f96b 	bl	8008440 <HAL_I2C_Init>
 800616a:	4603      	mov	r3, r0
 800616c:	2b00      	cmp	r3, #0
 800616e:	d001      	beq.n	8006174 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8006170:	f000 fd54 	bl	8006c1c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006174:	2100      	movs	r1, #0
 8006176:	4809      	ldr	r0, [pc, #36]	@ (800619c <MX_I2C1_Init+0x74>)
 8006178:	f003 f986 	bl	8009488 <HAL_I2CEx_ConfigAnalogFilter>
 800617c:	4603      	mov	r3, r0
 800617e:	2b00      	cmp	r3, #0
 8006180:	d001      	beq.n	8006186 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8006182:	f000 fd4b 	bl	8006c1c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8006186:	2100      	movs	r1, #0
 8006188:	4804      	ldr	r0, [pc, #16]	@ (800619c <MX_I2C1_Init+0x74>)
 800618a:	f003 f9b9 	bl	8009500 <HAL_I2CEx_ConfigDigitalFilter>
 800618e:	4603      	mov	r3, r0
 8006190:	2b00      	cmp	r3, #0
 8006192:	d001      	beq.n	8006198 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8006194:	f000 fd42 	bl	8006c1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8006198:	bf00      	nop
 800619a:	bd80      	pop	{r7, pc}
 800619c:	20001850 	.word	0x20001850
 80061a0:	40005400 	.word	0x40005400
 80061a4:	000186a0 	.word	0x000186a0

080061a8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80061ac:	4b1b      	ldr	r3, [pc, #108]	@ (800621c <MX_I2C2_Init+0x74>)
 80061ae:	4a1c      	ldr	r2, [pc, #112]	@ (8006220 <MX_I2C2_Init+0x78>)
 80061b0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 80061b2:	4b1a      	ldr	r3, [pc, #104]	@ (800621c <MX_I2C2_Init+0x74>)
 80061b4:	4a1b      	ldr	r2, [pc, #108]	@ (8006224 <MX_I2C2_Init+0x7c>)
 80061b6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80061b8:	4b18      	ldr	r3, [pc, #96]	@ (800621c <MX_I2C2_Init+0x74>)
 80061ba:	2200      	movs	r2, #0
 80061bc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80061be:	4b17      	ldr	r3, [pc, #92]	@ (800621c <MX_I2C2_Init+0x74>)
 80061c0:	2200      	movs	r2, #0
 80061c2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80061c4:	4b15      	ldr	r3, [pc, #84]	@ (800621c <MX_I2C2_Init+0x74>)
 80061c6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80061ca:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80061cc:	4b13      	ldr	r3, [pc, #76]	@ (800621c <MX_I2C2_Init+0x74>)
 80061ce:	2200      	movs	r2, #0
 80061d0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80061d2:	4b12      	ldr	r3, [pc, #72]	@ (800621c <MX_I2C2_Init+0x74>)
 80061d4:	2200      	movs	r2, #0
 80061d6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80061d8:	4b10      	ldr	r3, [pc, #64]	@ (800621c <MX_I2C2_Init+0x74>)
 80061da:	2200      	movs	r2, #0
 80061dc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80061de:	4b0f      	ldr	r3, [pc, #60]	@ (800621c <MX_I2C2_Init+0x74>)
 80061e0:	2200      	movs	r2, #0
 80061e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80061e4:	480d      	ldr	r0, [pc, #52]	@ (800621c <MX_I2C2_Init+0x74>)
 80061e6:	f002 f92b 	bl	8008440 <HAL_I2C_Init>
 80061ea:	4603      	mov	r3, r0
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d001      	beq.n	80061f4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80061f0:	f000 fd14 	bl	8006c1c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80061f4:	2100      	movs	r1, #0
 80061f6:	4809      	ldr	r0, [pc, #36]	@ (800621c <MX_I2C2_Init+0x74>)
 80061f8:	f003 f946 	bl	8009488 <HAL_I2CEx_ConfigAnalogFilter>
 80061fc:	4603      	mov	r3, r0
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d001      	beq.n	8006206 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8006202:	f000 fd0b 	bl	8006c1c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8006206:	2100      	movs	r1, #0
 8006208:	4804      	ldr	r0, [pc, #16]	@ (800621c <MX_I2C2_Init+0x74>)
 800620a:	f003 f979 	bl	8009500 <HAL_I2CEx_ConfigDigitalFilter>
 800620e:	4603      	mov	r3, r0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d001      	beq.n	8006218 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8006214:	f000 fd02 	bl	8006c1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8006218:	bf00      	nop
 800621a:	bd80      	pop	{r7, pc}
 800621c:	200018a4 	.word	0x200018a4
 8006220:	40005800 	.word	0x40005800
 8006224:	00061a80 	.word	0x00061a80

08006228 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800622c:	4b1b      	ldr	r3, [pc, #108]	@ (800629c <MX_I2C3_Init+0x74>)
 800622e:	4a1c      	ldr	r2, [pc, #112]	@ (80062a0 <MX_I2C3_Init+0x78>)
 8006230:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8006232:	4b1a      	ldr	r3, [pc, #104]	@ (800629c <MX_I2C3_Init+0x74>)
 8006234:	4a1b      	ldr	r2, [pc, #108]	@ (80062a4 <MX_I2C3_Init+0x7c>)
 8006236:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006238:	4b18      	ldr	r3, [pc, #96]	@ (800629c <MX_I2C3_Init+0x74>)
 800623a:	2200      	movs	r2, #0
 800623c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800623e:	4b17      	ldr	r3, [pc, #92]	@ (800629c <MX_I2C3_Init+0x74>)
 8006240:	2200      	movs	r2, #0
 8006242:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006244:	4b15      	ldr	r3, [pc, #84]	@ (800629c <MX_I2C3_Init+0x74>)
 8006246:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800624a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800624c:	4b13      	ldr	r3, [pc, #76]	@ (800629c <MX_I2C3_Init+0x74>)
 800624e:	2200      	movs	r2, #0
 8006250:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8006252:	4b12      	ldr	r3, [pc, #72]	@ (800629c <MX_I2C3_Init+0x74>)
 8006254:	2200      	movs	r2, #0
 8006256:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006258:	4b10      	ldr	r3, [pc, #64]	@ (800629c <MX_I2C3_Init+0x74>)
 800625a:	2200      	movs	r2, #0
 800625c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800625e:	4b0f      	ldr	r3, [pc, #60]	@ (800629c <MX_I2C3_Init+0x74>)
 8006260:	2200      	movs	r2, #0
 8006262:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8006264:	480d      	ldr	r0, [pc, #52]	@ (800629c <MX_I2C3_Init+0x74>)
 8006266:	f002 f8eb 	bl	8008440 <HAL_I2C_Init>
 800626a:	4603      	mov	r3, r0
 800626c:	2b00      	cmp	r3, #0
 800626e:	d001      	beq.n	8006274 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8006270:	f000 fcd4 	bl	8006c1c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006274:	2100      	movs	r1, #0
 8006276:	4809      	ldr	r0, [pc, #36]	@ (800629c <MX_I2C3_Init+0x74>)
 8006278:	f003 f906 	bl	8009488 <HAL_I2CEx_ConfigAnalogFilter>
 800627c:	4603      	mov	r3, r0
 800627e:	2b00      	cmp	r3, #0
 8006280:	d001      	beq.n	8006286 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8006282:	f000 fccb 	bl	8006c1c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8006286:	2100      	movs	r1, #0
 8006288:	4804      	ldr	r0, [pc, #16]	@ (800629c <MX_I2C3_Init+0x74>)
 800628a:	f003 f939 	bl	8009500 <HAL_I2CEx_ConfigDigitalFilter>
 800628e:	4603      	mov	r3, r0
 8006290:	2b00      	cmp	r3, #0
 8006292:	d001      	beq.n	8006298 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8006294:	f000 fcc2 	bl	8006c1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8006298:	bf00      	nop
 800629a:	bd80      	pop	{r7, pc}
 800629c:	200018f8 	.word	0x200018f8
 80062a0:	40005c00 	.word	0x40005c00
 80062a4:	00061a80 	.word	0x00061a80

080062a8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80062ac:	4b17      	ldr	r3, [pc, #92]	@ (800630c <MX_SPI1_Init+0x64>)
 80062ae:	4a18      	ldr	r2, [pc, #96]	@ (8006310 <MX_SPI1_Init+0x68>)
 80062b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80062b2:	4b16      	ldr	r3, [pc, #88]	@ (800630c <MX_SPI1_Init+0x64>)
 80062b4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80062b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80062ba:	4b14      	ldr	r3, [pc, #80]	@ (800630c <MX_SPI1_Init+0x64>)
 80062bc:	2200      	movs	r2, #0
 80062be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80062c0:	4b12      	ldr	r3, [pc, #72]	@ (800630c <MX_SPI1_Init+0x64>)
 80062c2:	2200      	movs	r2, #0
 80062c4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80062c6:	4b11      	ldr	r3, [pc, #68]	@ (800630c <MX_SPI1_Init+0x64>)
 80062c8:	2200      	movs	r2, #0
 80062ca:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80062cc:	4b0f      	ldr	r3, [pc, #60]	@ (800630c <MX_SPI1_Init+0x64>)
 80062ce:	2201      	movs	r2, #1
 80062d0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80062d2:	4b0e      	ldr	r3, [pc, #56]	@ (800630c <MX_SPI1_Init+0x64>)
 80062d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80062d8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80062da:	4b0c      	ldr	r3, [pc, #48]	@ (800630c <MX_SPI1_Init+0x64>)
 80062dc:	2228      	movs	r2, #40	@ 0x28
 80062de:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80062e0:	4b0a      	ldr	r3, [pc, #40]	@ (800630c <MX_SPI1_Init+0x64>)
 80062e2:	2200      	movs	r2, #0
 80062e4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80062e6:	4b09      	ldr	r3, [pc, #36]	@ (800630c <MX_SPI1_Init+0x64>)
 80062e8:	2200      	movs	r2, #0
 80062ea:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80062ec:	4b07      	ldr	r3, [pc, #28]	@ (800630c <MX_SPI1_Init+0x64>)
 80062ee:	2200      	movs	r2, #0
 80062f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80062f2:	4b06      	ldr	r3, [pc, #24]	@ (800630c <MX_SPI1_Init+0x64>)
 80062f4:	220a      	movs	r2, #10
 80062f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80062f8:	4804      	ldr	r0, [pc, #16]	@ (800630c <MX_SPI1_Init+0x64>)
 80062fa:	f003 fde9 	bl	8009ed0 <HAL_SPI_Init>
 80062fe:	4603      	mov	r3, r0
 8006300:	2b00      	cmp	r3, #0
 8006302:	d001      	beq.n	8006308 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8006304:	f000 fc8a 	bl	8006c1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8006308:	bf00      	nop
 800630a:	bd80      	pop	{r7, pc}
 800630c:	2000194c 	.word	0x2000194c
 8006310:	40013000 	.word	0x40013000

08006314 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8006318:	4b17      	ldr	r3, [pc, #92]	@ (8006378 <MX_SPI2_Init+0x64>)
 800631a:	4a18      	ldr	r2, [pc, #96]	@ (800637c <MX_SPI2_Init+0x68>)
 800631c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800631e:	4b16      	ldr	r3, [pc, #88]	@ (8006378 <MX_SPI2_Init+0x64>)
 8006320:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8006324:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8006326:	4b14      	ldr	r3, [pc, #80]	@ (8006378 <MX_SPI2_Init+0x64>)
 8006328:	2200      	movs	r2, #0
 800632a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800632c:	4b12      	ldr	r3, [pc, #72]	@ (8006378 <MX_SPI2_Init+0x64>)
 800632e:	2200      	movs	r2, #0
 8006330:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006332:	4b11      	ldr	r3, [pc, #68]	@ (8006378 <MX_SPI2_Init+0x64>)
 8006334:	2200      	movs	r2, #0
 8006336:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8006338:	4b0f      	ldr	r3, [pc, #60]	@ (8006378 <MX_SPI2_Init+0x64>)
 800633a:	2201      	movs	r2, #1
 800633c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800633e:	4b0e      	ldr	r3, [pc, #56]	@ (8006378 <MX_SPI2_Init+0x64>)
 8006340:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006344:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8006346:	4b0c      	ldr	r3, [pc, #48]	@ (8006378 <MX_SPI2_Init+0x64>)
 8006348:	2218      	movs	r2, #24
 800634a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800634c:	4b0a      	ldr	r3, [pc, #40]	@ (8006378 <MX_SPI2_Init+0x64>)
 800634e:	2200      	movs	r2, #0
 8006350:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006352:	4b09      	ldr	r3, [pc, #36]	@ (8006378 <MX_SPI2_Init+0x64>)
 8006354:	2200      	movs	r2, #0
 8006356:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006358:	4b07      	ldr	r3, [pc, #28]	@ (8006378 <MX_SPI2_Init+0x64>)
 800635a:	2200      	movs	r2, #0
 800635c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800635e:	4b06      	ldr	r3, [pc, #24]	@ (8006378 <MX_SPI2_Init+0x64>)
 8006360:	220a      	movs	r2, #10
 8006362:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006364:	4804      	ldr	r0, [pc, #16]	@ (8006378 <MX_SPI2_Init+0x64>)
 8006366:	f003 fdb3 	bl	8009ed0 <HAL_SPI_Init>
 800636a:	4603      	mov	r3, r0
 800636c:	2b00      	cmp	r3, #0
 800636e:	d001      	beq.n	8006374 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8006370:	f000 fc54 	bl	8006c1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006374:	bf00      	nop
 8006376:	bd80      	pop	{r7, pc}
 8006378:	200019a4 	.word	0x200019a4
 800637c:	40003800 	.word	0x40003800

08006380 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8006380:	b580      	push	{r7, lr}
 8006382:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8006384:	4b17      	ldr	r3, [pc, #92]	@ (80063e4 <MX_SPI3_Init+0x64>)
 8006386:	4a18      	ldr	r2, [pc, #96]	@ (80063e8 <MX_SPI3_Init+0x68>)
 8006388:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800638a:	4b16      	ldr	r3, [pc, #88]	@ (80063e4 <MX_SPI3_Init+0x64>)
 800638c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8006390:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8006392:	4b14      	ldr	r3, [pc, #80]	@ (80063e4 <MX_SPI3_Init+0x64>)
 8006394:	2200      	movs	r2, #0
 8006396:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8006398:	4b12      	ldr	r3, [pc, #72]	@ (80063e4 <MX_SPI3_Init+0x64>)
 800639a:	2200      	movs	r2, #0
 800639c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800639e:	4b11      	ldr	r3, [pc, #68]	@ (80063e4 <MX_SPI3_Init+0x64>)
 80063a0:	2200      	movs	r2, #0
 80063a2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80063a4:	4b0f      	ldr	r3, [pc, #60]	@ (80063e4 <MX_SPI3_Init+0x64>)
 80063a6:	2200      	movs	r2, #0
 80063a8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80063aa:	4b0e      	ldr	r3, [pc, #56]	@ (80063e4 <MX_SPI3_Init+0x64>)
 80063ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80063b0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80063b2:	4b0c      	ldr	r3, [pc, #48]	@ (80063e4 <MX_SPI3_Init+0x64>)
 80063b4:	2220      	movs	r2, #32
 80063b6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80063b8:	4b0a      	ldr	r3, [pc, #40]	@ (80063e4 <MX_SPI3_Init+0x64>)
 80063ba:	2200      	movs	r2, #0
 80063bc:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80063be:	4b09      	ldr	r3, [pc, #36]	@ (80063e4 <MX_SPI3_Init+0x64>)
 80063c0:	2200      	movs	r2, #0
 80063c2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80063c4:	4b07      	ldr	r3, [pc, #28]	@ (80063e4 <MX_SPI3_Init+0x64>)
 80063c6:	2200      	movs	r2, #0
 80063c8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80063ca:	4b06      	ldr	r3, [pc, #24]	@ (80063e4 <MX_SPI3_Init+0x64>)
 80063cc:	220a      	movs	r2, #10
 80063ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80063d0:	4804      	ldr	r0, [pc, #16]	@ (80063e4 <MX_SPI3_Init+0x64>)
 80063d2:	f003 fd7d 	bl	8009ed0 <HAL_SPI_Init>
 80063d6:	4603      	mov	r3, r0
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d001      	beq.n	80063e0 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80063dc:	f000 fc1e 	bl	8006c1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80063e0:	bf00      	nop
 80063e2:	bd80      	pop	{r7, pc}
 80063e4:	200019fc 	.word	0x200019fc
 80063e8:	40003c00 	.word	0x40003c00

080063ec <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 80063f0:	4b17      	ldr	r3, [pc, #92]	@ (8006450 <MX_SPI4_Init+0x64>)
 80063f2:	4a18      	ldr	r2, [pc, #96]	@ (8006454 <MX_SPI4_Init+0x68>)
 80063f4:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80063f6:	4b16      	ldr	r3, [pc, #88]	@ (8006450 <MX_SPI4_Init+0x64>)
 80063f8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80063fc:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80063fe:	4b14      	ldr	r3, [pc, #80]	@ (8006450 <MX_SPI4_Init+0x64>)
 8006400:	2200      	movs	r2, #0
 8006402:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8006404:	4b12      	ldr	r3, [pc, #72]	@ (8006450 <MX_SPI4_Init+0x64>)
 8006406:	2200      	movs	r2, #0
 8006408:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800640a:	4b11      	ldr	r3, [pc, #68]	@ (8006450 <MX_SPI4_Init+0x64>)
 800640c:	2200      	movs	r2, #0
 800640e:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006410:	4b0f      	ldr	r3, [pc, #60]	@ (8006450 <MX_SPI4_Init+0x64>)
 8006412:	2200      	movs	r2, #0
 8006414:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8006416:	4b0e      	ldr	r3, [pc, #56]	@ (8006450 <MX_SPI4_Init+0x64>)
 8006418:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800641c:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800641e:	4b0c      	ldr	r3, [pc, #48]	@ (8006450 <MX_SPI4_Init+0x64>)
 8006420:	2230      	movs	r2, #48	@ 0x30
 8006422:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006424:	4b0a      	ldr	r3, [pc, #40]	@ (8006450 <MX_SPI4_Init+0x64>)
 8006426:	2200      	movs	r2, #0
 8006428:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800642a:	4b09      	ldr	r3, [pc, #36]	@ (8006450 <MX_SPI4_Init+0x64>)
 800642c:	2200      	movs	r2, #0
 800642e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006430:	4b07      	ldr	r3, [pc, #28]	@ (8006450 <MX_SPI4_Init+0x64>)
 8006432:	2200      	movs	r2, #0
 8006434:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 10;
 8006436:	4b06      	ldr	r3, [pc, #24]	@ (8006450 <MX_SPI4_Init+0x64>)
 8006438:	220a      	movs	r2, #10
 800643a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800643c:	4804      	ldr	r0, [pc, #16]	@ (8006450 <MX_SPI4_Init+0x64>)
 800643e:	f003 fd47 	bl	8009ed0 <HAL_SPI_Init>
 8006442:	4603      	mov	r3, r0
 8006444:	2b00      	cmp	r3, #0
 8006446:	d001      	beq.n	800644c <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8006448:	f000 fbe8 	bl	8006c1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 800644c:	bf00      	nop
 800644e:	bd80      	pop	{r7, pc}
 8006450:	20001a54 	.word	0x20001a54
 8006454:	40013400 	.word	0x40013400

08006458 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b086      	sub	sp, #24
 800645c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800645e:	f107 0308 	add.w	r3, r7, #8
 8006462:	2200      	movs	r2, #0
 8006464:	601a      	str	r2, [r3, #0]
 8006466:	605a      	str	r2, [r3, #4]
 8006468:	609a      	str	r2, [r3, #8]
 800646a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800646c:	463b      	mov	r3, r7
 800646e:	2200      	movs	r2, #0
 8006470:	601a      	str	r2, [r3, #0]
 8006472:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8006474:	4b1f      	ldr	r3, [pc, #124]	@ (80064f4 <MX_TIM1_Init+0x9c>)
 8006476:	4a20      	ldr	r2, [pc, #128]	@ (80064f8 <MX_TIM1_Init+0xa0>)
 8006478:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9000-1;
 800647a:	4b1e      	ldr	r3, [pc, #120]	@ (80064f4 <MX_TIM1_Init+0x9c>)
 800647c:	f242 3227 	movw	r2, #8999	@ 0x2327
 8006480:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006482:	4b1c      	ldr	r3, [pc, #112]	@ (80064f4 <MX_TIM1_Init+0x9c>)
 8006484:	2200      	movs	r2, #0
 8006486:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8006488:	4b1a      	ldr	r3, [pc, #104]	@ (80064f4 <MX_TIM1_Init+0x9c>)
 800648a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800648e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006490:	4b18      	ldr	r3, [pc, #96]	@ (80064f4 <MX_TIM1_Init+0x9c>)
 8006492:	2200      	movs	r2, #0
 8006494:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8006496:	4b17      	ldr	r3, [pc, #92]	@ (80064f4 <MX_TIM1_Init+0x9c>)
 8006498:	2200      	movs	r2, #0
 800649a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800649c:	4b15      	ldr	r3, [pc, #84]	@ (80064f4 <MX_TIM1_Init+0x9c>)
 800649e:	2200      	movs	r2, #0
 80064a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80064a2:	4814      	ldr	r0, [pc, #80]	@ (80064f4 <MX_TIM1_Init+0x9c>)
 80064a4:	f004 f966 	bl	800a774 <HAL_TIM_Base_Init>
 80064a8:	4603      	mov	r3, r0
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d001      	beq.n	80064b2 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80064ae:	f000 fbb5 	bl	8006c1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80064b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80064b6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80064b8:	f107 0308 	add.w	r3, r7, #8
 80064bc:	4619      	mov	r1, r3
 80064be:	480d      	ldr	r0, [pc, #52]	@ (80064f4 <MX_TIM1_Init+0x9c>)
 80064c0:	f004 fa47 	bl	800a952 <HAL_TIM_ConfigClockSource>
 80064c4:	4603      	mov	r3, r0
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d001      	beq.n	80064ce <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80064ca:	f000 fba7 	bl	8006c1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80064ce:	2300      	movs	r3, #0
 80064d0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80064d2:	2300      	movs	r3, #0
 80064d4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80064d6:	463b      	mov	r3, r7
 80064d8:	4619      	mov	r1, r3
 80064da:	4806      	ldr	r0, [pc, #24]	@ (80064f4 <MX_TIM1_Init+0x9c>)
 80064dc:	f004 fc46 	bl	800ad6c <HAL_TIMEx_MasterConfigSynchronization>
 80064e0:	4603      	mov	r3, r0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d001      	beq.n	80064ea <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80064e6:	f000 fb99 	bl	8006c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80064ea:	bf00      	nop
 80064ec:	3718      	adds	r7, #24
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}
 80064f2:	bf00      	nop
 80064f4:	20001aac 	.word	0x20001aac
 80064f8:	40010000 	.word	0x40010000

080064fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8006500:	4b11      	ldr	r3, [pc, #68]	@ (8006548 <MX_USART1_UART_Init+0x4c>)
 8006502:	4a12      	ldr	r2, [pc, #72]	@ (800654c <MX_USART1_UART_Init+0x50>)
 8006504:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8006506:	4b10      	ldr	r3, [pc, #64]	@ (8006548 <MX_USART1_UART_Init+0x4c>)
 8006508:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800650c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800650e:	4b0e      	ldr	r3, [pc, #56]	@ (8006548 <MX_USART1_UART_Init+0x4c>)
 8006510:	2200      	movs	r2, #0
 8006512:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006514:	4b0c      	ldr	r3, [pc, #48]	@ (8006548 <MX_USART1_UART_Init+0x4c>)
 8006516:	2200      	movs	r2, #0
 8006518:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800651a:	4b0b      	ldr	r3, [pc, #44]	@ (8006548 <MX_USART1_UART_Init+0x4c>)
 800651c:	2200      	movs	r2, #0
 800651e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006520:	4b09      	ldr	r3, [pc, #36]	@ (8006548 <MX_USART1_UART_Init+0x4c>)
 8006522:	220c      	movs	r2, #12
 8006524:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006526:	4b08      	ldr	r3, [pc, #32]	@ (8006548 <MX_USART1_UART_Init+0x4c>)
 8006528:	2200      	movs	r2, #0
 800652a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800652c:	4b06      	ldr	r3, [pc, #24]	@ (8006548 <MX_USART1_UART_Init+0x4c>)
 800652e:	2200      	movs	r2, #0
 8006530:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006532:	4805      	ldr	r0, [pc, #20]	@ (8006548 <MX_USART1_UART_Init+0x4c>)
 8006534:	f004 fc96 	bl	800ae64 <HAL_UART_Init>
 8006538:	4603      	mov	r3, r0
 800653a:	2b00      	cmp	r3, #0
 800653c:	d001      	beq.n	8006542 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800653e:	f000 fb6d 	bl	8006c1c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8006542:	bf00      	nop
 8006544:	bd80      	pop	{r7, pc}
 8006546:	bf00      	nop
 8006548:	20001af4 	.word	0x20001af4
 800654c:	40011000 	.word	0x40011000

08006550 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8006554:	4b11      	ldr	r3, [pc, #68]	@ (800659c <MX_USART2_UART_Init+0x4c>)
 8006556:	4a12      	ldr	r2, [pc, #72]	@ (80065a0 <MX_USART2_UART_Init+0x50>)
 8006558:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800655a:	4b10      	ldr	r3, [pc, #64]	@ (800659c <MX_USART2_UART_Init+0x4c>)
 800655c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8006560:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006562:	4b0e      	ldr	r3, [pc, #56]	@ (800659c <MX_USART2_UART_Init+0x4c>)
 8006564:	2200      	movs	r2, #0
 8006566:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006568:	4b0c      	ldr	r3, [pc, #48]	@ (800659c <MX_USART2_UART_Init+0x4c>)
 800656a:	2200      	movs	r2, #0
 800656c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800656e:	4b0b      	ldr	r3, [pc, #44]	@ (800659c <MX_USART2_UART_Init+0x4c>)
 8006570:	2200      	movs	r2, #0
 8006572:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006574:	4b09      	ldr	r3, [pc, #36]	@ (800659c <MX_USART2_UART_Init+0x4c>)
 8006576:	220c      	movs	r2, #12
 8006578:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800657a:	4b08      	ldr	r3, [pc, #32]	@ (800659c <MX_USART2_UART_Init+0x4c>)
 800657c:	2200      	movs	r2, #0
 800657e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006580:	4b06      	ldr	r3, [pc, #24]	@ (800659c <MX_USART2_UART_Init+0x4c>)
 8006582:	2200      	movs	r2, #0
 8006584:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006586:	4805      	ldr	r0, [pc, #20]	@ (800659c <MX_USART2_UART_Init+0x4c>)
 8006588:	f004 fc6c 	bl	800ae64 <HAL_UART_Init>
 800658c:	4603      	mov	r3, r0
 800658e:	2b00      	cmp	r3, #0
 8006590:	d001      	beq.n	8006596 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8006592:	f000 fb43 	bl	8006c1c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8006596:	bf00      	nop
 8006598:	bd80      	pop	{r7, pc}
 800659a:	bf00      	nop
 800659c:	20001b3c 	.word	0x20001b3c
 80065a0:	40004400 	.word	0x40004400

080065a4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80065a8:	4b11      	ldr	r3, [pc, #68]	@ (80065f0 <MX_USART3_UART_Init+0x4c>)
 80065aa:	4a12      	ldr	r2, [pc, #72]	@ (80065f4 <MX_USART3_UART_Init+0x50>)
 80065ac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80065ae:	4b10      	ldr	r3, [pc, #64]	@ (80065f0 <MX_USART3_UART_Init+0x4c>)
 80065b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80065b4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80065b6:	4b0e      	ldr	r3, [pc, #56]	@ (80065f0 <MX_USART3_UART_Init+0x4c>)
 80065b8:	2200      	movs	r2, #0
 80065ba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80065bc:	4b0c      	ldr	r3, [pc, #48]	@ (80065f0 <MX_USART3_UART_Init+0x4c>)
 80065be:	2200      	movs	r2, #0
 80065c0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80065c2:	4b0b      	ldr	r3, [pc, #44]	@ (80065f0 <MX_USART3_UART_Init+0x4c>)
 80065c4:	2200      	movs	r2, #0
 80065c6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80065c8:	4b09      	ldr	r3, [pc, #36]	@ (80065f0 <MX_USART3_UART_Init+0x4c>)
 80065ca:	220c      	movs	r2, #12
 80065cc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80065ce:	4b08      	ldr	r3, [pc, #32]	@ (80065f0 <MX_USART3_UART_Init+0x4c>)
 80065d0:	2200      	movs	r2, #0
 80065d2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80065d4:	4b06      	ldr	r3, [pc, #24]	@ (80065f0 <MX_USART3_UART_Init+0x4c>)
 80065d6:	2200      	movs	r2, #0
 80065d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80065da:	4805      	ldr	r0, [pc, #20]	@ (80065f0 <MX_USART3_UART_Init+0x4c>)
 80065dc:	f004 fc42 	bl	800ae64 <HAL_UART_Init>
 80065e0:	4603      	mov	r3, r0
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d001      	beq.n	80065ea <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80065e6:	f000 fb19 	bl	8006c1c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80065ea:	bf00      	nop
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	bf00      	nop
 80065f0:	20001b84 	.word	0x20001b84
 80065f4:	40004800 	.word	0x40004800

080065f8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80065fc:	4b11      	ldr	r3, [pc, #68]	@ (8006644 <MX_USART6_UART_Init+0x4c>)
 80065fe:	4a12      	ldr	r2, [pc, #72]	@ (8006648 <MX_USART6_UART_Init+0x50>)
 8006600:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8006602:	4b10      	ldr	r3, [pc, #64]	@ (8006644 <MX_USART6_UART_Init+0x4c>)
 8006604:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8006608:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800660a:	4b0e      	ldr	r3, [pc, #56]	@ (8006644 <MX_USART6_UART_Init+0x4c>)
 800660c:	2200      	movs	r2, #0
 800660e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8006610:	4b0c      	ldr	r3, [pc, #48]	@ (8006644 <MX_USART6_UART_Init+0x4c>)
 8006612:	2200      	movs	r2, #0
 8006614:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8006616:	4b0b      	ldr	r3, [pc, #44]	@ (8006644 <MX_USART6_UART_Init+0x4c>)
 8006618:	2200      	movs	r2, #0
 800661a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800661c:	4b09      	ldr	r3, [pc, #36]	@ (8006644 <MX_USART6_UART_Init+0x4c>)
 800661e:	220c      	movs	r2, #12
 8006620:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006622:	4b08      	ldr	r3, [pc, #32]	@ (8006644 <MX_USART6_UART_Init+0x4c>)
 8006624:	2200      	movs	r2, #0
 8006626:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8006628:	4b06      	ldr	r3, [pc, #24]	@ (8006644 <MX_USART6_UART_Init+0x4c>)
 800662a:	2200      	movs	r2, #0
 800662c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800662e:	4805      	ldr	r0, [pc, #20]	@ (8006644 <MX_USART6_UART_Init+0x4c>)
 8006630:	f004 fc18 	bl	800ae64 <HAL_UART_Init>
 8006634:	4603      	mov	r3, r0
 8006636:	2b00      	cmp	r3, #0
 8006638:	d001      	beq.n	800663e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800663a:	f000 faef 	bl	8006c1c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800663e:	bf00      	nop
 8006640:	bd80      	pop	{r7, pc}
 8006642:	bf00      	nop
 8006644:	20001bcc 	.word	0x20001bcc
 8006648:	40011400 	.word	0x40011400

0800664c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b08e      	sub	sp, #56	@ 0x38
 8006650:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006652:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006656:	2200      	movs	r2, #0
 8006658:	601a      	str	r2, [r3, #0]
 800665a:	605a      	str	r2, [r3, #4]
 800665c:	609a      	str	r2, [r3, #8]
 800665e:	60da      	str	r2, [r3, #12]
 8006660:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006662:	2300      	movs	r3, #0
 8006664:	623b      	str	r3, [r7, #32]
 8006666:	4bb6      	ldr	r3, [pc, #728]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 8006668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800666a:	4ab5      	ldr	r2, [pc, #724]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 800666c:	f043 0310 	orr.w	r3, r3, #16
 8006670:	6313      	str	r3, [r2, #48]	@ 0x30
 8006672:	4bb3      	ldr	r3, [pc, #716]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 8006674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006676:	f003 0310 	and.w	r3, r3, #16
 800667a:	623b      	str	r3, [r7, #32]
 800667c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800667e:	2300      	movs	r3, #0
 8006680:	61fb      	str	r3, [r7, #28]
 8006682:	4baf      	ldr	r3, [pc, #700]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 8006684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006686:	4aae      	ldr	r2, [pc, #696]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 8006688:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800668c:	6313      	str	r3, [r2, #48]	@ 0x30
 800668e:	4bac      	ldr	r3, [pc, #688]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 8006690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006692:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006696:	61fb      	str	r3, [r7, #28]
 8006698:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800669a:	2300      	movs	r3, #0
 800669c:	61bb      	str	r3, [r7, #24]
 800669e:	4ba8      	ldr	r3, [pc, #672]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 80066a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066a2:	4aa7      	ldr	r2, [pc, #668]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 80066a4:	f043 0304 	orr.w	r3, r3, #4
 80066a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80066aa:	4ba5      	ldr	r3, [pc, #660]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 80066ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066ae:	f003 0304 	and.w	r3, r3, #4
 80066b2:	61bb      	str	r3, [r7, #24]
 80066b4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80066b6:	2300      	movs	r3, #0
 80066b8:	617b      	str	r3, [r7, #20]
 80066ba:	4ba1      	ldr	r3, [pc, #644]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 80066bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066be:	4aa0      	ldr	r2, [pc, #640]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 80066c0:	f043 0320 	orr.w	r3, r3, #32
 80066c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80066c6:	4b9e      	ldr	r3, [pc, #632]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 80066c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066ca:	f003 0320 	and.w	r3, r3, #32
 80066ce:	617b      	str	r3, [r7, #20]
 80066d0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80066d2:	2300      	movs	r3, #0
 80066d4:	613b      	str	r3, [r7, #16]
 80066d6:	4b9a      	ldr	r3, [pc, #616]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 80066d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066da:	4a99      	ldr	r2, [pc, #612]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 80066dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80066e2:	4b97      	ldr	r3, [pc, #604]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 80066e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066ea:	613b      	str	r3, [r7, #16]
 80066ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80066ee:	2300      	movs	r3, #0
 80066f0:	60fb      	str	r3, [r7, #12]
 80066f2:	4b93      	ldr	r3, [pc, #588]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 80066f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066f6:	4a92      	ldr	r2, [pc, #584]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 80066f8:	f043 0301 	orr.w	r3, r3, #1
 80066fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80066fe:	4b90      	ldr	r3, [pc, #576]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 8006700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006702:	f003 0301 	and.w	r3, r3, #1
 8006706:	60fb      	str	r3, [r7, #12]
 8006708:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800670a:	2300      	movs	r3, #0
 800670c:	60bb      	str	r3, [r7, #8]
 800670e:	4b8c      	ldr	r3, [pc, #560]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 8006710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006712:	4a8b      	ldr	r2, [pc, #556]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 8006714:	f043 0302 	orr.w	r3, r3, #2
 8006718:	6313      	str	r3, [r2, #48]	@ 0x30
 800671a:	4b89      	ldr	r3, [pc, #548]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 800671c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800671e:	f003 0302 	and.w	r3, r3, #2
 8006722:	60bb      	str	r3, [r7, #8]
 8006724:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8006726:	2300      	movs	r3, #0
 8006728:	607b      	str	r3, [r7, #4]
 800672a:	4b85      	ldr	r3, [pc, #532]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 800672c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800672e:	4a84      	ldr	r2, [pc, #528]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 8006730:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006734:	6313      	str	r3, [r2, #48]	@ 0x30
 8006736:	4b82      	ldr	r3, [pc, #520]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 8006738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800673a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800673e:	607b      	str	r3, [r7, #4]
 8006740:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006742:	2300      	movs	r3, #0
 8006744:	603b      	str	r3, [r7, #0]
 8006746:	4b7e      	ldr	r3, [pc, #504]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 8006748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800674a:	4a7d      	ldr	r2, [pc, #500]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 800674c:	f043 0308 	orr.w	r3, r3, #8
 8006750:	6313      	str	r3, [r2, #48]	@ 0x30
 8006752:	4b7b      	ldr	r3, [pc, #492]	@ (8006940 <MX_GPIO_Init+0x2f4>)
 8006754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006756:	f003 0308 	and.w	r3, r3, #8
 800675a:	603b      	str	r3, [r7, #0]
 800675c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin|CELL12_CS_02_Pin|CELL12_CS_03_Pin|CELL12_CS_04_Pin
 800675e:	2201      	movs	r2, #1
 8006760:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 8006764:	4877      	ldr	r0, [pc, #476]	@ (8006944 <MX_GPIO_Init+0x2f8>)
 8006766:	f001 fe1f 	bl	80083a8 <HAL_GPIO_WritePin>
                          |CELL12_CS_05_Pin|CELL11_CS_10_Pin|CELL11_CS_11_Pin|CELL11_CS_12_Pin
                          |CSU_11_CELLS_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, CELL12_CS_06_Pin|CELL12_CS_08_Pin, GPIO_PIN_SET);
 800676a:	2201      	movs	r2, #1
 800676c:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8006770:	4875      	ldr	r0, [pc, #468]	@ (8006948 <MX_GPIO_Init+0x2fc>)
 8006772:	f001 fe19 	bl	80083a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CELL12_CS_07_Pin|CELL12_TEMP_02_LED_Pin|CELL12_TEMP_01_CS_Pin|SPI3_CS_03_Pin
 8006776:	2201      	movs	r2, #1
 8006778:	f242 0133 	movw	r1, #8243	@ 0x2033
 800677c:	4873      	ldr	r0, [pc, #460]	@ (800694c <MX_GPIO_Init+0x300>)
 800677e:	f001 fe13 	bl	80083a8 <HAL_GPIO_WritePin>
                          |SPI3_CS_02_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, CELL12_CS_09_Pin|CELL12_CS_10_Pin|LED_DC_Y_Pin|LED_DC_G_Pin
 8006782:	2200      	movs	r2, #0
 8006784:	f44f 614f 	mov.w	r1, #3312	@ 0xcf0
 8006788:	486f      	ldr	r0, [pc, #444]	@ (8006948 <MX_GPIO_Init+0x2fc>)
 800678a:	f001 fe0d 	bl	80083a8 <HAL_GPIO_WritePin>
                          |LED_PC_Y_Pin|LED_PC_G_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, CELL12_CS_11_Pin|CELL12_CS_12_Pin|CSU_12_CELLS_Pin|CELL12_TEMP_03_CS_Pin
 800678e:	2201      	movs	r2, #1
 8006790:	f64f 5147 	movw	r1, #64839	@ 0xfd47
 8006794:	486e      	ldr	r0, [pc, #440]	@ (8006950 <MX_GPIO_Init+0x304>)
 8006796:	f001 fe07 	bl	80083a8 <HAL_GPIO_WritePin>
                          |CELL12_TEMP_03_LED_Pin|CELL12_TEMP_02_CS_Pin|CELL11_CS_03_Pin|CELL11_CS_04_Pin
                          |CELL11_CS_05_Pin|CELL11_CS_06_Pin|CELL11_CS_07_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_02_Pin|GPIO_03_Pin|GPIO_04_Pin|GPIO_05_Pin
 800679a:	2200      	movs	r2, #0
 800679c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80067a0:	486b      	ldr	r0, [pc, #428]	@ (8006950 <MX_GPIO_Init+0x304>)
 80067a2:	f001 fe01 	bl	80083a8 <HAL_GPIO_WritePin>
                          |GPIO_06_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CELL12_TEMP_01_LED_GPIO_Port, CELL12_TEMP_01_LED_Pin, GPIO_PIN_SET);
 80067a6:	2201      	movs	r2, #1
 80067a8:	2101      	movs	r1, #1
 80067aa:	486a      	ldr	r0, [pc, #424]	@ (8006954 <MX_GPIO_Init+0x308>)
 80067ac:	f001 fdfc 	bl	80083a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USART2_ENABLE_GPIO_Port, USART2_ENABLE_Pin, GPIO_PIN_RESET);
 80067b0:	2200      	movs	r2, #0
 80067b2:	2102      	movs	r1, #2
 80067b4:	4867      	ldr	r0, [pc, #412]	@ (8006954 <MX_GPIO_Init+0x308>)
 80067b6:	f001 fdf7 	bl	80083a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, GPIO_14_Pin|GPIO_07_Pin|LED_01_Pin|LED_02_Pin, GPIO_PIN_RESET);
 80067ba:	2200      	movs	r2, #0
 80067bc:	f24c 010c 	movw	r1, #49164	@ 0xc00c
 80067c0:	4865      	ldr	r0, [pc, #404]	@ (8006958 <MX_GPIO_Init+0x30c>)
 80067c2:	f001 fdf1 	bl	80083a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CELL11_CS_01_Pin|CELL11_CS_02_Pin|CELL11_TEMP_03_CS_Pin|CS_Pin, GPIO_PIN_SET);
 80067c6:	2201      	movs	r2, #1
 80067c8:	f648 0103 	movw	r1, #34819	@ 0x8803
 80067cc:	4863      	ldr	r0, [pc, #396]	@ (800695c <MX_GPIO_Init+0x310>)
 80067ce:	f001 fdeb 	bl	80083a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, CELL11_CS_08_Pin|CELL11_CS_09_Pin, GPIO_PIN_SET);
 80067d2:	2201      	movs	r2, #1
 80067d4:	2103      	movs	r1, #3
 80067d6:	4862      	ldr	r0, [pc, #392]	@ (8006960 <MX_GPIO_Init+0x314>)
 80067d8:	f001 fde6 	bl	80083a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_09_Pin|GPIO_10_Pin|LED_06_Pin|LED_05_Pin, GPIO_PIN_RESET);
 80067dc:	2200      	movs	r2, #0
 80067de:	f648 0103 	movw	r1, #34819	@ 0x8803
 80067e2:	4858      	ldr	r0, [pc, #352]	@ (8006944 <MX_GPIO_Init+0x2f8>)
 80067e4:	f001 fde0 	bl	80083a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_11_Pin|GPIO_12_Pin|LED_03_Pin|LED_07_Pin
 80067e8:	2200      	movs	r2, #0
 80067ea:	f244 4138 	movw	r1, #17464	@ 0x4438
 80067ee:	485b      	ldr	r0, [pc, #364]	@ (800695c <MX_GPIO_Init+0x310>)
 80067f0:	f001 fdda 	bl	80083a8 <HAL_GPIO_WritePin>
                          |USART1_ENABLE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin|CELL11_TEMP_02_CS_Pin|CELL11_TEMP_02_LED_Pin|CELL11_TEMP_01_CS_Pin
 80067f4:	2201      	movs	r2, #1
 80067f6:	f44f 51f2 	mov.w	r1, #7744	@ 0x1e40
 80067fa:	4857      	ldr	r0, [pc, #348]	@ (8006958 <MX_GPIO_Init+0x30c>)
 80067fc:	f001 fdd4 	bl	80083a8 <HAL_GPIO_WritePin>
                          |CELL11_TEMP_01_LED_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);
 8006800:	2201      	movs	r2, #1
 8006802:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006806:	4857      	ldr	r0, [pc, #348]	@ (8006964 <MX_GPIO_Init+0x318>)
 8006808:	f001 fdce 	bl	80083a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USART3_ENABLE_Pin|DISPLAY_CS_Pin|SPI5_CS_02_Pin, GPIO_PIN_RESET);
 800680c:	2200      	movs	r2, #0
 800680e:	f640 010c 	movw	r1, #2060	@ 0x80c
 8006812:	4854      	ldr	r0, [pc, #336]	@ (8006964 <MX_GPIO_Init+0x318>)
 8006814:	f001 fdc8 	bl	80083a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, DISPLAY_IO_1_Pin|DISPLAY_IO_2_Pin|BACKLIGHT_1_Pin|BACKLIGHT_2_Pin
 8006818:	2200      	movs	r2, #0
 800681a:	f24e 013c 	movw	r1, #57404	@ 0xe03c
 800681e:	4850      	ldr	r0, [pc, #320]	@ (8006960 <MX_GPIO_Init+0x314>)
 8006820:	f001 fdc2 	bl	80083a8 <HAL_GPIO_WritePin>
                          |LED_09_Pin|LED_04_Pin|LED_08_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USART6_ENABLE_GPIO_Port, USART6_ENABLE_Pin, GPIO_PIN_RESET);
 8006824:	2200      	movs	r2, #0
 8006826:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800682a:	4848      	ldr	r0, [pc, #288]	@ (800694c <MX_GPIO_Init+0x300>)
 800682c:	f001 fdbc 	bl	80083a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CELL12_CS_01_Pin CELL12_CS_02_Pin CELL12_CS_03_Pin CELL12_CS_04_Pin
                           CELL12_CS_05_Pin CELL11_CS_10_Pin CELL11_CS_11_Pin CELL11_CS_12_Pin
                           CSU_11_CELLS_Pin GPIO_09_Pin GPIO_10_Pin LED_06_Pin
                           LED_05_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_01_Pin|CELL12_CS_02_Pin|CELL12_CS_03_Pin|CELL12_CS_04_Pin
 8006830:	f648 73ff 	movw	r3, #36863	@ 0x8fff
 8006834:	627b      	str	r3, [r7, #36]	@ 0x24
                          |CELL12_CS_05_Pin|CELL11_CS_10_Pin|CELL11_CS_11_Pin|CELL11_CS_12_Pin
                          |CSU_11_CELLS_Pin|GPIO_09_Pin|GPIO_10_Pin|LED_06_Pin
                          |LED_05_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006836:	2301      	movs	r3, #1
 8006838:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800683a:	2300      	movs	r3, #0
 800683c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800683e:	2300      	movs	r3, #0
 8006840:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006842:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006846:	4619      	mov	r1, r3
 8006848:	483e      	ldr	r0, [pc, #248]	@ (8006944 <MX_GPIO_Init+0x2f8>)
 800684a:	f001 fc01 	bl	8008050 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_06_Pin CELL12_CS_08_Pin CELL12_CS_09_Pin CELL12_CS_10_Pin
                           LED_DC_Y_Pin LED_DC_G_Pin LED_PC_Y_Pin LED_PC_G_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_06_Pin|CELL12_CS_08_Pin|CELL12_CS_09_Pin|CELL12_CS_10_Pin
 800684e:	f44f 637f 	mov.w	r3, #4080	@ 0xff0
 8006852:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LED_DC_Y_Pin|LED_DC_G_Pin|LED_PC_Y_Pin|LED_PC_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006854:	2301      	movs	r3, #1
 8006856:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006858:	2300      	movs	r3, #0
 800685a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800685c:	2300      	movs	r3, #0
 800685e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006860:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006864:	4619      	mov	r1, r3
 8006866:	4838      	ldr	r0, [pc, #224]	@ (8006948 <MX_GPIO_Init+0x2fc>)
 8006868:	f001 fbf2 	bl	8008050 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_07_Pin SPI3_CS_03_Pin SPI3_CS_02_Pin USART6_ENABLE_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_07_Pin|SPI3_CS_03_Pin|SPI3_CS_02_Pin|USART6_ENABLE_Pin;
 800686c:	f242 1330 	movw	r3, #8496	@ 0x2130
 8006870:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006872:	2301      	movs	r3, #1
 8006874:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006876:	2300      	movs	r3, #0
 8006878:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800687a:	2300      	movs	r3, #0
 800687c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800687e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006882:	4619      	mov	r1, r3
 8006884:	4831      	ldr	r0, [pc, #196]	@ (800694c <MX_GPIO_Init+0x300>)
 8006886:	f001 fbe3 	bl	8008050 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_11_Pin CELL12_CS_12_Pin GPIO_02_Pin GPIO_03_Pin
                           GPIO_04_Pin GPIO_05_Pin GPIO_06_Pin CELL11_CS_03_Pin
                           CELL11_CS_04_Pin CELL11_CS_05_Pin CELL11_CS_06_Pin CELL11_CS_07_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_11_Pin|CELL12_CS_12_Pin|GPIO_02_Pin|GPIO_03_Pin
 800688a:	f64f 23bb 	movw	r3, #64187	@ 0xfabb
 800688e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_04_Pin|GPIO_05_Pin|GPIO_06_Pin|CELL11_CS_03_Pin
                          |CELL11_CS_04_Pin|CELL11_CS_05_Pin|CELL11_CS_06_Pin|CELL11_CS_07_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006890:	2301      	movs	r3, #1
 8006892:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006894:	2300      	movs	r3, #0
 8006896:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006898:	2300      	movs	r3, #0
 800689a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800689c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80068a0:	4619      	mov	r1, r3
 80068a2:	482b      	ldr	r0, [pc, #172]	@ (8006950 <MX_GPIO_Init+0x304>)
 80068a4:	f001 fbd4 	bl	8008050 <HAL_GPIO_Init>

  /*Configure GPIO pin : CSU_12_CELLS_Pin */
  GPIO_InitStruct.Pin = CSU_12_CELLS_Pin;
 80068a8:	2304      	movs	r3, #4
 80068aa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80068ac:	2301      	movs	r3, #1
 80068ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068b0:	2300      	movs	r3, #0
 80068b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80068b4:	2302      	movs	r3, #2
 80068b6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CSU_12_CELLS_GPIO_Port, &GPIO_InitStruct);
 80068b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80068bc:	4619      	mov	r1, r3
 80068be:	4824      	ldr	r0, [pc, #144]	@ (8006950 <MX_GPIO_Init+0x304>)
 80068c0:	f001 fbc6 	bl	8008050 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_TEMP_03_CS_Pin CELL12_TEMP_02_CS_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_03_CS_Pin|CELL12_TEMP_02_CS_Pin;
 80068c4:	f44f 6388 	mov.w	r3, #1088	@ 0x440
 80068c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80068ca:	2301      	movs	r3, #1
 80068cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80068ce:	2301      	movs	r3, #1
 80068d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80068d2:	2303      	movs	r3, #3
 80068d4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80068d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80068da:	4619      	mov	r1, r3
 80068dc:	481c      	ldr	r0, [pc, #112]	@ (8006950 <MX_GPIO_Init+0x304>)
 80068de:	f001 fbb7 	bl	8008050 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_03_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_03_LED_Pin;
 80068e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80068e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80068e8:	2301      	movs	r3, #1
 80068ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80068ec:	2302      	movs	r3, #2
 80068ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80068f0:	2303      	movs	r3, #3
 80068f2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_03_LED_GPIO_Port, &GPIO_InitStruct);
 80068f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80068f8:	4619      	mov	r1, r3
 80068fa:	4815      	ldr	r0, [pc, #84]	@ (8006950 <MX_GPIO_Init+0x304>)
 80068fc:	f001 fba8 	bl	8008050 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_02_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_02_LED_Pin;
 8006900:	2301      	movs	r3, #1
 8006902:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006904:	2301      	movs	r3, #1
 8006906:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006908:	2302      	movs	r3, #2
 800690a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800690c:	2303      	movs	r3, #3
 800690e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_02_LED_GPIO_Port, &GPIO_InitStruct);
 8006910:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006914:	4619      	mov	r1, r3
 8006916:	480d      	ldr	r0, [pc, #52]	@ (800694c <MX_GPIO_Init+0x300>)
 8006918:	f001 fb9a 	bl	8008050 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_01_CS_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_01_CS_Pin;
 800691c:	2302      	movs	r3, #2
 800691e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006920:	2301      	movs	r3, #1
 8006922:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006924:	2301      	movs	r3, #1
 8006926:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006928:	2303      	movs	r3, #3
 800692a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_01_CS_GPIO_Port, &GPIO_InitStruct);
 800692c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006930:	4619      	mov	r1, r3
 8006932:	4806      	ldr	r0, [pc, #24]	@ (800694c <MX_GPIO_Init+0x300>)
 8006934:	f001 fb8c 	bl	8008050 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_01_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_01_LED_Pin;
 8006938:	2301      	movs	r3, #1
 800693a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800693c:	2301      	movs	r3, #1
 800693e:	e013      	b.n	8006968 <MX_GPIO_Init+0x31c>
 8006940:	40023800 	.word	0x40023800
 8006944:	40021000 	.word	0x40021000
 8006948:	40022000 	.word	0x40022000
 800694c:	40020800 	.word	0x40020800
 8006950:	40021400 	.word	0x40021400
 8006954:	40020000 	.word	0x40020000
 8006958:	40021c00 	.word	0x40021c00
 800695c:	40020400 	.word	0x40020400
 8006960:	40021800 	.word	0x40021800
 8006964:	40020c00 	.word	0x40020c00
 8006968:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800696a:	2302      	movs	r3, #2
 800696c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800696e:	2303      	movs	r3, #3
 8006970:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_01_LED_GPIO_Port, &GPIO_InitStruct);
 8006972:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006976:	4619      	mov	r1, r3
 8006978:	485c      	ldr	r0, [pc, #368]	@ (8006aec <MX_GPIO_Init+0x4a0>)
 800697a:	f001 fb69 	bl	8008050 <HAL_GPIO_Init>

  /*Configure GPIO pin : USART2_ENABLE_Pin */
  GPIO_InitStruct.Pin = USART2_ENABLE_Pin;
 800697e:	2302      	movs	r3, #2
 8006980:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006982:	2301      	movs	r3, #1
 8006984:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006986:	2300      	movs	r3, #0
 8006988:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800698a:	2302      	movs	r3, #2
 800698c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USART2_ENABLE_GPIO_Port, &GPIO_InitStruct);
 800698e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006992:	4619      	mov	r1, r3
 8006994:	4855      	ldr	r0, [pc, #340]	@ (8006aec <MX_GPIO_Init+0x4a0>)
 8006996:	f001 fb5b 	bl	8008050 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_14_Pin GPIO_07_Pin LED_01_Pin LED_02_Pin */
  GPIO_InitStruct.Pin = GPIO_14_Pin|GPIO_07_Pin|LED_01_Pin|LED_02_Pin;
 800699a:	f24c 030c 	movw	r3, #49164	@ 0xc00c
 800699e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80069a0:	2301      	movs	r3, #1
 80069a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069a4:	2300      	movs	r3, #0
 80069a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80069a8:	2300      	movs	r3, #0
 80069aa:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80069ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80069b0:	4619      	mov	r1, r3
 80069b2:	484f      	ldr	r0, [pc, #316]	@ (8006af0 <MX_GPIO_Init+0x4a4>)
 80069b4:	f001 fb4c 	bl	8008050 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_CS_01_Pin CELL11_CS_02_Pin GPIO_11_Pin GPIO_12_Pin
                           CS_Pin LED_03_Pin LED_07_Pin USART1_ENABLE_Pin */
  GPIO_InitStruct.Pin = CELL11_CS_01_Pin|CELL11_CS_02_Pin|GPIO_11_Pin|GPIO_12_Pin
 80069b8:	f24c 433b 	movw	r3, #50235	@ 0xc43b
 80069bc:	627b      	str	r3, [r7, #36]	@ 0x24
                          |CS_Pin|LED_03_Pin|LED_07_Pin|USART1_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80069be:	2301      	movs	r3, #1
 80069c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069c2:	2300      	movs	r3, #0
 80069c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80069c6:	2300      	movs	r3, #0
 80069c8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80069ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80069ce:	4619      	mov	r1, r3
 80069d0:	4848      	ldr	r0, [pc, #288]	@ (8006af4 <MX_GPIO_Init+0x4a8>)
 80069d2:	f001 fb3d 	bl	8008050 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_CS_08_Pin CELL11_CS_09_Pin DISPLAY_IO_1_Pin DISPLAY_IO_2_Pin
                           BACKLIGHT_1_Pin BACKLIGHT_2_Pin LED_09_Pin LED_04_Pin
                           LED_08_Pin */
  GPIO_InitStruct.Pin = CELL11_CS_08_Pin|CELL11_CS_09_Pin|DISPLAY_IO_1_Pin|DISPLAY_IO_2_Pin
 80069d6:	f24e 033f 	movw	r3, #57407	@ 0xe03f
 80069da:	627b      	str	r3, [r7, #36]	@ 0x24
                          |BACKLIGHT_1_Pin|BACKLIGHT_2_Pin|LED_09_Pin|LED_04_Pin
                          |LED_08_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80069dc:	2301      	movs	r3, #1
 80069de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069e0:	2300      	movs	r3, #0
 80069e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80069e4:	2300      	movs	r3, #0
 80069e6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80069e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80069ec:	4619      	mov	r1, r3
 80069ee:	4842      	ldr	r0, [pc, #264]	@ (8006af8 <MX_GPIO_Init+0x4ac>)
 80069f0:	f001 fb2e 	bl	8008050 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL11_TEMP_03_CS_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_03_CS_Pin;
 80069f4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80069f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80069fa:	2301      	movs	r3, #1
 80069fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80069fe:	2301      	movs	r3, #1
 8006a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006a02:	2303      	movs	r3, #3
 8006a04:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL11_TEMP_03_CS_GPIO_Port, &GPIO_InitStruct);
 8006a06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a0a:	4619      	mov	r1, r3
 8006a0c:	4839      	ldr	r0, [pc, #228]	@ (8006af4 <MX_GPIO_Init+0x4a8>)
 8006a0e:	f001 fb1f 	bl	8008050 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_TEMP_03_LED_Pin CELL11_TEMP_02_LED_Pin CELL11_TEMP_01_LED_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_03_LED_Pin|CELL11_TEMP_02_LED_Pin|CELL11_TEMP_01_LED_Pin;
 8006a12:	f44f 53a2 	mov.w	r3, #5184	@ 0x1440
 8006a16:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006a1c:	2302      	movs	r3, #2
 8006a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006a20:	2303      	movs	r3, #3
 8006a22:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8006a24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a28:	4619      	mov	r1, r3
 8006a2a:	4831      	ldr	r0, [pc, #196]	@ (8006af0 <MX_GPIO_Init+0x4a4>)
 8006a2c:	f001 fb10 	bl	8008050 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_TEMP_02_CS_Pin CELL11_TEMP_01_CS_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_02_CS_Pin|CELL11_TEMP_01_CS_Pin;
 8006a30:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8006a34:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006a36:	2301      	movs	r3, #1
 8006a38:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006a3e:	2303      	movs	r3, #3
 8006a40:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8006a42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a46:	4619      	mov	r1, r3
 8006a48:	4829      	ldr	r0, [pc, #164]	@ (8006af0 <MX_GPIO_Init+0x4a4>)
 8006a4a:	f001 fb01 	bl	8008050 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS1_Pin USART3_ENABLE_Pin DISPLAY_CS_Pin SPI5_CS_02_Pin */
  GPIO_InitStruct.Pin = CS1_Pin|USART3_ENABLE_Pin|DISPLAY_CS_Pin|SPI5_CS_02_Pin;
 8006a4e:	f640 430c 	movw	r3, #3084	@ 0xc0c
 8006a52:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006a54:	2301      	movs	r3, #1
 8006a56:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006a60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a64:	4619      	mov	r1, r3
 8006a66:	4825      	ldr	r0, [pc, #148]	@ (8006afc <MX_GPIO_Init+0x4b0>)
 8006a68:	f001 faf2 	bl	8008050 <HAL_GPIO_Init>

  /*Configure GPIO pins : PUSH_BUTTON_01_Pin PUSH_BUTTON_02_Pin PUSH_BUTTON_03_Pin PUSH_BUTTON_04_Pin */
  GPIO_InitStruct.Pin = PUSH_BUTTON_01_Pin|PUSH_BUTTON_02_Pin|PUSH_BUTTON_03_Pin|PUSH_BUTTON_04_Pin;
 8006a6c:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8006a70:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006a72:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8006a76:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a78:	2300      	movs	r3, #0
 8006a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006a7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a80:	4619      	mov	r1, r3
 8006a82:	481e      	ldr	r0, [pc, #120]	@ (8006afc <MX_GPIO_Init+0x4b0>)
 8006a84:	f001 fae4 	bl	8008050 <HAL_GPIO_Init>

  /*Configure GPIO pin : CD_Pin */
  GPIO_InitStruct.Pin = CD_Pin;
 8006a88:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006a8c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006a8e:	2300      	movs	r3, #0
 8006a90:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006a92:	2301      	movs	r3, #1
 8006a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CD_GPIO_Port, &GPIO_InitStruct);
 8006a96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a9a:	4619      	mov	r1, r3
 8006a9c:	4814      	ldr	r0, [pc, #80]	@ (8006af0 <MX_GPIO_Init+0x4a4>)
 8006a9e:	f001 fad7 	bl	8008050 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIP_SWITCH_01_Pin DIP_SWITCH_02_Pin DIP_SWITCH_03_Pin DIP_SWITCH_04_Pin */
  GPIO_InitStruct.Pin = DIP_SWITCH_01_Pin|DIP_SWITCH_02_Pin|DIP_SWITCH_03_Pin|DIP_SWITCH_04_Pin;
 8006aa2:	23f0      	movs	r3, #240	@ 0xf0
 8006aa4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006aae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006ab2:	4619      	mov	r1, r3
 8006ab4:	4811      	ldr	r0, [pc, #68]	@ (8006afc <MX_GPIO_Init+0x4b0>)
 8006ab6:	f001 facb 	bl	8008050 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIP_SWITCH_MODE_01_Pin DIP_SWITCH_MODE_02_Pin DIP_SWITCH_MODE_03_Pin DIP_SWITCH_MODE_04_Pin */
  GPIO_InitStruct.Pin = DIP_SWITCH_MODE_01_Pin|DIP_SWITCH_MODE_02_Pin|DIP_SWITCH_MODE_03_Pin|DIP_SWITCH_MODE_04_Pin;
 8006aba:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 8006abe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006ac8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006acc:	4619      	mov	r1, r3
 8006ace:	480a      	ldr	r0, [pc, #40]	@ (8006af8 <MX_GPIO_Init+0x4ac>)
 8006ad0:	f001 fabe 	bl	8008050 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	2100      	movs	r1, #0
 8006ad8:	2028      	movs	r0, #40	@ 0x28
 8006ada:	f001 f9f0 	bl	8007ebe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006ade:	2028      	movs	r0, #40	@ 0x28
 8006ae0:	f001 fa09 	bl	8007ef6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8006ae4:	bf00      	nop
 8006ae6:	3738      	adds	r7, #56	@ 0x38
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}
 8006aec:	40020000 	.word	0x40020000
 8006af0:	40021c00 	.word	0x40021c00
 8006af4:	40020400 	.word	0x40020400
 8006af8:	40021800 	.word	0x40021800
 8006afc:	40020c00 	.word	0x40020c00

08006b00 <HAL_GPIO_EXTI_Callback>:
}



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b082      	sub	sp, #8
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	4603      	mov	r3, r0
 8006b08:	80fb      	strh	r3, [r7, #6]
    UNUSED(GPIO_Pin);
    Push_ButtonHandler(GPIO_Pin);
 8006b0a:	88fb      	ldrh	r3, [r7, #6]
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	f7fa facf 	bl	80010b0 <Push_ButtonHandler>
}
 8006b12:	bf00      	nop
 8006b14:	3708      	adds	r7, #8
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}
	...

08006b1c <HAL_UARTEx_RxEventCallback>:
	HAL_GPIO_WritePin(GPIOB, USART1_ENABLE_Pin, GPIO_PIN_RESET);

}

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b082      	sub	sp, #8
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	460b      	mov	r3, r1
 8006b26:	807b      	strh	r3, [r7, #2]
	if (RxData_modbus_01[0] == SLAVE_ID)
 8006b28:	4b33      	ldr	r3, [pc, #204]	@ (8006bf8 <HAL_UARTEx_RxEventCallback+0xdc>)
 8006b2a:	781b      	ldrb	r3, [r3, #0]
 8006b2c:	2b07      	cmp	r3, #7
 8006b2e:	d143      	bne.n	8006bb8 <HAL_UARTEx_RxEventCallback+0x9c>
	{
		switch (RxData_modbus_01[1]){
 8006b30:	4b31      	ldr	r3, [pc, #196]	@ (8006bf8 <HAL_UARTEx_RxEventCallback+0xdc>)
 8006b32:	785b      	ldrb	r3, [r3, #1]
 8006b34:	3b01      	subs	r3, #1
 8006b36:	2b0f      	cmp	r3, #15
 8006b38:	d83a      	bhi.n	8006bb0 <HAL_UARTEx_RxEventCallback+0x94>
 8006b3a:	a201      	add	r2, pc, #4	@ (adr r2, 8006b40 <HAL_UARTEx_RxEventCallback+0x24>)
 8006b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b40:	08006b8d 	.word	0x08006b8d
 8006b44:	08006b93 	.word	0x08006b93
 8006b48:	08006b81 	.word	0x08006b81
 8006b4c:	08006b87 	.word	0x08006b87
 8006b50:	08006ba5 	.word	0x08006ba5
 8006b54:	08006b99 	.word	0x08006b99
 8006b58:	08006bb1 	.word	0x08006bb1
 8006b5c:	08006bb1 	.word	0x08006bb1
 8006b60:	08006bb1 	.word	0x08006bb1
 8006b64:	08006bb1 	.word	0x08006bb1
 8006b68:	08006bb1 	.word	0x08006bb1
 8006b6c:	08006bb1 	.word	0x08006bb1
 8006b70:	08006bb1 	.word	0x08006bb1
 8006b74:	08006bb1 	.word	0x08006bb1
 8006b78:	08006bab 	.word	0x08006bab
 8006b7c:	08006b9f 	.word	0x08006b9f
		case 0x03:
			readHoldingRegs();
 8006b80:	f7fe fa12 	bl	8004fa8 <readHoldingRegs>
			break;
 8006b84:	e018      	b.n	8006bb8 <HAL_UARTEx_RxEventCallback+0x9c>
		case 0x04:
			readInputRegs();
 8006b86:	f7fe fa81 	bl	800508c <readInputRegs>
			break;
 8006b8a:	e015      	b.n	8006bb8 <HAL_UARTEx_RxEventCallback+0x9c>
		case 0x01:
			readCoils();
 8006b8c:	f7fe faf0 	bl	8005170 <readCoils>
			break;
 8006b90:	e012      	b.n	8006bb8 <HAL_UARTEx_RxEventCallback+0x9c>
		case 0x02:
			readInputs();
 8006b92:	f7fe fb9b 	bl	80052cc <readInputs>
			break;
 8006b96:	e00f      	b.n	8006bb8 <HAL_UARTEx_RxEventCallback+0x9c>
		case 0x06:
			writeSingleReg();
 8006b98:	f7fe fcc0 	bl	800551c <writeSingleReg>
			break;
 8006b9c:	e00c      	b.n	8006bb8 <HAL_UARTEx_RxEventCallback+0x9c>
		case 0x10:
			writeHoldingRegs();
 8006b9e:	f7fe fc43 	bl	8005428 <writeHoldingRegs>
			break;
 8006ba2:	e009      	b.n	8006bb8 <HAL_UARTEx_RxEventCallback+0x9c>
		case 0x05:
			writeSingleCoil();
 8006ba4:	f7fe fd04 	bl	80055b0 <writeSingleCoil>
			break;
 8006ba8:	e006      	b.n	8006bb8 <HAL_UARTEx_RxEventCallback+0x9c>
		case 0x0F:
			writeMultiCoils();
 8006baa:	f7fe fd7b 	bl	80056a4 <writeMultiCoils>
			break;
 8006bae:	e003      	b.n	8006bb8 <HAL_UARTEx_RxEventCallback+0x9c>
		default:
			modbusException(ILLEGAL_FUNCTION);
 8006bb0:	2001      	movs	r0, #1
 8006bb2:	f7fe f9d9 	bl	8004f68 <modbusException>
			break;
 8006bb6:	bf00      	nop
		}
	}


	HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData_modbus_01, sizeof(RxData_modbus_01));
 8006bb8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006bbc:	490e      	ldr	r1, [pc, #56]	@ (8006bf8 <HAL_UARTEx_RxEventCallback+0xdc>)
 8006bbe:	480f      	ldr	r0, [pc, #60]	@ (8006bfc <HAL_UARTEx_RxEventCallback+0xe0>)
 8006bc0:	f004 fa2b 	bl	800b01a <HAL_UARTEx_ReceiveToIdle_IT>

	HAL_UARTEx_ReceiveToIdle_IT(&huart2, RxData_modbus_02, sizeof(RxData_modbus_02));
 8006bc4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006bc8:	490d      	ldr	r1, [pc, #52]	@ (8006c00 <HAL_UARTEx_RxEventCallback+0xe4>)
 8006bca:	480e      	ldr	r0, [pc, #56]	@ (8006c04 <HAL_UARTEx_RxEventCallback+0xe8>)
 8006bcc:	f004 fa25 	bl	800b01a <HAL_UARTEx_ReceiveToIdle_IT>

	HAL_UARTEx_ReceiveToIdle_IT(&huart3, RxData_modbus_03, sizeof(RxData_modbus_03));
 8006bd0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006bd4:	490c      	ldr	r1, [pc, #48]	@ (8006c08 <HAL_UARTEx_RxEventCallback+0xec>)
 8006bd6:	480d      	ldr	r0, [pc, #52]	@ (8006c0c <HAL_UARTEx_RxEventCallback+0xf0>)
 8006bd8:	f004 fa1f 	bl	800b01a <HAL_UARTEx_ReceiveToIdle_IT>

	HAL_UARTEx_ReceiveToIdle_IT(&huart6, RxData_modbus_04, sizeof(RxData_modbus_04));
 8006bdc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006be0:	490b      	ldr	r1, [pc, #44]	@ (8006c10 <HAL_UARTEx_RxEventCallback+0xf4>)
 8006be2:	480c      	ldr	r0, [pc, #48]	@ (8006c14 <HAL_UARTEx_RxEventCallback+0xf8>)
 8006be4:	f004 fa19 	bl	800b01a <HAL_UARTEx_ReceiveToIdle_IT>

	modebus_rx_flag = 1 ;
 8006be8:	4b0b      	ldr	r3, [pc, #44]	@ (8006c18 <HAL_UARTEx_RxEventCallback+0xfc>)
 8006bea:	2201      	movs	r2, #1
 8006bec:	701a      	strb	r2, [r3, #0]

//	HAL_UART_RxCpltCallback
}
 8006bee:	bf00      	nop
 8006bf0:	3708      	adds	r7, #8
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	bd80      	pop	{r7, pc}
 8006bf6:	bf00      	nop
 8006bf8:	20001298 	.word	0x20001298
 8006bfc:	20001af4 	.word	0x20001af4
 8006c00:	20001498 	.word	0x20001498
 8006c04:	20001b3c 	.word	0x20001b3c
 8006c08:	20001598 	.word	0x20001598
 8006c0c:	20001b84 	.word	0x20001b84
 8006c10:	20001698 	.word	0x20001698
 8006c14:	20001bcc 	.word	0x20001bcc
 8006c18:	20001294 	.word	0x20001294

08006c1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006c20:	b672      	cpsid	i
}
 8006c22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006c24:	bf00      	nop
 8006c26:	e7fd      	b.n	8006c24 <Error_Handler+0x8>

08006c28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b083      	sub	sp, #12
 8006c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006c2e:	2300      	movs	r3, #0
 8006c30:	607b      	str	r3, [r7, #4]
 8006c32:	4b10      	ldr	r3, [pc, #64]	@ (8006c74 <HAL_MspInit+0x4c>)
 8006c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c36:	4a0f      	ldr	r2, [pc, #60]	@ (8006c74 <HAL_MspInit+0x4c>)
 8006c38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006c3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8006c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8006c74 <HAL_MspInit+0x4c>)
 8006c40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c46:	607b      	str	r3, [r7, #4]
 8006c48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	603b      	str	r3, [r7, #0]
 8006c4e:	4b09      	ldr	r3, [pc, #36]	@ (8006c74 <HAL_MspInit+0x4c>)
 8006c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c52:	4a08      	ldr	r2, [pc, #32]	@ (8006c74 <HAL_MspInit+0x4c>)
 8006c54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c58:	6413      	str	r3, [r2, #64]	@ 0x40
 8006c5a:	4b06      	ldr	r3, [pc, #24]	@ (8006c74 <HAL_MspInit+0x4c>)
 8006c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c62:	603b      	str	r3, [r7, #0]
 8006c64:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006c66:	bf00      	nop
 8006c68:	370c      	adds	r7, #12
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c70:	4770      	bx	lr
 8006c72:	bf00      	nop
 8006c74:	40023800 	.word	0x40023800

08006c78 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b08c      	sub	sp, #48	@ 0x30
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c80:	f107 031c 	add.w	r3, r7, #28
 8006c84:	2200      	movs	r2, #0
 8006c86:	601a      	str	r2, [r3, #0]
 8006c88:	605a      	str	r2, [r3, #4]
 8006c8a:	609a      	str	r2, [r3, #8]
 8006c8c:	60da      	str	r2, [r3, #12]
 8006c8e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4a4a      	ldr	r2, [pc, #296]	@ (8006dc0 <HAL_CAN_MspInit+0x148>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d145      	bne.n	8006d26 <HAL_CAN_MspInit+0xae>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8006c9a:	4b4a      	ldr	r3, [pc, #296]	@ (8006dc4 <HAL_CAN_MspInit+0x14c>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	3301      	adds	r3, #1
 8006ca0:	4a48      	ldr	r2, [pc, #288]	@ (8006dc4 <HAL_CAN_MspInit+0x14c>)
 8006ca2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8006ca4:	4b47      	ldr	r3, [pc, #284]	@ (8006dc4 <HAL_CAN_MspInit+0x14c>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	2b01      	cmp	r3, #1
 8006caa:	d10d      	bne.n	8006cc8 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8006cac:	2300      	movs	r3, #0
 8006cae:	61bb      	str	r3, [r7, #24]
 8006cb0:	4b45      	ldr	r3, [pc, #276]	@ (8006dc8 <HAL_CAN_MspInit+0x150>)
 8006cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cb4:	4a44      	ldr	r2, [pc, #272]	@ (8006dc8 <HAL_CAN_MspInit+0x150>)
 8006cb6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006cba:	6413      	str	r3, [r2, #64]	@ 0x40
 8006cbc:	4b42      	ldr	r3, [pc, #264]	@ (8006dc8 <HAL_CAN_MspInit+0x150>)
 8006cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006cc4:	61bb      	str	r3, [r7, #24]
 8006cc6:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006cc8:	2300      	movs	r3, #0
 8006cca:	617b      	str	r3, [r7, #20]
 8006ccc:	4b3e      	ldr	r3, [pc, #248]	@ (8006dc8 <HAL_CAN_MspInit+0x150>)
 8006cce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cd0:	4a3d      	ldr	r2, [pc, #244]	@ (8006dc8 <HAL_CAN_MspInit+0x150>)
 8006cd2:	f043 0308 	orr.w	r3, r3, #8
 8006cd6:	6313      	str	r3, [r2, #48]	@ 0x30
 8006cd8:	4b3b      	ldr	r3, [pc, #236]	@ (8006dc8 <HAL_CAN_MspInit+0x150>)
 8006cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cdc:	f003 0308 	and.w	r3, r3, #8
 8006ce0:	617b      	str	r3, [r7, #20]
 8006ce2:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006ce4:	2303      	movs	r3, #3
 8006ce6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ce8:	2302      	movs	r3, #2
 8006cea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cec:	2300      	movs	r3, #0
 8006cee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006cf0:	2303      	movs	r3, #3
 8006cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8006cf4:	2309      	movs	r3, #9
 8006cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006cf8:	f107 031c 	add.w	r3, r7, #28
 8006cfc:	4619      	mov	r1, r3
 8006cfe:	4833      	ldr	r0, [pc, #204]	@ (8006dcc <HAL_CAN_MspInit+0x154>)
 8006d00:	f001 f9a6 	bl	8008050 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8006d04:	2200      	movs	r2, #0
 8006d06:	2100      	movs	r1, #0
 8006d08:	2014      	movs	r0, #20
 8006d0a:	f001 f8d8 	bl	8007ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8006d0e:	2014      	movs	r0, #20
 8006d10:	f001 f8f1 	bl	8007ef6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8006d14:	2200      	movs	r2, #0
 8006d16:	2100      	movs	r1, #0
 8006d18:	2015      	movs	r0, #21
 8006d1a:	f001 f8d0 	bl	8007ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8006d1e:	2015      	movs	r0, #21
 8006d20:	f001 f8e9 	bl	8007ef6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8006d24:	e048      	b.n	8006db8 <HAL_CAN_MspInit+0x140>
  else if(hcan->Instance==CAN2)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a29      	ldr	r2, [pc, #164]	@ (8006dd0 <HAL_CAN_MspInit+0x158>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d143      	bne.n	8006db8 <HAL_CAN_MspInit+0x140>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8006d30:	2300      	movs	r3, #0
 8006d32:	613b      	str	r3, [r7, #16]
 8006d34:	4b24      	ldr	r3, [pc, #144]	@ (8006dc8 <HAL_CAN_MspInit+0x150>)
 8006d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d38:	4a23      	ldr	r2, [pc, #140]	@ (8006dc8 <HAL_CAN_MspInit+0x150>)
 8006d3a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006d3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8006d40:	4b21      	ldr	r3, [pc, #132]	@ (8006dc8 <HAL_CAN_MspInit+0x150>)
 8006d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d44:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006d48:	613b      	str	r3, [r7, #16]
 8006d4a:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8006d4c:	4b1d      	ldr	r3, [pc, #116]	@ (8006dc4 <HAL_CAN_MspInit+0x14c>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	3301      	adds	r3, #1
 8006d52:	4a1c      	ldr	r2, [pc, #112]	@ (8006dc4 <HAL_CAN_MspInit+0x14c>)
 8006d54:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8006d56:	4b1b      	ldr	r3, [pc, #108]	@ (8006dc4 <HAL_CAN_MspInit+0x14c>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	2b01      	cmp	r3, #1
 8006d5c:	d10d      	bne.n	8006d7a <HAL_CAN_MspInit+0x102>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8006d5e:	2300      	movs	r3, #0
 8006d60:	60fb      	str	r3, [r7, #12]
 8006d62:	4b19      	ldr	r3, [pc, #100]	@ (8006dc8 <HAL_CAN_MspInit+0x150>)
 8006d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d66:	4a18      	ldr	r2, [pc, #96]	@ (8006dc8 <HAL_CAN_MspInit+0x150>)
 8006d68:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006d6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8006d6e:	4b16      	ldr	r3, [pc, #88]	@ (8006dc8 <HAL_CAN_MspInit+0x150>)
 8006d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d76:	60fb      	str	r3, [r7, #12]
 8006d78:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	60bb      	str	r3, [r7, #8]
 8006d7e:	4b12      	ldr	r3, [pc, #72]	@ (8006dc8 <HAL_CAN_MspInit+0x150>)
 8006d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d82:	4a11      	ldr	r2, [pc, #68]	@ (8006dc8 <HAL_CAN_MspInit+0x150>)
 8006d84:	f043 0302 	orr.w	r3, r3, #2
 8006d88:	6313      	str	r3, [r2, #48]	@ 0x30
 8006d8a:	4b0f      	ldr	r3, [pc, #60]	@ (8006dc8 <HAL_CAN_MspInit+0x150>)
 8006d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d8e:	f003 0302 	and.w	r3, r3, #2
 8006d92:	60bb      	str	r3, [r7, #8]
 8006d94:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8006d96:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8006d9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d9c:	2302      	movs	r3, #2
 8006d9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006da0:	2300      	movs	r3, #0
 8006da2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006da4:	2303      	movs	r3, #3
 8006da6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8006da8:	2309      	movs	r3, #9
 8006daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006dac:	f107 031c 	add.w	r3, r7, #28
 8006db0:	4619      	mov	r1, r3
 8006db2:	4808      	ldr	r0, [pc, #32]	@ (8006dd4 <HAL_CAN_MspInit+0x15c>)
 8006db4:	f001 f94c 	bl	8008050 <HAL_GPIO_Init>
}
 8006db8:	bf00      	nop
 8006dba:	3730      	adds	r7, #48	@ 0x30
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}
 8006dc0:	40006400 	.word	0x40006400
 8006dc4:	20001c14 	.word	0x20001c14
 8006dc8:	40023800 	.word	0x40023800
 8006dcc:	40020c00 	.word	0x40020c00
 8006dd0:	40006800 	.word	0x40006800
 8006dd4:	40020400 	.word	0x40020400

08006dd8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b08e      	sub	sp, #56	@ 0x38
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006de0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006de4:	2200      	movs	r2, #0
 8006de6:	601a      	str	r2, [r3, #0]
 8006de8:	605a      	str	r2, [r3, #4]
 8006dea:	609a      	str	r2, [r3, #8]
 8006dec:	60da      	str	r2, [r3, #12]
 8006dee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a4c      	ldr	r2, [pc, #304]	@ (8006f28 <HAL_I2C_MspInit+0x150>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d12d      	bne.n	8006e56 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	623b      	str	r3, [r7, #32]
 8006dfe:	4b4b      	ldr	r3, [pc, #300]	@ (8006f2c <HAL_I2C_MspInit+0x154>)
 8006e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e02:	4a4a      	ldr	r2, [pc, #296]	@ (8006f2c <HAL_I2C_MspInit+0x154>)
 8006e04:	f043 0302 	orr.w	r3, r3, #2
 8006e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8006e0a:	4b48      	ldr	r3, [pc, #288]	@ (8006f2c <HAL_I2C_MspInit+0x154>)
 8006e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e0e:	f003 0302 	and.w	r3, r3, #2
 8006e12:	623b      	str	r3, [r7, #32]
 8006e14:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006e16:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8006e1a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006e1c:	2312      	movs	r3, #18
 8006e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e20:	2300      	movs	r3, #0
 8006e22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e24:	2303      	movs	r3, #3
 8006e26:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006e28:	2304      	movs	r3, #4
 8006e2a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006e30:	4619      	mov	r1, r3
 8006e32:	483f      	ldr	r0, [pc, #252]	@ (8006f30 <HAL_I2C_MspInit+0x158>)
 8006e34:	f001 f90c 	bl	8008050 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006e38:	2300      	movs	r3, #0
 8006e3a:	61fb      	str	r3, [r7, #28]
 8006e3c:	4b3b      	ldr	r3, [pc, #236]	@ (8006f2c <HAL_I2C_MspInit+0x154>)
 8006e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e40:	4a3a      	ldr	r2, [pc, #232]	@ (8006f2c <HAL_I2C_MspInit+0x154>)
 8006e42:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006e46:	6413      	str	r3, [r2, #64]	@ 0x40
 8006e48:	4b38      	ldr	r3, [pc, #224]	@ (8006f2c <HAL_I2C_MspInit+0x154>)
 8006e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006e50:	61fb      	str	r3, [r7, #28]
 8006e52:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8006e54:	e063      	b.n	8006f1e <HAL_I2C_MspInit+0x146>
  else if(hi2c->Instance==I2C2)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a36      	ldr	r2, [pc, #216]	@ (8006f34 <HAL_I2C_MspInit+0x15c>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d12c      	bne.n	8006eba <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006e60:	2300      	movs	r3, #0
 8006e62:	61bb      	str	r3, [r7, #24]
 8006e64:	4b31      	ldr	r3, [pc, #196]	@ (8006f2c <HAL_I2C_MspInit+0x154>)
 8006e66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e68:	4a30      	ldr	r2, [pc, #192]	@ (8006f2c <HAL_I2C_MspInit+0x154>)
 8006e6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e6e:	6313      	str	r3, [r2, #48]	@ 0x30
 8006e70:	4b2e      	ldr	r3, [pc, #184]	@ (8006f2c <HAL_I2C_MspInit+0x154>)
 8006e72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e78:	61bb      	str	r3, [r7, #24]
 8006e7a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006e7c:	2330      	movs	r3, #48	@ 0x30
 8006e7e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006e80:	2312      	movs	r3, #18
 8006e82:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e84:	2300      	movs	r3, #0
 8006e86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e88:	2303      	movs	r3, #3
 8006e8a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8006e8c:	2304      	movs	r3, #4
 8006e8e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8006e90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006e94:	4619      	mov	r1, r3
 8006e96:	4828      	ldr	r0, [pc, #160]	@ (8006f38 <HAL_I2C_MspInit+0x160>)
 8006e98:	f001 f8da 	bl	8008050 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	617b      	str	r3, [r7, #20]
 8006ea0:	4b22      	ldr	r3, [pc, #136]	@ (8006f2c <HAL_I2C_MspInit+0x154>)
 8006ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ea4:	4a21      	ldr	r2, [pc, #132]	@ (8006f2c <HAL_I2C_MspInit+0x154>)
 8006ea6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006eaa:	6413      	str	r3, [r2, #64]	@ 0x40
 8006eac:	4b1f      	ldr	r3, [pc, #124]	@ (8006f2c <HAL_I2C_MspInit+0x154>)
 8006eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eb0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006eb4:	617b      	str	r3, [r7, #20]
 8006eb6:	697b      	ldr	r3, [r7, #20]
}
 8006eb8:	e031      	b.n	8006f1e <HAL_I2C_MspInit+0x146>
  else if(hi2c->Instance==I2C3)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4a1f      	ldr	r2, [pc, #124]	@ (8006f3c <HAL_I2C_MspInit+0x164>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d12c      	bne.n	8006f1e <HAL_I2C_MspInit+0x146>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	613b      	str	r3, [r7, #16]
 8006ec8:	4b18      	ldr	r3, [pc, #96]	@ (8006f2c <HAL_I2C_MspInit+0x154>)
 8006eca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ecc:	4a17      	ldr	r2, [pc, #92]	@ (8006f2c <HAL_I2C_MspInit+0x154>)
 8006ece:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ed2:	6313      	str	r3, [r2, #48]	@ 0x30
 8006ed4:	4b15      	ldr	r3, [pc, #84]	@ (8006f2c <HAL_I2C_MspInit+0x154>)
 8006ed6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ed8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006edc:	613b      	str	r3, [r7, #16]
 8006ede:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8006ee0:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8006ee4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006ee6:	2312      	movs	r3, #18
 8006ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006eea:	2300      	movs	r3, #0
 8006eec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006eee:	2303      	movs	r3, #3
 8006ef0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8006ef2:	2304      	movs	r3, #4
 8006ef4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8006ef6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006efa:	4619      	mov	r1, r3
 8006efc:	480e      	ldr	r0, [pc, #56]	@ (8006f38 <HAL_I2C_MspInit+0x160>)
 8006efe:	f001 f8a7 	bl	8008050 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8006f02:	2300      	movs	r3, #0
 8006f04:	60fb      	str	r3, [r7, #12]
 8006f06:	4b09      	ldr	r3, [pc, #36]	@ (8006f2c <HAL_I2C_MspInit+0x154>)
 8006f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f0a:	4a08      	ldr	r2, [pc, #32]	@ (8006f2c <HAL_I2C_MspInit+0x154>)
 8006f0c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006f10:	6413      	str	r3, [r2, #64]	@ 0x40
 8006f12:	4b06      	ldr	r3, [pc, #24]	@ (8006f2c <HAL_I2C_MspInit+0x154>)
 8006f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f1a:	60fb      	str	r3, [r7, #12]
 8006f1c:	68fb      	ldr	r3, [r7, #12]
}
 8006f1e:	bf00      	nop
 8006f20:	3738      	adds	r7, #56	@ 0x38
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bd80      	pop	{r7, pc}
 8006f26:	bf00      	nop
 8006f28:	40005400 	.word	0x40005400
 8006f2c:	40023800 	.word	0x40023800
 8006f30:	40020400 	.word	0x40020400
 8006f34:	40005800 	.word	0x40005800
 8006f38:	40021c00 	.word	0x40021c00
 8006f3c:	40005c00 	.word	0x40005c00

08006f40 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	b090      	sub	sp, #64	@ 0x40
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f48:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	601a      	str	r2, [r3, #0]
 8006f50:	605a      	str	r2, [r3, #4]
 8006f52:	609a      	str	r2, [r3, #8]
 8006f54:	60da      	str	r2, [r3, #12]
 8006f56:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a6d      	ldr	r2, [pc, #436]	@ (8007114 <HAL_SPI_MspInit+0x1d4>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d12c      	bne.n	8006fbc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006f62:	2300      	movs	r3, #0
 8006f64:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f66:	4b6c      	ldr	r3, [pc, #432]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 8006f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f6a:	4a6b      	ldr	r2, [pc, #428]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 8006f6c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006f70:	6453      	str	r3, [r2, #68]	@ 0x44
 8006f72:	4b69      	ldr	r3, [pc, #420]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 8006f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f76:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006f7a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006f7e:	2300      	movs	r3, #0
 8006f80:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f82:	4b65      	ldr	r3, [pc, #404]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 8006f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f86:	4a64      	ldr	r2, [pc, #400]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 8006f88:	f043 0301 	orr.w	r3, r3, #1
 8006f8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8006f8e:	4b62      	ldr	r3, [pc, #392]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 8006f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f92:	f003 0301 	and.w	r3, r3, #1
 8006f96:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8006f9a:	23e0      	movs	r3, #224	@ 0xe0
 8006f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f9e:	2302      	movs	r3, #2
 8006fa0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006fa6:	2303      	movs	r3, #3
 8006fa8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006faa:	2305      	movs	r3, #5
 8006fac:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006fae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006fb2:	4619      	mov	r1, r3
 8006fb4:	4859      	ldr	r0, [pc, #356]	@ (800711c <HAL_SPI_MspInit+0x1dc>)
 8006fb6:	f001 f84b 	bl	8008050 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8006fba:	e0a7      	b.n	800710c <HAL_SPI_MspInit+0x1cc>
  else if(hspi->Instance==SPI2)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a57      	ldr	r2, [pc, #348]	@ (8007120 <HAL_SPI_MspInit+0x1e0>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d12c      	bne.n	8007020 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	623b      	str	r3, [r7, #32]
 8006fca:	4b53      	ldr	r3, [pc, #332]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 8006fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fce:	4a52      	ldr	r2, [pc, #328]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 8006fd0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006fd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8006fd6:	4b50      	ldr	r3, [pc, #320]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 8006fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006fde:	623b      	str	r3, [r7, #32]
 8006fe0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	61fb      	str	r3, [r7, #28]
 8006fe6:	4b4c      	ldr	r3, [pc, #304]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 8006fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fea:	4a4b      	ldr	r2, [pc, #300]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 8006fec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ff0:	6313      	str	r3, [r2, #48]	@ 0x30
 8006ff2:	4b49      	ldr	r3, [pc, #292]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 8006ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ff6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ffa:	61fb      	str	r3, [r7, #28]
 8006ffc:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8006ffe:	230e      	movs	r3, #14
 8007000:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007002:	2302      	movs	r3, #2
 8007004:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007006:	2300      	movs	r3, #0
 8007008:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800700a:	2303      	movs	r3, #3
 800700c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800700e:	2305      	movs	r3, #5
 8007010:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8007012:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007016:	4619      	mov	r1, r3
 8007018:	4842      	ldr	r0, [pc, #264]	@ (8007124 <HAL_SPI_MspInit+0x1e4>)
 800701a:	f001 f819 	bl	8008050 <HAL_GPIO_Init>
}
 800701e:	e075      	b.n	800710c <HAL_SPI_MspInit+0x1cc>
  else if(hspi->Instance==SPI3)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4a40      	ldr	r2, [pc, #256]	@ (8007128 <HAL_SPI_MspInit+0x1e8>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d12d      	bne.n	8007086 <HAL_SPI_MspInit+0x146>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800702a:	2300      	movs	r3, #0
 800702c:	61bb      	str	r3, [r7, #24]
 800702e:	4b3a      	ldr	r3, [pc, #232]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 8007030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007032:	4a39      	ldr	r2, [pc, #228]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 8007034:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007038:	6413      	str	r3, [r2, #64]	@ 0x40
 800703a:	4b37      	ldr	r3, [pc, #220]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 800703c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800703e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007042:	61bb      	str	r3, [r7, #24]
 8007044:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007046:	2300      	movs	r3, #0
 8007048:	617b      	str	r3, [r7, #20]
 800704a:	4b33      	ldr	r3, [pc, #204]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 800704c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800704e:	4a32      	ldr	r2, [pc, #200]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 8007050:	f043 0304 	orr.w	r3, r3, #4
 8007054:	6313      	str	r3, [r2, #48]	@ 0x30
 8007056:	4b30      	ldr	r3, [pc, #192]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 8007058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800705a:	f003 0304 	and.w	r3, r3, #4
 800705e:	617b      	str	r3, [r7, #20]
 8007060:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8007062:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8007066:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007068:	2302      	movs	r3, #2
 800706a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800706c:	2300      	movs	r3, #0
 800706e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007070:	2303      	movs	r3, #3
 8007072:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8007074:	2306      	movs	r3, #6
 8007076:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007078:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800707c:	4619      	mov	r1, r3
 800707e:	482b      	ldr	r0, [pc, #172]	@ (800712c <HAL_SPI_MspInit+0x1ec>)
 8007080:	f000 ffe6 	bl	8008050 <HAL_GPIO_Init>
}
 8007084:	e042      	b.n	800710c <HAL_SPI_MspInit+0x1cc>
  else if(hspi->Instance==SPI4)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4a29      	ldr	r2, [pc, #164]	@ (8007130 <HAL_SPI_MspInit+0x1f0>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d13d      	bne.n	800710c <HAL_SPI_MspInit+0x1cc>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8007090:	2300      	movs	r3, #0
 8007092:	613b      	str	r3, [r7, #16]
 8007094:	4b20      	ldr	r3, [pc, #128]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 8007096:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007098:	4a1f      	ldr	r2, [pc, #124]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 800709a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800709e:	6453      	str	r3, [r2, #68]	@ 0x44
 80070a0:	4b1d      	ldr	r3, [pc, #116]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 80070a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80070a8:	613b      	str	r3, [r7, #16]
 80070aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80070ac:	2300      	movs	r3, #0
 80070ae:	60fb      	str	r3, [r7, #12]
 80070b0:	4b19      	ldr	r3, [pc, #100]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 80070b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070b4:	4a18      	ldr	r2, [pc, #96]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 80070b6:	f043 0310 	orr.w	r3, r3, #16
 80070ba:	6313      	str	r3, [r2, #48]	@ 0x30
 80070bc:	4b16      	ldr	r3, [pc, #88]	@ (8007118 <HAL_SPI_MspInit+0x1d8>)
 80070be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070c0:	f003 0310 	and.w	r3, r3, #16
 80070c4:	60fb      	str	r3, [r7, #12]
 80070c6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 80070c8:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 80070cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070ce:	2302      	movs	r3, #2
 80070d0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070d2:	2300      	movs	r3, #0
 80070d4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80070d6:	2303      	movs	r3, #3
 80070d8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80070da:	2305      	movs	r3, #5
 80070dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80070de:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80070e2:	4619      	mov	r1, r3
 80070e4:	4813      	ldr	r0, [pc, #76]	@ (8007134 <HAL_SPI_MspInit+0x1f4>)
 80070e6:	f000 ffb3 	bl	8008050 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80070ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80070ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070f0:	2302      	movs	r3, #2
 80070f2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80070f4:	2301      	movs	r3, #1
 80070f6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80070f8:	2303      	movs	r3, #3
 80070fa:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80070fc:	2305      	movs	r3, #5
 80070fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007100:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007104:	4619      	mov	r1, r3
 8007106:	480b      	ldr	r0, [pc, #44]	@ (8007134 <HAL_SPI_MspInit+0x1f4>)
 8007108:	f000 ffa2 	bl	8008050 <HAL_GPIO_Init>
}
 800710c:	bf00      	nop
 800710e:	3740      	adds	r7, #64	@ 0x40
 8007110:	46bd      	mov	sp, r7
 8007112:	bd80      	pop	{r7, pc}
 8007114:	40013000 	.word	0x40013000
 8007118:	40023800 	.word	0x40023800
 800711c:	40020000 	.word	0x40020000
 8007120:	40003800 	.word	0x40003800
 8007124:	40022000 	.word	0x40022000
 8007128:	40003c00 	.word	0x40003c00
 800712c:	40020800 	.word	0x40020800
 8007130:	40013400 	.word	0x40013400
 8007134:	40021000 	.word	0x40021000

08007138 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007138:	b480      	push	{r7}
 800713a:	b085      	sub	sp, #20
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a0b      	ldr	r2, [pc, #44]	@ (8007174 <HAL_TIM_Base_MspInit+0x3c>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d10d      	bne.n	8007166 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800714a:	2300      	movs	r3, #0
 800714c:	60fb      	str	r3, [r7, #12]
 800714e:	4b0a      	ldr	r3, [pc, #40]	@ (8007178 <HAL_TIM_Base_MspInit+0x40>)
 8007150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007152:	4a09      	ldr	r2, [pc, #36]	@ (8007178 <HAL_TIM_Base_MspInit+0x40>)
 8007154:	f043 0301 	orr.w	r3, r3, #1
 8007158:	6453      	str	r3, [r2, #68]	@ 0x44
 800715a:	4b07      	ldr	r3, [pc, #28]	@ (8007178 <HAL_TIM_Base_MspInit+0x40>)
 800715c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800715e:	f003 0301 	and.w	r3, r3, #1
 8007162:	60fb      	str	r3, [r7, #12]
 8007164:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8007166:	bf00      	nop
 8007168:	3714      	adds	r7, #20
 800716a:	46bd      	mov	sp, r7
 800716c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007170:	4770      	bx	lr
 8007172:	bf00      	nop
 8007174:	40010000 	.word	0x40010000
 8007178:	40023800 	.word	0x40023800

0800717c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b090      	sub	sp, #64	@ 0x40
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007184:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007188:	2200      	movs	r2, #0
 800718a:	601a      	str	r2, [r3, #0]
 800718c:	605a      	str	r2, [r3, #4]
 800718e:	609a      	str	r2, [r3, #8]
 8007190:	60da      	str	r2, [r3, #12]
 8007192:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a74      	ldr	r2, [pc, #464]	@ (800736c <HAL_UART_MspInit+0x1f0>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d134      	bne.n	8007208 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800719e:	2300      	movs	r3, #0
 80071a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80071a2:	4b73      	ldr	r3, [pc, #460]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 80071a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071a6:	4a72      	ldr	r2, [pc, #456]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 80071a8:	f043 0310 	orr.w	r3, r3, #16
 80071ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80071ae:	4b70      	ldr	r3, [pc, #448]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 80071b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071b2:	f003 0310 	and.w	r3, r3, #16
 80071b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80071b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80071ba:	2300      	movs	r3, #0
 80071bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80071be:	4b6c      	ldr	r3, [pc, #432]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 80071c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071c2:	4a6b      	ldr	r2, [pc, #428]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 80071c4:	f043 0302 	orr.w	r3, r3, #2
 80071c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80071ca:	4b69      	ldr	r3, [pc, #420]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 80071cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071ce:	f003 0302 	and.w	r3, r3, #2
 80071d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80071d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80071d6:	23c0      	movs	r3, #192	@ 0xc0
 80071d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071da:	2302      	movs	r3, #2
 80071dc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071de:	2300      	movs	r3, #0
 80071e0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80071e2:	2303      	movs	r3, #3
 80071e4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80071e6:	2307      	movs	r3, #7
 80071e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80071ea:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80071ee:	4619      	mov	r1, r3
 80071f0:	4860      	ldr	r0, [pc, #384]	@ (8007374 <HAL_UART_MspInit+0x1f8>)
 80071f2:	f000 ff2d 	bl	8008050 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80071f6:	2200      	movs	r2, #0
 80071f8:	2100      	movs	r1, #0
 80071fa:	2025      	movs	r0, #37	@ 0x25
 80071fc:	f000 fe5f 	bl	8007ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8007200:	2025      	movs	r0, #37	@ 0x25
 8007202:	f000 fe78 	bl	8007ef6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8007206:	e0ad      	b.n	8007364 <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART2)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	4a5a      	ldr	r2, [pc, #360]	@ (8007378 <HAL_UART_MspInit+0x1fc>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d134      	bne.n	800727c <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8007212:	2300      	movs	r3, #0
 8007214:	623b      	str	r3, [r7, #32]
 8007216:	4b56      	ldr	r3, [pc, #344]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 8007218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800721a:	4a55      	ldr	r2, [pc, #340]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 800721c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007220:	6413      	str	r3, [r2, #64]	@ 0x40
 8007222:	4b53      	ldr	r3, [pc, #332]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 8007224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007226:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800722a:	623b      	str	r3, [r7, #32]
 800722c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800722e:	2300      	movs	r3, #0
 8007230:	61fb      	str	r3, [r7, #28]
 8007232:	4b4f      	ldr	r3, [pc, #316]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 8007234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007236:	4a4e      	ldr	r2, [pc, #312]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 8007238:	f043 0301 	orr.w	r3, r3, #1
 800723c:	6313      	str	r3, [r2, #48]	@ 0x30
 800723e:	4b4c      	ldr	r3, [pc, #304]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 8007240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007242:	f003 0301 	and.w	r3, r3, #1
 8007246:	61fb      	str	r3, [r7, #28]
 8007248:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800724a:	230c      	movs	r3, #12
 800724c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800724e:	2302      	movs	r3, #2
 8007250:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007252:	2300      	movs	r3, #0
 8007254:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007256:	2303      	movs	r3, #3
 8007258:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800725a:	2307      	movs	r3, #7
 800725c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800725e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007262:	4619      	mov	r1, r3
 8007264:	4845      	ldr	r0, [pc, #276]	@ (800737c <HAL_UART_MspInit+0x200>)
 8007266:	f000 fef3 	bl	8008050 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800726a:	2200      	movs	r2, #0
 800726c:	2100      	movs	r1, #0
 800726e:	2026      	movs	r0, #38	@ 0x26
 8007270:	f000 fe25 	bl	8007ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8007274:	2026      	movs	r0, #38	@ 0x26
 8007276:	f000 fe3e 	bl	8007ef6 <HAL_NVIC_EnableIRQ>
}
 800727a:	e073      	b.n	8007364 <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART3)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a3f      	ldr	r2, [pc, #252]	@ (8007380 <HAL_UART_MspInit+0x204>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d135      	bne.n	80072f2 <HAL_UART_MspInit+0x176>
    __HAL_RCC_USART3_CLK_ENABLE();
 8007286:	2300      	movs	r3, #0
 8007288:	61bb      	str	r3, [r7, #24]
 800728a:	4b39      	ldr	r3, [pc, #228]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 800728c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800728e:	4a38      	ldr	r2, [pc, #224]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 8007290:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007294:	6413      	str	r3, [r2, #64]	@ 0x40
 8007296:	4b36      	ldr	r3, [pc, #216]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 8007298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800729a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800729e:	61bb      	str	r3, [r7, #24]
 80072a0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80072a2:	2300      	movs	r3, #0
 80072a4:	617b      	str	r3, [r7, #20]
 80072a6:	4b32      	ldr	r3, [pc, #200]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 80072a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072aa:	4a31      	ldr	r2, [pc, #196]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 80072ac:	f043 0308 	orr.w	r3, r3, #8
 80072b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80072b2:	4b2f      	ldr	r3, [pc, #188]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 80072b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072b6:	f003 0308 	and.w	r3, r3, #8
 80072ba:	617b      	str	r3, [r7, #20]
 80072bc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80072be:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80072c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072c4:	2302      	movs	r3, #2
 80072c6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072c8:	2300      	movs	r3, #0
 80072ca:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80072cc:	2303      	movs	r3, #3
 80072ce:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80072d0:	2307      	movs	r3, #7
 80072d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80072d4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80072d8:	4619      	mov	r1, r3
 80072da:	482a      	ldr	r0, [pc, #168]	@ (8007384 <HAL_UART_MspInit+0x208>)
 80072dc:	f000 feb8 	bl	8008050 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80072e0:	2200      	movs	r2, #0
 80072e2:	2100      	movs	r1, #0
 80072e4:	2027      	movs	r0, #39	@ 0x27
 80072e6:	f000 fdea 	bl	8007ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80072ea:	2027      	movs	r0, #39	@ 0x27
 80072ec:	f000 fe03 	bl	8007ef6 <HAL_NVIC_EnableIRQ>
}
 80072f0:	e038      	b.n	8007364 <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART6)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4a24      	ldr	r2, [pc, #144]	@ (8007388 <HAL_UART_MspInit+0x20c>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d133      	bne.n	8007364 <HAL_UART_MspInit+0x1e8>
    __HAL_RCC_USART6_CLK_ENABLE();
 80072fc:	2300      	movs	r3, #0
 80072fe:	613b      	str	r3, [r7, #16]
 8007300:	4b1b      	ldr	r3, [pc, #108]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 8007302:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007304:	4a1a      	ldr	r2, [pc, #104]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 8007306:	f043 0320 	orr.w	r3, r3, #32
 800730a:	6453      	str	r3, [r2, #68]	@ 0x44
 800730c:	4b18      	ldr	r3, [pc, #96]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 800730e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007310:	f003 0320 	and.w	r3, r3, #32
 8007314:	613b      	str	r3, [r7, #16]
 8007316:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007318:	2300      	movs	r3, #0
 800731a:	60fb      	str	r3, [r7, #12]
 800731c:	4b14      	ldr	r3, [pc, #80]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 800731e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007320:	4a13      	ldr	r2, [pc, #76]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 8007322:	f043 0304 	orr.w	r3, r3, #4
 8007326:	6313      	str	r3, [r2, #48]	@ 0x30
 8007328:	4b11      	ldr	r3, [pc, #68]	@ (8007370 <HAL_UART_MspInit+0x1f4>)
 800732a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800732c:	f003 0304 	and.w	r3, r3, #4
 8007330:	60fb      	str	r3, [r7, #12]
 8007332:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007334:	23c0      	movs	r3, #192	@ 0xc0
 8007336:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007338:	2302      	movs	r3, #2
 800733a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800733c:	2300      	movs	r3, #0
 800733e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007340:	2303      	movs	r3, #3
 8007342:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8007344:	2308      	movs	r3, #8
 8007346:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007348:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800734c:	4619      	mov	r1, r3
 800734e:	480f      	ldr	r0, [pc, #60]	@ (800738c <HAL_UART_MspInit+0x210>)
 8007350:	f000 fe7e 	bl	8008050 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8007354:	2200      	movs	r2, #0
 8007356:	2100      	movs	r1, #0
 8007358:	2047      	movs	r0, #71	@ 0x47
 800735a:	f000 fdb0 	bl	8007ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800735e:	2047      	movs	r0, #71	@ 0x47
 8007360:	f000 fdc9 	bl	8007ef6 <HAL_NVIC_EnableIRQ>
}
 8007364:	bf00      	nop
 8007366:	3740      	adds	r7, #64	@ 0x40
 8007368:	46bd      	mov	sp, r7
 800736a:	bd80      	pop	{r7, pc}
 800736c:	40011000 	.word	0x40011000
 8007370:	40023800 	.word	0x40023800
 8007374:	40020400 	.word	0x40020400
 8007378:	40004400 	.word	0x40004400
 800737c:	40020000 	.word	0x40020000
 8007380:	40004800 	.word	0x40004800
 8007384:	40020c00 	.word	0x40020c00
 8007388:	40011400 	.word	0x40011400
 800738c:	40020800 	.word	0x40020800

08007390 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007390:	b480      	push	{r7}
 8007392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007394:	bf00      	nop
 8007396:	e7fd      	b.n	8007394 <NMI_Handler+0x4>

08007398 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007398:	b480      	push	{r7}
 800739a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800739c:	bf00      	nop
 800739e:	e7fd      	b.n	800739c <HardFault_Handler+0x4>

080073a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80073a0:	b480      	push	{r7}
 80073a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80073a4:	bf00      	nop
 80073a6:	e7fd      	b.n	80073a4 <MemManage_Handler+0x4>

080073a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80073a8:	b480      	push	{r7}
 80073aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80073ac:	bf00      	nop
 80073ae:	e7fd      	b.n	80073ac <BusFault_Handler+0x4>

080073b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80073b0:	b480      	push	{r7}
 80073b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80073b4:	bf00      	nop
 80073b6:	e7fd      	b.n	80073b4 <UsageFault_Handler+0x4>

080073b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80073b8:	b480      	push	{r7}
 80073ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80073bc:	bf00      	nop
 80073be:	46bd      	mov	sp, r7
 80073c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c4:	4770      	bx	lr

080073c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80073c6:	b480      	push	{r7}
 80073c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80073ca:	bf00      	nop
 80073cc:	46bd      	mov	sp, r7
 80073ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d2:	4770      	bx	lr

080073d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80073d4:	b480      	push	{r7}
 80073d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80073d8:	bf00      	nop
 80073da:	46bd      	mov	sp, r7
 80073dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e0:	4770      	bx	lr

080073e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80073e2:	b580      	push	{r7, lr}
 80073e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80073e6:	f000 f917 	bl	8007618 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80073ea:	bf00      	nop
 80073ec:	bd80      	pop	{r7, pc}
	...

080073f0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80073f4:	4802      	ldr	r0, [pc, #8]	@ (8007400 <CAN1_RX0_IRQHandler+0x10>)
 80073f6:	f000 fa4e 	bl	8007896 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80073fa:	bf00      	nop
 80073fc:	bd80      	pop	{r7, pc}
 80073fe:	bf00      	nop
 8007400:	20001800 	.word	0x20001800

08007404 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8007404:	b580      	push	{r7, lr}
 8007406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8007408:	4802      	ldr	r0, [pc, #8]	@ (8007414 <CAN1_RX1_IRQHandler+0x10>)
 800740a:	f000 fa44 	bl	8007896 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800740e:	bf00      	nop
 8007410:	bd80      	pop	{r7, pc}
 8007412:	bf00      	nop
 8007414:	20001800 	.word	0x20001800

08007418 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800741c:	4802      	ldr	r0, [pc, #8]	@ (8007428 <USART1_IRQHandler+0x10>)
 800741e:	f003 fe59 	bl	800b0d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8007422:	bf00      	nop
 8007424:	bd80      	pop	{r7, pc}
 8007426:	bf00      	nop
 8007428:	20001af4 	.word	0x20001af4

0800742c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8007430:	4802      	ldr	r0, [pc, #8]	@ (800743c <USART2_IRQHandler+0x10>)
 8007432:	f003 fe4f 	bl	800b0d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8007436:	bf00      	nop
 8007438:	bd80      	pop	{r7, pc}
 800743a:	bf00      	nop
 800743c:	20001b3c 	.word	0x20001b3c

08007440 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8007444:	4802      	ldr	r0, [pc, #8]	@ (8007450 <USART3_IRQHandler+0x10>)
 8007446:	f003 fe45 	bl	800b0d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800744a:	bf00      	nop
 800744c:	bd80      	pop	{r7, pc}
 800744e:	bf00      	nop
 8007450:	20001b84 	.word	0x20001b84

08007454 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_01_Pin);
 8007458:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800745c:	f000 ffd8 	bl	8008410 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_02_Pin);
 8007460:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8007464:	f000 ffd4 	bl	8008410 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_03_Pin);
 8007468:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800746c:	f000 ffd0 	bl	8008410 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_04_Pin);
 8007470:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8007474:	f000 ffcc 	bl	8008410 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007478:	bf00      	nop
 800747a:	bd80      	pop	{r7, pc}

0800747c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8007480:	4802      	ldr	r0, [pc, #8]	@ (800748c <USART6_IRQHandler+0x10>)
 8007482:	f003 fe27 	bl	800b0d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8007486:	bf00      	nop
 8007488:	bd80      	pop	{r7, pc}
 800748a:	bf00      	nop
 800748c:	20001bcc 	.word	0x20001bcc

08007490 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b086      	sub	sp, #24
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007498:	4a14      	ldr	r2, [pc, #80]	@ (80074ec <_sbrk+0x5c>)
 800749a:	4b15      	ldr	r3, [pc, #84]	@ (80074f0 <_sbrk+0x60>)
 800749c:	1ad3      	subs	r3, r2, r3
 800749e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80074a0:	697b      	ldr	r3, [r7, #20]
 80074a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80074a4:	4b13      	ldr	r3, [pc, #76]	@ (80074f4 <_sbrk+0x64>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d102      	bne.n	80074b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80074ac:	4b11      	ldr	r3, [pc, #68]	@ (80074f4 <_sbrk+0x64>)
 80074ae:	4a12      	ldr	r2, [pc, #72]	@ (80074f8 <_sbrk+0x68>)
 80074b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80074b2:	4b10      	ldr	r3, [pc, #64]	@ (80074f4 <_sbrk+0x64>)
 80074b4:	681a      	ldr	r2, [r3, #0]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	4413      	add	r3, r2
 80074ba:	693a      	ldr	r2, [r7, #16]
 80074bc:	429a      	cmp	r2, r3
 80074be:	d207      	bcs.n	80074d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80074c0:	f004 fef8 	bl	800c2b4 <__errno>
 80074c4:	4603      	mov	r3, r0
 80074c6:	220c      	movs	r2, #12
 80074c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80074ca:	f04f 33ff 	mov.w	r3, #4294967295
 80074ce:	e009      	b.n	80074e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80074d0:	4b08      	ldr	r3, [pc, #32]	@ (80074f4 <_sbrk+0x64>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80074d6:	4b07      	ldr	r3, [pc, #28]	@ (80074f4 <_sbrk+0x64>)
 80074d8:	681a      	ldr	r2, [r3, #0]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	4413      	add	r3, r2
 80074de:	4a05      	ldr	r2, [pc, #20]	@ (80074f4 <_sbrk+0x64>)
 80074e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80074e2:	68fb      	ldr	r3, [r7, #12]
}
 80074e4:	4618      	mov	r0, r3
 80074e6:	3718      	adds	r7, #24
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}
 80074ec:	20030000 	.word	0x20030000
 80074f0:	00000400 	.word	0x00000400
 80074f4:	20001c18 	.word	0x20001c18
 80074f8:	20001d80 	.word	0x20001d80

080074fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80074fc:	b480      	push	{r7}
 80074fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007500:	4b06      	ldr	r3, [pc, #24]	@ (800751c <SystemInit+0x20>)
 8007502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007506:	4a05      	ldr	r2, [pc, #20]	@ (800751c <SystemInit+0x20>)
 8007508:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800750c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007510:	bf00      	nop
 8007512:	46bd      	mov	sp, r7
 8007514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007518:	4770      	bx	lr
 800751a:	bf00      	nop
 800751c:	e000ed00 	.word	0xe000ed00

08007520 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8007520:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8007558 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8007524:	f7ff ffea 	bl	80074fc <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8007528:	480c      	ldr	r0, [pc, #48]	@ (800755c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800752a:	490d      	ldr	r1, [pc, #52]	@ (8007560 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800752c:	4a0d      	ldr	r2, [pc, #52]	@ (8007564 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800752e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007530:	e002      	b.n	8007538 <LoopCopyDataInit>

08007532 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007532:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007534:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007536:	3304      	adds	r3, #4

08007538 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007538:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800753a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800753c:	d3f9      	bcc.n	8007532 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800753e:	4a0a      	ldr	r2, [pc, #40]	@ (8007568 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8007540:	4c0a      	ldr	r4, [pc, #40]	@ (800756c <LoopFillZerobss+0x22>)
  movs r3, #0
 8007542:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007544:	e001      	b.n	800754a <LoopFillZerobss>

08007546 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007546:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007548:	3204      	adds	r2, #4

0800754a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800754a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800754c:	d3fb      	bcc.n	8007546 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800754e:	f004 feb7 	bl	800c2c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007552:	f7fe fbed 	bl	8005d30 <main>
  bx  lr    
 8007556:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8007558:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800755c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007560:	20000a04 	.word	0x20000a04
  ldr r2, =_sidata
 8007564:	0800d960 	.word	0x0800d960
  ldr r2, =_sbss
 8007568:	20000a04 	.word	0x20000a04
  ldr r4, =_ebss
 800756c:	20001d7c 	.word	0x20001d7c

08007570 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007570:	e7fe      	b.n	8007570 <ADC_IRQHandler>
	...

08007574 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007578:	4b0e      	ldr	r3, [pc, #56]	@ (80075b4 <HAL_Init+0x40>)
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	4a0d      	ldr	r2, [pc, #52]	@ (80075b4 <HAL_Init+0x40>)
 800757e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007582:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007584:	4b0b      	ldr	r3, [pc, #44]	@ (80075b4 <HAL_Init+0x40>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a0a      	ldr	r2, [pc, #40]	@ (80075b4 <HAL_Init+0x40>)
 800758a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800758e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007590:	4b08      	ldr	r3, [pc, #32]	@ (80075b4 <HAL_Init+0x40>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4a07      	ldr	r2, [pc, #28]	@ (80075b4 <HAL_Init+0x40>)
 8007596:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800759a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800759c:	2003      	movs	r0, #3
 800759e:	f000 fc83 	bl	8007ea8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80075a2:	200f      	movs	r0, #15
 80075a4:	f000 f808 	bl	80075b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80075a8:	f7ff fb3e 	bl	8006c28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80075ac:	2300      	movs	r3, #0
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	bd80      	pop	{r7, pc}
 80075b2:	bf00      	nop
 80075b4:	40023c00 	.word	0x40023c00

080075b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b082      	sub	sp, #8
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80075c0:	4b12      	ldr	r3, [pc, #72]	@ (800760c <HAL_InitTick+0x54>)
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	4b12      	ldr	r3, [pc, #72]	@ (8007610 <HAL_InitTick+0x58>)
 80075c6:	781b      	ldrb	r3, [r3, #0]
 80075c8:	4619      	mov	r1, r3
 80075ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80075ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80075d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80075d6:	4618      	mov	r0, r3
 80075d8:	f000 fc9b 	bl	8007f12 <HAL_SYSTICK_Config>
 80075dc:	4603      	mov	r3, r0
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d001      	beq.n	80075e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80075e2:	2301      	movs	r3, #1
 80075e4:	e00e      	b.n	8007604 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2b0f      	cmp	r3, #15
 80075ea:	d80a      	bhi.n	8007602 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80075ec:	2200      	movs	r2, #0
 80075ee:	6879      	ldr	r1, [r7, #4]
 80075f0:	f04f 30ff 	mov.w	r0, #4294967295
 80075f4:	f000 fc63 	bl	8007ebe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80075f8:	4a06      	ldr	r2, [pc, #24]	@ (8007614 <HAL_InitTick+0x5c>)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80075fe:	2300      	movs	r3, #0
 8007600:	e000      	b.n	8007604 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007602:	2301      	movs	r3, #1
}
 8007604:	4618      	mov	r0, r3
 8007606:	3708      	adds	r7, #8
 8007608:	46bd      	mov	sp, r7
 800760a:	bd80      	pop	{r7, pc}
 800760c:	20000994 	.word	0x20000994
 8007610:	2000099c 	.word	0x2000099c
 8007614:	20000998 	.word	0x20000998

08007618 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007618:	b480      	push	{r7}
 800761a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800761c:	4b06      	ldr	r3, [pc, #24]	@ (8007638 <HAL_IncTick+0x20>)
 800761e:	781b      	ldrb	r3, [r3, #0]
 8007620:	461a      	mov	r2, r3
 8007622:	4b06      	ldr	r3, [pc, #24]	@ (800763c <HAL_IncTick+0x24>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4413      	add	r3, r2
 8007628:	4a04      	ldr	r2, [pc, #16]	@ (800763c <HAL_IncTick+0x24>)
 800762a:	6013      	str	r3, [r2, #0]
}
 800762c:	bf00      	nop
 800762e:	46bd      	mov	sp, r7
 8007630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007634:	4770      	bx	lr
 8007636:	bf00      	nop
 8007638:	2000099c 	.word	0x2000099c
 800763c:	20001c1c 	.word	0x20001c1c

08007640 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007640:	b480      	push	{r7}
 8007642:	af00      	add	r7, sp, #0
  return uwTick;
 8007644:	4b03      	ldr	r3, [pc, #12]	@ (8007654 <HAL_GetTick+0x14>)
 8007646:	681b      	ldr	r3, [r3, #0]
}
 8007648:	4618      	mov	r0, r3
 800764a:	46bd      	mov	sp, r7
 800764c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007650:	4770      	bx	lr
 8007652:	bf00      	nop
 8007654:	20001c1c 	.word	0x20001c1c

08007658 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b084      	sub	sp, #16
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007660:	f7ff ffee 	bl	8007640 <HAL_GetTick>
 8007664:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007670:	d005      	beq.n	800767e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007672:	4b0a      	ldr	r3, [pc, #40]	@ (800769c <HAL_Delay+0x44>)
 8007674:	781b      	ldrb	r3, [r3, #0]
 8007676:	461a      	mov	r2, r3
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	4413      	add	r3, r2
 800767c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800767e:	bf00      	nop
 8007680:	f7ff ffde 	bl	8007640 <HAL_GetTick>
 8007684:	4602      	mov	r2, r0
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	1ad3      	subs	r3, r2, r3
 800768a:	68fa      	ldr	r2, [r7, #12]
 800768c:	429a      	cmp	r2, r3
 800768e:	d8f7      	bhi.n	8007680 <HAL_Delay+0x28>
  {
  }
}
 8007690:	bf00      	nop
 8007692:	bf00      	nop
 8007694:	3710      	adds	r7, #16
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}
 800769a:	bf00      	nop
 800769c:	2000099c 	.word	0x2000099c

080076a0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b084      	sub	sp, #16
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d101      	bne.n	80076b2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80076ae:	2301      	movs	r3, #1
 80076b0:	e0ed      	b.n	800788e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80076b8:	b2db      	uxtb	r3, r3
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d102      	bne.n	80076c4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f7ff fada 	bl	8006c78 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	681a      	ldr	r2, [r3, #0]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f042 0201 	orr.w	r2, r2, #1
 80076d2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80076d4:	f7ff ffb4 	bl	8007640 <HAL_GetTick>
 80076d8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80076da:	e012      	b.n	8007702 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80076dc:	f7ff ffb0 	bl	8007640 <HAL_GetTick>
 80076e0:	4602      	mov	r2, r0
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	1ad3      	subs	r3, r2, r3
 80076e6:	2b0a      	cmp	r3, #10
 80076e8:	d90b      	bls.n	8007702 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076ee:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2205      	movs	r2, #5
 80076fa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80076fe:	2301      	movs	r3, #1
 8007700:	e0c5      	b.n	800788e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	685b      	ldr	r3, [r3, #4]
 8007708:	f003 0301 	and.w	r3, r3, #1
 800770c:	2b00      	cmp	r3, #0
 800770e:	d0e5      	beq.n	80076dc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	681a      	ldr	r2, [r3, #0]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f022 0202 	bic.w	r2, r2, #2
 800771e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007720:	f7ff ff8e 	bl	8007640 <HAL_GetTick>
 8007724:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8007726:	e012      	b.n	800774e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007728:	f7ff ff8a 	bl	8007640 <HAL_GetTick>
 800772c:	4602      	mov	r2, r0
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	1ad3      	subs	r3, r2, r3
 8007732:	2b0a      	cmp	r3, #10
 8007734:	d90b      	bls.n	800774e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800773a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2205      	movs	r2, #5
 8007746:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800774a:	2301      	movs	r3, #1
 800774c:	e09f      	b.n	800788e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	685b      	ldr	r3, [r3, #4]
 8007754:	f003 0302 	and.w	r3, r3, #2
 8007758:	2b00      	cmp	r3, #0
 800775a:	d1e5      	bne.n	8007728 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	7e1b      	ldrb	r3, [r3, #24]
 8007760:	2b01      	cmp	r3, #1
 8007762:	d108      	bne.n	8007776 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	681a      	ldr	r2, [r3, #0]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007772:	601a      	str	r2, [r3, #0]
 8007774:	e007      	b.n	8007786 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	681a      	ldr	r2, [r3, #0]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007784:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	7e5b      	ldrb	r3, [r3, #25]
 800778a:	2b01      	cmp	r3, #1
 800778c:	d108      	bne.n	80077a0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	681a      	ldr	r2, [r3, #0]
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800779c:	601a      	str	r2, [r3, #0]
 800779e:	e007      	b.n	80077b0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	681a      	ldr	r2, [r3, #0]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80077ae:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	7e9b      	ldrb	r3, [r3, #26]
 80077b4:	2b01      	cmp	r3, #1
 80077b6:	d108      	bne.n	80077ca <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	681a      	ldr	r2, [r3, #0]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f042 0220 	orr.w	r2, r2, #32
 80077c6:	601a      	str	r2, [r3, #0]
 80077c8:	e007      	b.n	80077da <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	681a      	ldr	r2, [r3, #0]
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f022 0220 	bic.w	r2, r2, #32
 80077d8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	7edb      	ldrb	r3, [r3, #27]
 80077de:	2b01      	cmp	r3, #1
 80077e0:	d108      	bne.n	80077f4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	681a      	ldr	r2, [r3, #0]
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f022 0210 	bic.w	r2, r2, #16
 80077f0:	601a      	str	r2, [r3, #0]
 80077f2:	e007      	b.n	8007804 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	681a      	ldr	r2, [r3, #0]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f042 0210 	orr.w	r2, r2, #16
 8007802:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	7f1b      	ldrb	r3, [r3, #28]
 8007808:	2b01      	cmp	r3, #1
 800780a:	d108      	bne.n	800781e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	681a      	ldr	r2, [r3, #0]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f042 0208 	orr.w	r2, r2, #8
 800781a:	601a      	str	r2, [r3, #0]
 800781c:	e007      	b.n	800782e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	681a      	ldr	r2, [r3, #0]
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f022 0208 	bic.w	r2, r2, #8
 800782c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	7f5b      	ldrb	r3, [r3, #29]
 8007832:	2b01      	cmp	r3, #1
 8007834:	d108      	bne.n	8007848 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	681a      	ldr	r2, [r3, #0]
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f042 0204 	orr.w	r2, r2, #4
 8007844:	601a      	str	r2, [r3, #0]
 8007846:	e007      	b.n	8007858 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	681a      	ldr	r2, [r3, #0]
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f022 0204 	bic.w	r2, r2, #4
 8007856:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	689a      	ldr	r2, [r3, #8]
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	68db      	ldr	r3, [r3, #12]
 8007860:	431a      	orrs	r2, r3
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	691b      	ldr	r3, [r3, #16]
 8007866:	431a      	orrs	r2, r3
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	695b      	ldr	r3, [r3, #20]
 800786c:	ea42 0103 	orr.w	r1, r2, r3
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	685b      	ldr	r3, [r3, #4]
 8007874:	1e5a      	subs	r2, r3, #1
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	430a      	orrs	r2, r1
 800787c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2200      	movs	r2, #0
 8007882:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2201      	movs	r2, #1
 8007888:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800788c:	2300      	movs	r3, #0
}
 800788e:	4618      	mov	r0, r3
 8007890:	3710      	adds	r7, #16
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}

08007896 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8007896:	b580      	push	{r7, lr}
 8007898:	b08a      	sub	sp, #40	@ 0x28
 800789a:	af00      	add	r7, sp, #0
 800789c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800789e:	2300      	movs	r3, #0
 80078a0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	695b      	ldr	r3, [r3, #20]
 80078a8:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	685b      	ldr	r3, [r3, #4]
 80078b0:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	689b      	ldr	r3, [r3, #8]
 80078b8:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	68db      	ldr	r3, [r3, #12]
 80078c0:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	691b      	ldr	r3, [r3, #16]
 80078c8:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	699b      	ldr	r3, [r3, #24]
 80078d0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80078d2:	6a3b      	ldr	r3, [r7, #32]
 80078d4:	f003 0301 	and.w	r3, r3, #1
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d07c      	beq.n	80079d6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80078dc:	69bb      	ldr	r3, [r7, #24]
 80078de:	f003 0301 	and.w	r3, r3, #1
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d023      	beq.n	800792e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	2201      	movs	r2, #1
 80078ec:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80078ee:	69bb      	ldr	r3, [r7, #24]
 80078f0:	f003 0302 	and.w	r3, r3, #2
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d003      	beq.n	8007900 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f000 f983 	bl	8007c04 <HAL_CAN_TxMailbox0CompleteCallback>
 80078fe:	e016      	b.n	800792e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8007900:	69bb      	ldr	r3, [r7, #24]
 8007902:	f003 0304 	and.w	r3, r3, #4
 8007906:	2b00      	cmp	r3, #0
 8007908:	d004      	beq.n	8007914 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800790a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800790c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007910:	627b      	str	r3, [r7, #36]	@ 0x24
 8007912:	e00c      	b.n	800792e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8007914:	69bb      	ldr	r3, [r7, #24]
 8007916:	f003 0308 	and.w	r3, r3, #8
 800791a:	2b00      	cmp	r3, #0
 800791c:	d004      	beq.n	8007928 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800791e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007920:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007924:	627b      	str	r3, [r7, #36]	@ 0x24
 8007926:	e002      	b.n	800792e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f000 f989 	bl	8007c40 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800792e:	69bb      	ldr	r3, [r7, #24]
 8007930:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007934:	2b00      	cmp	r3, #0
 8007936:	d024      	beq.n	8007982 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007940:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8007942:	69bb      	ldr	r3, [r7, #24]
 8007944:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007948:	2b00      	cmp	r3, #0
 800794a:	d003      	beq.n	8007954 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f000 f963 	bl	8007c18 <HAL_CAN_TxMailbox1CompleteCallback>
 8007952:	e016      	b.n	8007982 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8007954:	69bb      	ldr	r3, [r7, #24]
 8007956:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800795a:	2b00      	cmp	r3, #0
 800795c:	d004      	beq.n	8007968 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800795e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007960:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007964:	627b      	str	r3, [r7, #36]	@ 0x24
 8007966:	e00c      	b.n	8007982 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8007968:	69bb      	ldr	r3, [r7, #24]
 800796a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800796e:	2b00      	cmp	r3, #0
 8007970:	d004      	beq.n	800797c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8007972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007974:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007978:	627b      	str	r3, [r7, #36]	@ 0x24
 800797a:	e002      	b.n	8007982 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f000 f969 	bl	8007c54 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8007982:	69bb      	ldr	r3, [r7, #24]
 8007984:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007988:	2b00      	cmp	r3, #0
 800798a:	d024      	beq.n	80079d6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8007994:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8007996:	69bb      	ldr	r3, [r7, #24]
 8007998:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800799c:	2b00      	cmp	r3, #0
 800799e:	d003      	beq.n	80079a8 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80079a0:	6878      	ldr	r0, [r7, #4]
 80079a2:	f000 f943 	bl	8007c2c <HAL_CAN_TxMailbox2CompleteCallback>
 80079a6:	e016      	b.n	80079d6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80079a8:	69bb      	ldr	r3, [r7, #24]
 80079aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d004      	beq.n	80079bc <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80079b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80079b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80079ba:	e00c      	b.n	80079d6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80079bc:	69bb      	ldr	r3, [r7, #24]
 80079be:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d004      	beq.n	80079d0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80079c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80079cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80079ce:	e002      	b.n	80079d6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80079d0:	6878      	ldr	r0, [r7, #4]
 80079d2:	f000 f949 	bl	8007c68 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80079d6:	6a3b      	ldr	r3, [r7, #32]
 80079d8:	f003 0308 	and.w	r3, r3, #8
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d00c      	beq.n	80079fa <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80079e0:	697b      	ldr	r3, [r7, #20]
 80079e2:	f003 0310 	and.w	r3, r3, #16
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d007      	beq.n	80079fa <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80079ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ec:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80079f0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	2210      	movs	r2, #16
 80079f8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80079fa:	6a3b      	ldr	r3, [r7, #32]
 80079fc:	f003 0304 	and.w	r3, r3, #4
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d00b      	beq.n	8007a1c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	f003 0308 	and.w	r3, r3, #8
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d006      	beq.n	8007a1c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	2208      	movs	r2, #8
 8007a14:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	f000 f93a 	bl	8007c90 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8007a1c:	6a3b      	ldr	r3, [r7, #32]
 8007a1e:	f003 0302 	and.w	r3, r3, #2
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d009      	beq.n	8007a3a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	68db      	ldr	r3, [r3, #12]
 8007a2c:	f003 0303 	and.w	r3, r3, #3
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d002      	beq.n	8007a3a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8007a34:	6878      	ldr	r0, [r7, #4]
 8007a36:	f000 f921 	bl	8007c7c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8007a3a:	6a3b      	ldr	r3, [r7, #32]
 8007a3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d00c      	beq.n	8007a5e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8007a44:	693b      	ldr	r3, [r7, #16]
 8007a46:	f003 0310 	and.w	r3, r3, #16
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d007      	beq.n	8007a5e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8007a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a50:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007a54:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	2210      	movs	r2, #16
 8007a5c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8007a5e:	6a3b      	ldr	r3, [r7, #32]
 8007a60:	f003 0320 	and.w	r3, r3, #32
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d00b      	beq.n	8007a80 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8007a68:	693b      	ldr	r3, [r7, #16]
 8007a6a:	f003 0308 	and.w	r3, r3, #8
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d006      	beq.n	8007a80 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	2208      	movs	r2, #8
 8007a78:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f000 f91c 	bl	8007cb8 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8007a80:	6a3b      	ldr	r3, [r7, #32]
 8007a82:	f003 0310 	and.w	r3, r3, #16
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d009      	beq.n	8007a9e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	691b      	ldr	r3, [r3, #16]
 8007a90:	f003 0303 	and.w	r3, r3, #3
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d002      	beq.n	8007a9e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8007a98:	6878      	ldr	r0, [r7, #4]
 8007a9a:	f000 f903 	bl	8007ca4 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8007a9e:	6a3b      	ldr	r3, [r7, #32]
 8007aa0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d00b      	beq.n	8007ac0 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8007aa8:	69fb      	ldr	r3, [r7, #28]
 8007aaa:	f003 0310 	and.w	r3, r3, #16
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d006      	beq.n	8007ac0 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	2210      	movs	r2, #16
 8007ab8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8007aba:	6878      	ldr	r0, [r7, #4]
 8007abc:	f000 f906 	bl	8007ccc <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8007ac0:	6a3b      	ldr	r3, [r7, #32]
 8007ac2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d00b      	beq.n	8007ae2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8007aca:	69fb      	ldr	r3, [r7, #28]
 8007acc:	f003 0308 	and.w	r3, r3, #8
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d006      	beq.n	8007ae2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	2208      	movs	r2, #8
 8007ada:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8007adc:	6878      	ldr	r0, [r7, #4]
 8007ade:	f000 f8ff 	bl	8007ce0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8007ae2:	6a3b      	ldr	r3, [r7, #32]
 8007ae4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d07b      	beq.n	8007be4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8007aec:	69fb      	ldr	r3, [r7, #28]
 8007aee:	f003 0304 	and.w	r3, r3, #4
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d072      	beq.n	8007bdc <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8007af6:	6a3b      	ldr	r3, [r7, #32]
 8007af8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d008      	beq.n	8007b12 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d003      	beq.n	8007b12 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8007b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b0c:	f043 0301 	orr.w	r3, r3, #1
 8007b10:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8007b12:	6a3b      	ldr	r3, [r7, #32]
 8007b14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d008      	beq.n	8007b2e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d003      	beq.n	8007b2e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8007b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b28:	f043 0302 	orr.w	r3, r3, #2
 8007b2c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8007b2e:	6a3b      	ldr	r3, [r7, #32]
 8007b30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d008      	beq.n	8007b4a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d003      	beq.n	8007b4a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8007b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b44:	f043 0304 	orr.w	r3, r3, #4
 8007b48:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8007b4a:	6a3b      	ldr	r3, [r7, #32]
 8007b4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d043      	beq.n	8007bdc <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d03e      	beq.n	8007bdc <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007b64:	2b60      	cmp	r3, #96	@ 0x60
 8007b66:	d02b      	beq.n	8007bc0 <HAL_CAN_IRQHandler+0x32a>
 8007b68:	2b60      	cmp	r3, #96	@ 0x60
 8007b6a:	d82e      	bhi.n	8007bca <HAL_CAN_IRQHandler+0x334>
 8007b6c:	2b50      	cmp	r3, #80	@ 0x50
 8007b6e:	d022      	beq.n	8007bb6 <HAL_CAN_IRQHandler+0x320>
 8007b70:	2b50      	cmp	r3, #80	@ 0x50
 8007b72:	d82a      	bhi.n	8007bca <HAL_CAN_IRQHandler+0x334>
 8007b74:	2b40      	cmp	r3, #64	@ 0x40
 8007b76:	d019      	beq.n	8007bac <HAL_CAN_IRQHandler+0x316>
 8007b78:	2b40      	cmp	r3, #64	@ 0x40
 8007b7a:	d826      	bhi.n	8007bca <HAL_CAN_IRQHandler+0x334>
 8007b7c:	2b30      	cmp	r3, #48	@ 0x30
 8007b7e:	d010      	beq.n	8007ba2 <HAL_CAN_IRQHandler+0x30c>
 8007b80:	2b30      	cmp	r3, #48	@ 0x30
 8007b82:	d822      	bhi.n	8007bca <HAL_CAN_IRQHandler+0x334>
 8007b84:	2b10      	cmp	r3, #16
 8007b86:	d002      	beq.n	8007b8e <HAL_CAN_IRQHandler+0x2f8>
 8007b88:	2b20      	cmp	r3, #32
 8007b8a:	d005      	beq.n	8007b98 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8007b8c:	e01d      	b.n	8007bca <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8007b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b90:	f043 0308 	orr.w	r3, r3, #8
 8007b94:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8007b96:	e019      	b.n	8007bcc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8007b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b9a:	f043 0310 	orr.w	r3, r3, #16
 8007b9e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8007ba0:	e014      	b.n	8007bcc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8007ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ba4:	f043 0320 	orr.w	r3, r3, #32
 8007ba8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8007baa:	e00f      	b.n	8007bcc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8007bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bb2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8007bb4:	e00a      	b.n	8007bcc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8007bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007bbc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8007bbe:	e005      	b.n	8007bcc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8007bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007bc6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8007bc8:	e000      	b.n	8007bcc <HAL_CAN_IRQHandler+0x336>
            break;
 8007bca:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	699a      	ldr	r2, [r3, #24]
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007bda:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	2204      	movs	r2, #4
 8007be2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8007be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d008      	beq.n	8007bfc <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf0:	431a      	orrs	r2, r3
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f000 f87c 	bl	8007cf4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8007bfc:	bf00      	nop
 8007bfe:	3728      	adds	r7, #40	@ 0x28
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd80      	pop	{r7, pc}

08007c04 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b083      	sub	sp, #12
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8007c0c:	bf00      	nop
 8007c0e:	370c      	adds	r7, #12
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr

08007c18 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b083      	sub	sp, #12
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8007c20:	bf00      	nop
 8007c22:	370c      	adds	r7, #12
 8007c24:	46bd      	mov	sp, r7
 8007c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2a:	4770      	bx	lr

08007c2c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b083      	sub	sp, #12
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8007c34:	bf00      	nop
 8007c36:	370c      	adds	r7, #12
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3e:	4770      	bx	lr

08007c40 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007c40:	b480      	push	{r7}
 8007c42:	b083      	sub	sp, #12
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8007c48:	bf00      	nop
 8007c4a:	370c      	adds	r7, #12
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c52:	4770      	bx	lr

08007c54 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b083      	sub	sp, #12
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8007c5c:	bf00      	nop
 8007c5e:	370c      	adds	r7, #12
 8007c60:	46bd      	mov	sp, r7
 8007c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c66:	4770      	bx	lr

08007c68 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007c68:	b480      	push	{r7}
 8007c6a:	b083      	sub	sp, #12
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8007c70:	bf00      	nop
 8007c72:	370c      	adds	r7, #12
 8007c74:	46bd      	mov	sp, r7
 8007c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7a:	4770      	bx	lr

08007c7c <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b083      	sub	sp, #12
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8007c84:	bf00      	nop
 8007c86:	370c      	adds	r7, #12
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8e:	4770      	bx	lr

08007c90 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8007c90:	b480      	push	{r7}
 8007c92:	b083      	sub	sp, #12
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8007c98:	bf00      	nop
 8007c9a:	370c      	adds	r7, #12
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca2:	4770      	bx	lr

08007ca4 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	b083      	sub	sp, #12
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8007cac:	bf00      	nop
 8007cae:	370c      	adds	r7, #12
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb6:	4770      	bx	lr

08007cb8 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b083      	sub	sp, #12
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8007cc0:	bf00      	nop
 8007cc2:	370c      	adds	r7, #12
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cca:	4770      	bx	lr

08007ccc <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b083      	sub	sp, #12
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8007cd4:	bf00      	nop
 8007cd6:	370c      	adds	r7, #12
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cde:	4770      	bx	lr

08007ce0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b083      	sub	sp, #12
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8007ce8:	bf00      	nop
 8007cea:	370c      	adds	r7, #12
 8007cec:	46bd      	mov	sp, r7
 8007cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf2:	4770      	bx	lr

08007cf4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b083      	sub	sp, #12
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8007cfc:	bf00      	nop
 8007cfe:	370c      	adds	r7, #12
 8007d00:	46bd      	mov	sp, r7
 8007d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d06:	4770      	bx	lr

08007d08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007d08:	b480      	push	{r7}
 8007d0a:	b085      	sub	sp, #20
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f003 0307 	and.w	r3, r3, #7
 8007d16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007d18:	4b0c      	ldr	r3, [pc, #48]	@ (8007d4c <__NVIC_SetPriorityGrouping+0x44>)
 8007d1a:	68db      	ldr	r3, [r3, #12]
 8007d1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007d1e:	68ba      	ldr	r2, [r7, #8]
 8007d20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007d24:	4013      	ands	r3, r2
 8007d26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007d2c:	68bb      	ldr	r3, [r7, #8]
 8007d2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007d30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007d34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007d38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007d3a:	4a04      	ldr	r2, [pc, #16]	@ (8007d4c <__NVIC_SetPriorityGrouping+0x44>)
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	60d3      	str	r3, [r2, #12]
}
 8007d40:	bf00      	nop
 8007d42:	3714      	adds	r7, #20
 8007d44:	46bd      	mov	sp, r7
 8007d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4a:	4770      	bx	lr
 8007d4c:	e000ed00 	.word	0xe000ed00

08007d50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007d50:	b480      	push	{r7}
 8007d52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007d54:	4b04      	ldr	r3, [pc, #16]	@ (8007d68 <__NVIC_GetPriorityGrouping+0x18>)
 8007d56:	68db      	ldr	r3, [r3, #12]
 8007d58:	0a1b      	lsrs	r3, r3, #8
 8007d5a:	f003 0307 	and.w	r3, r3, #7
}
 8007d5e:	4618      	mov	r0, r3
 8007d60:	46bd      	mov	sp, r7
 8007d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d66:	4770      	bx	lr
 8007d68:	e000ed00 	.word	0xe000ed00

08007d6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	b083      	sub	sp, #12
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	4603      	mov	r3, r0
 8007d74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	db0b      	blt.n	8007d96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007d7e:	79fb      	ldrb	r3, [r7, #7]
 8007d80:	f003 021f 	and.w	r2, r3, #31
 8007d84:	4907      	ldr	r1, [pc, #28]	@ (8007da4 <__NVIC_EnableIRQ+0x38>)
 8007d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d8a:	095b      	lsrs	r3, r3, #5
 8007d8c:	2001      	movs	r0, #1
 8007d8e:	fa00 f202 	lsl.w	r2, r0, r2
 8007d92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007d96:	bf00      	nop
 8007d98:	370c      	adds	r7, #12
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da0:	4770      	bx	lr
 8007da2:	bf00      	nop
 8007da4:	e000e100 	.word	0xe000e100

08007da8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007da8:	b480      	push	{r7}
 8007daa:	b083      	sub	sp, #12
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	4603      	mov	r3, r0
 8007db0:	6039      	str	r1, [r7, #0]
 8007db2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	db0a      	blt.n	8007dd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	b2da      	uxtb	r2, r3
 8007dc0:	490c      	ldr	r1, [pc, #48]	@ (8007df4 <__NVIC_SetPriority+0x4c>)
 8007dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007dc6:	0112      	lsls	r2, r2, #4
 8007dc8:	b2d2      	uxtb	r2, r2
 8007dca:	440b      	add	r3, r1
 8007dcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007dd0:	e00a      	b.n	8007de8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	b2da      	uxtb	r2, r3
 8007dd6:	4908      	ldr	r1, [pc, #32]	@ (8007df8 <__NVIC_SetPriority+0x50>)
 8007dd8:	79fb      	ldrb	r3, [r7, #7]
 8007dda:	f003 030f 	and.w	r3, r3, #15
 8007dde:	3b04      	subs	r3, #4
 8007de0:	0112      	lsls	r2, r2, #4
 8007de2:	b2d2      	uxtb	r2, r2
 8007de4:	440b      	add	r3, r1
 8007de6:	761a      	strb	r2, [r3, #24]
}
 8007de8:	bf00      	nop
 8007dea:	370c      	adds	r7, #12
 8007dec:	46bd      	mov	sp, r7
 8007dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df2:	4770      	bx	lr
 8007df4:	e000e100 	.word	0xe000e100
 8007df8:	e000ed00 	.word	0xe000ed00

08007dfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b089      	sub	sp, #36	@ 0x24
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	60f8      	str	r0, [r7, #12]
 8007e04:	60b9      	str	r1, [r7, #8]
 8007e06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	f003 0307 	and.w	r3, r3, #7
 8007e0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007e10:	69fb      	ldr	r3, [r7, #28]
 8007e12:	f1c3 0307 	rsb	r3, r3, #7
 8007e16:	2b04      	cmp	r3, #4
 8007e18:	bf28      	it	cs
 8007e1a:	2304      	movcs	r3, #4
 8007e1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007e1e:	69fb      	ldr	r3, [r7, #28]
 8007e20:	3304      	adds	r3, #4
 8007e22:	2b06      	cmp	r3, #6
 8007e24:	d902      	bls.n	8007e2c <NVIC_EncodePriority+0x30>
 8007e26:	69fb      	ldr	r3, [r7, #28]
 8007e28:	3b03      	subs	r3, #3
 8007e2a:	e000      	b.n	8007e2e <NVIC_EncodePriority+0x32>
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007e30:	f04f 32ff 	mov.w	r2, #4294967295
 8007e34:	69bb      	ldr	r3, [r7, #24]
 8007e36:	fa02 f303 	lsl.w	r3, r2, r3
 8007e3a:	43da      	mvns	r2, r3
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	401a      	ands	r2, r3
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007e44:	f04f 31ff 	mov.w	r1, #4294967295
 8007e48:	697b      	ldr	r3, [r7, #20]
 8007e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8007e4e:	43d9      	mvns	r1, r3
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007e54:	4313      	orrs	r3, r2
         );
}
 8007e56:	4618      	mov	r0, r3
 8007e58:	3724      	adds	r7, #36	@ 0x24
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e60:	4770      	bx	lr
	...

08007e64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b082      	sub	sp, #8
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	3b01      	subs	r3, #1
 8007e70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007e74:	d301      	bcc.n	8007e7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007e76:	2301      	movs	r3, #1
 8007e78:	e00f      	b.n	8007e9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007e7a:	4a0a      	ldr	r2, [pc, #40]	@ (8007ea4 <SysTick_Config+0x40>)
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	3b01      	subs	r3, #1
 8007e80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007e82:	210f      	movs	r1, #15
 8007e84:	f04f 30ff 	mov.w	r0, #4294967295
 8007e88:	f7ff ff8e 	bl	8007da8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007e8c:	4b05      	ldr	r3, [pc, #20]	@ (8007ea4 <SysTick_Config+0x40>)
 8007e8e:	2200      	movs	r2, #0
 8007e90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007e92:	4b04      	ldr	r3, [pc, #16]	@ (8007ea4 <SysTick_Config+0x40>)
 8007e94:	2207      	movs	r2, #7
 8007e96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007e98:	2300      	movs	r3, #0
}
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	3708      	adds	r7, #8
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	bd80      	pop	{r7, pc}
 8007ea2:	bf00      	nop
 8007ea4:	e000e010 	.word	0xe000e010

08007ea8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b082      	sub	sp, #8
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007eb0:	6878      	ldr	r0, [r7, #4]
 8007eb2:	f7ff ff29 	bl	8007d08 <__NVIC_SetPriorityGrouping>
}
 8007eb6:	bf00      	nop
 8007eb8:	3708      	adds	r7, #8
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bd80      	pop	{r7, pc}

08007ebe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007ebe:	b580      	push	{r7, lr}
 8007ec0:	b086      	sub	sp, #24
 8007ec2:	af00      	add	r7, sp, #0
 8007ec4:	4603      	mov	r3, r0
 8007ec6:	60b9      	str	r1, [r7, #8]
 8007ec8:	607a      	str	r2, [r7, #4]
 8007eca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007ed0:	f7ff ff3e 	bl	8007d50 <__NVIC_GetPriorityGrouping>
 8007ed4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007ed6:	687a      	ldr	r2, [r7, #4]
 8007ed8:	68b9      	ldr	r1, [r7, #8]
 8007eda:	6978      	ldr	r0, [r7, #20]
 8007edc:	f7ff ff8e 	bl	8007dfc <NVIC_EncodePriority>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007ee6:	4611      	mov	r1, r2
 8007ee8:	4618      	mov	r0, r3
 8007eea:	f7ff ff5d 	bl	8007da8 <__NVIC_SetPriority>
}
 8007eee:	bf00      	nop
 8007ef0:	3718      	adds	r7, #24
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}

08007ef6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007ef6:	b580      	push	{r7, lr}
 8007ef8:	b082      	sub	sp, #8
 8007efa:	af00      	add	r7, sp, #0
 8007efc:	4603      	mov	r3, r0
 8007efe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007f00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f04:	4618      	mov	r0, r3
 8007f06:	f7ff ff31 	bl	8007d6c <__NVIC_EnableIRQ>
}
 8007f0a:	bf00      	nop
 8007f0c:	3708      	adds	r7, #8
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}

08007f12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007f12:	b580      	push	{r7, lr}
 8007f14:	b082      	sub	sp, #8
 8007f16:	af00      	add	r7, sp, #0
 8007f18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007f1a:	6878      	ldr	r0, [r7, #4]
 8007f1c:	f7ff ffa2 	bl	8007e64 <SysTick_Config>
 8007f20:	4603      	mov	r3, r0
}
 8007f22:	4618      	mov	r0, r3
 8007f24:	3708      	adds	r7, #8
 8007f26:	46bd      	mov	sp, r7
 8007f28:	bd80      	pop	{r7, pc}

08007f2a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007f2a:	b580      	push	{r7, lr}
 8007f2c:	b084      	sub	sp, #16
 8007f2e:	af00      	add	r7, sp, #0
 8007f30:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f36:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8007f38:	f7ff fb82 	bl	8007640 <HAL_GetTick>
 8007f3c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007f44:	b2db      	uxtb	r3, r3
 8007f46:	2b02      	cmp	r3, #2
 8007f48:	d008      	beq.n	8007f5c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2280      	movs	r2, #128	@ 0x80
 8007f4e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2200      	movs	r2, #0
 8007f54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8007f58:	2301      	movs	r3, #1
 8007f5a:	e052      	b.n	8008002 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	681a      	ldr	r2, [r3, #0]
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f022 0216 	bic.w	r2, r2, #22
 8007f6a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	695a      	ldr	r2, [r3, #20]
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007f7a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d103      	bne.n	8007f8c <HAL_DMA_Abort+0x62>
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d007      	beq.n	8007f9c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	681a      	ldr	r2, [r3, #0]
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f022 0208 	bic.w	r2, r2, #8
 8007f9a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	681a      	ldr	r2, [r3, #0]
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f022 0201 	bic.w	r2, r2, #1
 8007faa:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007fac:	e013      	b.n	8007fd6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007fae:	f7ff fb47 	bl	8007640 <HAL_GetTick>
 8007fb2:	4602      	mov	r2, r0
 8007fb4:	68bb      	ldr	r3, [r7, #8]
 8007fb6:	1ad3      	subs	r3, r2, r3
 8007fb8:	2b05      	cmp	r3, #5
 8007fba:	d90c      	bls.n	8007fd6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2220      	movs	r2, #32
 8007fc0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2203      	movs	r2, #3
 8007fc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8007fd2:	2303      	movs	r3, #3
 8007fd4:	e015      	b.n	8008002 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f003 0301 	and.w	r3, r3, #1
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d1e4      	bne.n	8007fae <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007fe8:	223f      	movs	r2, #63	@ 0x3f
 8007fea:	409a      	lsls	r2, r3
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8008000:	2300      	movs	r3, #0
}
 8008002:	4618      	mov	r0, r3
 8008004:	3710      	adds	r7, #16
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}

0800800a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800800a:	b480      	push	{r7}
 800800c:	b083      	sub	sp, #12
 800800e:	af00      	add	r7, sp, #0
 8008010:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008018:	b2db      	uxtb	r3, r3
 800801a:	2b02      	cmp	r3, #2
 800801c:	d004      	beq.n	8008028 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2280      	movs	r2, #128	@ 0x80
 8008022:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8008024:	2301      	movs	r3, #1
 8008026:	e00c      	b.n	8008042 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2205      	movs	r2, #5
 800802c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	681a      	ldr	r2, [r3, #0]
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f022 0201 	bic.w	r2, r2, #1
 800803e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008040:	2300      	movs	r3, #0
}
 8008042:	4618      	mov	r0, r3
 8008044:	370c      	adds	r7, #12
 8008046:	46bd      	mov	sp, r7
 8008048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804c:	4770      	bx	lr
	...

08008050 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008050:	b480      	push	{r7}
 8008052:	b089      	sub	sp, #36	@ 0x24
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
 8008058:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800805a:	2300      	movs	r3, #0
 800805c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800805e:	2300      	movs	r3, #0
 8008060:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008062:	2300      	movs	r3, #0
 8008064:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008066:	2300      	movs	r3, #0
 8008068:	61fb      	str	r3, [r7, #28]
 800806a:	e177      	b.n	800835c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800806c:	2201      	movs	r2, #1
 800806e:	69fb      	ldr	r3, [r7, #28]
 8008070:	fa02 f303 	lsl.w	r3, r2, r3
 8008074:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	697a      	ldr	r2, [r7, #20]
 800807c:	4013      	ands	r3, r2
 800807e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008080:	693a      	ldr	r2, [r7, #16]
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	429a      	cmp	r2, r3
 8008086:	f040 8166 	bne.w	8008356 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	685b      	ldr	r3, [r3, #4]
 800808e:	f003 0303 	and.w	r3, r3, #3
 8008092:	2b01      	cmp	r3, #1
 8008094:	d005      	beq.n	80080a2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	685b      	ldr	r3, [r3, #4]
 800809a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800809e:	2b02      	cmp	r3, #2
 80080a0:	d130      	bne.n	8008104 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	689b      	ldr	r3, [r3, #8]
 80080a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80080a8:	69fb      	ldr	r3, [r7, #28]
 80080aa:	005b      	lsls	r3, r3, #1
 80080ac:	2203      	movs	r2, #3
 80080ae:	fa02 f303 	lsl.w	r3, r2, r3
 80080b2:	43db      	mvns	r3, r3
 80080b4:	69ba      	ldr	r2, [r7, #24]
 80080b6:	4013      	ands	r3, r2
 80080b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	68da      	ldr	r2, [r3, #12]
 80080be:	69fb      	ldr	r3, [r7, #28]
 80080c0:	005b      	lsls	r3, r3, #1
 80080c2:	fa02 f303 	lsl.w	r3, r2, r3
 80080c6:	69ba      	ldr	r2, [r7, #24]
 80080c8:	4313      	orrs	r3, r2
 80080ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	69ba      	ldr	r2, [r7, #24]
 80080d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	685b      	ldr	r3, [r3, #4]
 80080d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80080d8:	2201      	movs	r2, #1
 80080da:	69fb      	ldr	r3, [r7, #28]
 80080dc:	fa02 f303 	lsl.w	r3, r2, r3
 80080e0:	43db      	mvns	r3, r3
 80080e2:	69ba      	ldr	r2, [r7, #24]
 80080e4:	4013      	ands	r3, r2
 80080e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	685b      	ldr	r3, [r3, #4]
 80080ec:	091b      	lsrs	r3, r3, #4
 80080ee:	f003 0201 	and.w	r2, r3, #1
 80080f2:	69fb      	ldr	r3, [r7, #28]
 80080f4:	fa02 f303 	lsl.w	r3, r2, r3
 80080f8:	69ba      	ldr	r2, [r7, #24]
 80080fa:	4313      	orrs	r3, r2
 80080fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	69ba      	ldr	r2, [r7, #24]
 8008102:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	685b      	ldr	r3, [r3, #4]
 8008108:	f003 0303 	and.w	r3, r3, #3
 800810c:	2b03      	cmp	r3, #3
 800810e:	d017      	beq.n	8008140 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	68db      	ldr	r3, [r3, #12]
 8008114:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008116:	69fb      	ldr	r3, [r7, #28]
 8008118:	005b      	lsls	r3, r3, #1
 800811a:	2203      	movs	r2, #3
 800811c:	fa02 f303 	lsl.w	r3, r2, r3
 8008120:	43db      	mvns	r3, r3
 8008122:	69ba      	ldr	r2, [r7, #24]
 8008124:	4013      	ands	r3, r2
 8008126:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	689a      	ldr	r2, [r3, #8]
 800812c:	69fb      	ldr	r3, [r7, #28]
 800812e:	005b      	lsls	r3, r3, #1
 8008130:	fa02 f303 	lsl.w	r3, r2, r3
 8008134:	69ba      	ldr	r2, [r7, #24]
 8008136:	4313      	orrs	r3, r2
 8008138:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	69ba      	ldr	r2, [r7, #24]
 800813e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	685b      	ldr	r3, [r3, #4]
 8008144:	f003 0303 	and.w	r3, r3, #3
 8008148:	2b02      	cmp	r3, #2
 800814a:	d123      	bne.n	8008194 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800814c:	69fb      	ldr	r3, [r7, #28]
 800814e:	08da      	lsrs	r2, r3, #3
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	3208      	adds	r2, #8
 8008154:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008158:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800815a:	69fb      	ldr	r3, [r7, #28]
 800815c:	f003 0307 	and.w	r3, r3, #7
 8008160:	009b      	lsls	r3, r3, #2
 8008162:	220f      	movs	r2, #15
 8008164:	fa02 f303 	lsl.w	r3, r2, r3
 8008168:	43db      	mvns	r3, r3
 800816a:	69ba      	ldr	r2, [r7, #24]
 800816c:	4013      	ands	r3, r2
 800816e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	691a      	ldr	r2, [r3, #16]
 8008174:	69fb      	ldr	r3, [r7, #28]
 8008176:	f003 0307 	and.w	r3, r3, #7
 800817a:	009b      	lsls	r3, r3, #2
 800817c:	fa02 f303 	lsl.w	r3, r2, r3
 8008180:	69ba      	ldr	r2, [r7, #24]
 8008182:	4313      	orrs	r3, r2
 8008184:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008186:	69fb      	ldr	r3, [r7, #28]
 8008188:	08da      	lsrs	r2, r3, #3
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	3208      	adds	r2, #8
 800818e:	69b9      	ldr	r1, [r7, #24]
 8008190:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800819a:	69fb      	ldr	r3, [r7, #28]
 800819c:	005b      	lsls	r3, r3, #1
 800819e:	2203      	movs	r2, #3
 80081a0:	fa02 f303 	lsl.w	r3, r2, r3
 80081a4:	43db      	mvns	r3, r3
 80081a6:	69ba      	ldr	r2, [r7, #24]
 80081a8:	4013      	ands	r3, r2
 80081aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	f003 0203 	and.w	r2, r3, #3
 80081b4:	69fb      	ldr	r3, [r7, #28]
 80081b6:	005b      	lsls	r3, r3, #1
 80081b8:	fa02 f303 	lsl.w	r3, r2, r3
 80081bc:	69ba      	ldr	r2, [r7, #24]
 80081be:	4313      	orrs	r3, r2
 80081c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	69ba      	ldr	r2, [r7, #24]
 80081c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	685b      	ldr	r3, [r3, #4]
 80081cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	f000 80c0 	beq.w	8008356 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80081d6:	2300      	movs	r3, #0
 80081d8:	60fb      	str	r3, [r7, #12]
 80081da:	4b66      	ldr	r3, [pc, #408]	@ (8008374 <HAL_GPIO_Init+0x324>)
 80081dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081de:	4a65      	ldr	r2, [pc, #404]	@ (8008374 <HAL_GPIO_Init+0x324>)
 80081e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80081e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80081e6:	4b63      	ldr	r3, [pc, #396]	@ (8008374 <HAL_GPIO_Init+0x324>)
 80081e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80081ee:	60fb      	str	r3, [r7, #12]
 80081f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80081f2:	4a61      	ldr	r2, [pc, #388]	@ (8008378 <HAL_GPIO_Init+0x328>)
 80081f4:	69fb      	ldr	r3, [r7, #28]
 80081f6:	089b      	lsrs	r3, r3, #2
 80081f8:	3302      	adds	r3, #2
 80081fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80081fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008200:	69fb      	ldr	r3, [r7, #28]
 8008202:	f003 0303 	and.w	r3, r3, #3
 8008206:	009b      	lsls	r3, r3, #2
 8008208:	220f      	movs	r2, #15
 800820a:	fa02 f303 	lsl.w	r3, r2, r3
 800820e:	43db      	mvns	r3, r3
 8008210:	69ba      	ldr	r2, [r7, #24]
 8008212:	4013      	ands	r3, r2
 8008214:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	4a58      	ldr	r2, [pc, #352]	@ (800837c <HAL_GPIO_Init+0x32c>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d037      	beq.n	800828e <HAL_GPIO_Init+0x23e>
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	4a57      	ldr	r2, [pc, #348]	@ (8008380 <HAL_GPIO_Init+0x330>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d031      	beq.n	800828a <HAL_GPIO_Init+0x23a>
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	4a56      	ldr	r2, [pc, #344]	@ (8008384 <HAL_GPIO_Init+0x334>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d02b      	beq.n	8008286 <HAL_GPIO_Init+0x236>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	4a55      	ldr	r2, [pc, #340]	@ (8008388 <HAL_GPIO_Init+0x338>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d025      	beq.n	8008282 <HAL_GPIO_Init+0x232>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	4a54      	ldr	r2, [pc, #336]	@ (800838c <HAL_GPIO_Init+0x33c>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d01f      	beq.n	800827e <HAL_GPIO_Init+0x22e>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	4a53      	ldr	r2, [pc, #332]	@ (8008390 <HAL_GPIO_Init+0x340>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d019      	beq.n	800827a <HAL_GPIO_Init+0x22a>
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	4a52      	ldr	r2, [pc, #328]	@ (8008394 <HAL_GPIO_Init+0x344>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d013      	beq.n	8008276 <HAL_GPIO_Init+0x226>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	4a51      	ldr	r2, [pc, #324]	@ (8008398 <HAL_GPIO_Init+0x348>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d00d      	beq.n	8008272 <HAL_GPIO_Init+0x222>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	4a50      	ldr	r2, [pc, #320]	@ (800839c <HAL_GPIO_Init+0x34c>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d007      	beq.n	800826e <HAL_GPIO_Init+0x21e>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	4a4f      	ldr	r2, [pc, #316]	@ (80083a0 <HAL_GPIO_Init+0x350>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d101      	bne.n	800826a <HAL_GPIO_Init+0x21a>
 8008266:	2309      	movs	r3, #9
 8008268:	e012      	b.n	8008290 <HAL_GPIO_Init+0x240>
 800826a:	230a      	movs	r3, #10
 800826c:	e010      	b.n	8008290 <HAL_GPIO_Init+0x240>
 800826e:	2308      	movs	r3, #8
 8008270:	e00e      	b.n	8008290 <HAL_GPIO_Init+0x240>
 8008272:	2307      	movs	r3, #7
 8008274:	e00c      	b.n	8008290 <HAL_GPIO_Init+0x240>
 8008276:	2306      	movs	r3, #6
 8008278:	e00a      	b.n	8008290 <HAL_GPIO_Init+0x240>
 800827a:	2305      	movs	r3, #5
 800827c:	e008      	b.n	8008290 <HAL_GPIO_Init+0x240>
 800827e:	2304      	movs	r3, #4
 8008280:	e006      	b.n	8008290 <HAL_GPIO_Init+0x240>
 8008282:	2303      	movs	r3, #3
 8008284:	e004      	b.n	8008290 <HAL_GPIO_Init+0x240>
 8008286:	2302      	movs	r3, #2
 8008288:	e002      	b.n	8008290 <HAL_GPIO_Init+0x240>
 800828a:	2301      	movs	r3, #1
 800828c:	e000      	b.n	8008290 <HAL_GPIO_Init+0x240>
 800828e:	2300      	movs	r3, #0
 8008290:	69fa      	ldr	r2, [r7, #28]
 8008292:	f002 0203 	and.w	r2, r2, #3
 8008296:	0092      	lsls	r2, r2, #2
 8008298:	4093      	lsls	r3, r2
 800829a:	69ba      	ldr	r2, [r7, #24]
 800829c:	4313      	orrs	r3, r2
 800829e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80082a0:	4935      	ldr	r1, [pc, #212]	@ (8008378 <HAL_GPIO_Init+0x328>)
 80082a2:	69fb      	ldr	r3, [r7, #28]
 80082a4:	089b      	lsrs	r3, r3, #2
 80082a6:	3302      	adds	r3, #2
 80082a8:	69ba      	ldr	r2, [r7, #24]
 80082aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80082ae:	4b3d      	ldr	r3, [pc, #244]	@ (80083a4 <HAL_GPIO_Init+0x354>)
 80082b0:	689b      	ldr	r3, [r3, #8]
 80082b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80082b4:	693b      	ldr	r3, [r7, #16]
 80082b6:	43db      	mvns	r3, r3
 80082b8:	69ba      	ldr	r2, [r7, #24]
 80082ba:	4013      	ands	r3, r2
 80082bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d003      	beq.n	80082d2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80082ca:	69ba      	ldr	r2, [r7, #24]
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	4313      	orrs	r3, r2
 80082d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80082d2:	4a34      	ldr	r2, [pc, #208]	@ (80083a4 <HAL_GPIO_Init+0x354>)
 80082d4:	69bb      	ldr	r3, [r7, #24]
 80082d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80082d8:	4b32      	ldr	r3, [pc, #200]	@ (80083a4 <HAL_GPIO_Init+0x354>)
 80082da:	68db      	ldr	r3, [r3, #12]
 80082dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80082de:	693b      	ldr	r3, [r7, #16]
 80082e0:	43db      	mvns	r3, r3
 80082e2:	69ba      	ldr	r2, [r7, #24]
 80082e4:	4013      	ands	r3, r2
 80082e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	685b      	ldr	r3, [r3, #4]
 80082ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d003      	beq.n	80082fc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80082f4:	69ba      	ldr	r2, [r7, #24]
 80082f6:	693b      	ldr	r3, [r7, #16]
 80082f8:	4313      	orrs	r3, r2
 80082fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80082fc:	4a29      	ldr	r2, [pc, #164]	@ (80083a4 <HAL_GPIO_Init+0x354>)
 80082fe:	69bb      	ldr	r3, [r7, #24]
 8008300:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8008302:	4b28      	ldr	r3, [pc, #160]	@ (80083a4 <HAL_GPIO_Init+0x354>)
 8008304:	685b      	ldr	r3, [r3, #4]
 8008306:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008308:	693b      	ldr	r3, [r7, #16]
 800830a:	43db      	mvns	r3, r3
 800830c:	69ba      	ldr	r2, [r7, #24]
 800830e:	4013      	ands	r3, r2
 8008310:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	685b      	ldr	r3, [r3, #4]
 8008316:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800831a:	2b00      	cmp	r3, #0
 800831c:	d003      	beq.n	8008326 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800831e:	69ba      	ldr	r2, [r7, #24]
 8008320:	693b      	ldr	r3, [r7, #16]
 8008322:	4313      	orrs	r3, r2
 8008324:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008326:	4a1f      	ldr	r2, [pc, #124]	@ (80083a4 <HAL_GPIO_Init+0x354>)
 8008328:	69bb      	ldr	r3, [r7, #24]
 800832a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800832c:	4b1d      	ldr	r3, [pc, #116]	@ (80083a4 <HAL_GPIO_Init+0x354>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008332:	693b      	ldr	r3, [r7, #16]
 8008334:	43db      	mvns	r3, r3
 8008336:	69ba      	ldr	r2, [r7, #24]
 8008338:	4013      	ands	r3, r2
 800833a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	685b      	ldr	r3, [r3, #4]
 8008340:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008344:	2b00      	cmp	r3, #0
 8008346:	d003      	beq.n	8008350 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8008348:	69ba      	ldr	r2, [r7, #24]
 800834a:	693b      	ldr	r3, [r7, #16]
 800834c:	4313      	orrs	r3, r2
 800834e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008350:	4a14      	ldr	r2, [pc, #80]	@ (80083a4 <HAL_GPIO_Init+0x354>)
 8008352:	69bb      	ldr	r3, [r7, #24]
 8008354:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008356:	69fb      	ldr	r3, [r7, #28]
 8008358:	3301      	adds	r3, #1
 800835a:	61fb      	str	r3, [r7, #28]
 800835c:	69fb      	ldr	r3, [r7, #28]
 800835e:	2b0f      	cmp	r3, #15
 8008360:	f67f ae84 	bls.w	800806c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008364:	bf00      	nop
 8008366:	bf00      	nop
 8008368:	3724      	adds	r7, #36	@ 0x24
 800836a:	46bd      	mov	sp, r7
 800836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008370:	4770      	bx	lr
 8008372:	bf00      	nop
 8008374:	40023800 	.word	0x40023800
 8008378:	40013800 	.word	0x40013800
 800837c:	40020000 	.word	0x40020000
 8008380:	40020400 	.word	0x40020400
 8008384:	40020800 	.word	0x40020800
 8008388:	40020c00 	.word	0x40020c00
 800838c:	40021000 	.word	0x40021000
 8008390:	40021400 	.word	0x40021400
 8008394:	40021800 	.word	0x40021800
 8008398:	40021c00 	.word	0x40021c00
 800839c:	40022000 	.word	0x40022000
 80083a0:	40022400 	.word	0x40022400
 80083a4:	40013c00 	.word	0x40013c00

080083a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80083a8:	b480      	push	{r7}
 80083aa:	b083      	sub	sp, #12
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
 80083b0:	460b      	mov	r3, r1
 80083b2:	807b      	strh	r3, [r7, #2]
 80083b4:	4613      	mov	r3, r2
 80083b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80083b8:	787b      	ldrb	r3, [r7, #1]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d003      	beq.n	80083c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80083be:	887a      	ldrh	r2, [r7, #2]
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80083c4:	e003      	b.n	80083ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80083c6:	887b      	ldrh	r3, [r7, #2]
 80083c8:	041a      	lsls	r2, r3, #16
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	619a      	str	r2, [r3, #24]
}
 80083ce:	bf00      	nop
 80083d0:	370c      	adds	r7, #12
 80083d2:	46bd      	mov	sp, r7
 80083d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d8:	4770      	bx	lr

080083da <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80083da:	b480      	push	{r7}
 80083dc:	b085      	sub	sp, #20
 80083de:	af00      	add	r7, sp, #0
 80083e0:	6078      	str	r0, [r7, #4]
 80083e2:	460b      	mov	r3, r1
 80083e4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	695b      	ldr	r3, [r3, #20]
 80083ea:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80083ec:	887a      	ldrh	r2, [r7, #2]
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	4013      	ands	r3, r2
 80083f2:	041a      	lsls	r2, r3, #16
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	43d9      	mvns	r1, r3
 80083f8:	887b      	ldrh	r3, [r7, #2]
 80083fa:	400b      	ands	r3, r1
 80083fc:	431a      	orrs	r2, r3
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	619a      	str	r2, [r3, #24]
}
 8008402:	bf00      	nop
 8008404:	3714      	adds	r7, #20
 8008406:	46bd      	mov	sp, r7
 8008408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840c:	4770      	bx	lr
	...

08008410 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b082      	sub	sp, #8
 8008414:	af00      	add	r7, sp, #0
 8008416:	4603      	mov	r3, r0
 8008418:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800841a:	4b08      	ldr	r3, [pc, #32]	@ (800843c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800841c:	695a      	ldr	r2, [r3, #20]
 800841e:	88fb      	ldrh	r3, [r7, #6]
 8008420:	4013      	ands	r3, r2
 8008422:	2b00      	cmp	r3, #0
 8008424:	d006      	beq.n	8008434 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008426:	4a05      	ldr	r2, [pc, #20]	@ (800843c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008428:	88fb      	ldrh	r3, [r7, #6]
 800842a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800842c:	88fb      	ldrh	r3, [r7, #6]
 800842e:	4618      	mov	r0, r3
 8008430:	f7fe fb66 	bl	8006b00 <HAL_GPIO_EXTI_Callback>
  }
}
 8008434:	bf00      	nop
 8008436:	3708      	adds	r7, #8
 8008438:	46bd      	mov	sp, r7
 800843a:	bd80      	pop	{r7, pc}
 800843c:	40013c00 	.word	0x40013c00

08008440 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b084      	sub	sp, #16
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d101      	bne.n	8008452 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800844e:	2301      	movs	r3, #1
 8008450:	e12b      	b.n	80086aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008458:	b2db      	uxtb	r3, r3
 800845a:	2b00      	cmp	r3, #0
 800845c:	d106      	bne.n	800846c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2200      	movs	r2, #0
 8008462:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8008466:	6878      	ldr	r0, [r7, #4]
 8008468:	f7fe fcb6 	bl	8006dd8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2224      	movs	r2, #36	@ 0x24
 8008470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	681a      	ldr	r2, [r3, #0]
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f022 0201 	bic.w	r2, r2, #1
 8008482:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	681a      	ldr	r2, [r3, #0]
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008492:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	681a      	ldr	r2, [r3, #0]
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80084a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80084a4:	f001 fcec 	bl	8009e80 <HAL_RCC_GetPCLK1Freq>
 80084a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	685b      	ldr	r3, [r3, #4]
 80084ae:	4a81      	ldr	r2, [pc, #516]	@ (80086b4 <HAL_I2C_Init+0x274>)
 80084b0:	4293      	cmp	r3, r2
 80084b2:	d807      	bhi.n	80084c4 <HAL_I2C_Init+0x84>
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	4a80      	ldr	r2, [pc, #512]	@ (80086b8 <HAL_I2C_Init+0x278>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	bf94      	ite	ls
 80084bc:	2301      	movls	r3, #1
 80084be:	2300      	movhi	r3, #0
 80084c0:	b2db      	uxtb	r3, r3
 80084c2:	e006      	b.n	80084d2 <HAL_I2C_Init+0x92>
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	4a7d      	ldr	r2, [pc, #500]	@ (80086bc <HAL_I2C_Init+0x27c>)
 80084c8:	4293      	cmp	r3, r2
 80084ca:	bf94      	ite	ls
 80084cc:	2301      	movls	r3, #1
 80084ce:	2300      	movhi	r3, #0
 80084d0:	b2db      	uxtb	r3, r3
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d001      	beq.n	80084da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80084d6:	2301      	movs	r3, #1
 80084d8:	e0e7      	b.n	80086aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	4a78      	ldr	r2, [pc, #480]	@ (80086c0 <HAL_I2C_Init+0x280>)
 80084de:	fba2 2303 	umull	r2, r3, r2, r3
 80084e2:	0c9b      	lsrs	r3, r3, #18
 80084e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	68ba      	ldr	r2, [r7, #8]
 80084f6:	430a      	orrs	r2, r1
 80084f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	6a1b      	ldr	r3, [r3, #32]
 8008500:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	4a6a      	ldr	r2, [pc, #424]	@ (80086b4 <HAL_I2C_Init+0x274>)
 800850a:	4293      	cmp	r3, r2
 800850c:	d802      	bhi.n	8008514 <HAL_I2C_Init+0xd4>
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	3301      	adds	r3, #1
 8008512:	e009      	b.n	8008528 <HAL_I2C_Init+0xe8>
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800851a:	fb02 f303 	mul.w	r3, r2, r3
 800851e:	4a69      	ldr	r2, [pc, #420]	@ (80086c4 <HAL_I2C_Init+0x284>)
 8008520:	fba2 2303 	umull	r2, r3, r2, r3
 8008524:	099b      	lsrs	r3, r3, #6
 8008526:	3301      	adds	r3, #1
 8008528:	687a      	ldr	r2, [r7, #4]
 800852a:	6812      	ldr	r2, [r2, #0]
 800852c:	430b      	orrs	r3, r1
 800852e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	69db      	ldr	r3, [r3, #28]
 8008536:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800853a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	685b      	ldr	r3, [r3, #4]
 8008542:	495c      	ldr	r1, [pc, #368]	@ (80086b4 <HAL_I2C_Init+0x274>)
 8008544:	428b      	cmp	r3, r1
 8008546:	d819      	bhi.n	800857c <HAL_I2C_Init+0x13c>
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	1e59      	subs	r1, r3, #1
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	685b      	ldr	r3, [r3, #4]
 8008550:	005b      	lsls	r3, r3, #1
 8008552:	fbb1 f3f3 	udiv	r3, r1, r3
 8008556:	1c59      	adds	r1, r3, #1
 8008558:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800855c:	400b      	ands	r3, r1
 800855e:	2b00      	cmp	r3, #0
 8008560:	d00a      	beq.n	8008578 <HAL_I2C_Init+0x138>
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	1e59      	subs	r1, r3, #1
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	685b      	ldr	r3, [r3, #4]
 800856a:	005b      	lsls	r3, r3, #1
 800856c:	fbb1 f3f3 	udiv	r3, r1, r3
 8008570:	3301      	adds	r3, #1
 8008572:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008576:	e051      	b.n	800861c <HAL_I2C_Init+0x1dc>
 8008578:	2304      	movs	r3, #4
 800857a:	e04f      	b.n	800861c <HAL_I2C_Init+0x1dc>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	689b      	ldr	r3, [r3, #8]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d111      	bne.n	80085a8 <HAL_I2C_Init+0x168>
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	1e58      	subs	r0, r3, #1
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6859      	ldr	r1, [r3, #4]
 800858c:	460b      	mov	r3, r1
 800858e:	005b      	lsls	r3, r3, #1
 8008590:	440b      	add	r3, r1
 8008592:	fbb0 f3f3 	udiv	r3, r0, r3
 8008596:	3301      	adds	r3, #1
 8008598:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800859c:	2b00      	cmp	r3, #0
 800859e:	bf0c      	ite	eq
 80085a0:	2301      	moveq	r3, #1
 80085a2:	2300      	movne	r3, #0
 80085a4:	b2db      	uxtb	r3, r3
 80085a6:	e012      	b.n	80085ce <HAL_I2C_Init+0x18e>
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	1e58      	subs	r0, r3, #1
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6859      	ldr	r1, [r3, #4]
 80085b0:	460b      	mov	r3, r1
 80085b2:	009b      	lsls	r3, r3, #2
 80085b4:	440b      	add	r3, r1
 80085b6:	0099      	lsls	r1, r3, #2
 80085b8:	440b      	add	r3, r1
 80085ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80085be:	3301      	adds	r3, #1
 80085c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	bf0c      	ite	eq
 80085c8:	2301      	moveq	r3, #1
 80085ca:	2300      	movne	r3, #0
 80085cc:	b2db      	uxtb	r3, r3
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d001      	beq.n	80085d6 <HAL_I2C_Init+0x196>
 80085d2:	2301      	movs	r3, #1
 80085d4:	e022      	b.n	800861c <HAL_I2C_Init+0x1dc>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	689b      	ldr	r3, [r3, #8]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d10e      	bne.n	80085fc <HAL_I2C_Init+0x1bc>
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	1e58      	subs	r0, r3, #1
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6859      	ldr	r1, [r3, #4]
 80085e6:	460b      	mov	r3, r1
 80085e8:	005b      	lsls	r3, r3, #1
 80085ea:	440b      	add	r3, r1
 80085ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80085f0:	3301      	adds	r3, #1
 80085f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80085f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80085fa:	e00f      	b.n	800861c <HAL_I2C_Init+0x1dc>
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	1e58      	subs	r0, r3, #1
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	6859      	ldr	r1, [r3, #4]
 8008604:	460b      	mov	r3, r1
 8008606:	009b      	lsls	r3, r3, #2
 8008608:	440b      	add	r3, r1
 800860a:	0099      	lsls	r1, r3, #2
 800860c:	440b      	add	r3, r1
 800860e:	fbb0 f3f3 	udiv	r3, r0, r3
 8008612:	3301      	adds	r3, #1
 8008614:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008618:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800861c:	6879      	ldr	r1, [r7, #4]
 800861e:	6809      	ldr	r1, [r1, #0]
 8008620:	4313      	orrs	r3, r2
 8008622:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	69da      	ldr	r2, [r3, #28]
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6a1b      	ldr	r3, [r3, #32]
 8008636:	431a      	orrs	r2, r3
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	430a      	orrs	r2, r1
 800863e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	689b      	ldr	r3, [r3, #8]
 8008646:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800864a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800864e:	687a      	ldr	r2, [r7, #4]
 8008650:	6911      	ldr	r1, [r2, #16]
 8008652:	687a      	ldr	r2, [r7, #4]
 8008654:	68d2      	ldr	r2, [r2, #12]
 8008656:	4311      	orrs	r1, r2
 8008658:	687a      	ldr	r2, [r7, #4]
 800865a:	6812      	ldr	r2, [r2, #0]
 800865c:	430b      	orrs	r3, r1
 800865e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	68db      	ldr	r3, [r3, #12]
 8008666:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	695a      	ldr	r2, [r3, #20]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	699b      	ldr	r3, [r3, #24]
 8008672:	431a      	orrs	r2, r3
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	430a      	orrs	r2, r1
 800867a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	681a      	ldr	r2, [r3, #0]
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f042 0201 	orr.w	r2, r2, #1
 800868a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2200      	movs	r2, #0
 8008690:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2220      	movs	r2, #32
 8008696:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	2200      	movs	r2, #0
 800869e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2200      	movs	r2, #0
 80086a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80086a8:	2300      	movs	r3, #0
}
 80086aa:	4618      	mov	r0, r3
 80086ac:	3710      	adds	r7, #16
 80086ae:	46bd      	mov	sp, r7
 80086b0:	bd80      	pop	{r7, pc}
 80086b2:	bf00      	nop
 80086b4:	000186a0 	.word	0x000186a0
 80086b8:	001e847f 	.word	0x001e847f
 80086bc:	003d08ff 	.word	0x003d08ff
 80086c0:	431bde83 	.word	0x431bde83
 80086c4:	10624dd3 	.word	0x10624dd3

080086c8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b088      	sub	sp, #32
 80086cc:	af02      	add	r7, sp, #8
 80086ce:	60f8      	str	r0, [r7, #12]
 80086d0:	4608      	mov	r0, r1
 80086d2:	4611      	mov	r1, r2
 80086d4:	461a      	mov	r2, r3
 80086d6:	4603      	mov	r3, r0
 80086d8:	817b      	strh	r3, [r7, #10]
 80086da:	460b      	mov	r3, r1
 80086dc:	813b      	strh	r3, [r7, #8]
 80086de:	4613      	mov	r3, r2
 80086e0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80086e2:	f7fe ffad 	bl	8007640 <HAL_GetTick>
 80086e6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80086ee:	b2db      	uxtb	r3, r3
 80086f0:	2b20      	cmp	r3, #32
 80086f2:	f040 80d9 	bne.w	80088a8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80086f6:	697b      	ldr	r3, [r7, #20]
 80086f8:	9300      	str	r3, [sp, #0]
 80086fa:	2319      	movs	r3, #25
 80086fc:	2201      	movs	r2, #1
 80086fe:	496d      	ldr	r1, [pc, #436]	@ (80088b4 <HAL_I2C_Mem_Write+0x1ec>)
 8008700:	68f8      	ldr	r0, [r7, #12]
 8008702:	f000 fc8b 	bl	800901c <I2C_WaitOnFlagUntilTimeout>
 8008706:	4603      	mov	r3, r0
 8008708:	2b00      	cmp	r3, #0
 800870a:	d001      	beq.n	8008710 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800870c:	2302      	movs	r3, #2
 800870e:	e0cc      	b.n	80088aa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008716:	2b01      	cmp	r3, #1
 8008718:	d101      	bne.n	800871e <HAL_I2C_Mem_Write+0x56>
 800871a:	2302      	movs	r3, #2
 800871c:	e0c5      	b.n	80088aa <HAL_I2C_Mem_Write+0x1e2>
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	2201      	movs	r2, #1
 8008722:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f003 0301 	and.w	r3, r3, #1
 8008730:	2b01      	cmp	r3, #1
 8008732:	d007      	beq.n	8008744 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	681a      	ldr	r2, [r3, #0]
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	f042 0201 	orr.w	r2, r2, #1
 8008742:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	681a      	ldr	r2, [r3, #0]
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008752:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	2221      	movs	r2, #33	@ 0x21
 8008758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	2240      	movs	r2, #64	@ 0x40
 8008760:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	2200      	movs	r2, #0
 8008768:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	6a3a      	ldr	r2, [r7, #32]
 800876e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008774:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800877a:	b29a      	uxth	r2, r3
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	4a4d      	ldr	r2, [pc, #308]	@ (80088b8 <HAL_I2C_Mem_Write+0x1f0>)
 8008784:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008786:	88f8      	ldrh	r0, [r7, #6]
 8008788:	893a      	ldrh	r2, [r7, #8]
 800878a:	8979      	ldrh	r1, [r7, #10]
 800878c:	697b      	ldr	r3, [r7, #20]
 800878e:	9301      	str	r3, [sp, #4]
 8008790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008792:	9300      	str	r3, [sp, #0]
 8008794:	4603      	mov	r3, r0
 8008796:	68f8      	ldr	r0, [r7, #12]
 8008798:	f000 fac2 	bl	8008d20 <I2C_RequestMemoryWrite>
 800879c:	4603      	mov	r3, r0
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d052      	beq.n	8008848 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80087a2:	2301      	movs	r3, #1
 80087a4:	e081      	b.n	80088aa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80087a6:	697a      	ldr	r2, [r7, #20]
 80087a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80087aa:	68f8      	ldr	r0, [r7, #12]
 80087ac:	f000 fd50 	bl	8009250 <I2C_WaitOnTXEFlagUntilTimeout>
 80087b0:	4603      	mov	r3, r0
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d00d      	beq.n	80087d2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087ba:	2b04      	cmp	r3, #4
 80087bc:	d107      	bne.n	80087ce <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	681a      	ldr	r2, [r3, #0]
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80087cc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80087ce:	2301      	movs	r3, #1
 80087d0:	e06b      	b.n	80088aa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087d6:	781a      	ldrb	r2, [r3, #0]
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087e2:	1c5a      	adds	r2, r3, #1
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80087ec:	3b01      	subs	r3, #1
 80087ee:	b29a      	uxth	r2, r3
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087f8:	b29b      	uxth	r3, r3
 80087fa:	3b01      	subs	r3, #1
 80087fc:	b29a      	uxth	r2, r3
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	695b      	ldr	r3, [r3, #20]
 8008808:	f003 0304 	and.w	r3, r3, #4
 800880c:	2b04      	cmp	r3, #4
 800880e:	d11b      	bne.n	8008848 <HAL_I2C_Mem_Write+0x180>
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008814:	2b00      	cmp	r3, #0
 8008816:	d017      	beq.n	8008848 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800881c:	781a      	ldrb	r2, [r3, #0]
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008828:	1c5a      	adds	r2, r3, #1
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008832:	3b01      	subs	r3, #1
 8008834:	b29a      	uxth	r2, r3
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800883e:	b29b      	uxth	r3, r3
 8008840:	3b01      	subs	r3, #1
 8008842:	b29a      	uxth	r2, r3
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800884c:	2b00      	cmp	r3, #0
 800884e:	d1aa      	bne.n	80087a6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008850:	697a      	ldr	r2, [r7, #20]
 8008852:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008854:	68f8      	ldr	r0, [r7, #12]
 8008856:	f000 fd43 	bl	80092e0 <I2C_WaitOnBTFFlagUntilTimeout>
 800885a:	4603      	mov	r3, r0
 800885c:	2b00      	cmp	r3, #0
 800885e:	d00d      	beq.n	800887c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008864:	2b04      	cmp	r3, #4
 8008866:	d107      	bne.n	8008878 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	681a      	ldr	r2, [r3, #0]
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008876:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008878:	2301      	movs	r3, #1
 800887a:	e016      	b.n	80088aa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	681a      	ldr	r2, [r3, #0]
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800888a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	2220      	movs	r2, #32
 8008890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	2200      	movs	r2, #0
 8008898:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	2200      	movs	r2, #0
 80088a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80088a4:	2300      	movs	r3, #0
 80088a6:	e000      	b.n	80088aa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80088a8:	2302      	movs	r3, #2
  }
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3718      	adds	r7, #24
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
 80088b2:	bf00      	nop
 80088b4:	00100002 	.word	0x00100002
 80088b8:	ffff0000 	.word	0xffff0000

080088bc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b08c      	sub	sp, #48	@ 0x30
 80088c0:	af02      	add	r7, sp, #8
 80088c2:	60f8      	str	r0, [r7, #12]
 80088c4:	4608      	mov	r0, r1
 80088c6:	4611      	mov	r1, r2
 80088c8:	461a      	mov	r2, r3
 80088ca:	4603      	mov	r3, r0
 80088cc:	817b      	strh	r3, [r7, #10]
 80088ce:	460b      	mov	r3, r1
 80088d0:	813b      	strh	r3, [r7, #8]
 80088d2:	4613      	mov	r3, r2
 80088d4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80088d6:	f7fe feb3 	bl	8007640 <HAL_GetTick>
 80088da:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80088e2:	b2db      	uxtb	r3, r3
 80088e4:	2b20      	cmp	r3, #32
 80088e6:	f040 8214 	bne.w	8008d12 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80088ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ec:	9300      	str	r3, [sp, #0]
 80088ee:	2319      	movs	r3, #25
 80088f0:	2201      	movs	r2, #1
 80088f2:	497b      	ldr	r1, [pc, #492]	@ (8008ae0 <HAL_I2C_Mem_Read+0x224>)
 80088f4:	68f8      	ldr	r0, [r7, #12]
 80088f6:	f000 fb91 	bl	800901c <I2C_WaitOnFlagUntilTimeout>
 80088fa:	4603      	mov	r3, r0
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d001      	beq.n	8008904 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8008900:	2302      	movs	r3, #2
 8008902:	e207      	b.n	8008d14 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800890a:	2b01      	cmp	r3, #1
 800890c:	d101      	bne.n	8008912 <HAL_I2C_Mem_Read+0x56>
 800890e:	2302      	movs	r3, #2
 8008910:	e200      	b.n	8008d14 <HAL_I2C_Mem_Read+0x458>
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	2201      	movs	r2, #1
 8008916:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	f003 0301 	and.w	r3, r3, #1
 8008924:	2b01      	cmp	r3, #1
 8008926:	d007      	beq.n	8008938 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	681a      	ldr	r2, [r3, #0]
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f042 0201 	orr.w	r2, r2, #1
 8008936:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	681a      	ldr	r2, [r3, #0]
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008946:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2222      	movs	r2, #34	@ 0x22
 800894c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	2240      	movs	r2, #64	@ 0x40
 8008954:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	2200      	movs	r2, #0
 800895c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008962:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8008968:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800896e:	b29a      	uxth	r2, r3
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	4a5b      	ldr	r2, [pc, #364]	@ (8008ae4 <HAL_I2C_Mem_Read+0x228>)
 8008978:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800897a:	88f8      	ldrh	r0, [r7, #6]
 800897c:	893a      	ldrh	r2, [r7, #8]
 800897e:	8979      	ldrh	r1, [r7, #10]
 8008980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008982:	9301      	str	r3, [sp, #4]
 8008984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008986:	9300      	str	r3, [sp, #0]
 8008988:	4603      	mov	r3, r0
 800898a:	68f8      	ldr	r0, [r7, #12]
 800898c:	f000 fa5e 	bl	8008e4c <I2C_RequestMemoryRead>
 8008990:	4603      	mov	r3, r0
 8008992:	2b00      	cmp	r3, #0
 8008994:	d001      	beq.n	800899a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8008996:	2301      	movs	r3, #1
 8008998:	e1bc      	b.n	8008d14 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d113      	bne.n	80089ca <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80089a2:	2300      	movs	r3, #0
 80089a4:	623b      	str	r3, [r7, #32]
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	695b      	ldr	r3, [r3, #20]
 80089ac:	623b      	str	r3, [r7, #32]
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	699b      	ldr	r3, [r3, #24]
 80089b4:	623b      	str	r3, [r7, #32]
 80089b6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	681a      	ldr	r2, [r3, #0]
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80089c6:	601a      	str	r2, [r3, #0]
 80089c8:	e190      	b.n	8008cec <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80089ce:	2b01      	cmp	r3, #1
 80089d0:	d11b      	bne.n	8008a0a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	681a      	ldr	r2, [r3, #0]
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80089e0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80089e2:	2300      	movs	r3, #0
 80089e4:	61fb      	str	r3, [r7, #28]
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	695b      	ldr	r3, [r3, #20]
 80089ec:	61fb      	str	r3, [r7, #28]
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	699b      	ldr	r3, [r3, #24]
 80089f4:	61fb      	str	r3, [r7, #28]
 80089f6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	681a      	ldr	r2, [r3, #0]
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008a06:	601a      	str	r2, [r3, #0]
 8008a08:	e170      	b.n	8008cec <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a0e:	2b02      	cmp	r3, #2
 8008a10:	d11b      	bne.n	8008a4a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	681a      	ldr	r2, [r3, #0]
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008a20:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	681a      	ldr	r2, [r3, #0]
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008a30:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008a32:	2300      	movs	r3, #0
 8008a34:	61bb      	str	r3, [r7, #24]
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	695b      	ldr	r3, [r3, #20]
 8008a3c:	61bb      	str	r3, [r7, #24]
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	699b      	ldr	r3, [r3, #24]
 8008a44:	61bb      	str	r3, [r7, #24]
 8008a46:	69bb      	ldr	r3, [r7, #24]
 8008a48:	e150      	b.n	8008cec <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	617b      	str	r3, [r7, #20]
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	695b      	ldr	r3, [r3, #20]
 8008a54:	617b      	str	r3, [r7, #20]
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	699b      	ldr	r3, [r3, #24]
 8008a5c:	617b      	str	r3, [r7, #20]
 8008a5e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008a60:	e144      	b.n	8008cec <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a66:	2b03      	cmp	r3, #3
 8008a68:	f200 80f1 	bhi.w	8008c4e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a70:	2b01      	cmp	r3, #1
 8008a72:	d123      	bne.n	8008abc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008a74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a76:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008a78:	68f8      	ldr	r0, [r7, #12]
 8008a7a:	f000 fc79 	bl	8009370 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008a7e:	4603      	mov	r3, r0
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d001      	beq.n	8008a88 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8008a84:	2301      	movs	r3, #1
 8008a86:	e145      	b.n	8008d14 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	691a      	ldr	r2, [r3, #16]
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a92:	b2d2      	uxtb	r2, r2
 8008a94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a9a:	1c5a      	adds	r2, r3, #1
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008aa4:	3b01      	subs	r3, #1
 8008aa6:	b29a      	uxth	r2, r3
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ab0:	b29b      	uxth	r3, r3
 8008ab2:	3b01      	subs	r3, #1
 8008ab4:	b29a      	uxth	r2, r3
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008aba:	e117      	b.n	8008cec <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ac0:	2b02      	cmp	r3, #2
 8008ac2:	d14e      	bne.n	8008b62 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ac6:	9300      	str	r3, [sp, #0]
 8008ac8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aca:	2200      	movs	r2, #0
 8008acc:	4906      	ldr	r1, [pc, #24]	@ (8008ae8 <HAL_I2C_Mem_Read+0x22c>)
 8008ace:	68f8      	ldr	r0, [r7, #12]
 8008ad0:	f000 faa4 	bl	800901c <I2C_WaitOnFlagUntilTimeout>
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d008      	beq.n	8008aec <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8008ada:	2301      	movs	r3, #1
 8008adc:	e11a      	b.n	8008d14 <HAL_I2C_Mem_Read+0x458>
 8008ade:	bf00      	nop
 8008ae0:	00100002 	.word	0x00100002
 8008ae4:	ffff0000 	.word	0xffff0000
 8008ae8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	681a      	ldr	r2, [r3, #0]
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008afa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	691a      	ldr	r2, [r3, #16]
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b06:	b2d2      	uxtb	r2, r2
 8008b08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b0e:	1c5a      	adds	r2, r3, #1
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b18:	3b01      	subs	r3, #1
 8008b1a:	b29a      	uxth	r2, r3
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b24:	b29b      	uxth	r3, r3
 8008b26:	3b01      	subs	r3, #1
 8008b28:	b29a      	uxth	r2, r3
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	691a      	ldr	r2, [r3, #16]
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b38:	b2d2      	uxtb	r2, r2
 8008b3a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b40:	1c5a      	adds	r2, r3, #1
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b4a:	3b01      	subs	r3, #1
 8008b4c:	b29a      	uxth	r2, r3
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b56:	b29b      	uxth	r3, r3
 8008b58:	3b01      	subs	r3, #1
 8008b5a:	b29a      	uxth	r2, r3
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008b60:	e0c4      	b.n	8008cec <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b64:	9300      	str	r3, [sp, #0]
 8008b66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b68:	2200      	movs	r2, #0
 8008b6a:	496c      	ldr	r1, [pc, #432]	@ (8008d1c <HAL_I2C_Mem_Read+0x460>)
 8008b6c:	68f8      	ldr	r0, [r7, #12]
 8008b6e:	f000 fa55 	bl	800901c <I2C_WaitOnFlagUntilTimeout>
 8008b72:	4603      	mov	r3, r0
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d001      	beq.n	8008b7c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8008b78:	2301      	movs	r3, #1
 8008b7a:	e0cb      	b.n	8008d14 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	681a      	ldr	r2, [r3, #0]
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b8a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	691a      	ldr	r2, [r3, #16]
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b96:	b2d2      	uxtb	r2, r2
 8008b98:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b9e:	1c5a      	adds	r2, r3, #1
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ba8:	3b01      	subs	r3, #1
 8008baa:	b29a      	uxth	r2, r3
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008bb4:	b29b      	uxth	r3, r3
 8008bb6:	3b01      	subs	r3, #1
 8008bb8:	b29a      	uxth	r2, r3
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bc0:	9300      	str	r3, [sp, #0]
 8008bc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	4955      	ldr	r1, [pc, #340]	@ (8008d1c <HAL_I2C_Mem_Read+0x460>)
 8008bc8:	68f8      	ldr	r0, [r7, #12]
 8008bca:	f000 fa27 	bl	800901c <I2C_WaitOnFlagUntilTimeout>
 8008bce:	4603      	mov	r3, r0
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d001      	beq.n	8008bd8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	e09d      	b.n	8008d14 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	681a      	ldr	r2, [r3, #0]
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008be6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	691a      	ldr	r2, [r3, #16]
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bf2:	b2d2      	uxtb	r2, r2
 8008bf4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bfa:	1c5a      	adds	r2, r3, #1
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c04:	3b01      	subs	r3, #1
 8008c06:	b29a      	uxth	r2, r3
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c10:	b29b      	uxth	r3, r3
 8008c12:	3b01      	subs	r3, #1
 8008c14:	b29a      	uxth	r2, r3
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	691a      	ldr	r2, [r3, #16]
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c24:	b2d2      	uxtb	r2, r2
 8008c26:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c2c:	1c5a      	adds	r2, r3, #1
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c36:	3b01      	subs	r3, #1
 8008c38:	b29a      	uxth	r2, r3
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c42:	b29b      	uxth	r3, r3
 8008c44:	3b01      	subs	r3, #1
 8008c46:	b29a      	uxth	r2, r3
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008c4c:	e04e      	b.n	8008cec <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008c4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c50:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008c52:	68f8      	ldr	r0, [r7, #12]
 8008c54:	f000 fb8c 	bl	8009370 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008c58:	4603      	mov	r3, r0
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d001      	beq.n	8008c62 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8008c5e:	2301      	movs	r3, #1
 8008c60:	e058      	b.n	8008d14 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	691a      	ldr	r2, [r3, #16]
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c6c:	b2d2      	uxtb	r2, r2
 8008c6e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c74:	1c5a      	adds	r2, r3, #1
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c7e:	3b01      	subs	r3, #1
 8008c80:	b29a      	uxth	r2, r3
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c8a:	b29b      	uxth	r3, r3
 8008c8c:	3b01      	subs	r3, #1
 8008c8e:	b29a      	uxth	r2, r3
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	695b      	ldr	r3, [r3, #20]
 8008c9a:	f003 0304 	and.w	r3, r3, #4
 8008c9e:	2b04      	cmp	r3, #4
 8008ca0:	d124      	bne.n	8008cec <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ca6:	2b03      	cmp	r3, #3
 8008ca8:	d107      	bne.n	8008cba <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	681a      	ldr	r2, [r3, #0]
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008cb8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	691a      	ldr	r2, [r3, #16]
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cc4:	b2d2      	uxtb	r2, r2
 8008cc6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ccc:	1c5a      	adds	r2, r3, #1
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cd6:	3b01      	subs	r3, #1
 8008cd8:	b29a      	uxth	r2, r3
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ce2:	b29b      	uxth	r3, r3
 8008ce4:	3b01      	subs	r3, #1
 8008ce6:	b29a      	uxth	r2, r3
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	f47f aeb6 	bne.w	8008a62 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	2220      	movs	r2, #32
 8008cfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	2200      	movs	r2, #0
 8008d02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	2200      	movs	r2, #0
 8008d0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8008d0e:	2300      	movs	r3, #0
 8008d10:	e000      	b.n	8008d14 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8008d12:	2302      	movs	r3, #2
  }
}
 8008d14:	4618      	mov	r0, r3
 8008d16:	3728      	adds	r7, #40	@ 0x28
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	bd80      	pop	{r7, pc}
 8008d1c:	00010004 	.word	0x00010004

08008d20 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b088      	sub	sp, #32
 8008d24:	af02      	add	r7, sp, #8
 8008d26:	60f8      	str	r0, [r7, #12]
 8008d28:	4608      	mov	r0, r1
 8008d2a:	4611      	mov	r1, r2
 8008d2c:	461a      	mov	r2, r3
 8008d2e:	4603      	mov	r3, r0
 8008d30:	817b      	strh	r3, [r7, #10]
 8008d32:	460b      	mov	r3, r1
 8008d34:	813b      	strh	r3, [r7, #8]
 8008d36:	4613      	mov	r3, r2
 8008d38:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	681a      	ldr	r2, [r3, #0]
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008d48:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d4c:	9300      	str	r3, [sp, #0]
 8008d4e:	6a3b      	ldr	r3, [r7, #32]
 8008d50:	2200      	movs	r2, #0
 8008d52:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008d56:	68f8      	ldr	r0, [r7, #12]
 8008d58:	f000 f960 	bl	800901c <I2C_WaitOnFlagUntilTimeout>
 8008d5c:	4603      	mov	r3, r0
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d00d      	beq.n	8008d7e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d70:	d103      	bne.n	8008d7a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008d78:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008d7a:	2303      	movs	r3, #3
 8008d7c:	e05f      	b.n	8008e3e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008d7e:	897b      	ldrh	r3, [r7, #10]
 8008d80:	b2db      	uxtb	r3, r3
 8008d82:	461a      	mov	r2, r3
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008d8c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d90:	6a3a      	ldr	r2, [r7, #32]
 8008d92:	492d      	ldr	r1, [pc, #180]	@ (8008e48 <I2C_RequestMemoryWrite+0x128>)
 8008d94:	68f8      	ldr	r0, [r7, #12]
 8008d96:	f000 f9bb 	bl	8009110 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d001      	beq.n	8008da4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008da0:	2301      	movs	r3, #1
 8008da2:	e04c      	b.n	8008e3e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008da4:	2300      	movs	r3, #0
 8008da6:	617b      	str	r3, [r7, #20]
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	695b      	ldr	r3, [r3, #20]
 8008dae:	617b      	str	r3, [r7, #20]
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	699b      	ldr	r3, [r3, #24]
 8008db6:	617b      	str	r3, [r7, #20]
 8008db8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008dba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008dbc:	6a39      	ldr	r1, [r7, #32]
 8008dbe:	68f8      	ldr	r0, [r7, #12]
 8008dc0:	f000 fa46 	bl	8009250 <I2C_WaitOnTXEFlagUntilTimeout>
 8008dc4:	4603      	mov	r3, r0
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d00d      	beq.n	8008de6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dce:	2b04      	cmp	r3, #4
 8008dd0:	d107      	bne.n	8008de2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	681a      	ldr	r2, [r3, #0]
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008de0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008de2:	2301      	movs	r3, #1
 8008de4:	e02b      	b.n	8008e3e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008de6:	88fb      	ldrh	r3, [r7, #6]
 8008de8:	2b01      	cmp	r3, #1
 8008dea:	d105      	bne.n	8008df8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008dec:	893b      	ldrh	r3, [r7, #8]
 8008dee:	b2da      	uxtb	r2, r3
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	611a      	str	r2, [r3, #16]
 8008df6:	e021      	b.n	8008e3c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008df8:	893b      	ldrh	r3, [r7, #8]
 8008dfa:	0a1b      	lsrs	r3, r3, #8
 8008dfc:	b29b      	uxth	r3, r3
 8008dfe:	b2da      	uxtb	r2, r3
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008e06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e08:	6a39      	ldr	r1, [r7, #32]
 8008e0a:	68f8      	ldr	r0, [r7, #12]
 8008e0c:	f000 fa20 	bl	8009250 <I2C_WaitOnTXEFlagUntilTimeout>
 8008e10:	4603      	mov	r3, r0
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d00d      	beq.n	8008e32 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e1a:	2b04      	cmp	r3, #4
 8008e1c:	d107      	bne.n	8008e2e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	681a      	ldr	r2, [r3, #0]
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008e2c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008e2e:	2301      	movs	r3, #1
 8008e30:	e005      	b.n	8008e3e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008e32:	893b      	ldrh	r3, [r7, #8]
 8008e34:	b2da      	uxtb	r2, r3
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008e3c:	2300      	movs	r3, #0
}
 8008e3e:	4618      	mov	r0, r3
 8008e40:	3718      	adds	r7, #24
 8008e42:	46bd      	mov	sp, r7
 8008e44:	bd80      	pop	{r7, pc}
 8008e46:	bf00      	nop
 8008e48:	00010002 	.word	0x00010002

08008e4c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b088      	sub	sp, #32
 8008e50:	af02      	add	r7, sp, #8
 8008e52:	60f8      	str	r0, [r7, #12]
 8008e54:	4608      	mov	r0, r1
 8008e56:	4611      	mov	r1, r2
 8008e58:	461a      	mov	r2, r3
 8008e5a:	4603      	mov	r3, r0
 8008e5c:	817b      	strh	r3, [r7, #10]
 8008e5e:	460b      	mov	r3, r1
 8008e60:	813b      	strh	r3, [r7, #8]
 8008e62:	4613      	mov	r3, r2
 8008e64:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	681a      	ldr	r2, [r3, #0]
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008e74:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	681a      	ldr	r2, [r3, #0]
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008e84:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e88:	9300      	str	r3, [sp, #0]
 8008e8a:	6a3b      	ldr	r3, [r7, #32]
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008e92:	68f8      	ldr	r0, [r7, #12]
 8008e94:	f000 f8c2 	bl	800901c <I2C_WaitOnFlagUntilTimeout>
 8008e98:	4603      	mov	r3, r0
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d00d      	beq.n	8008eba <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ea8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008eac:	d103      	bne.n	8008eb6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008eb4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008eb6:	2303      	movs	r3, #3
 8008eb8:	e0aa      	b.n	8009010 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008eba:	897b      	ldrh	r3, [r7, #10]
 8008ebc:	b2db      	uxtb	r3, r3
 8008ebe:	461a      	mov	r2, r3
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008ec8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ecc:	6a3a      	ldr	r2, [r7, #32]
 8008ece:	4952      	ldr	r1, [pc, #328]	@ (8009018 <I2C_RequestMemoryRead+0x1cc>)
 8008ed0:	68f8      	ldr	r0, [r7, #12]
 8008ed2:	f000 f91d 	bl	8009110 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008ed6:	4603      	mov	r3, r0
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d001      	beq.n	8008ee0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8008edc:	2301      	movs	r3, #1
 8008ede:	e097      	b.n	8009010 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	617b      	str	r3, [r7, #20]
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	695b      	ldr	r3, [r3, #20]
 8008eea:	617b      	str	r3, [r7, #20]
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	699b      	ldr	r3, [r3, #24]
 8008ef2:	617b      	str	r3, [r7, #20]
 8008ef4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008ef6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ef8:	6a39      	ldr	r1, [r7, #32]
 8008efa:	68f8      	ldr	r0, [r7, #12]
 8008efc:	f000 f9a8 	bl	8009250 <I2C_WaitOnTXEFlagUntilTimeout>
 8008f00:	4603      	mov	r3, r0
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d00d      	beq.n	8008f22 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f0a:	2b04      	cmp	r3, #4
 8008f0c:	d107      	bne.n	8008f1e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	681a      	ldr	r2, [r3, #0]
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008f1c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008f1e:	2301      	movs	r3, #1
 8008f20:	e076      	b.n	8009010 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008f22:	88fb      	ldrh	r3, [r7, #6]
 8008f24:	2b01      	cmp	r3, #1
 8008f26:	d105      	bne.n	8008f34 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008f28:	893b      	ldrh	r3, [r7, #8]
 8008f2a:	b2da      	uxtb	r2, r3
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	611a      	str	r2, [r3, #16]
 8008f32:	e021      	b.n	8008f78 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008f34:	893b      	ldrh	r3, [r7, #8]
 8008f36:	0a1b      	lsrs	r3, r3, #8
 8008f38:	b29b      	uxth	r3, r3
 8008f3a:	b2da      	uxtb	r2, r3
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008f42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f44:	6a39      	ldr	r1, [r7, #32]
 8008f46:	68f8      	ldr	r0, [r7, #12]
 8008f48:	f000 f982 	bl	8009250 <I2C_WaitOnTXEFlagUntilTimeout>
 8008f4c:	4603      	mov	r3, r0
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d00d      	beq.n	8008f6e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f56:	2b04      	cmp	r3, #4
 8008f58:	d107      	bne.n	8008f6a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	681a      	ldr	r2, [r3, #0]
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008f68:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	e050      	b.n	8009010 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008f6e:	893b      	ldrh	r3, [r7, #8]
 8008f70:	b2da      	uxtb	r2, r3
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008f78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f7a:	6a39      	ldr	r1, [r7, #32]
 8008f7c:	68f8      	ldr	r0, [r7, #12]
 8008f7e:	f000 f967 	bl	8009250 <I2C_WaitOnTXEFlagUntilTimeout>
 8008f82:	4603      	mov	r3, r0
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d00d      	beq.n	8008fa4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f8c:	2b04      	cmp	r3, #4
 8008f8e:	d107      	bne.n	8008fa0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	681a      	ldr	r2, [r3, #0]
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008f9e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	e035      	b.n	8009010 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	681a      	ldr	r2, [r3, #0]
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008fb2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb6:	9300      	str	r3, [sp, #0]
 8008fb8:	6a3b      	ldr	r3, [r7, #32]
 8008fba:	2200      	movs	r2, #0
 8008fbc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008fc0:	68f8      	ldr	r0, [r7, #12]
 8008fc2:	f000 f82b 	bl	800901c <I2C_WaitOnFlagUntilTimeout>
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d00d      	beq.n	8008fe8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008fda:	d103      	bne.n	8008fe4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008fe2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008fe4:	2303      	movs	r3, #3
 8008fe6:	e013      	b.n	8009010 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008fe8:	897b      	ldrh	r3, [r7, #10]
 8008fea:	b2db      	uxtb	r3, r3
 8008fec:	f043 0301 	orr.w	r3, r3, #1
 8008ff0:	b2da      	uxtb	r2, r3
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ffa:	6a3a      	ldr	r2, [r7, #32]
 8008ffc:	4906      	ldr	r1, [pc, #24]	@ (8009018 <I2C_RequestMemoryRead+0x1cc>)
 8008ffe:	68f8      	ldr	r0, [r7, #12]
 8009000:	f000 f886 	bl	8009110 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009004:	4603      	mov	r3, r0
 8009006:	2b00      	cmp	r3, #0
 8009008:	d001      	beq.n	800900e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800900a:	2301      	movs	r3, #1
 800900c:	e000      	b.n	8009010 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800900e:	2300      	movs	r3, #0
}
 8009010:	4618      	mov	r0, r3
 8009012:	3718      	adds	r7, #24
 8009014:	46bd      	mov	sp, r7
 8009016:	bd80      	pop	{r7, pc}
 8009018:	00010002 	.word	0x00010002

0800901c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b084      	sub	sp, #16
 8009020:	af00      	add	r7, sp, #0
 8009022:	60f8      	str	r0, [r7, #12]
 8009024:	60b9      	str	r1, [r7, #8]
 8009026:	603b      	str	r3, [r7, #0]
 8009028:	4613      	mov	r3, r2
 800902a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800902c:	e048      	b.n	80090c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009034:	d044      	beq.n	80090c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009036:	f7fe fb03 	bl	8007640 <HAL_GetTick>
 800903a:	4602      	mov	r2, r0
 800903c:	69bb      	ldr	r3, [r7, #24]
 800903e:	1ad3      	subs	r3, r2, r3
 8009040:	683a      	ldr	r2, [r7, #0]
 8009042:	429a      	cmp	r2, r3
 8009044:	d302      	bcc.n	800904c <I2C_WaitOnFlagUntilTimeout+0x30>
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d139      	bne.n	80090c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800904c:	68bb      	ldr	r3, [r7, #8]
 800904e:	0c1b      	lsrs	r3, r3, #16
 8009050:	b2db      	uxtb	r3, r3
 8009052:	2b01      	cmp	r3, #1
 8009054:	d10d      	bne.n	8009072 <I2C_WaitOnFlagUntilTimeout+0x56>
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	695b      	ldr	r3, [r3, #20]
 800905c:	43da      	mvns	r2, r3
 800905e:	68bb      	ldr	r3, [r7, #8]
 8009060:	4013      	ands	r3, r2
 8009062:	b29b      	uxth	r3, r3
 8009064:	2b00      	cmp	r3, #0
 8009066:	bf0c      	ite	eq
 8009068:	2301      	moveq	r3, #1
 800906a:	2300      	movne	r3, #0
 800906c:	b2db      	uxtb	r3, r3
 800906e:	461a      	mov	r2, r3
 8009070:	e00c      	b.n	800908c <I2C_WaitOnFlagUntilTimeout+0x70>
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	699b      	ldr	r3, [r3, #24]
 8009078:	43da      	mvns	r2, r3
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	4013      	ands	r3, r2
 800907e:	b29b      	uxth	r3, r3
 8009080:	2b00      	cmp	r3, #0
 8009082:	bf0c      	ite	eq
 8009084:	2301      	moveq	r3, #1
 8009086:	2300      	movne	r3, #0
 8009088:	b2db      	uxtb	r3, r3
 800908a:	461a      	mov	r2, r3
 800908c:	79fb      	ldrb	r3, [r7, #7]
 800908e:	429a      	cmp	r2, r3
 8009090:	d116      	bne.n	80090c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	2200      	movs	r2, #0
 8009096:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	2220      	movs	r2, #32
 800909c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	2200      	movs	r2, #0
 80090a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090ac:	f043 0220 	orr.w	r2, r3, #32
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	2200      	movs	r2, #0
 80090b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80090bc:	2301      	movs	r3, #1
 80090be:	e023      	b.n	8009108 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80090c0:	68bb      	ldr	r3, [r7, #8]
 80090c2:	0c1b      	lsrs	r3, r3, #16
 80090c4:	b2db      	uxtb	r3, r3
 80090c6:	2b01      	cmp	r3, #1
 80090c8:	d10d      	bne.n	80090e6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	695b      	ldr	r3, [r3, #20]
 80090d0:	43da      	mvns	r2, r3
 80090d2:	68bb      	ldr	r3, [r7, #8]
 80090d4:	4013      	ands	r3, r2
 80090d6:	b29b      	uxth	r3, r3
 80090d8:	2b00      	cmp	r3, #0
 80090da:	bf0c      	ite	eq
 80090dc:	2301      	moveq	r3, #1
 80090de:	2300      	movne	r3, #0
 80090e0:	b2db      	uxtb	r3, r3
 80090e2:	461a      	mov	r2, r3
 80090e4:	e00c      	b.n	8009100 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	699b      	ldr	r3, [r3, #24]
 80090ec:	43da      	mvns	r2, r3
 80090ee:	68bb      	ldr	r3, [r7, #8]
 80090f0:	4013      	ands	r3, r2
 80090f2:	b29b      	uxth	r3, r3
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	bf0c      	ite	eq
 80090f8:	2301      	moveq	r3, #1
 80090fa:	2300      	movne	r3, #0
 80090fc:	b2db      	uxtb	r3, r3
 80090fe:	461a      	mov	r2, r3
 8009100:	79fb      	ldrb	r3, [r7, #7]
 8009102:	429a      	cmp	r2, r3
 8009104:	d093      	beq.n	800902e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009106:	2300      	movs	r3, #0
}
 8009108:	4618      	mov	r0, r3
 800910a:	3710      	adds	r7, #16
 800910c:	46bd      	mov	sp, r7
 800910e:	bd80      	pop	{r7, pc}

08009110 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b084      	sub	sp, #16
 8009114:	af00      	add	r7, sp, #0
 8009116:	60f8      	str	r0, [r7, #12]
 8009118:	60b9      	str	r1, [r7, #8]
 800911a:	607a      	str	r2, [r7, #4]
 800911c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800911e:	e071      	b.n	8009204 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	695b      	ldr	r3, [r3, #20]
 8009126:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800912a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800912e:	d123      	bne.n	8009178 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	681a      	ldr	r2, [r3, #0]
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800913e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009148:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	2200      	movs	r2, #0
 800914e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	2220      	movs	r2, #32
 8009154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	2200      	movs	r2, #0
 800915c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009164:	f043 0204 	orr.w	r2, r3, #4
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	2200      	movs	r2, #0
 8009170:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8009174:	2301      	movs	r3, #1
 8009176:	e067      	b.n	8009248 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800917e:	d041      	beq.n	8009204 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009180:	f7fe fa5e 	bl	8007640 <HAL_GetTick>
 8009184:	4602      	mov	r2, r0
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	1ad3      	subs	r3, r2, r3
 800918a:	687a      	ldr	r2, [r7, #4]
 800918c:	429a      	cmp	r2, r3
 800918e:	d302      	bcc.n	8009196 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d136      	bne.n	8009204 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	0c1b      	lsrs	r3, r3, #16
 800919a:	b2db      	uxtb	r3, r3
 800919c:	2b01      	cmp	r3, #1
 800919e:	d10c      	bne.n	80091ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	695b      	ldr	r3, [r3, #20]
 80091a6:	43da      	mvns	r2, r3
 80091a8:	68bb      	ldr	r3, [r7, #8]
 80091aa:	4013      	ands	r3, r2
 80091ac:	b29b      	uxth	r3, r3
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	bf14      	ite	ne
 80091b2:	2301      	movne	r3, #1
 80091b4:	2300      	moveq	r3, #0
 80091b6:	b2db      	uxtb	r3, r3
 80091b8:	e00b      	b.n	80091d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	699b      	ldr	r3, [r3, #24]
 80091c0:	43da      	mvns	r2, r3
 80091c2:	68bb      	ldr	r3, [r7, #8]
 80091c4:	4013      	ands	r3, r2
 80091c6:	b29b      	uxth	r3, r3
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	bf14      	ite	ne
 80091cc:	2301      	movne	r3, #1
 80091ce:	2300      	moveq	r3, #0
 80091d0:	b2db      	uxtb	r3, r3
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d016      	beq.n	8009204 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	2200      	movs	r2, #0
 80091da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	2220      	movs	r2, #32
 80091e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	2200      	movs	r2, #0
 80091e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091f0:	f043 0220 	orr.w	r2, r3, #32
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	2200      	movs	r2, #0
 80091fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009200:	2301      	movs	r3, #1
 8009202:	e021      	b.n	8009248 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	0c1b      	lsrs	r3, r3, #16
 8009208:	b2db      	uxtb	r3, r3
 800920a:	2b01      	cmp	r3, #1
 800920c:	d10c      	bne.n	8009228 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	695b      	ldr	r3, [r3, #20]
 8009214:	43da      	mvns	r2, r3
 8009216:	68bb      	ldr	r3, [r7, #8]
 8009218:	4013      	ands	r3, r2
 800921a:	b29b      	uxth	r3, r3
 800921c:	2b00      	cmp	r3, #0
 800921e:	bf14      	ite	ne
 8009220:	2301      	movne	r3, #1
 8009222:	2300      	moveq	r3, #0
 8009224:	b2db      	uxtb	r3, r3
 8009226:	e00b      	b.n	8009240 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	699b      	ldr	r3, [r3, #24]
 800922e:	43da      	mvns	r2, r3
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	4013      	ands	r3, r2
 8009234:	b29b      	uxth	r3, r3
 8009236:	2b00      	cmp	r3, #0
 8009238:	bf14      	ite	ne
 800923a:	2301      	movne	r3, #1
 800923c:	2300      	moveq	r3, #0
 800923e:	b2db      	uxtb	r3, r3
 8009240:	2b00      	cmp	r3, #0
 8009242:	f47f af6d 	bne.w	8009120 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8009246:	2300      	movs	r3, #0
}
 8009248:	4618      	mov	r0, r3
 800924a:	3710      	adds	r7, #16
 800924c:	46bd      	mov	sp, r7
 800924e:	bd80      	pop	{r7, pc}

08009250 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b084      	sub	sp, #16
 8009254:	af00      	add	r7, sp, #0
 8009256:	60f8      	str	r0, [r7, #12]
 8009258:	60b9      	str	r1, [r7, #8]
 800925a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800925c:	e034      	b.n	80092c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800925e:	68f8      	ldr	r0, [r7, #12]
 8009260:	f000 f8e3 	bl	800942a <I2C_IsAcknowledgeFailed>
 8009264:	4603      	mov	r3, r0
 8009266:	2b00      	cmp	r3, #0
 8009268:	d001      	beq.n	800926e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800926a:	2301      	movs	r3, #1
 800926c:	e034      	b.n	80092d8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009274:	d028      	beq.n	80092c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009276:	f7fe f9e3 	bl	8007640 <HAL_GetTick>
 800927a:	4602      	mov	r2, r0
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	1ad3      	subs	r3, r2, r3
 8009280:	68ba      	ldr	r2, [r7, #8]
 8009282:	429a      	cmp	r2, r3
 8009284:	d302      	bcc.n	800928c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d11d      	bne.n	80092c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	695b      	ldr	r3, [r3, #20]
 8009292:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009296:	2b80      	cmp	r3, #128	@ 0x80
 8009298:	d016      	beq.n	80092c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2200      	movs	r2, #0
 800929e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	2220      	movs	r2, #32
 80092a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	2200      	movs	r2, #0
 80092ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092b4:	f043 0220 	orr.w	r2, r3, #32
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	2200      	movs	r2, #0
 80092c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80092c4:	2301      	movs	r3, #1
 80092c6:	e007      	b.n	80092d8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	695b      	ldr	r3, [r3, #20]
 80092ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092d2:	2b80      	cmp	r3, #128	@ 0x80
 80092d4:	d1c3      	bne.n	800925e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80092d6:	2300      	movs	r3, #0
}
 80092d8:	4618      	mov	r0, r3
 80092da:	3710      	adds	r7, #16
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}

080092e0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b084      	sub	sp, #16
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	60f8      	str	r0, [r7, #12]
 80092e8:	60b9      	str	r1, [r7, #8]
 80092ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80092ec:	e034      	b.n	8009358 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80092ee:	68f8      	ldr	r0, [r7, #12]
 80092f0:	f000 f89b 	bl	800942a <I2C_IsAcknowledgeFailed>
 80092f4:	4603      	mov	r3, r0
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d001      	beq.n	80092fe <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80092fa:	2301      	movs	r3, #1
 80092fc:	e034      	b.n	8009368 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009304:	d028      	beq.n	8009358 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009306:	f7fe f99b 	bl	8007640 <HAL_GetTick>
 800930a:	4602      	mov	r2, r0
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	1ad3      	subs	r3, r2, r3
 8009310:	68ba      	ldr	r2, [r7, #8]
 8009312:	429a      	cmp	r2, r3
 8009314:	d302      	bcc.n	800931c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009316:	68bb      	ldr	r3, [r7, #8]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d11d      	bne.n	8009358 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	695b      	ldr	r3, [r3, #20]
 8009322:	f003 0304 	and.w	r3, r3, #4
 8009326:	2b04      	cmp	r3, #4
 8009328:	d016      	beq.n	8009358 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	2200      	movs	r2, #0
 800932e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2220      	movs	r2, #32
 8009334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	2200      	movs	r2, #0
 800933c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009344:	f043 0220 	orr.w	r2, r3, #32
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	2200      	movs	r2, #0
 8009350:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009354:	2301      	movs	r3, #1
 8009356:	e007      	b.n	8009368 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	695b      	ldr	r3, [r3, #20]
 800935e:	f003 0304 	and.w	r3, r3, #4
 8009362:	2b04      	cmp	r3, #4
 8009364:	d1c3      	bne.n	80092ee <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009366:	2300      	movs	r3, #0
}
 8009368:	4618      	mov	r0, r3
 800936a:	3710      	adds	r7, #16
 800936c:	46bd      	mov	sp, r7
 800936e:	bd80      	pop	{r7, pc}

08009370 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b084      	sub	sp, #16
 8009374:	af00      	add	r7, sp, #0
 8009376:	60f8      	str	r0, [r7, #12]
 8009378:	60b9      	str	r1, [r7, #8]
 800937a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800937c:	e049      	b.n	8009412 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	695b      	ldr	r3, [r3, #20]
 8009384:	f003 0310 	and.w	r3, r3, #16
 8009388:	2b10      	cmp	r3, #16
 800938a:	d119      	bne.n	80093c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	f06f 0210 	mvn.w	r2, #16
 8009394:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	2200      	movs	r2, #0
 800939a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	2220      	movs	r2, #32
 80093a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	2200      	movs	r2, #0
 80093a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	2200      	movs	r2, #0
 80093b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80093bc:	2301      	movs	r3, #1
 80093be:	e030      	b.n	8009422 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80093c0:	f7fe f93e 	bl	8007640 <HAL_GetTick>
 80093c4:	4602      	mov	r2, r0
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	1ad3      	subs	r3, r2, r3
 80093ca:	68ba      	ldr	r2, [r7, #8]
 80093cc:	429a      	cmp	r2, r3
 80093ce:	d302      	bcc.n	80093d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d11d      	bne.n	8009412 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	695b      	ldr	r3, [r3, #20]
 80093dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093e0:	2b40      	cmp	r3, #64	@ 0x40
 80093e2:	d016      	beq.n	8009412 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	2200      	movs	r2, #0
 80093e8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	2220      	movs	r2, #32
 80093ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	2200      	movs	r2, #0
 80093f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093fe:	f043 0220 	orr.w	r2, r3, #32
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	2200      	movs	r2, #0
 800940a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800940e:	2301      	movs	r3, #1
 8009410:	e007      	b.n	8009422 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	695b      	ldr	r3, [r3, #20]
 8009418:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800941c:	2b40      	cmp	r3, #64	@ 0x40
 800941e:	d1ae      	bne.n	800937e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009420:	2300      	movs	r3, #0
}
 8009422:	4618      	mov	r0, r3
 8009424:	3710      	adds	r7, #16
 8009426:	46bd      	mov	sp, r7
 8009428:	bd80      	pop	{r7, pc}

0800942a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800942a:	b480      	push	{r7}
 800942c:	b083      	sub	sp, #12
 800942e:	af00      	add	r7, sp, #0
 8009430:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	695b      	ldr	r3, [r3, #20]
 8009438:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800943c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009440:	d11b      	bne.n	800947a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800944a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2200      	movs	r2, #0
 8009450:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	2220      	movs	r2, #32
 8009456:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2200      	movs	r2, #0
 800945e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009466:	f043 0204 	orr.w	r2, r3, #4
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	2200      	movs	r2, #0
 8009472:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8009476:	2301      	movs	r3, #1
 8009478:	e000      	b.n	800947c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800947a:	2300      	movs	r3, #0
}
 800947c:	4618      	mov	r0, r3
 800947e:	370c      	adds	r7, #12
 8009480:	46bd      	mov	sp, r7
 8009482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009486:	4770      	bx	lr

08009488 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009488:	b480      	push	{r7}
 800948a:	b083      	sub	sp, #12
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
 8009490:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009498:	b2db      	uxtb	r3, r3
 800949a:	2b20      	cmp	r3, #32
 800949c:	d129      	bne.n	80094f2 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	2224      	movs	r2, #36	@ 0x24
 80094a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	681a      	ldr	r2, [r3, #0]
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	f022 0201 	bic.w	r2, r2, #1
 80094b4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f022 0210 	bic.w	r2, r2, #16
 80094c4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	683a      	ldr	r2, [r7, #0]
 80094d2:	430a      	orrs	r2, r1
 80094d4:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	681a      	ldr	r2, [r3, #0]
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	f042 0201 	orr.w	r2, r2, #1
 80094e4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2220      	movs	r2, #32
 80094ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80094ee:	2300      	movs	r3, #0
 80094f0:	e000      	b.n	80094f4 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80094f2:	2302      	movs	r3, #2
  }
}
 80094f4:	4618      	mov	r0, r3
 80094f6:	370c      	adds	r7, #12
 80094f8:	46bd      	mov	sp, r7
 80094fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fe:	4770      	bx	lr

08009500 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009500:	b480      	push	{r7}
 8009502:	b085      	sub	sp, #20
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
 8009508:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800950a:	2300      	movs	r3, #0
 800950c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009514:	b2db      	uxtb	r3, r3
 8009516:	2b20      	cmp	r3, #32
 8009518:	d12a      	bne.n	8009570 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2224      	movs	r2, #36	@ 0x24
 800951e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	681a      	ldr	r2, [r3, #0]
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f022 0201 	bic.w	r2, r2, #1
 8009530:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009538:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800953a:	89fb      	ldrh	r3, [r7, #14]
 800953c:	f023 030f 	bic.w	r3, r3, #15
 8009540:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	b29a      	uxth	r2, r3
 8009546:	89fb      	ldrh	r3, [r7, #14]
 8009548:	4313      	orrs	r3, r2
 800954a:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	89fa      	ldrh	r2, [r7, #14]
 8009552:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	681a      	ldr	r2, [r3, #0]
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	f042 0201 	orr.w	r2, r2, #1
 8009562:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2220      	movs	r2, #32
 8009568:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800956c:	2300      	movs	r3, #0
 800956e:	e000      	b.n	8009572 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8009570:	2302      	movs	r3, #2
  }
}
 8009572:	4618      	mov	r0, r3
 8009574:	3714      	adds	r7, #20
 8009576:	46bd      	mov	sp, r7
 8009578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957c:	4770      	bx	lr
	...

08009580 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8009580:	b580      	push	{r7, lr}
 8009582:	b082      	sub	sp, #8
 8009584:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8009586:	2300      	movs	r3, #0
 8009588:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800958a:	2300      	movs	r3, #0
 800958c:	603b      	str	r3, [r7, #0]
 800958e:	4b20      	ldr	r3, [pc, #128]	@ (8009610 <HAL_PWREx_EnableOverDrive+0x90>)
 8009590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009592:	4a1f      	ldr	r2, [pc, #124]	@ (8009610 <HAL_PWREx_EnableOverDrive+0x90>)
 8009594:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009598:	6413      	str	r3, [r2, #64]	@ 0x40
 800959a:	4b1d      	ldr	r3, [pc, #116]	@ (8009610 <HAL_PWREx_EnableOverDrive+0x90>)
 800959c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800959e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80095a2:	603b      	str	r3, [r7, #0]
 80095a4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80095a6:	4b1b      	ldr	r3, [pc, #108]	@ (8009614 <HAL_PWREx_EnableOverDrive+0x94>)
 80095a8:	2201      	movs	r2, #1
 80095aa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80095ac:	f7fe f848 	bl	8007640 <HAL_GetTick>
 80095b0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80095b2:	e009      	b.n	80095c8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80095b4:	f7fe f844 	bl	8007640 <HAL_GetTick>
 80095b8:	4602      	mov	r2, r0
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	1ad3      	subs	r3, r2, r3
 80095be:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80095c2:	d901      	bls.n	80095c8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80095c4:	2303      	movs	r3, #3
 80095c6:	e01f      	b.n	8009608 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80095c8:	4b13      	ldr	r3, [pc, #76]	@ (8009618 <HAL_PWREx_EnableOverDrive+0x98>)
 80095ca:	685b      	ldr	r3, [r3, #4]
 80095cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80095d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80095d4:	d1ee      	bne.n	80095b4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80095d6:	4b11      	ldr	r3, [pc, #68]	@ (800961c <HAL_PWREx_EnableOverDrive+0x9c>)
 80095d8:	2201      	movs	r2, #1
 80095da:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80095dc:	f7fe f830 	bl	8007640 <HAL_GetTick>
 80095e0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80095e2:	e009      	b.n	80095f8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80095e4:	f7fe f82c 	bl	8007640 <HAL_GetTick>
 80095e8:	4602      	mov	r2, r0
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	1ad3      	subs	r3, r2, r3
 80095ee:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80095f2:	d901      	bls.n	80095f8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80095f4:	2303      	movs	r3, #3
 80095f6:	e007      	b.n	8009608 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80095f8:	4b07      	ldr	r3, [pc, #28]	@ (8009618 <HAL_PWREx_EnableOverDrive+0x98>)
 80095fa:	685b      	ldr	r3, [r3, #4]
 80095fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009600:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009604:	d1ee      	bne.n	80095e4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8009606:	2300      	movs	r3, #0
}
 8009608:	4618      	mov	r0, r3
 800960a:	3708      	adds	r7, #8
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}
 8009610:	40023800 	.word	0x40023800
 8009614:	420e0040 	.word	0x420e0040
 8009618:	40007000 	.word	0x40007000
 800961c:	420e0044 	.word	0x420e0044

08009620 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009620:	b580      	push	{r7, lr}
 8009622:	b086      	sub	sp, #24
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	2b00      	cmp	r3, #0
 800962c:	d101      	bne.n	8009632 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800962e:	2301      	movs	r3, #1
 8009630:	e267      	b.n	8009b02 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f003 0301 	and.w	r3, r3, #1
 800963a:	2b00      	cmp	r3, #0
 800963c:	d075      	beq.n	800972a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800963e:	4b88      	ldr	r3, [pc, #544]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 8009640:	689b      	ldr	r3, [r3, #8]
 8009642:	f003 030c 	and.w	r3, r3, #12
 8009646:	2b04      	cmp	r3, #4
 8009648:	d00c      	beq.n	8009664 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800964a:	4b85      	ldr	r3, [pc, #532]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 800964c:	689b      	ldr	r3, [r3, #8]
 800964e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8009652:	2b08      	cmp	r3, #8
 8009654:	d112      	bne.n	800967c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009656:	4b82      	ldr	r3, [pc, #520]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 8009658:	685b      	ldr	r3, [r3, #4]
 800965a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800965e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009662:	d10b      	bne.n	800967c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009664:	4b7e      	ldr	r3, [pc, #504]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800966c:	2b00      	cmp	r3, #0
 800966e:	d05b      	beq.n	8009728 <HAL_RCC_OscConfig+0x108>
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	685b      	ldr	r3, [r3, #4]
 8009674:	2b00      	cmp	r3, #0
 8009676:	d157      	bne.n	8009728 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009678:	2301      	movs	r3, #1
 800967a:	e242      	b.n	8009b02 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	685b      	ldr	r3, [r3, #4]
 8009680:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009684:	d106      	bne.n	8009694 <HAL_RCC_OscConfig+0x74>
 8009686:	4b76      	ldr	r3, [pc, #472]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	4a75      	ldr	r2, [pc, #468]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 800968c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009690:	6013      	str	r3, [r2, #0]
 8009692:	e01d      	b.n	80096d0 <HAL_RCC_OscConfig+0xb0>
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	685b      	ldr	r3, [r3, #4]
 8009698:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800969c:	d10c      	bne.n	80096b8 <HAL_RCC_OscConfig+0x98>
 800969e:	4b70      	ldr	r3, [pc, #448]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	4a6f      	ldr	r2, [pc, #444]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 80096a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80096a8:	6013      	str	r3, [r2, #0]
 80096aa:	4b6d      	ldr	r3, [pc, #436]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	4a6c      	ldr	r2, [pc, #432]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 80096b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80096b4:	6013      	str	r3, [r2, #0]
 80096b6:	e00b      	b.n	80096d0 <HAL_RCC_OscConfig+0xb0>
 80096b8:	4b69      	ldr	r3, [pc, #420]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	4a68      	ldr	r2, [pc, #416]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 80096be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80096c2:	6013      	str	r3, [r2, #0]
 80096c4:	4b66      	ldr	r3, [pc, #408]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	4a65      	ldr	r2, [pc, #404]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 80096ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80096ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	685b      	ldr	r3, [r3, #4]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d013      	beq.n	8009700 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80096d8:	f7fd ffb2 	bl	8007640 <HAL_GetTick>
 80096dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80096de:	e008      	b.n	80096f2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80096e0:	f7fd ffae 	bl	8007640 <HAL_GetTick>
 80096e4:	4602      	mov	r2, r0
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	1ad3      	subs	r3, r2, r3
 80096ea:	2b64      	cmp	r3, #100	@ 0x64
 80096ec:	d901      	bls.n	80096f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80096ee:	2303      	movs	r3, #3
 80096f0:	e207      	b.n	8009b02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80096f2:	4b5b      	ldr	r3, [pc, #364]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d0f0      	beq.n	80096e0 <HAL_RCC_OscConfig+0xc0>
 80096fe:	e014      	b.n	800972a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009700:	f7fd ff9e 	bl	8007640 <HAL_GetTick>
 8009704:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009706:	e008      	b.n	800971a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009708:	f7fd ff9a 	bl	8007640 <HAL_GetTick>
 800970c:	4602      	mov	r2, r0
 800970e:	693b      	ldr	r3, [r7, #16]
 8009710:	1ad3      	subs	r3, r2, r3
 8009712:	2b64      	cmp	r3, #100	@ 0x64
 8009714:	d901      	bls.n	800971a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009716:	2303      	movs	r3, #3
 8009718:	e1f3      	b.n	8009b02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800971a:	4b51      	ldr	r3, [pc, #324]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009722:	2b00      	cmp	r3, #0
 8009724:	d1f0      	bne.n	8009708 <HAL_RCC_OscConfig+0xe8>
 8009726:	e000      	b.n	800972a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009728:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	f003 0302 	and.w	r3, r3, #2
 8009732:	2b00      	cmp	r3, #0
 8009734:	d063      	beq.n	80097fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8009736:	4b4a      	ldr	r3, [pc, #296]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 8009738:	689b      	ldr	r3, [r3, #8]
 800973a:	f003 030c 	and.w	r3, r3, #12
 800973e:	2b00      	cmp	r3, #0
 8009740:	d00b      	beq.n	800975a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009742:	4b47      	ldr	r3, [pc, #284]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 8009744:	689b      	ldr	r3, [r3, #8]
 8009746:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800974a:	2b08      	cmp	r3, #8
 800974c:	d11c      	bne.n	8009788 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800974e:	4b44      	ldr	r3, [pc, #272]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 8009750:	685b      	ldr	r3, [r3, #4]
 8009752:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009756:	2b00      	cmp	r3, #0
 8009758:	d116      	bne.n	8009788 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800975a:	4b41      	ldr	r3, [pc, #260]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	f003 0302 	and.w	r3, r3, #2
 8009762:	2b00      	cmp	r3, #0
 8009764:	d005      	beq.n	8009772 <HAL_RCC_OscConfig+0x152>
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	68db      	ldr	r3, [r3, #12]
 800976a:	2b01      	cmp	r3, #1
 800976c:	d001      	beq.n	8009772 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800976e:	2301      	movs	r3, #1
 8009770:	e1c7      	b.n	8009b02 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009772:	4b3b      	ldr	r3, [pc, #236]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	691b      	ldr	r3, [r3, #16]
 800977e:	00db      	lsls	r3, r3, #3
 8009780:	4937      	ldr	r1, [pc, #220]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 8009782:	4313      	orrs	r3, r2
 8009784:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009786:	e03a      	b.n	80097fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	68db      	ldr	r3, [r3, #12]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d020      	beq.n	80097d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009790:	4b34      	ldr	r3, [pc, #208]	@ (8009864 <HAL_RCC_OscConfig+0x244>)
 8009792:	2201      	movs	r2, #1
 8009794:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009796:	f7fd ff53 	bl	8007640 <HAL_GetTick>
 800979a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800979c:	e008      	b.n	80097b0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800979e:	f7fd ff4f 	bl	8007640 <HAL_GetTick>
 80097a2:	4602      	mov	r2, r0
 80097a4:	693b      	ldr	r3, [r7, #16]
 80097a6:	1ad3      	subs	r3, r2, r3
 80097a8:	2b02      	cmp	r3, #2
 80097aa:	d901      	bls.n	80097b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80097ac:	2303      	movs	r3, #3
 80097ae:	e1a8      	b.n	8009b02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80097b0:	4b2b      	ldr	r3, [pc, #172]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f003 0302 	and.w	r3, r3, #2
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d0f0      	beq.n	800979e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80097bc:	4b28      	ldr	r3, [pc, #160]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	691b      	ldr	r3, [r3, #16]
 80097c8:	00db      	lsls	r3, r3, #3
 80097ca:	4925      	ldr	r1, [pc, #148]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 80097cc:	4313      	orrs	r3, r2
 80097ce:	600b      	str	r3, [r1, #0]
 80097d0:	e015      	b.n	80097fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80097d2:	4b24      	ldr	r3, [pc, #144]	@ (8009864 <HAL_RCC_OscConfig+0x244>)
 80097d4:	2200      	movs	r2, #0
 80097d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80097d8:	f7fd ff32 	bl	8007640 <HAL_GetTick>
 80097dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80097de:	e008      	b.n	80097f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80097e0:	f7fd ff2e 	bl	8007640 <HAL_GetTick>
 80097e4:	4602      	mov	r2, r0
 80097e6:	693b      	ldr	r3, [r7, #16]
 80097e8:	1ad3      	subs	r3, r2, r3
 80097ea:	2b02      	cmp	r3, #2
 80097ec:	d901      	bls.n	80097f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80097ee:	2303      	movs	r3, #3
 80097f0:	e187      	b.n	8009b02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80097f2:	4b1b      	ldr	r3, [pc, #108]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f003 0302 	and.w	r3, r3, #2
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d1f0      	bne.n	80097e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	f003 0308 	and.w	r3, r3, #8
 8009806:	2b00      	cmp	r3, #0
 8009808:	d036      	beq.n	8009878 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	695b      	ldr	r3, [r3, #20]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d016      	beq.n	8009840 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009812:	4b15      	ldr	r3, [pc, #84]	@ (8009868 <HAL_RCC_OscConfig+0x248>)
 8009814:	2201      	movs	r2, #1
 8009816:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009818:	f7fd ff12 	bl	8007640 <HAL_GetTick>
 800981c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800981e:	e008      	b.n	8009832 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009820:	f7fd ff0e 	bl	8007640 <HAL_GetTick>
 8009824:	4602      	mov	r2, r0
 8009826:	693b      	ldr	r3, [r7, #16]
 8009828:	1ad3      	subs	r3, r2, r3
 800982a:	2b02      	cmp	r3, #2
 800982c:	d901      	bls.n	8009832 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800982e:	2303      	movs	r3, #3
 8009830:	e167      	b.n	8009b02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009832:	4b0b      	ldr	r3, [pc, #44]	@ (8009860 <HAL_RCC_OscConfig+0x240>)
 8009834:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009836:	f003 0302 	and.w	r3, r3, #2
 800983a:	2b00      	cmp	r3, #0
 800983c:	d0f0      	beq.n	8009820 <HAL_RCC_OscConfig+0x200>
 800983e:	e01b      	b.n	8009878 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009840:	4b09      	ldr	r3, [pc, #36]	@ (8009868 <HAL_RCC_OscConfig+0x248>)
 8009842:	2200      	movs	r2, #0
 8009844:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009846:	f7fd fefb 	bl	8007640 <HAL_GetTick>
 800984a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800984c:	e00e      	b.n	800986c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800984e:	f7fd fef7 	bl	8007640 <HAL_GetTick>
 8009852:	4602      	mov	r2, r0
 8009854:	693b      	ldr	r3, [r7, #16]
 8009856:	1ad3      	subs	r3, r2, r3
 8009858:	2b02      	cmp	r3, #2
 800985a:	d907      	bls.n	800986c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800985c:	2303      	movs	r3, #3
 800985e:	e150      	b.n	8009b02 <HAL_RCC_OscConfig+0x4e2>
 8009860:	40023800 	.word	0x40023800
 8009864:	42470000 	.word	0x42470000
 8009868:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800986c:	4b88      	ldr	r3, [pc, #544]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 800986e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009870:	f003 0302 	and.w	r3, r3, #2
 8009874:	2b00      	cmp	r3, #0
 8009876:	d1ea      	bne.n	800984e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	f003 0304 	and.w	r3, r3, #4
 8009880:	2b00      	cmp	r3, #0
 8009882:	f000 8097 	beq.w	80099b4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009886:	2300      	movs	r3, #0
 8009888:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800988a:	4b81      	ldr	r3, [pc, #516]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 800988c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800988e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009892:	2b00      	cmp	r3, #0
 8009894:	d10f      	bne.n	80098b6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009896:	2300      	movs	r3, #0
 8009898:	60bb      	str	r3, [r7, #8]
 800989a:	4b7d      	ldr	r3, [pc, #500]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 800989c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800989e:	4a7c      	ldr	r2, [pc, #496]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 80098a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80098a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80098a6:	4b7a      	ldr	r3, [pc, #488]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 80098a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80098ae:	60bb      	str	r3, [r7, #8]
 80098b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80098b2:	2301      	movs	r3, #1
 80098b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80098b6:	4b77      	ldr	r3, [pc, #476]	@ (8009a94 <HAL_RCC_OscConfig+0x474>)
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d118      	bne.n	80098f4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80098c2:	4b74      	ldr	r3, [pc, #464]	@ (8009a94 <HAL_RCC_OscConfig+0x474>)
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	4a73      	ldr	r2, [pc, #460]	@ (8009a94 <HAL_RCC_OscConfig+0x474>)
 80098c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80098cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80098ce:	f7fd feb7 	bl	8007640 <HAL_GetTick>
 80098d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80098d4:	e008      	b.n	80098e8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80098d6:	f7fd feb3 	bl	8007640 <HAL_GetTick>
 80098da:	4602      	mov	r2, r0
 80098dc:	693b      	ldr	r3, [r7, #16]
 80098de:	1ad3      	subs	r3, r2, r3
 80098e0:	2b02      	cmp	r3, #2
 80098e2:	d901      	bls.n	80098e8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80098e4:	2303      	movs	r3, #3
 80098e6:	e10c      	b.n	8009b02 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80098e8:	4b6a      	ldr	r3, [pc, #424]	@ (8009a94 <HAL_RCC_OscConfig+0x474>)
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d0f0      	beq.n	80098d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	689b      	ldr	r3, [r3, #8]
 80098f8:	2b01      	cmp	r3, #1
 80098fa:	d106      	bne.n	800990a <HAL_RCC_OscConfig+0x2ea>
 80098fc:	4b64      	ldr	r3, [pc, #400]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 80098fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009900:	4a63      	ldr	r2, [pc, #396]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 8009902:	f043 0301 	orr.w	r3, r3, #1
 8009906:	6713      	str	r3, [r2, #112]	@ 0x70
 8009908:	e01c      	b.n	8009944 <HAL_RCC_OscConfig+0x324>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	689b      	ldr	r3, [r3, #8]
 800990e:	2b05      	cmp	r3, #5
 8009910:	d10c      	bne.n	800992c <HAL_RCC_OscConfig+0x30c>
 8009912:	4b5f      	ldr	r3, [pc, #380]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 8009914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009916:	4a5e      	ldr	r2, [pc, #376]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 8009918:	f043 0304 	orr.w	r3, r3, #4
 800991c:	6713      	str	r3, [r2, #112]	@ 0x70
 800991e:	4b5c      	ldr	r3, [pc, #368]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 8009920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009922:	4a5b      	ldr	r2, [pc, #364]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 8009924:	f043 0301 	orr.w	r3, r3, #1
 8009928:	6713      	str	r3, [r2, #112]	@ 0x70
 800992a:	e00b      	b.n	8009944 <HAL_RCC_OscConfig+0x324>
 800992c:	4b58      	ldr	r3, [pc, #352]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 800992e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009930:	4a57      	ldr	r2, [pc, #348]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 8009932:	f023 0301 	bic.w	r3, r3, #1
 8009936:	6713      	str	r3, [r2, #112]	@ 0x70
 8009938:	4b55      	ldr	r3, [pc, #340]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 800993a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800993c:	4a54      	ldr	r2, [pc, #336]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 800993e:	f023 0304 	bic.w	r3, r3, #4
 8009942:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	689b      	ldr	r3, [r3, #8]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d015      	beq.n	8009978 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800994c:	f7fd fe78 	bl	8007640 <HAL_GetTick>
 8009950:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009952:	e00a      	b.n	800996a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009954:	f7fd fe74 	bl	8007640 <HAL_GetTick>
 8009958:	4602      	mov	r2, r0
 800995a:	693b      	ldr	r3, [r7, #16]
 800995c:	1ad3      	subs	r3, r2, r3
 800995e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009962:	4293      	cmp	r3, r2
 8009964:	d901      	bls.n	800996a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8009966:	2303      	movs	r3, #3
 8009968:	e0cb      	b.n	8009b02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800996a:	4b49      	ldr	r3, [pc, #292]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 800996c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800996e:	f003 0302 	and.w	r3, r3, #2
 8009972:	2b00      	cmp	r3, #0
 8009974:	d0ee      	beq.n	8009954 <HAL_RCC_OscConfig+0x334>
 8009976:	e014      	b.n	80099a2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009978:	f7fd fe62 	bl	8007640 <HAL_GetTick>
 800997c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800997e:	e00a      	b.n	8009996 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009980:	f7fd fe5e 	bl	8007640 <HAL_GetTick>
 8009984:	4602      	mov	r2, r0
 8009986:	693b      	ldr	r3, [r7, #16]
 8009988:	1ad3      	subs	r3, r2, r3
 800998a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800998e:	4293      	cmp	r3, r2
 8009990:	d901      	bls.n	8009996 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8009992:	2303      	movs	r3, #3
 8009994:	e0b5      	b.n	8009b02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009996:	4b3e      	ldr	r3, [pc, #248]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 8009998:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800999a:	f003 0302 	and.w	r3, r3, #2
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d1ee      	bne.n	8009980 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80099a2:	7dfb      	ldrb	r3, [r7, #23]
 80099a4:	2b01      	cmp	r3, #1
 80099a6:	d105      	bne.n	80099b4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80099a8:	4b39      	ldr	r3, [pc, #228]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 80099aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099ac:	4a38      	ldr	r2, [pc, #224]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 80099ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80099b2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	699b      	ldr	r3, [r3, #24]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	f000 80a1 	beq.w	8009b00 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80099be:	4b34      	ldr	r3, [pc, #208]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 80099c0:	689b      	ldr	r3, [r3, #8]
 80099c2:	f003 030c 	and.w	r3, r3, #12
 80099c6:	2b08      	cmp	r3, #8
 80099c8:	d05c      	beq.n	8009a84 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	699b      	ldr	r3, [r3, #24]
 80099ce:	2b02      	cmp	r3, #2
 80099d0:	d141      	bne.n	8009a56 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80099d2:	4b31      	ldr	r3, [pc, #196]	@ (8009a98 <HAL_RCC_OscConfig+0x478>)
 80099d4:	2200      	movs	r2, #0
 80099d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80099d8:	f7fd fe32 	bl	8007640 <HAL_GetTick>
 80099dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80099de:	e008      	b.n	80099f2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80099e0:	f7fd fe2e 	bl	8007640 <HAL_GetTick>
 80099e4:	4602      	mov	r2, r0
 80099e6:	693b      	ldr	r3, [r7, #16]
 80099e8:	1ad3      	subs	r3, r2, r3
 80099ea:	2b02      	cmp	r3, #2
 80099ec:	d901      	bls.n	80099f2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80099ee:	2303      	movs	r3, #3
 80099f0:	e087      	b.n	8009b02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80099f2:	4b27      	ldr	r3, [pc, #156]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d1f0      	bne.n	80099e0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	69da      	ldr	r2, [r3, #28]
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	6a1b      	ldr	r3, [r3, #32]
 8009a06:	431a      	orrs	r2, r3
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a0c:	019b      	lsls	r3, r3, #6
 8009a0e:	431a      	orrs	r2, r3
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a14:	085b      	lsrs	r3, r3, #1
 8009a16:	3b01      	subs	r3, #1
 8009a18:	041b      	lsls	r3, r3, #16
 8009a1a:	431a      	orrs	r2, r3
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a20:	061b      	lsls	r3, r3, #24
 8009a22:	491b      	ldr	r1, [pc, #108]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 8009a24:	4313      	orrs	r3, r2
 8009a26:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009a28:	4b1b      	ldr	r3, [pc, #108]	@ (8009a98 <HAL_RCC_OscConfig+0x478>)
 8009a2a:	2201      	movs	r2, #1
 8009a2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009a2e:	f7fd fe07 	bl	8007640 <HAL_GetTick>
 8009a32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009a34:	e008      	b.n	8009a48 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009a36:	f7fd fe03 	bl	8007640 <HAL_GetTick>
 8009a3a:	4602      	mov	r2, r0
 8009a3c:	693b      	ldr	r3, [r7, #16]
 8009a3e:	1ad3      	subs	r3, r2, r3
 8009a40:	2b02      	cmp	r3, #2
 8009a42:	d901      	bls.n	8009a48 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009a44:	2303      	movs	r3, #3
 8009a46:	e05c      	b.n	8009b02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009a48:	4b11      	ldr	r3, [pc, #68]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d0f0      	beq.n	8009a36 <HAL_RCC_OscConfig+0x416>
 8009a54:	e054      	b.n	8009b00 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009a56:	4b10      	ldr	r3, [pc, #64]	@ (8009a98 <HAL_RCC_OscConfig+0x478>)
 8009a58:	2200      	movs	r2, #0
 8009a5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009a5c:	f7fd fdf0 	bl	8007640 <HAL_GetTick>
 8009a60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009a62:	e008      	b.n	8009a76 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009a64:	f7fd fdec 	bl	8007640 <HAL_GetTick>
 8009a68:	4602      	mov	r2, r0
 8009a6a:	693b      	ldr	r3, [r7, #16]
 8009a6c:	1ad3      	subs	r3, r2, r3
 8009a6e:	2b02      	cmp	r3, #2
 8009a70:	d901      	bls.n	8009a76 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8009a72:	2303      	movs	r3, #3
 8009a74:	e045      	b.n	8009b02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009a76:	4b06      	ldr	r3, [pc, #24]	@ (8009a90 <HAL_RCC_OscConfig+0x470>)
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d1f0      	bne.n	8009a64 <HAL_RCC_OscConfig+0x444>
 8009a82:	e03d      	b.n	8009b00 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	699b      	ldr	r3, [r3, #24]
 8009a88:	2b01      	cmp	r3, #1
 8009a8a:	d107      	bne.n	8009a9c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8009a8c:	2301      	movs	r3, #1
 8009a8e:	e038      	b.n	8009b02 <HAL_RCC_OscConfig+0x4e2>
 8009a90:	40023800 	.word	0x40023800
 8009a94:	40007000 	.word	0x40007000
 8009a98:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009a9c:	4b1b      	ldr	r3, [pc, #108]	@ (8009b0c <HAL_RCC_OscConfig+0x4ec>)
 8009a9e:	685b      	ldr	r3, [r3, #4]
 8009aa0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	699b      	ldr	r3, [r3, #24]
 8009aa6:	2b01      	cmp	r3, #1
 8009aa8:	d028      	beq.n	8009afc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009ab4:	429a      	cmp	r2, r3
 8009ab6:	d121      	bne.n	8009afc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009ac2:	429a      	cmp	r2, r3
 8009ac4:	d11a      	bne.n	8009afc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009ac6:	68fa      	ldr	r2, [r7, #12]
 8009ac8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8009acc:	4013      	ands	r3, r2
 8009ace:	687a      	ldr	r2, [r7, #4]
 8009ad0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009ad2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009ad4:	4293      	cmp	r3, r2
 8009ad6:	d111      	bne.n	8009afc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ae2:	085b      	lsrs	r3, r3, #1
 8009ae4:	3b01      	subs	r3, #1
 8009ae6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009ae8:	429a      	cmp	r2, r3
 8009aea:	d107      	bne.n	8009afc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009af6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009af8:	429a      	cmp	r2, r3
 8009afa:	d001      	beq.n	8009b00 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8009afc:	2301      	movs	r3, #1
 8009afe:	e000      	b.n	8009b02 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8009b00:	2300      	movs	r3, #0
}
 8009b02:	4618      	mov	r0, r3
 8009b04:	3718      	adds	r7, #24
 8009b06:	46bd      	mov	sp, r7
 8009b08:	bd80      	pop	{r7, pc}
 8009b0a:	bf00      	nop
 8009b0c:	40023800 	.word	0x40023800

08009b10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b084      	sub	sp, #16
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
 8009b18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d101      	bne.n	8009b24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009b20:	2301      	movs	r3, #1
 8009b22:	e0cc      	b.n	8009cbe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009b24:	4b68      	ldr	r3, [pc, #416]	@ (8009cc8 <HAL_RCC_ClockConfig+0x1b8>)
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f003 030f 	and.w	r3, r3, #15
 8009b2c:	683a      	ldr	r2, [r7, #0]
 8009b2e:	429a      	cmp	r2, r3
 8009b30:	d90c      	bls.n	8009b4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009b32:	4b65      	ldr	r3, [pc, #404]	@ (8009cc8 <HAL_RCC_ClockConfig+0x1b8>)
 8009b34:	683a      	ldr	r2, [r7, #0]
 8009b36:	b2d2      	uxtb	r2, r2
 8009b38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009b3a:	4b63      	ldr	r3, [pc, #396]	@ (8009cc8 <HAL_RCC_ClockConfig+0x1b8>)
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	f003 030f 	and.w	r3, r3, #15
 8009b42:	683a      	ldr	r2, [r7, #0]
 8009b44:	429a      	cmp	r2, r3
 8009b46:	d001      	beq.n	8009b4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009b48:	2301      	movs	r3, #1
 8009b4a:	e0b8      	b.n	8009cbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	f003 0302 	and.w	r3, r3, #2
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d020      	beq.n	8009b9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	f003 0304 	and.w	r3, r3, #4
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d005      	beq.n	8009b70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009b64:	4b59      	ldr	r3, [pc, #356]	@ (8009ccc <HAL_RCC_ClockConfig+0x1bc>)
 8009b66:	689b      	ldr	r3, [r3, #8]
 8009b68:	4a58      	ldr	r2, [pc, #352]	@ (8009ccc <HAL_RCC_ClockConfig+0x1bc>)
 8009b6a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8009b6e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	f003 0308 	and.w	r3, r3, #8
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d005      	beq.n	8009b88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009b7c:	4b53      	ldr	r3, [pc, #332]	@ (8009ccc <HAL_RCC_ClockConfig+0x1bc>)
 8009b7e:	689b      	ldr	r3, [r3, #8]
 8009b80:	4a52      	ldr	r2, [pc, #328]	@ (8009ccc <HAL_RCC_ClockConfig+0x1bc>)
 8009b82:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8009b86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009b88:	4b50      	ldr	r3, [pc, #320]	@ (8009ccc <HAL_RCC_ClockConfig+0x1bc>)
 8009b8a:	689b      	ldr	r3, [r3, #8]
 8009b8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	689b      	ldr	r3, [r3, #8]
 8009b94:	494d      	ldr	r1, [pc, #308]	@ (8009ccc <HAL_RCC_ClockConfig+0x1bc>)
 8009b96:	4313      	orrs	r3, r2
 8009b98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	f003 0301 	and.w	r3, r3, #1
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d044      	beq.n	8009c30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	685b      	ldr	r3, [r3, #4]
 8009baa:	2b01      	cmp	r3, #1
 8009bac:	d107      	bne.n	8009bbe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009bae:	4b47      	ldr	r3, [pc, #284]	@ (8009ccc <HAL_RCC_ClockConfig+0x1bc>)
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d119      	bne.n	8009bee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009bba:	2301      	movs	r3, #1
 8009bbc:	e07f      	b.n	8009cbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	685b      	ldr	r3, [r3, #4]
 8009bc2:	2b02      	cmp	r3, #2
 8009bc4:	d003      	beq.n	8009bce <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009bca:	2b03      	cmp	r3, #3
 8009bcc:	d107      	bne.n	8009bde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009bce:	4b3f      	ldr	r3, [pc, #252]	@ (8009ccc <HAL_RCC_ClockConfig+0x1bc>)
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d109      	bne.n	8009bee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009bda:	2301      	movs	r3, #1
 8009bdc:	e06f      	b.n	8009cbe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009bde:	4b3b      	ldr	r3, [pc, #236]	@ (8009ccc <HAL_RCC_ClockConfig+0x1bc>)
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f003 0302 	and.w	r3, r3, #2
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d101      	bne.n	8009bee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009bea:	2301      	movs	r3, #1
 8009bec:	e067      	b.n	8009cbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009bee:	4b37      	ldr	r3, [pc, #220]	@ (8009ccc <HAL_RCC_ClockConfig+0x1bc>)
 8009bf0:	689b      	ldr	r3, [r3, #8]
 8009bf2:	f023 0203 	bic.w	r2, r3, #3
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	685b      	ldr	r3, [r3, #4]
 8009bfa:	4934      	ldr	r1, [pc, #208]	@ (8009ccc <HAL_RCC_ClockConfig+0x1bc>)
 8009bfc:	4313      	orrs	r3, r2
 8009bfe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009c00:	f7fd fd1e 	bl	8007640 <HAL_GetTick>
 8009c04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009c06:	e00a      	b.n	8009c1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009c08:	f7fd fd1a 	bl	8007640 <HAL_GetTick>
 8009c0c:	4602      	mov	r2, r0
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	1ad3      	subs	r3, r2, r3
 8009c12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d901      	bls.n	8009c1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009c1a:	2303      	movs	r3, #3
 8009c1c:	e04f      	b.n	8009cbe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009c1e:	4b2b      	ldr	r3, [pc, #172]	@ (8009ccc <HAL_RCC_ClockConfig+0x1bc>)
 8009c20:	689b      	ldr	r3, [r3, #8]
 8009c22:	f003 020c 	and.w	r2, r3, #12
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	685b      	ldr	r3, [r3, #4]
 8009c2a:	009b      	lsls	r3, r3, #2
 8009c2c:	429a      	cmp	r2, r3
 8009c2e:	d1eb      	bne.n	8009c08 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009c30:	4b25      	ldr	r3, [pc, #148]	@ (8009cc8 <HAL_RCC_ClockConfig+0x1b8>)
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	f003 030f 	and.w	r3, r3, #15
 8009c38:	683a      	ldr	r2, [r7, #0]
 8009c3a:	429a      	cmp	r2, r3
 8009c3c:	d20c      	bcs.n	8009c58 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009c3e:	4b22      	ldr	r3, [pc, #136]	@ (8009cc8 <HAL_RCC_ClockConfig+0x1b8>)
 8009c40:	683a      	ldr	r2, [r7, #0]
 8009c42:	b2d2      	uxtb	r2, r2
 8009c44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009c46:	4b20      	ldr	r3, [pc, #128]	@ (8009cc8 <HAL_RCC_ClockConfig+0x1b8>)
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	f003 030f 	and.w	r3, r3, #15
 8009c4e:	683a      	ldr	r2, [r7, #0]
 8009c50:	429a      	cmp	r2, r3
 8009c52:	d001      	beq.n	8009c58 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009c54:	2301      	movs	r3, #1
 8009c56:	e032      	b.n	8009cbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	f003 0304 	and.w	r3, r3, #4
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d008      	beq.n	8009c76 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009c64:	4b19      	ldr	r3, [pc, #100]	@ (8009ccc <HAL_RCC_ClockConfig+0x1bc>)
 8009c66:	689b      	ldr	r3, [r3, #8]
 8009c68:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	68db      	ldr	r3, [r3, #12]
 8009c70:	4916      	ldr	r1, [pc, #88]	@ (8009ccc <HAL_RCC_ClockConfig+0x1bc>)
 8009c72:	4313      	orrs	r3, r2
 8009c74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	f003 0308 	and.w	r3, r3, #8
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d009      	beq.n	8009c96 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009c82:	4b12      	ldr	r3, [pc, #72]	@ (8009ccc <HAL_RCC_ClockConfig+0x1bc>)
 8009c84:	689b      	ldr	r3, [r3, #8]
 8009c86:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	691b      	ldr	r3, [r3, #16]
 8009c8e:	00db      	lsls	r3, r3, #3
 8009c90:	490e      	ldr	r1, [pc, #56]	@ (8009ccc <HAL_RCC_ClockConfig+0x1bc>)
 8009c92:	4313      	orrs	r3, r2
 8009c94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8009c96:	f000 f821 	bl	8009cdc <HAL_RCC_GetSysClockFreq>
 8009c9a:	4602      	mov	r2, r0
 8009c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8009ccc <HAL_RCC_ClockConfig+0x1bc>)
 8009c9e:	689b      	ldr	r3, [r3, #8]
 8009ca0:	091b      	lsrs	r3, r3, #4
 8009ca2:	f003 030f 	and.w	r3, r3, #15
 8009ca6:	490a      	ldr	r1, [pc, #40]	@ (8009cd0 <HAL_RCC_ClockConfig+0x1c0>)
 8009ca8:	5ccb      	ldrb	r3, [r1, r3]
 8009caa:	fa22 f303 	lsr.w	r3, r2, r3
 8009cae:	4a09      	ldr	r2, [pc, #36]	@ (8009cd4 <HAL_RCC_ClockConfig+0x1c4>)
 8009cb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8009cb2:	4b09      	ldr	r3, [pc, #36]	@ (8009cd8 <HAL_RCC_ClockConfig+0x1c8>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	f7fd fc7e 	bl	80075b8 <HAL_InitTick>

  return HAL_OK;
 8009cbc:	2300      	movs	r3, #0
}
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	3710      	adds	r7, #16
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	bd80      	pop	{r7, pc}
 8009cc6:	bf00      	nop
 8009cc8:	40023c00 	.word	0x40023c00
 8009ccc:	40023800 	.word	0x40023800
 8009cd0:	0800d938 	.word	0x0800d938
 8009cd4:	20000994 	.word	0x20000994
 8009cd8:	20000998 	.word	0x20000998

08009cdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009cdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009ce0:	b090      	sub	sp, #64	@ 0x40
 8009ce2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8009ce8:	2300      	movs	r3, #0
 8009cea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8009cec:	2300      	movs	r3, #0
 8009cee:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009cf4:	4b59      	ldr	r3, [pc, #356]	@ (8009e5c <HAL_RCC_GetSysClockFreq+0x180>)
 8009cf6:	689b      	ldr	r3, [r3, #8]
 8009cf8:	f003 030c 	and.w	r3, r3, #12
 8009cfc:	2b08      	cmp	r3, #8
 8009cfe:	d00d      	beq.n	8009d1c <HAL_RCC_GetSysClockFreq+0x40>
 8009d00:	2b08      	cmp	r3, #8
 8009d02:	f200 80a1 	bhi.w	8009e48 <HAL_RCC_GetSysClockFreq+0x16c>
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d002      	beq.n	8009d10 <HAL_RCC_GetSysClockFreq+0x34>
 8009d0a:	2b04      	cmp	r3, #4
 8009d0c:	d003      	beq.n	8009d16 <HAL_RCC_GetSysClockFreq+0x3a>
 8009d0e:	e09b      	b.n	8009e48 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009d10:	4b53      	ldr	r3, [pc, #332]	@ (8009e60 <HAL_RCC_GetSysClockFreq+0x184>)
 8009d12:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009d14:	e09b      	b.n	8009e4e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009d16:	4b53      	ldr	r3, [pc, #332]	@ (8009e64 <HAL_RCC_GetSysClockFreq+0x188>)
 8009d18:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009d1a:	e098      	b.n	8009e4e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009d1c:	4b4f      	ldr	r3, [pc, #316]	@ (8009e5c <HAL_RCC_GetSysClockFreq+0x180>)
 8009d1e:	685b      	ldr	r3, [r3, #4]
 8009d20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009d24:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009d26:	4b4d      	ldr	r3, [pc, #308]	@ (8009e5c <HAL_RCC_GetSysClockFreq+0x180>)
 8009d28:	685b      	ldr	r3, [r3, #4]
 8009d2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d028      	beq.n	8009d84 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009d32:	4b4a      	ldr	r3, [pc, #296]	@ (8009e5c <HAL_RCC_GetSysClockFreq+0x180>)
 8009d34:	685b      	ldr	r3, [r3, #4]
 8009d36:	099b      	lsrs	r3, r3, #6
 8009d38:	2200      	movs	r2, #0
 8009d3a:	623b      	str	r3, [r7, #32]
 8009d3c:	627a      	str	r2, [r7, #36]	@ 0x24
 8009d3e:	6a3b      	ldr	r3, [r7, #32]
 8009d40:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8009d44:	2100      	movs	r1, #0
 8009d46:	4b47      	ldr	r3, [pc, #284]	@ (8009e64 <HAL_RCC_GetSysClockFreq+0x188>)
 8009d48:	fb03 f201 	mul.w	r2, r3, r1
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	fb00 f303 	mul.w	r3, r0, r3
 8009d52:	4413      	add	r3, r2
 8009d54:	4a43      	ldr	r2, [pc, #268]	@ (8009e64 <HAL_RCC_GetSysClockFreq+0x188>)
 8009d56:	fba0 1202 	umull	r1, r2, r0, r2
 8009d5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009d5c:	460a      	mov	r2, r1
 8009d5e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009d60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d62:	4413      	add	r3, r2
 8009d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009d66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d68:	2200      	movs	r2, #0
 8009d6a:	61bb      	str	r3, [r7, #24]
 8009d6c:	61fa      	str	r2, [r7, #28]
 8009d6e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009d72:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8009d76:	f7f6 ff8d 	bl	8000c94 <__aeabi_uldivmod>
 8009d7a:	4602      	mov	r2, r0
 8009d7c:	460b      	mov	r3, r1
 8009d7e:	4613      	mov	r3, r2
 8009d80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d82:	e053      	b.n	8009e2c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009d84:	4b35      	ldr	r3, [pc, #212]	@ (8009e5c <HAL_RCC_GetSysClockFreq+0x180>)
 8009d86:	685b      	ldr	r3, [r3, #4]
 8009d88:	099b      	lsrs	r3, r3, #6
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	613b      	str	r3, [r7, #16]
 8009d8e:	617a      	str	r2, [r7, #20]
 8009d90:	693b      	ldr	r3, [r7, #16]
 8009d92:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8009d96:	f04f 0b00 	mov.w	fp, #0
 8009d9a:	4652      	mov	r2, sl
 8009d9c:	465b      	mov	r3, fp
 8009d9e:	f04f 0000 	mov.w	r0, #0
 8009da2:	f04f 0100 	mov.w	r1, #0
 8009da6:	0159      	lsls	r1, r3, #5
 8009da8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009dac:	0150      	lsls	r0, r2, #5
 8009dae:	4602      	mov	r2, r0
 8009db0:	460b      	mov	r3, r1
 8009db2:	ebb2 080a 	subs.w	r8, r2, sl
 8009db6:	eb63 090b 	sbc.w	r9, r3, fp
 8009dba:	f04f 0200 	mov.w	r2, #0
 8009dbe:	f04f 0300 	mov.w	r3, #0
 8009dc2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8009dc6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8009dca:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8009dce:	ebb2 0408 	subs.w	r4, r2, r8
 8009dd2:	eb63 0509 	sbc.w	r5, r3, r9
 8009dd6:	f04f 0200 	mov.w	r2, #0
 8009dda:	f04f 0300 	mov.w	r3, #0
 8009dde:	00eb      	lsls	r3, r5, #3
 8009de0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009de4:	00e2      	lsls	r2, r4, #3
 8009de6:	4614      	mov	r4, r2
 8009de8:	461d      	mov	r5, r3
 8009dea:	eb14 030a 	adds.w	r3, r4, sl
 8009dee:	603b      	str	r3, [r7, #0]
 8009df0:	eb45 030b 	adc.w	r3, r5, fp
 8009df4:	607b      	str	r3, [r7, #4]
 8009df6:	f04f 0200 	mov.w	r2, #0
 8009dfa:	f04f 0300 	mov.w	r3, #0
 8009dfe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009e02:	4629      	mov	r1, r5
 8009e04:	028b      	lsls	r3, r1, #10
 8009e06:	4621      	mov	r1, r4
 8009e08:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009e0c:	4621      	mov	r1, r4
 8009e0e:	028a      	lsls	r2, r1, #10
 8009e10:	4610      	mov	r0, r2
 8009e12:	4619      	mov	r1, r3
 8009e14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e16:	2200      	movs	r2, #0
 8009e18:	60bb      	str	r3, [r7, #8]
 8009e1a:	60fa      	str	r2, [r7, #12]
 8009e1c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009e20:	f7f6 ff38 	bl	8000c94 <__aeabi_uldivmod>
 8009e24:	4602      	mov	r2, r0
 8009e26:	460b      	mov	r3, r1
 8009e28:	4613      	mov	r3, r2
 8009e2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8009e2c:	4b0b      	ldr	r3, [pc, #44]	@ (8009e5c <HAL_RCC_GetSysClockFreq+0x180>)
 8009e2e:	685b      	ldr	r3, [r3, #4]
 8009e30:	0c1b      	lsrs	r3, r3, #16
 8009e32:	f003 0303 	and.w	r3, r3, #3
 8009e36:	3301      	adds	r3, #1
 8009e38:	005b      	lsls	r3, r3, #1
 8009e3a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8009e3c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e44:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009e46:	e002      	b.n	8009e4e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009e48:	4b05      	ldr	r3, [pc, #20]	@ (8009e60 <HAL_RCC_GetSysClockFreq+0x184>)
 8009e4a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009e4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8009e50:	4618      	mov	r0, r3
 8009e52:	3740      	adds	r7, #64	@ 0x40
 8009e54:	46bd      	mov	sp, r7
 8009e56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009e5a:	bf00      	nop
 8009e5c:	40023800 	.word	0x40023800
 8009e60:	00f42400 	.word	0x00f42400
 8009e64:	017d7840 	.word	0x017d7840

08009e68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009e68:	b480      	push	{r7}
 8009e6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009e6c:	4b03      	ldr	r3, [pc, #12]	@ (8009e7c <HAL_RCC_GetHCLKFreq+0x14>)
 8009e6e:	681b      	ldr	r3, [r3, #0]
}
 8009e70:	4618      	mov	r0, r3
 8009e72:	46bd      	mov	sp, r7
 8009e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e78:	4770      	bx	lr
 8009e7a:	bf00      	nop
 8009e7c:	20000994 	.word	0x20000994

08009e80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009e84:	f7ff fff0 	bl	8009e68 <HAL_RCC_GetHCLKFreq>
 8009e88:	4602      	mov	r2, r0
 8009e8a:	4b05      	ldr	r3, [pc, #20]	@ (8009ea0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009e8c:	689b      	ldr	r3, [r3, #8]
 8009e8e:	0a9b      	lsrs	r3, r3, #10
 8009e90:	f003 0307 	and.w	r3, r3, #7
 8009e94:	4903      	ldr	r1, [pc, #12]	@ (8009ea4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009e96:	5ccb      	ldrb	r3, [r1, r3]
 8009e98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	bd80      	pop	{r7, pc}
 8009ea0:	40023800 	.word	0x40023800
 8009ea4:	0800d948 	.word	0x0800d948

08009ea8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8009eac:	f7ff ffdc 	bl	8009e68 <HAL_RCC_GetHCLKFreq>
 8009eb0:	4602      	mov	r2, r0
 8009eb2:	4b05      	ldr	r3, [pc, #20]	@ (8009ec8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009eb4:	689b      	ldr	r3, [r3, #8]
 8009eb6:	0b5b      	lsrs	r3, r3, #13
 8009eb8:	f003 0307 	and.w	r3, r3, #7
 8009ebc:	4903      	ldr	r1, [pc, #12]	@ (8009ecc <HAL_RCC_GetPCLK2Freq+0x24>)
 8009ebe:	5ccb      	ldrb	r3, [r1, r3]
 8009ec0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	bd80      	pop	{r7, pc}
 8009ec8:	40023800 	.word	0x40023800
 8009ecc:	0800d948 	.word	0x0800d948

08009ed0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	b082      	sub	sp, #8
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d101      	bne.n	8009ee2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009ede:	2301      	movs	r3, #1
 8009ee0:	e07b      	b.n	8009fda <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d108      	bne.n	8009efc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	685b      	ldr	r3, [r3, #4]
 8009eee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009ef2:	d009      	beq.n	8009f08 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2200      	movs	r2, #0
 8009ef8:	61da      	str	r2, [r3, #28]
 8009efa:	e005      	b.n	8009f08 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2200      	movs	r2, #0
 8009f00:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2200      	movs	r2, #0
 8009f06:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009f14:	b2db      	uxtb	r3, r3
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d106      	bne.n	8009f28 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	f7fd f80c 	bl	8006f40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2202      	movs	r2, #2
 8009f2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	681a      	ldr	r2, [r3, #0]
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009f3e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	685b      	ldr	r3, [r3, #4]
 8009f44:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	689b      	ldr	r3, [r3, #8]
 8009f4c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009f50:	431a      	orrs	r2, r3
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	68db      	ldr	r3, [r3, #12]
 8009f56:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009f5a:	431a      	orrs	r2, r3
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	691b      	ldr	r3, [r3, #16]
 8009f60:	f003 0302 	and.w	r3, r3, #2
 8009f64:	431a      	orrs	r2, r3
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	695b      	ldr	r3, [r3, #20]
 8009f6a:	f003 0301 	and.w	r3, r3, #1
 8009f6e:	431a      	orrs	r2, r3
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	699b      	ldr	r3, [r3, #24]
 8009f74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009f78:	431a      	orrs	r2, r3
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	69db      	ldr	r3, [r3, #28]
 8009f7e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009f82:	431a      	orrs	r2, r3
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	6a1b      	ldr	r3, [r3, #32]
 8009f88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f8c:	ea42 0103 	orr.w	r1, r2, r3
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f94:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	430a      	orrs	r2, r1
 8009f9e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	699b      	ldr	r3, [r3, #24]
 8009fa4:	0c1b      	lsrs	r3, r3, #16
 8009fa6:	f003 0104 	and.w	r1, r3, #4
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fae:	f003 0210 	and.w	r2, r3, #16
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	430a      	orrs	r2, r1
 8009fb8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	69da      	ldr	r2, [r3, #28]
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009fc8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	2200      	movs	r2, #0
 8009fce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2201      	movs	r2, #1
 8009fd4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8009fd8:	2300      	movs	r3, #0
}
 8009fda:	4618      	mov	r0, r3
 8009fdc:	3708      	adds	r7, #8
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	bd80      	pop	{r7, pc}

08009fe2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009fe2:	b580      	push	{r7, lr}
 8009fe4:	b088      	sub	sp, #32
 8009fe6:	af00      	add	r7, sp, #0
 8009fe8:	60f8      	str	r0, [r7, #12]
 8009fea:	60b9      	str	r1, [r7, #8]
 8009fec:	603b      	str	r3, [r7, #0]
 8009fee:	4613      	mov	r3, r2
 8009ff0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009ff2:	f7fd fb25 	bl	8007640 <HAL_GetTick>
 8009ff6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8009ff8:	88fb      	ldrh	r3, [r7, #6]
 8009ffa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a002:	b2db      	uxtb	r3, r3
 800a004:	2b01      	cmp	r3, #1
 800a006:	d001      	beq.n	800a00c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800a008:	2302      	movs	r3, #2
 800a00a:	e12a      	b.n	800a262 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800a00c:	68bb      	ldr	r3, [r7, #8]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d002      	beq.n	800a018 <HAL_SPI_Transmit+0x36>
 800a012:	88fb      	ldrh	r3, [r7, #6]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d101      	bne.n	800a01c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800a018:	2301      	movs	r3, #1
 800a01a:	e122      	b.n	800a262 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a022:	2b01      	cmp	r3, #1
 800a024:	d101      	bne.n	800a02a <HAL_SPI_Transmit+0x48>
 800a026:	2302      	movs	r3, #2
 800a028:	e11b      	b.n	800a262 <HAL_SPI_Transmit+0x280>
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	2201      	movs	r2, #1
 800a02e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	2203      	movs	r2, #3
 800a036:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	2200      	movs	r2, #0
 800a03e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	68ba      	ldr	r2, [r7, #8]
 800a044:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	88fa      	ldrh	r2, [r7, #6]
 800a04a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	88fa      	ldrh	r2, [r7, #6]
 800a050:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	2200      	movs	r2, #0
 800a056:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	2200      	movs	r2, #0
 800a05c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	2200      	movs	r2, #0
 800a062:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	2200      	movs	r2, #0
 800a068:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	2200      	movs	r2, #0
 800a06e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	689b      	ldr	r3, [r3, #8]
 800a074:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a078:	d10f      	bne.n	800a09a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	681a      	ldr	r2, [r3, #0]
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a088:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	681a      	ldr	r2, [r3, #0]
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a098:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0a4:	2b40      	cmp	r3, #64	@ 0x40
 800a0a6:	d007      	beq.n	800a0b8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	681a      	ldr	r2, [r3, #0]
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a0b6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	68db      	ldr	r3, [r3, #12]
 800a0bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a0c0:	d152      	bne.n	800a168 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	685b      	ldr	r3, [r3, #4]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d002      	beq.n	800a0d0 <HAL_SPI_Transmit+0xee>
 800a0ca:	8b7b      	ldrh	r3, [r7, #26]
 800a0cc:	2b01      	cmp	r3, #1
 800a0ce:	d145      	bne.n	800a15c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0d4:	881a      	ldrh	r2, [r3, #0]
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0e0:	1c9a      	adds	r2, r3, #2
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a0ea:	b29b      	uxth	r3, r3
 800a0ec:	3b01      	subs	r3, #1
 800a0ee:	b29a      	uxth	r2, r3
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a0f4:	e032      	b.n	800a15c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	689b      	ldr	r3, [r3, #8]
 800a0fc:	f003 0302 	and.w	r3, r3, #2
 800a100:	2b02      	cmp	r3, #2
 800a102:	d112      	bne.n	800a12a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a108:	881a      	ldrh	r2, [r3, #0]
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a114:	1c9a      	adds	r2, r3, #2
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a11e:	b29b      	uxth	r3, r3
 800a120:	3b01      	subs	r3, #1
 800a122:	b29a      	uxth	r2, r3
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	86da      	strh	r2, [r3, #54]	@ 0x36
 800a128:	e018      	b.n	800a15c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a12a:	f7fd fa89 	bl	8007640 <HAL_GetTick>
 800a12e:	4602      	mov	r2, r0
 800a130:	69fb      	ldr	r3, [r7, #28]
 800a132:	1ad3      	subs	r3, r2, r3
 800a134:	683a      	ldr	r2, [r7, #0]
 800a136:	429a      	cmp	r2, r3
 800a138:	d803      	bhi.n	800a142 <HAL_SPI_Transmit+0x160>
 800a13a:	683b      	ldr	r3, [r7, #0]
 800a13c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a140:	d102      	bne.n	800a148 <HAL_SPI_Transmit+0x166>
 800a142:	683b      	ldr	r3, [r7, #0]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d109      	bne.n	800a15c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	2201      	movs	r2, #1
 800a14c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	2200      	movs	r2, #0
 800a154:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a158:	2303      	movs	r3, #3
 800a15a:	e082      	b.n	800a262 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a160:	b29b      	uxth	r3, r3
 800a162:	2b00      	cmp	r3, #0
 800a164:	d1c7      	bne.n	800a0f6 <HAL_SPI_Transmit+0x114>
 800a166:	e053      	b.n	800a210 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	685b      	ldr	r3, [r3, #4]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d002      	beq.n	800a176 <HAL_SPI_Transmit+0x194>
 800a170:	8b7b      	ldrh	r3, [r7, #26]
 800a172:	2b01      	cmp	r3, #1
 800a174:	d147      	bne.n	800a206 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	330c      	adds	r3, #12
 800a180:	7812      	ldrb	r2, [r2, #0]
 800a182:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a188:	1c5a      	adds	r2, r3, #1
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a192:	b29b      	uxth	r3, r3
 800a194:	3b01      	subs	r3, #1
 800a196:	b29a      	uxth	r2, r3
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a19c:	e033      	b.n	800a206 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	689b      	ldr	r3, [r3, #8]
 800a1a4:	f003 0302 	and.w	r3, r3, #2
 800a1a8:	2b02      	cmp	r3, #2
 800a1aa:	d113      	bne.n	800a1d4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	330c      	adds	r3, #12
 800a1b6:	7812      	ldrb	r2, [r2, #0]
 800a1b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1be:	1c5a      	adds	r2, r3, #1
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a1c8:	b29b      	uxth	r3, r3
 800a1ca:	3b01      	subs	r3, #1
 800a1cc:	b29a      	uxth	r2, r3
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	86da      	strh	r2, [r3, #54]	@ 0x36
 800a1d2:	e018      	b.n	800a206 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a1d4:	f7fd fa34 	bl	8007640 <HAL_GetTick>
 800a1d8:	4602      	mov	r2, r0
 800a1da:	69fb      	ldr	r3, [r7, #28]
 800a1dc:	1ad3      	subs	r3, r2, r3
 800a1de:	683a      	ldr	r2, [r7, #0]
 800a1e0:	429a      	cmp	r2, r3
 800a1e2:	d803      	bhi.n	800a1ec <HAL_SPI_Transmit+0x20a>
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1ea:	d102      	bne.n	800a1f2 <HAL_SPI_Transmit+0x210>
 800a1ec:	683b      	ldr	r3, [r7, #0]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d109      	bne.n	800a206 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	2201      	movs	r2, #1
 800a1f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a202:	2303      	movs	r3, #3
 800a204:	e02d      	b.n	800a262 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a20a:	b29b      	uxth	r3, r3
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d1c6      	bne.n	800a19e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a210:	69fa      	ldr	r2, [r7, #28]
 800a212:	6839      	ldr	r1, [r7, #0]
 800a214:	68f8      	ldr	r0, [r7, #12]
 800a216:	f000 fa59 	bl	800a6cc <SPI_EndRxTxTransaction>
 800a21a:	4603      	mov	r3, r0
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d002      	beq.n	800a226 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	2220      	movs	r2, #32
 800a224:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	689b      	ldr	r3, [r3, #8]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d10a      	bne.n	800a244 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a22e:	2300      	movs	r3, #0
 800a230:	617b      	str	r3, [r7, #20]
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	68db      	ldr	r3, [r3, #12]
 800a238:	617b      	str	r3, [r7, #20]
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	689b      	ldr	r3, [r3, #8]
 800a240:	617b      	str	r3, [r7, #20]
 800a242:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	2201      	movs	r2, #1
 800a248:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	2200      	movs	r2, #0
 800a250:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d001      	beq.n	800a260 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800a25c:	2301      	movs	r3, #1
 800a25e:	e000      	b.n	800a262 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800a260:	2300      	movs	r3, #0
  }
}
 800a262:	4618      	mov	r0, r3
 800a264:	3720      	adds	r7, #32
 800a266:	46bd      	mov	sp, r7
 800a268:	bd80      	pop	{r7, pc}

0800a26a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a26a:	b580      	push	{r7, lr}
 800a26c:	b08a      	sub	sp, #40	@ 0x28
 800a26e:	af00      	add	r7, sp, #0
 800a270:	60f8      	str	r0, [r7, #12]
 800a272:	60b9      	str	r1, [r7, #8]
 800a274:	607a      	str	r2, [r7, #4]
 800a276:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a278:	2301      	movs	r3, #1
 800a27a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a27c:	f7fd f9e0 	bl	8007640 <HAL_GetTick>
 800a280:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a288:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	685b      	ldr	r3, [r3, #4]
 800a28e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800a290:	887b      	ldrh	r3, [r7, #2]
 800a292:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a294:	7ffb      	ldrb	r3, [r7, #31]
 800a296:	2b01      	cmp	r3, #1
 800a298:	d00c      	beq.n	800a2b4 <HAL_SPI_TransmitReceive+0x4a>
 800a29a:	69bb      	ldr	r3, [r7, #24]
 800a29c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a2a0:	d106      	bne.n	800a2b0 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	689b      	ldr	r3, [r3, #8]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d102      	bne.n	800a2b0 <HAL_SPI_TransmitReceive+0x46>
 800a2aa:	7ffb      	ldrb	r3, [r7, #31]
 800a2ac:	2b04      	cmp	r3, #4
 800a2ae:	d001      	beq.n	800a2b4 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 800a2b0:	2302      	movs	r3, #2
 800a2b2:	e17f      	b.n	800a5b4 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a2b4:	68bb      	ldr	r3, [r7, #8]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d005      	beq.n	800a2c6 <HAL_SPI_TransmitReceive+0x5c>
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d002      	beq.n	800a2c6 <HAL_SPI_TransmitReceive+0x5c>
 800a2c0:	887b      	ldrh	r3, [r7, #2]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d101      	bne.n	800a2ca <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800a2c6:	2301      	movs	r3, #1
 800a2c8:	e174      	b.n	800a5b4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a2d0:	2b01      	cmp	r3, #1
 800a2d2:	d101      	bne.n	800a2d8 <HAL_SPI_TransmitReceive+0x6e>
 800a2d4:	2302      	movs	r3, #2
 800a2d6:	e16d      	b.n	800a5b4 <HAL_SPI_TransmitReceive+0x34a>
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	2201      	movs	r2, #1
 800a2dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a2e6:	b2db      	uxtb	r3, r3
 800a2e8:	2b04      	cmp	r3, #4
 800a2ea:	d003      	beq.n	800a2f4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	2205      	movs	r2, #5
 800a2f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	687a      	ldr	r2, [r7, #4]
 800a2fe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	887a      	ldrh	r2, [r7, #2]
 800a304:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	887a      	ldrh	r2, [r7, #2]
 800a30a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	68ba      	ldr	r2, [r7, #8]
 800a310:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	887a      	ldrh	r2, [r7, #2]
 800a316:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	887a      	ldrh	r2, [r7, #2]
 800a31c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	2200      	movs	r2, #0
 800a322:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	2200      	movs	r2, #0
 800a328:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a334:	2b40      	cmp	r3, #64	@ 0x40
 800a336:	d007      	beq.n	800a348 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	681a      	ldr	r2, [r3, #0]
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a346:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	68db      	ldr	r3, [r3, #12]
 800a34c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a350:	d17e      	bne.n	800a450 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	685b      	ldr	r3, [r3, #4]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d002      	beq.n	800a360 <HAL_SPI_TransmitReceive+0xf6>
 800a35a:	8afb      	ldrh	r3, [r7, #22]
 800a35c:	2b01      	cmp	r3, #1
 800a35e:	d16c      	bne.n	800a43a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a364:	881a      	ldrh	r2, [r3, #0]
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a370:	1c9a      	adds	r2, r3, #2
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a37a:	b29b      	uxth	r3, r3
 800a37c:	3b01      	subs	r3, #1
 800a37e:	b29a      	uxth	r2, r3
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a384:	e059      	b.n	800a43a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	689b      	ldr	r3, [r3, #8]
 800a38c:	f003 0302 	and.w	r3, r3, #2
 800a390:	2b02      	cmp	r3, #2
 800a392:	d11b      	bne.n	800a3cc <HAL_SPI_TransmitReceive+0x162>
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a398:	b29b      	uxth	r3, r3
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d016      	beq.n	800a3cc <HAL_SPI_TransmitReceive+0x162>
 800a39e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3a0:	2b01      	cmp	r3, #1
 800a3a2:	d113      	bne.n	800a3cc <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3a8:	881a      	ldrh	r2, [r3, #0]
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3b4:	1c9a      	adds	r2, r3, #2
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a3be:	b29b      	uxth	r3, r3
 800a3c0:	3b01      	subs	r3, #1
 800a3c2:	b29a      	uxth	r2, r3
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	689b      	ldr	r3, [r3, #8]
 800a3d2:	f003 0301 	and.w	r3, r3, #1
 800a3d6:	2b01      	cmp	r3, #1
 800a3d8:	d119      	bne.n	800a40e <HAL_SPI_TransmitReceive+0x1a4>
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a3de:	b29b      	uxth	r3, r3
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d014      	beq.n	800a40e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	68da      	ldr	r2, [r3, #12]
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3ee:	b292      	uxth	r2, r2
 800a3f0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3f6:	1c9a      	adds	r2, r3, #2
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a400:	b29b      	uxth	r3, r3
 800a402:	3b01      	subs	r3, #1
 800a404:	b29a      	uxth	r2, r3
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a40a:	2301      	movs	r3, #1
 800a40c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a40e:	f7fd f917 	bl	8007640 <HAL_GetTick>
 800a412:	4602      	mov	r2, r0
 800a414:	6a3b      	ldr	r3, [r7, #32]
 800a416:	1ad3      	subs	r3, r2, r3
 800a418:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a41a:	429a      	cmp	r2, r3
 800a41c:	d80d      	bhi.n	800a43a <HAL_SPI_TransmitReceive+0x1d0>
 800a41e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a420:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a424:	d009      	beq.n	800a43a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	2201      	movs	r2, #1
 800a42a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	2200      	movs	r2, #0
 800a432:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800a436:	2303      	movs	r3, #3
 800a438:	e0bc      	b.n	800a5b4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a43e:	b29b      	uxth	r3, r3
 800a440:	2b00      	cmp	r3, #0
 800a442:	d1a0      	bne.n	800a386 <HAL_SPI_TransmitReceive+0x11c>
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a448:	b29b      	uxth	r3, r3
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d19b      	bne.n	800a386 <HAL_SPI_TransmitReceive+0x11c>
 800a44e:	e082      	b.n	800a556 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	685b      	ldr	r3, [r3, #4]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d002      	beq.n	800a45e <HAL_SPI_TransmitReceive+0x1f4>
 800a458:	8afb      	ldrh	r3, [r7, #22]
 800a45a:	2b01      	cmp	r3, #1
 800a45c:	d171      	bne.n	800a542 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	330c      	adds	r3, #12
 800a468:	7812      	ldrb	r2, [r2, #0]
 800a46a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a470:	1c5a      	adds	r2, r3, #1
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a47a:	b29b      	uxth	r3, r3
 800a47c:	3b01      	subs	r3, #1
 800a47e:	b29a      	uxth	r2, r3
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a484:	e05d      	b.n	800a542 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	689b      	ldr	r3, [r3, #8]
 800a48c:	f003 0302 	and.w	r3, r3, #2
 800a490:	2b02      	cmp	r3, #2
 800a492:	d11c      	bne.n	800a4ce <HAL_SPI_TransmitReceive+0x264>
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a498:	b29b      	uxth	r3, r3
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d017      	beq.n	800a4ce <HAL_SPI_TransmitReceive+0x264>
 800a49e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4a0:	2b01      	cmp	r3, #1
 800a4a2:	d114      	bne.n	800a4ce <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	330c      	adds	r3, #12
 800a4ae:	7812      	ldrb	r2, [r2, #0]
 800a4b0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4b6:	1c5a      	adds	r2, r3, #1
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a4c0:	b29b      	uxth	r3, r3
 800a4c2:	3b01      	subs	r3, #1
 800a4c4:	b29a      	uxth	r2, r3
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	689b      	ldr	r3, [r3, #8]
 800a4d4:	f003 0301 	and.w	r3, r3, #1
 800a4d8:	2b01      	cmp	r3, #1
 800a4da:	d119      	bne.n	800a510 <HAL_SPI_TransmitReceive+0x2a6>
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a4e0:	b29b      	uxth	r3, r3
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d014      	beq.n	800a510 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	68da      	ldr	r2, [r3, #12]
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4f0:	b2d2      	uxtb	r2, r2
 800a4f2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4f8:	1c5a      	adds	r2, r3, #1
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a502:	b29b      	uxth	r3, r3
 800a504:	3b01      	subs	r3, #1
 800a506:	b29a      	uxth	r2, r3
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a50c:	2301      	movs	r3, #1
 800a50e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a510:	f7fd f896 	bl	8007640 <HAL_GetTick>
 800a514:	4602      	mov	r2, r0
 800a516:	6a3b      	ldr	r3, [r7, #32]
 800a518:	1ad3      	subs	r3, r2, r3
 800a51a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a51c:	429a      	cmp	r2, r3
 800a51e:	d803      	bhi.n	800a528 <HAL_SPI_TransmitReceive+0x2be>
 800a520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a522:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a526:	d102      	bne.n	800a52e <HAL_SPI_TransmitReceive+0x2c4>
 800a528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d109      	bne.n	800a542 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	2201      	movs	r2, #1
 800a532:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	2200      	movs	r2, #0
 800a53a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800a53e:	2303      	movs	r3, #3
 800a540:	e038      	b.n	800a5b4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a546:	b29b      	uxth	r3, r3
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d19c      	bne.n	800a486 <HAL_SPI_TransmitReceive+0x21c>
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a550:	b29b      	uxth	r3, r3
 800a552:	2b00      	cmp	r3, #0
 800a554:	d197      	bne.n	800a486 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a556:	6a3a      	ldr	r2, [r7, #32]
 800a558:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a55a:	68f8      	ldr	r0, [r7, #12]
 800a55c:	f000 f8b6 	bl	800a6cc <SPI_EndRxTxTransaction>
 800a560:	4603      	mov	r3, r0
 800a562:	2b00      	cmp	r3, #0
 800a564:	d008      	beq.n	800a578 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	2220      	movs	r2, #32
 800a56a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	2200      	movs	r2, #0
 800a570:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800a574:	2301      	movs	r3, #1
 800a576:	e01d      	b.n	800a5b4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	689b      	ldr	r3, [r3, #8]
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d10a      	bne.n	800a596 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a580:	2300      	movs	r3, #0
 800a582:	613b      	str	r3, [r7, #16]
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	68db      	ldr	r3, [r3, #12]
 800a58a:	613b      	str	r3, [r7, #16]
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	689b      	ldr	r3, [r3, #8]
 800a592:	613b      	str	r3, [r7, #16]
 800a594:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	2201      	movs	r2, #1
 800a59a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d001      	beq.n	800a5b2 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800a5ae:	2301      	movs	r3, #1
 800a5b0:	e000      	b.n	800a5b4 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800a5b2:	2300      	movs	r3, #0
  }
}
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	3728      	adds	r7, #40	@ 0x28
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	bd80      	pop	{r7, pc}

0800a5bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a5bc:	b580      	push	{r7, lr}
 800a5be:	b088      	sub	sp, #32
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	60f8      	str	r0, [r7, #12]
 800a5c4:	60b9      	str	r1, [r7, #8]
 800a5c6:	603b      	str	r3, [r7, #0]
 800a5c8:	4613      	mov	r3, r2
 800a5ca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a5cc:	f7fd f838 	bl	8007640 <HAL_GetTick>
 800a5d0:	4602      	mov	r2, r0
 800a5d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5d4:	1a9b      	subs	r3, r3, r2
 800a5d6:	683a      	ldr	r2, [r7, #0]
 800a5d8:	4413      	add	r3, r2
 800a5da:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a5dc:	f7fd f830 	bl	8007640 <HAL_GetTick>
 800a5e0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a5e2:	4b39      	ldr	r3, [pc, #228]	@ (800a6c8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	015b      	lsls	r3, r3, #5
 800a5e8:	0d1b      	lsrs	r3, r3, #20
 800a5ea:	69fa      	ldr	r2, [r7, #28]
 800a5ec:	fb02 f303 	mul.w	r3, r2, r3
 800a5f0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a5f2:	e054      	b.n	800a69e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a5f4:	683b      	ldr	r3, [r7, #0]
 800a5f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5fa:	d050      	beq.n	800a69e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a5fc:	f7fd f820 	bl	8007640 <HAL_GetTick>
 800a600:	4602      	mov	r2, r0
 800a602:	69bb      	ldr	r3, [r7, #24]
 800a604:	1ad3      	subs	r3, r2, r3
 800a606:	69fa      	ldr	r2, [r7, #28]
 800a608:	429a      	cmp	r2, r3
 800a60a:	d902      	bls.n	800a612 <SPI_WaitFlagStateUntilTimeout+0x56>
 800a60c:	69fb      	ldr	r3, [r7, #28]
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d13d      	bne.n	800a68e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	685a      	ldr	r2, [r3, #4]
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a620:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	685b      	ldr	r3, [r3, #4]
 800a626:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a62a:	d111      	bne.n	800a650 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	689b      	ldr	r3, [r3, #8]
 800a630:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a634:	d004      	beq.n	800a640 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	689b      	ldr	r3, [r3, #8]
 800a63a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a63e:	d107      	bne.n	800a650 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	681a      	ldr	r2, [r3, #0]
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a64e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a654:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a658:	d10f      	bne.n	800a67a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	681a      	ldr	r2, [r3, #0]
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a668:	601a      	str	r2, [r3, #0]
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	681a      	ldr	r2, [r3, #0]
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a678:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	2201      	movs	r2, #1
 800a67e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	2200      	movs	r2, #0
 800a686:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800a68a:	2303      	movs	r3, #3
 800a68c:	e017      	b.n	800a6be <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a68e:	697b      	ldr	r3, [r7, #20]
 800a690:	2b00      	cmp	r3, #0
 800a692:	d101      	bne.n	800a698 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a694:	2300      	movs	r3, #0
 800a696:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a698:	697b      	ldr	r3, [r7, #20]
 800a69a:	3b01      	subs	r3, #1
 800a69c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	689a      	ldr	r2, [r3, #8]
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	4013      	ands	r3, r2
 800a6a8:	68ba      	ldr	r2, [r7, #8]
 800a6aa:	429a      	cmp	r2, r3
 800a6ac:	bf0c      	ite	eq
 800a6ae:	2301      	moveq	r3, #1
 800a6b0:	2300      	movne	r3, #0
 800a6b2:	b2db      	uxtb	r3, r3
 800a6b4:	461a      	mov	r2, r3
 800a6b6:	79fb      	ldrb	r3, [r7, #7]
 800a6b8:	429a      	cmp	r2, r3
 800a6ba:	d19b      	bne.n	800a5f4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a6bc:	2300      	movs	r3, #0
}
 800a6be:	4618      	mov	r0, r3
 800a6c0:	3720      	adds	r7, #32
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	bd80      	pop	{r7, pc}
 800a6c6:	bf00      	nop
 800a6c8:	20000994 	.word	0x20000994

0800a6cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b088      	sub	sp, #32
 800a6d0:	af02      	add	r7, sp, #8
 800a6d2:	60f8      	str	r0, [r7, #12]
 800a6d4:	60b9      	str	r1, [r7, #8]
 800a6d6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	9300      	str	r3, [sp, #0]
 800a6dc:	68bb      	ldr	r3, [r7, #8]
 800a6de:	2201      	movs	r2, #1
 800a6e0:	2102      	movs	r1, #2
 800a6e2:	68f8      	ldr	r0, [r7, #12]
 800a6e4:	f7ff ff6a 	bl	800a5bc <SPI_WaitFlagStateUntilTimeout>
 800a6e8:	4603      	mov	r3, r0
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d007      	beq.n	800a6fe <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6f2:	f043 0220 	orr.w	r2, r3, #32
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800a6fa:	2303      	movs	r3, #3
 800a6fc:	e032      	b.n	800a764 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a6fe:	4b1b      	ldr	r3, [pc, #108]	@ (800a76c <SPI_EndRxTxTransaction+0xa0>)
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	4a1b      	ldr	r2, [pc, #108]	@ (800a770 <SPI_EndRxTxTransaction+0xa4>)
 800a704:	fba2 2303 	umull	r2, r3, r2, r3
 800a708:	0d5b      	lsrs	r3, r3, #21
 800a70a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a70e:	fb02 f303 	mul.w	r3, r2, r3
 800a712:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	685b      	ldr	r3, [r3, #4]
 800a718:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a71c:	d112      	bne.n	800a744 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	9300      	str	r3, [sp, #0]
 800a722:	68bb      	ldr	r3, [r7, #8]
 800a724:	2200      	movs	r2, #0
 800a726:	2180      	movs	r1, #128	@ 0x80
 800a728:	68f8      	ldr	r0, [r7, #12]
 800a72a:	f7ff ff47 	bl	800a5bc <SPI_WaitFlagStateUntilTimeout>
 800a72e:	4603      	mov	r3, r0
 800a730:	2b00      	cmp	r3, #0
 800a732:	d016      	beq.n	800a762 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a738:	f043 0220 	orr.w	r2, r3, #32
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a740:	2303      	movs	r3, #3
 800a742:	e00f      	b.n	800a764 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a744:	697b      	ldr	r3, [r7, #20]
 800a746:	2b00      	cmp	r3, #0
 800a748:	d00a      	beq.n	800a760 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800a74a:	697b      	ldr	r3, [r7, #20]
 800a74c:	3b01      	subs	r3, #1
 800a74e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	689b      	ldr	r3, [r3, #8]
 800a756:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a75a:	2b80      	cmp	r3, #128	@ 0x80
 800a75c:	d0f2      	beq.n	800a744 <SPI_EndRxTxTransaction+0x78>
 800a75e:	e000      	b.n	800a762 <SPI_EndRxTxTransaction+0x96>
        break;
 800a760:	bf00      	nop
  }

  return HAL_OK;
 800a762:	2300      	movs	r3, #0
}
 800a764:	4618      	mov	r0, r3
 800a766:	3718      	adds	r7, #24
 800a768:	46bd      	mov	sp, r7
 800a76a:	bd80      	pop	{r7, pc}
 800a76c:	20000994 	.word	0x20000994
 800a770:	165e9f81 	.word	0x165e9f81

0800a774 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b082      	sub	sp, #8
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d101      	bne.n	800a786 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a782:	2301      	movs	r3, #1
 800a784:	e041      	b.n	800a80a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a78c:	b2db      	uxtb	r3, r3
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d106      	bne.n	800a7a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	2200      	movs	r2, #0
 800a796:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a79a:	6878      	ldr	r0, [r7, #4]
 800a79c:	f7fc fccc 	bl	8007138 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2202      	movs	r2, #2
 800a7a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681a      	ldr	r2, [r3, #0]
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	3304      	adds	r3, #4
 800a7b0:	4619      	mov	r1, r3
 800a7b2:	4610      	mov	r0, r2
 800a7b4:	f000 f994 	bl	800aae0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2201      	movs	r2, #1
 800a7bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	2201      	movs	r2, #1
 800a7c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	2201      	movs	r2, #1
 800a7cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	2201      	movs	r2, #1
 800a7d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2201      	movs	r2, #1
 800a7dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	2201      	movs	r2, #1
 800a7e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	2201      	movs	r2, #1
 800a7ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	2201      	movs	r2, #1
 800a7f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	2201      	movs	r2, #1
 800a7fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	2201      	movs	r2, #1
 800a804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a808:	2300      	movs	r3, #0
}
 800a80a:	4618      	mov	r0, r3
 800a80c:	3708      	adds	r7, #8
 800a80e:	46bd      	mov	sp, r7
 800a810:	bd80      	pop	{r7, pc}
	...

0800a814 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a814:	b480      	push	{r7}
 800a816:	b085      	sub	sp, #20
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a822:	b2db      	uxtb	r3, r3
 800a824:	2b01      	cmp	r3, #1
 800a826:	d001      	beq.n	800a82c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a828:	2301      	movs	r3, #1
 800a82a:	e04e      	b.n	800a8ca <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	2202      	movs	r2, #2
 800a830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	68da      	ldr	r2, [r3, #12]
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	f042 0201 	orr.w	r2, r2, #1
 800a842:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	4a23      	ldr	r2, [pc, #140]	@ (800a8d8 <HAL_TIM_Base_Start_IT+0xc4>)
 800a84a:	4293      	cmp	r3, r2
 800a84c:	d022      	beq.n	800a894 <HAL_TIM_Base_Start_IT+0x80>
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a856:	d01d      	beq.n	800a894 <HAL_TIM_Base_Start_IT+0x80>
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	4a1f      	ldr	r2, [pc, #124]	@ (800a8dc <HAL_TIM_Base_Start_IT+0xc8>)
 800a85e:	4293      	cmp	r3, r2
 800a860:	d018      	beq.n	800a894 <HAL_TIM_Base_Start_IT+0x80>
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	4a1e      	ldr	r2, [pc, #120]	@ (800a8e0 <HAL_TIM_Base_Start_IT+0xcc>)
 800a868:	4293      	cmp	r3, r2
 800a86a:	d013      	beq.n	800a894 <HAL_TIM_Base_Start_IT+0x80>
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	4a1c      	ldr	r2, [pc, #112]	@ (800a8e4 <HAL_TIM_Base_Start_IT+0xd0>)
 800a872:	4293      	cmp	r3, r2
 800a874:	d00e      	beq.n	800a894 <HAL_TIM_Base_Start_IT+0x80>
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	4a1b      	ldr	r2, [pc, #108]	@ (800a8e8 <HAL_TIM_Base_Start_IT+0xd4>)
 800a87c:	4293      	cmp	r3, r2
 800a87e:	d009      	beq.n	800a894 <HAL_TIM_Base_Start_IT+0x80>
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	4a19      	ldr	r2, [pc, #100]	@ (800a8ec <HAL_TIM_Base_Start_IT+0xd8>)
 800a886:	4293      	cmp	r3, r2
 800a888:	d004      	beq.n	800a894 <HAL_TIM_Base_Start_IT+0x80>
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	4a18      	ldr	r2, [pc, #96]	@ (800a8f0 <HAL_TIM_Base_Start_IT+0xdc>)
 800a890:	4293      	cmp	r3, r2
 800a892:	d111      	bne.n	800a8b8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	689b      	ldr	r3, [r3, #8]
 800a89a:	f003 0307 	and.w	r3, r3, #7
 800a89e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	2b06      	cmp	r3, #6
 800a8a4:	d010      	beq.n	800a8c8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	681a      	ldr	r2, [r3, #0]
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	f042 0201 	orr.w	r2, r2, #1
 800a8b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a8b6:	e007      	b.n	800a8c8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	681a      	ldr	r2, [r3, #0]
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	f042 0201 	orr.w	r2, r2, #1
 800a8c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a8c8:	2300      	movs	r3, #0
}
 800a8ca:	4618      	mov	r0, r3
 800a8cc:	3714      	adds	r7, #20
 800a8ce:	46bd      	mov	sp, r7
 800a8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d4:	4770      	bx	lr
 800a8d6:	bf00      	nop
 800a8d8:	40010000 	.word	0x40010000
 800a8dc:	40000400 	.word	0x40000400
 800a8e0:	40000800 	.word	0x40000800
 800a8e4:	40000c00 	.word	0x40000c00
 800a8e8:	40010400 	.word	0x40010400
 800a8ec:	40014000 	.word	0x40014000
 800a8f0:	40001800 	.word	0x40001800

0800a8f4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800a8f4:	b480      	push	{r7}
 800a8f6:	b083      	sub	sp, #12
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	68da      	ldr	r2, [r3, #12]
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	f022 0201 	bic.w	r2, r2, #1
 800a90a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	6a1a      	ldr	r2, [r3, #32]
 800a912:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a916:	4013      	ands	r3, r2
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d10f      	bne.n	800a93c <HAL_TIM_Base_Stop_IT+0x48>
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	6a1a      	ldr	r2, [r3, #32]
 800a922:	f240 4344 	movw	r3, #1092	@ 0x444
 800a926:	4013      	ands	r3, r2
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d107      	bne.n	800a93c <HAL_TIM_Base_Stop_IT+0x48>
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	681a      	ldr	r2, [r3, #0]
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	f022 0201 	bic.w	r2, r2, #1
 800a93a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	2201      	movs	r2, #1
 800a940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800a944:	2300      	movs	r3, #0
}
 800a946:	4618      	mov	r0, r3
 800a948:	370c      	adds	r7, #12
 800a94a:	46bd      	mov	sp, r7
 800a94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a950:	4770      	bx	lr

0800a952 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a952:	b580      	push	{r7, lr}
 800a954:	b084      	sub	sp, #16
 800a956:	af00      	add	r7, sp, #0
 800a958:	6078      	str	r0, [r7, #4]
 800a95a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a95c:	2300      	movs	r3, #0
 800a95e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a966:	2b01      	cmp	r3, #1
 800a968:	d101      	bne.n	800a96e <HAL_TIM_ConfigClockSource+0x1c>
 800a96a:	2302      	movs	r3, #2
 800a96c:	e0b4      	b.n	800aad8 <HAL_TIM_ConfigClockSource+0x186>
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	2201      	movs	r2, #1
 800a972:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	2202      	movs	r2, #2
 800a97a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	689b      	ldr	r3, [r3, #8]
 800a984:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a986:	68bb      	ldr	r3, [r7, #8]
 800a988:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a98c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a98e:	68bb      	ldr	r3, [r7, #8]
 800a990:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a994:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	68ba      	ldr	r2, [r7, #8]
 800a99c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a99e:	683b      	ldr	r3, [r7, #0]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a9a6:	d03e      	beq.n	800aa26 <HAL_TIM_ConfigClockSource+0xd4>
 800a9a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a9ac:	f200 8087 	bhi.w	800aabe <HAL_TIM_ConfigClockSource+0x16c>
 800a9b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a9b4:	f000 8086 	beq.w	800aac4 <HAL_TIM_ConfigClockSource+0x172>
 800a9b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a9bc:	d87f      	bhi.n	800aabe <HAL_TIM_ConfigClockSource+0x16c>
 800a9be:	2b70      	cmp	r3, #112	@ 0x70
 800a9c0:	d01a      	beq.n	800a9f8 <HAL_TIM_ConfigClockSource+0xa6>
 800a9c2:	2b70      	cmp	r3, #112	@ 0x70
 800a9c4:	d87b      	bhi.n	800aabe <HAL_TIM_ConfigClockSource+0x16c>
 800a9c6:	2b60      	cmp	r3, #96	@ 0x60
 800a9c8:	d050      	beq.n	800aa6c <HAL_TIM_ConfigClockSource+0x11a>
 800a9ca:	2b60      	cmp	r3, #96	@ 0x60
 800a9cc:	d877      	bhi.n	800aabe <HAL_TIM_ConfigClockSource+0x16c>
 800a9ce:	2b50      	cmp	r3, #80	@ 0x50
 800a9d0:	d03c      	beq.n	800aa4c <HAL_TIM_ConfigClockSource+0xfa>
 800a9d2:	2b50      	cmp	r3, #80	@ 0x50
 800a9d4:	d873      	bhi.n	800aabe <HAL_TIM_ConfigClockSource+0x16c>
 800a9d6:	2b40      	cmp	r3, #64	@ 0x40
 800a9d8:	d058      	beq.n	800aa8c <HAL_TIM_ConfigClockSource+0x13a>
 800a9da:	2b40      	cmp	r3, #64	@ 0x40
 800a9dc:	d86f      	bhi.n	800aabe <HAL_TIM_ConfigClockSource+0x16c>
 800a9de:	2b30      	cmp	r3, #48	@ 0x30
 800a9e0:	d064      	beq.n	800aaac <HAL_TIM_ConfigClockSource+0x15a>
 800a9e2:	2b30      	cmp	r3, #48	@ 0x30
 800a9e4:	d86b      	bhi.n	800aabe <HAL_TIM_ConfigClockSource+0x16c>
 800a9e6:	2b20      	cmp	r3, #32
 800a9e8:	d060      	beq.n	800aaac <HAL_TIM_ConfigClockSource+0x15a>
 800a9ea:	2b20      	cmp	r3, #32
 800a9ec:	d867      	bhi.n	800aabe <HAL_TIM_ConfigClockSource+0x16c>
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d05c      	beq.n	800aaac <HAL_TIM_ConfigClockSource+0x15a>
 800a9f2:	2b10      	cmp	r3, #16
 800a9f4:	d05a      	beq.n	800aaac <HAL_TIM_ConfigClockSource+0x15a>
 800a9f6:	e062      	b.n	800aabe <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a9fc:	683b      	ldr	r3, [r7, #0]
 800a9fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800aa00:	683b      	ldr	r3, [r7, #0]
 800aa02:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800aa04:	683b      	ldr	r3, [r7, #0]
 800aa06:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800aa08:	f000 f990 	bl	800ad2c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	689b      	ldr	r3, [r3, #8]
 800aa12:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800aa14:	68bb      	ldr	r3, [r7, #8]
 800aa16:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800aa1a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	68ba      	ldr	r2, [r7, #8]
 800aa22:	609a      	str	r2, [r3, #8]
      break;
 800aa24:	e04f      	b.n	800aac6 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800aa2a:	683b      	ldr	r3, [r7, #0]
 800aa2c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800aa32:	683b      	ldr	r3, [r7, #0]
 800aa34:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800aa36:	f000 f979 	bl	800ad2c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	689a      	ldr	r2, [r3, #8]
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800aa48:	609a      	str	r2, [r3, #8]
      break;
 800aa4a:	e03c      	b.n	800aac6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800aa50:	683b      	ldr	r3, [r7, #0]
 800aa52:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800aa54:	683b      	ldr	r3, [r7, #0]
 800aa56:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa58:	461a      	mov	r2, r3
 800aa5a:	f000 f8ed 	bl	800ac38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	2150      	movs	r1, #80	@ 0x50
 800aa64:	4618      	mov	r0, r3
 800aa66:	f000 f946 	bl	800acf6 <TIM_ITRx_SetConfig>
      break;
 800aa6a:	e02c      	b.n	800aac6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800aa70:	683b      	ldr	r3, [r7, #0]
 800aa72:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800aa74:	683b      	ldr	r3, [r7, #0]
 800aa76:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800aa78:	461a      	mov	r2, r3
 800aa7a:	f000 f90c 	bl	800ac96 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	2160      	movs	r1, #96	@ 0x60
 800aa84:	4618      	mov	r0, r3
 800aa86:	f000 f936 	bl	800acf6 <TIM_ITRx_SetConfig>
      break;
 800aa8a:	e01c      	b.n	800aac6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800aa90:	683b      	ldr	r3, [r7, #0]
 800aa92:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa98:	461a      	mov	r2, r3
 800aa9a:	f000 f8cd 	bl	800ac38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	2140      	movs	r1, #64	@ 0x40
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	f000 f926 	bl	800acf6 <TIM_ITRx_SetConfig>
      break;
 800aaaa:	e00c      	b.n	800aac6 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681a      	ldr	r2, [r3, #0]
 800aab0:	683b      	ldr	r3, [r7, #0]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	4619      	mov	r1, r3
 800aab6:	4610      	mov	r0, r2
 800aab8:	f000 f91d 	bl	800acf6 <TIM_ITRx_SetConfig>
      break;
 800aabc:	e003      	b.n	800aac6 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800aabe:	2301      	movs	r3, #1
 800aac0:	73fb      	strb	r3, [r7, #15]
      break;
 800aac2:	e000      	b.n	800aac6 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800aac4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	2201      	movs	r2, #1
 800aaca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	2200      	movs	r2, #0
 800aad2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800aad6:	7bfb      	ldrb	r3, [r7, #15]
}
 800aad8:	4618      	mov	r0, r3
 800aada:	3710      	adds	r7, #16
 800aadc:	46bd      	mov	sp, r7
 800aade:	bd80      	pop	{r7, pc}

0800aae0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800aae0:	b480      	push	{r7}
 800aae2:	b085      	sub	sp, #20
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
 800aae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	4a46      	ldr	r2, [pc, #280]	@ (800ac0c <TIM_Base_SetConfig+0x12c>)
 800aaf4:	4293      	cmp	r3, r2
 800aaf6:	d013      	beq.n	800ab20 <TIM_Base_SetConfig+0x40>
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aafe:	d00f      	beq.n	800ab20 <TIM_Base_SetConfig+0x40>
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	4a43      	ldr	r2, [pc, #268]	@ (800ac10 <TIM_Base_SetConfig+0x130>)
 800ab04:	4293      	cmp	r3, r2
 800ab06:	d00b      	beq.n	800ab20 <TIM_Base_SetConfig+0x40>
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	4a42      	ldr	r2, [pc, #264]	@ (800ac14 <TIM_Base_SetConfig+0x134>)
 800ab0c:	4293      	cmp	r3, r2
 800ab0e:	d007      	beq.n	800ab20 <TIM_Base_SetConfig+0x40>
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	4a41      	ldr	r2, [pc, #260]	@ (800ac18 <TIM_Base_SetConfig+0x138>)
 800ab14:	4293      	cmp	r3, r2
 800ab16:	d003      	beq.n	800ab20 <TIM_Base_SetConfig+0x40>
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	4a40      	ldr	r2, [pc, #256]	@ (800ac1c <TIM_Base_SetConfig+0x13c>)
 800ab1c:	4293      	cmp	r3, r2
 800ab1e:	d108      	bne.n	800ab32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ab28:	683b      	ldr	r3, [r7, #0]
 800ab2a:	685b      	ldr	r3, [r3, #4]
 800ab2c:	68fa      	ldr	r2, [r7, #12]
 800ab2e:	4313      	orrs	r3, r2
 800ab30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	4a35      	ldr	r2, [pc, #212]	@ (800ac0c <TIM_Base_SetConfig+0x12c>)
 800ab36:	4293      	cmp	r3, r2
 800ab38:	d02b      	beq.n	800ab92 <TIM_Base_SetConfig+0xb2>
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab40:	d027      	beq.n	800ab92 <TIM_Base_SetConfig+0xb2>
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	4a32      	ldr	r2, [pc, #200]	@ (800ac10 <TIM_Base_SetConfig+0x130>)
 800ab46:	4293      	cmp	r3, r2
 800ab48:	d023      	beq.n	800ab92 <TIM_Base_SetConfig+0xb2>
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	4a31      	ldr	r2, [pc, #196]	@ (800ac14 <TIM_Base_SetConfig+0x134>)
 800ab4e:	4293      	cmp	r3, r2
 800ab50:	d01f      	beq.n	800ab92 <TIM_Base_SetConfig+0xb2>
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	4a30      	ldr	r2, [pc, #192]	@ (800ac18 <TIM_Base_SetConfig+0x138>)
 800ab56:	4293      	cmp	r3, r2
 800ab58:	d01b      	beq.n	800ab92 <TIM_Base_SetConfig+0xb2>
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	4a2f      	ldr	r2, [pc, #188]	@ (800ac1c <TIM_Base_SetConfig+0x13c>)
 800ab5e:	4293      	cmp	r3, r2
 800ab60:	d017      	beq.n	800ab92 <TIM_Base_SetConfig+0xb2>
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	4a2e      	ldr	r2, [pc, #184]	@ (800ac20 <TIM_Base_SetConfig+0x140>)
 800ab66:	4293      	cmp	r3, r2
 800ab68:	d013      	beq.n	800ab92 <TIM_Base_SetConfig+0xb2>
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	4a2d      	ldr	r2, [pc, #180]	@ (800ac24 <TIM_Base_SetConfig+0x144>)
 800ab6e:	4293      	cmp	r3, r2
 800ab70:	d00f      	beq.n	800ab92 <TIM_Base_SetConfig+0xb2>
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	4a2c      	ldr	r2, [pc, #176]	@ (800ac28 <TIM_Base_SetConfig+0x148>)
 800ab76:	4293      	cmp	r3, r2
 800ab78:	d00b      	beq.n	800ab92 <TIM_Base_SetConfig+0xb2>
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	4a2b      	ldr	r2, [pc, #172]	@ (800ac2c <TIM_Base_SetConfig+0x14c>)
 800ab7e:	4293      	cmp	r3, r2
 800ab80:	d007      	beq.n	800ab92 <TIM_Base_SetConfig+0xb2>
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	4a2a      	ldr	r2, [pc, #168]	@ (800ac30 <TIM_Base_SetConfig+0x150>)
 800ab86:	4293      	cmp	r3, r2
 800ab88:	d003      	beq.n	800ab92 <TIM_Base_SetConfig+0xb2>
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	4a29      	ldr	r2, [pc, #164]	@ (800ac34 <TIM_Base_SetConfig+0x154>)
 800ab8e:	4293      	cmp	r3, r2
 800ab90:	d108      	bne.n	800aba4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ab98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ab9a:	683b      	ldr	r3, [r7, #0]
 800ab9c:	68db      	ldr	r3, [r3, #12]
 800ab9e:	68fa      	ldr	r2, [r7, #12]
 800aba0:	4313      	orrs	r3, r2
 800aba2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800abaa:	683b      	ldr	r3, [r7, #0]
 800abac:	695b      	ldr	r3, [r3, #20]
 800abae:	4313      	orrs	r3, r2
 800abb0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	68fa      	ldr	r2, [r7, #12]
 800abb6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	689a      	ldr	r2, [r3, #8]
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	681a      	ldr	r2, [r3, #0]
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	4a10      	ldr	r2, [pc, #64]	@ (800ac0c <TIM_Base_SetConfig+0x12c>)
 800abcc:	4293      	cmp	r3, r2
 800abce:	d003      	beq.n	800abd8 <TIM_Base_SetConfig+0xf8>
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	4a12      	ldr	r2, [pc, #72]	@ (800ac1c <TIM_Base_SetConfig+0x13c>)
 800abd4:	4293      	cmp	r3, r2
 800abd6:	d103      	bne.n	800abe0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	691a      	ldr	r2, [r3, #16]
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	2201      	movs	r2, #1
 800abe4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	691b      	ldr	r3, [r3, #16]
 800abea:	f003 0301 	and.w	r3, r3, #1
 800abee:	2b01      	cmp	r3, #1
 800abf0:	d105      	bne.n	800abfe <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	691b      	ldr	r3, [r3, #16]
 800abf6:	f023 0201 	bic.w	r2, r3, #1
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	611a      	str	r2, [r3, #16]
  }
}
 800abfe:	bf00      	nop
 800ac00:	3714      	adds	r7, #20
 800ac02:	46bd      	mov	sp, r7
 800ac04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac08:	4770      	bx	lr
 800ac0a:	bf00      	nop
 800ac0c:	40010000 	.word	0x40010000
 800ac10:	40000400 	.word	0x40000400
 800ac14:	40000800 	.word	0x40000800
 800ac18:	40000c00 	.word	0x40000c00
 800ac1c:	40010400 	.word	0x40010400
 800ac20:	40014000 	.word	0x40014000
 800ac24:	40014400 	.word	0x40014400
 800ac28:	40014800 	.word	0x40014800
 800ac2c:	40001800 	.word	0x40001800
 800ac30:	40001c00 	.word	0x40001c00
 800ac34:	40002000 	.word	0x40002000

0800ac38 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ac38:	b480      	push	{r7}
 800ac3a:	b087      	sub	sp, #28
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	60f8      	str	r0, [r7, #12]
 800ac40:	60b9      	str	r1, [r7, #8]
 800ac42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	6a1b      	ldr	r3, [r3, #32]
 800ac48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	6a1b      	ldr	r3, [r3, #32]
 800ac4e:	f023 0201 	bic.w	r2, r3, #1
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	699b      	ldr	r3, [r3, #24]
 800ac5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ac5c:	693b      	ldr	r3, [r7, #16]
 800ac5e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ac62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	011b      	lsls	r3, r3, #4
 800ac68:	693a      	ldr	r2, [r7, #16]
 800ac6a:	4313      	orrs	r3, r2
 800ac6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ac6e:	697b      	ldr	r3, [r7, #20]
 800ac70:	f023 030a 	bic.w	r3, r3, #10
 800ac74:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ac76:	697a      	ldr	r2, [r7, #20]
 800ac78:	68bb      	ldr	r3, [r7, #8]
 800ac7a:	4313      	orrs	r3, r2
 800ac7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	693a      	ldr	r2, [r7, #16]
 800ac82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	697a      	ldr	r2, [r7, #20]
 800ac88:	621a      	str	r2, [r3, #32]
}
 800ac8a:	bf00      	nop
 800ac8c:	371c      	adds	r7, #28
 800ac8e:	46bd      	mov	sp, r7
 800ac90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac94:	4770      	bx	lr

0800ac96 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ac96:	b480      	push	{r7}
 800ac98:	b087      	sub	sp, #28
 800ac9a:	af00      	add	r7, sp, #0
 800ac9c:	60f8      	str	r0, [r7, #12]
 800ac9e:	60b9      	str	r1, [r7, #8]
 800aca0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	6a1b      	ldr	r3, [r3, #32]
 800aca6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	6a1b      	ldr	r3, [r3, #32]
 800acac:	f023 0210 	bic.w	r2, r3, #16
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	699b      	ldr	r3, [r3, #24]
 800acb8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800acba:	693b      	ldr	r3, [r7, #16]
 800acbc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800acc0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	031b      	lsls	r3, r3, #12
 800acc6:	693a      	ldr	r2, [r7, #16]
 800acc8:	4313      	orrs	r3, r2
 800acca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800accc:	697b      	ldr	r3, [r7, #20]
 800acce:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800acd2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	011b      	lsls	r3, r3, #4
 800acd8:	697a      	ldr	r2, [r7, #20]
 800acda:	4313      	orrs	r3, r2
 800acdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	693a      	ldr	r2, [r7, #16]
 800ace2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	697a      	ldr	r2, [r7, #20]
 800ace8:	621a      	str	r2, [r3, #32]
}
 800acea:	bf00      	nop
 800acec:	371c      	adds	r7, #28
 800acee:	46bd      	mov	sp, r7
 800acf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf4:	4770      	bx	lr

0800acf6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800acf6:	b480      	push	{r7}
 800acf8:	b085      	sub	sp, #20
 800acfa:	af00      	add	r7, sp, #0
 800acfc:	6078      	str	r0, [r7, #4]
 800acfe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	689b      	ldr	r3, [r3, #8]
 800ad04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad0c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ad0e:	683a      	ldr	r2, [r7, #0]
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	4313      	orrs	r3, r2
 800ad14:	f043 0307 	orr.w	r3, r3, #7
 800ad18:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	68fa      	ldr	r2, [r7, #12]
 800ad1e:	609a      	str	r2, [r3, #8]
}
 800ad20:	bf00      	nop
 800ad22:	3714      	adds	r7, #20
 800ad24:	46bd      	mov	sp, r7
 800ad26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2a:	4770      	bx	lr

0800ad2c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ad2c:	b480      	push	{r7}
 800ad2e:	b087      	sub	sp, #28
 800ad30:	af00      	add	r7, sp, #0
 800ad32:	60f8      	str	r0, [r7, #12]
 800ad34:	60b9      	str	r1, [r7, #8]
 800ad36:	607a      	str	r2, [r7, #4]
 800ad38:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	689b      	ldr	r3, [r3, #8]
 800ad3e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ad40:	697b      	ldr	r3, [r7, #20]
 800ad42:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ad46:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	021a      	lsls	r2, r3, #8
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	431a      	orrs	r2, r3
 800ad50:	68bb      	ldr	r3, [r7, #8]
 800ad52:	4313      	orrs	r3, r2
 800ad54:	697a      	ldr	r2, [r7, #20]
 800ad56:	4313      	orrs	r3, r2
 800ad58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	697a      	ldr	r2, [r7, #20]
 800ad5e:	609a      	str	r2, [r3, #8]
}
 800ad60:	bf00      	nop
 800ad62:	371c      	adds	r7, #28
 800ad64:	46bd      	mov	sp, r7
 800ad66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6a:	4770      	bx	lr

0800ad6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ad6c:	b480      	push	{r7}
 800ad6e:	b085      	sub	sp, #20
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	6078      	str	r0, [r7, #4]
 800ad74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ad7c:	2b01      	cmp	r3, #1
 800ad7e:	d101      	bne.n	800ad84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ad80:	2302      	movs	r3, #2
 800ad82:	e05a      	b.n	800ae3a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	2201      	movs	r2, #1
 800ad88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	2202      	movs	r2, #2
 800ad90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	685b      	ldr	r3, [r3, #4]
 800ad9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	689b      	ldr	r3, [r3, #8]
 800ada2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800adaa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800adac:	683b      	ldr	r3, [r7, #0]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	68fa      	ldr	r2, [r7, #12]
 800adb2:	4313      	orrs	r3, r2
 800adb4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	68fa      	ldr	r2, [r7, #12]
 800adbc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	4a21      	ldr	r2, [pc, #132]	@ (800ae48 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800adc4:	4293      	cmp	r3, r2
 800adc6:	d022      	beq.n	800ae0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800add0:	d01d      	beq.n	800ae0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	4a1d      	ldr	r2, [pc, #116]	@ (800ae4c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800add8:	4293      	cmp	r3, r2
 800adda:	d018      	beq.n	800ae0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	4a1b      	ldr	r2, [pc, #108]	@ (800ae50 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800ade2:	4293      	cmp	r3, r2
 800ade4:	d013      	beq.n	800ae0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	4a1a      	ldr	r2, [pc, #104]	@ (800ae54 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800adec:	4293      	cmp	r3, r2
 800adee:	d00e      	beq.n	800ae0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	4a18      	ldr	r2, [pc, #96]	@ (800ae58 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800adf6:	4293      	cmp	r3, r2
 800adf8:	d009      	beq.n	800ae0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	4a17      	ldr	r2, [pc, #92]	@ (800ae5c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ae00:	4293      	cmp	r3, r2
 800ae02:	d004      	beq.n	800ae0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	4a15      	ldr	r2, [pc, #84]	@ (800ae60 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ae0a:	4293      	cmp	r3, r2
 800ae0c:	d10c      	bne.n	800ae28 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ae0e:	68bb      	ldr	r3, [r7, #8]
 800ae10:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ae14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ae16:	683b      	ldr	r3, [r7, #0]
 800ae18:	685b      	ldr	r3, [r3, #4]
 800ae1a:	68ba      	ldr	r2, [r7, #8]
 800ae1c:	4313      	orrs	r3, r2
 800ae1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	68ba      	ldr	r2, [r7, #8]
 800ae26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	2201      	movs	r2, #1
 800ae2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	2200      	movs	r2, #0
 800ae34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ae38:	2300      	movs	r3, #0
}
 800ae3a:	4618      	mov	r0, r3
 800ae3c:	3714      	adds	r7, #20
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae44:	4770      	bx	lr
 800ae46:	bf00      	nop
 800ae48:	40010000 	.word	0x40010000
 800ae4c:	40000400 	.word	0x40000400
 800ae50:	40000800 	.word	0x40000800
 800ae54:	40000c00 	.word	0x40000c00
 800ae58:	40010400 	.word	0x40010400
 800ae5c:	40014000 	.word	0x40014000
 800ae60:	40001800 	.word	0x40001800

0800ae64 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ae64:	b580      	push	{r7, lr}
 800ae66:	b082      	sub	sp, #8
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d101      	bne.n	800ae76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ae72:	2301      	movs	r3, #1
 800ae74:	e042      	b.n	800aefc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ae7c:	b2db      	uxtb	r3, r3
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d106      	bne.n	800ae90 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	2200      	movs	r2, #0
 800ae86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ae8a:	6878      	ldr	r0, [r7, #4]
 800ae8c:	f7fc f976 	bl	800717c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	2224      	movs	r2, #36	@ 0x24
 800ae94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	68da      	ldr	r2, [r3, #12]
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800aea6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800aea8:	6878      	ldr	r0, [r7, #4]
 800aeaa:	f000 fdf3 	bl	800ba94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	691a      	ldr	r2, [r3, #16]
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800aebc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	695a      	ldr	r2, [r3, #20]
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800aecc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	68da      	ldr	r2, [r3, #12]
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800aedc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	2200      	movs	r2, #0
 800aee2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	2220      	movs	r2, #32
 800aee8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	2220      	movs	r2, #32
 800aef0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	2200      	movs	r2, #0
 800aef8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800aefa:	2300      	movs	r3, #0
}
 800aefc:	4618      	mov	r0, r3
 800aefe:	3708      	adds	r7, #8
 800af00:	46bd      	mov	sp, r7
 800af02:	bd80      	pop	{r7, pc}

0800af04 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b08a      	sub	sp, #40	@ 0x28
 800af08:	af02      	add	r7, sp, #8
 800af0a:	60f8      	str	r0, [r7, #12]
 800af0c:	60b9      	str	r1, [r7, #8]
 800af0e:	603b      	str	r3, [r7, #0]
 800af10:	4613      	mov	r3, r2
 800af12:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800af14:	2300      	movs	r3, #0
 800af16:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af1e:	b2db      	uxtb	r3, r3
 800af20:	2b20      	cmp	r3, #32
 800af22:	d175      	bne.n	800b010 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800af24:	68bb      	ldr	r3, [r7, #8]
 800af26:	2b00      	cmp	r3, #0
 800af28:	d002      	beq.n	800af30 <HAL_UART_Transmit+0x2c>
 800af2a:	88fb      	ldrh	r3, [r7, #6]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d101      	bne.n	800af34 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800af30:	2301      	movs	r3, #1
 800af32:	e06e      	b.n	800b012 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	2200      	movs	r2, #0
 800af38:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	2221      	movs	r2, #33	@ 0x21
 800af3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800af42:	f7fc fb7d 	bl	8007640 <HAL_GetTick>
 800af46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	88fa      	ldrh	r2, [r7, #6]
 800af4c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	88fa      	ldrh	r2, [r7, #6]
 800af52:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	689b      	ldr	r3, [r3, #8]
 800af58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800af5c:	d108      	bne.n	800af70 <HAL_UART_Transmit+0x6c>
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	691b      	ldr	r3, [r3, #16]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d104      	bne.n	800af70 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800af66:	2300      	movs	r3, #0
 800af68:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800af6a:	68bb      	ldr	r3, [r7, #8]
 800af6c:	61bb      	str	r3, [r7, #24]
 800af6e:	e003      	b.n	800af78 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800af70:	68bb      	ldr	r3, [r7, #8]
 800af72:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800af74:	2300      	movs	r3, #0
 800af76:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800af78:	e02e      	b.n	800afd8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800af7a:	683b      	ldr	r3, [r7, #0]
 800af7c:	9300      	str	r3, [sp, #0]
 800af7e:	697b      	ldr	r3, [r7, #20]
 800af80:	2200      	movs	r2, #0
 800af82:	2180      	movs	r1, #128	@ 0x80
 800af84:	68f8      	ldr	r0, [r7, #12]
 800af86:	f000 fb55 	bl	800b634 <UART_WaitOnFlagUntilTimeout>
 800af8a:	4603      	mov	r3, r0
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d005      	beq.n	800af9c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	2220      	movs	r2, #32
 800af94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800af98:	2303      	movs	r3, #3
 800af9a:	e03a      	b.n	800b012 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800af9c:	69fb      	ldr	r3, [r7, #28]
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d10b      	bne.n	800afba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800afa2:	69bb      	ldr	r3, [r7, #24]
 800afa4:	881b      	ldrh	r3, [r3, #0]
 800afa6:	461a      	mov	r2, r3
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800afb0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800afb2:	69bb      	ldr	r3, [r7, #24]
 800afb4:	3302      	adds	r3, #2
 800afb6:	61bb      	str	r3, [r7, #24]
 800afb8:	e007      	b.n	800afca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800afba:	69fb      	ldr	r3, [r7, #28]
 800afbc:	781a      	ldrb	r2, [r3, #0]
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800afc4:	69fb      	ldr	r3, [r7, #28]
 800afc6:	3301      	adds	r3, #1
 800afc8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800afce:	b29b      	uxth	r3, r3
 800afd0:	3b01      	subs	r3, #1
 800afd2:	b29a      	uxth	r2, r3
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800afdc:	b29b      	uxth	r3, r3
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d1cb      	bne.n	800af7a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	9300      	str	r3, [sp, #0]
 800afe6:	697b      	ldr	r3, [r7, #20]
 800afe8:	2200      	movs	r2, #0
 800afea:	2140      	movs	r1, #64	@ 0x40
 800afec:	68f8      	ldr	r0, [r7, #12]
 800afee:	f000 fb21 	bl	800b634 <UART_WaitOnFlagUntilTimeout>
 800aff2:	4603      	mov	r3, r0
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d005      	beq.n	800b004 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	2220      	movs	r2, #32
 800affc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800b000:	2303      	movs	r3, #3
 800b002:	e006      	b.n	800b012 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	2220      	movs	r2, #32
 800b008:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800b00c:	2300      	movs	r3, #0
 800b00e:	e000      	b.n	800b012 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800b010:	2302      	movs	r3, #2
  }
}
 800b012:	4618      	mov	r0, r3
 800b014:	3720      	adds	r7, #32
 800b016:	46bd      	mov	sp, r7
 800b018:	bd80      	pop	{r7, pc}

0800b01a <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b01a:	b580      	push	{r7, lr}
 800b01c:	b08c      	sub	sp, #48	@ 0x30
 800b01e:	af00      	add	r7, sp, #0
 800b020:	60f8      	str	r0, [r7, #12]
 800b022:	60b9      	str	r1, [r7, #8]
 800b024:	4613      	mov	r3, r2
 800b026:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b02e:	b2db      	uxtb	r3, r3
 800b030:	2b20      	cmp	r3, #32
 800b032:	d14a      	bne.n	800b0ca <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800b034:	68bb      	ldr	r3, [r7, #8]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d002      	beq.n	800b040 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 800b03a:	88fb      	ldrh	r3, [r7, #6]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d101      	bne.n	800b044 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 800b040:	2301      	movs	r3, #1
 800b042:	e043      	b.n	800b0cc <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	2201      	movs	r2, #1
 800b048:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	2200      	movs	r2, #0
 800b04e:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 800b050:	88fb      	ldrh	r3, [r7, #6]
 800b052:	461a      	mov	r2, r3
 800b054:	68b9      	ldr	r1, [r7, #8]
 800b056:	68f8      	ldr	r0, [r7, #12]
 800b058:	f000 fb45 	bl	800b6e6 <UART_Start_Receive_IT>
 800b05c:	4603      	mov	r3, r0
 800b05e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800b062:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b066:	2b00      	cmp	r3, #0
 800b068:	d12c      	bne.n	800b0c4 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b06e:	2b01      	cmp	r3, #1
 800b070:	d125      	bne.n	800b0be <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b072:	2300      	movs	r3, #0
 800b074:	613b      	str	r3, [r7, #16]
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	613b      	str	r3, [r7, #16]
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	685b      	ldr	r3, [r3, #4]
 800b084:	613b      	str	r3, [r7, #16]
 800b086:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	330c      	adds	r3, #12
 800b08e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b090:	69bb      	ldr	r3, [r7, #24]
 800b092:	e853 3f00 	ldrex	r3, [r3]
 800b096:	617b      	str	r3, [r7, #20]
   return(result);
 800b098:	697b      	ldr	r3, [r7, #20]
 800b09a:	f043 0310 	orr.w	r3, r3, #16
 800b09e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	330c      	adds	r3, #12
 800b0a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b0a8:	627a      	str	r2, [r7, #36]	@ 0x24
 800b0aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0ac:	6a39      	ldr	r1, [r7, #32]
 800b0ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b0b0:	e841 2300 	strex	r3, r2, [r1]
 800b0b4:	61fb      	str	r3, [r7, #28]
   return(result);
 800b0b6:	69fb      	ldr	r3, [r7, #28]
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d1e5      	bne.n	800b088 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 800b0bc:	e002      	b.n	800b0c4 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800b0be:	2301      	movs	r3, #1
 800b0c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800b0c4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b0c8:	e000      	b.n	800b0cc <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800b0ca:	2302      	movs	r3, #2
  }
}
 800b0cc:	4618      	mov	r0, r3
 800b0ce:	3730      	adds	r7, #48	@ 0x30
 800b0d0:	46bd      	mov	sp, r7
 800b0d2:	bd80      	pop	{r7, pc}

0800b0d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b0d4:	b580      	push	{r7, lr}
 800b0d6:	b0ba      	sub	sp, #232	@ 0xe8
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	68db      	ldr	r3, [r3, #12]
 800b0ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	695b      	ldr	r3, [r3, #20]
 800b0f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800b100:	2300      	movs	r3, #0
 800b102:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b106:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b10a:	f003 030f 	and.w	r3, r3, #15
 800b10e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800b112:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b116:	2b00      	cmp	r3, #0
 800b118:	d10f      	bne.n	800b13a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b11a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b11e:	f003 0320 	and.w	r3, r3, #32
 800b122:	2b00      	cmp	r3, #0
 800b124:	d009      	beq.n	800b13a <HAL_UART_IRQHandler+0x66>
 800b126:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b12a:	f003 0320 	and.w	r3, r3, #32
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d003      	beq.n	800b13a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800b132:	6878      	ldr	r0, [r7, #4]
 800b134:	f000 fbf0 	bl	800b918 <UART_Receive_IT>
      return;
 800b138:	e25b      	b.n	800b5f2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b13a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b13e:	2b00      	cmp	r3, #0
 800b140:	f000 80de 	beq.w	800b300 <HAL_UART_IRQHandler+0x22c>
 800b144:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b148:	f003 0301 	and.w	r3, r3, #1
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d106      	bne.n	800b15e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b150:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b154:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800b158:	2b00      	cmp	r3, #0
 800b15a:	f000 80d1 	beq.w	800b300 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b15e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b162:	f003 0301 	and.w	r3, r3, #1
 800b166:	2b00      	cmp	r3, #0
 800b168:	d00b      	beq.n	800b182 <HAL_UART_IRQHandler+0xae>
 800b16a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b16e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b172:	2b00      	cmp	r3, #0
 800b174:	d005      	beq.n	800b182 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b17a:	f043 0201 	orr.w	r2, r3, #1
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b182:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b186:	f003 0304 	and.w	r3, r3, #4
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d00b      	beq.n	800b1a6 <HAL_UART_IRQHandler+0xd2>
 800b18e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b192:	f003 0301 	and.w	r3, r3, #1
 800b196:	2b00      	cmp	r3, #0
 800b198:	d005      	beq.n	800b1a6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b19e:	f043 0202 	orr.w	r2, r3, #2
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b1a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b1aa:	f003 0302 	and.w	r3, r3, #2
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d00b      	beq.n	800b1ca <HAL_UART_IRQHandler+0xf6>
 800b1b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b1b6:	f003 0301 	and.w	r3, r3, #1
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d005      	beq.n	800b1ca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b1c2:	f043 0204 	orr.w	r2, r3, #4
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800b1ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b1ce:	f003 0308 	and.w	r3, r3, #8
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d011      	beq.n	800b1fa <HAL_UART_IRQHandler+0x126>
 800b1d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b1da:	f003 0320 	and.w	r3, r3, #32
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d105      	bne.n	800b1ee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800b1e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b1e6:	f003 0301 	and.w	r3, r3, #1
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d005      	beq.n	800b1fa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b1f2:	f043 0208 	orr.w	r2, r3, #8
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	f000 81f2 	beq.w	800b5e8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b204:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b208:	f003 0320 	and.w	r3, r3, #32
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d008      	beq.n	800b222 <HAL_UART_IRQHandler+0x14e>
 800b210:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b214:	f003 0320 	and.w	r3, r3, #32
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d002      	beq.n	800b222 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800b21c:	6878      	ldr	r0, [r7, #4]
 800b21e:	f000 fb7b 	bl	800b918 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	695b      	ldr	r3, [r3, #20]
 800b228:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b22c:	2b40      	cmp	r3, #64	@ 0x40
 800b22e:	bf0c      	ite	eq
 800b230:	2301      	moveq	r3, #1
 800b232:	2300      	movne	r3, #0
 800b234:	b2db      	uxtb	r3, r3
 800b236:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b23e:	f003 0308 	and.w	r3, r3, #8
 800b242:	2b00      	cmp	r3, #0
 800b244:	d103      	bne.n	800b24e <HAL_UART_IRQHandler+0x17a>
 800b246:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d04f      	beq.n	800b2ee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b24e:	6878      	ldr	r0, [r7, #4]
 800b250:	f000 fa83 	bl	800b75a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	695b      	ldr	r3, [r3, #20]
 800b25a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b25e:	2b40      	cmp	r3, #64	@ 0x40
 800b260:	d141      	bne.n	800b2e6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	3314      	adds	r3, #20
 800b268:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b26c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b270:	e853 3f00 	ldrex	r3, [r3]
 800b274:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b278:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b27c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b280:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	3314      	adds	r3, #20
 800b28a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b28e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b292:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b296:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b29a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b29e:	e841 2300 	strex	r3, r2, [r1]
 800b2a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800b2a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d1d9      	bne.n	800b262 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d013      	beq.n	800b2de <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b2ba:	4a7e      	ldr	r2, [pc, #504]	@ (800b4b4 <HAL_UART_IRQHandler+0x3e0>)
 800b2bc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	f7fc fea1 	bl	800800a <HAL_DMA_Abort_IT>
 800b2c8:	4603      	mov	r3, r0
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d016      	beq.n	800b2fc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b2d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2d4:	687a      	ldr	r2, [r7, #4]
 800b2d6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800b2d8:	4610      	mov	r0, r2
 800b2da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b2dc:	e00e      	b.n	800b2fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b2de:	6878      	ldr	r0, [r7, #4]
 800b2e0:	f000 f99e 	bl	800b620 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b2e4:	e00a      	b.n	800b2fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b2e6:	6878      	ldr	r0, [r7, #4]
 800b2e8:	f000 f99a 	bl	800b620 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b2ec:	e006      	b.n	800b2fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b2ee:	6878      	ldr	r0, [r7, #4]
 800b2f0:	f000 f996 	bl	800b620 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	2200      	movs	r2, #0
 800b2f8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800b2fa:	e175      	b.n	800b5e8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b2fc:	bf00      	nop
    return;
 800b2fe:	e173      	b.n	800b5e8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b304:	2b01      	cmp	r3, #1
 800b306:	f040 814f 	bne.w	800b5a8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800b30a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b30e:	f003 0310 	and.w	r3, r3, #16
 800b312:	2b00      	cmp	r3, #0
 800b314:	f000 8148 	beq.w	800b5a8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800b318:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b31c:	f003 0310 	and.w	r3, r3, #16
 800b320:	2b00      	cmp	r3, #0
 800b322:	f000 8141 	beq.w	800b5a8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b326:	2300      	movs	r3, #0
 800b328:	60bb      	str	r3, [r7, #8]
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	60bb      	str	r3, [r7, #8]
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	685b      	ldr	r3, [r3, #4]
 800b338:	60bb      	str	r3, [r7, #8]
 800b33a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	695b      	ldr	r3, [r3, #20]
 800b342:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b346:	2b40      	cmp	r3, #64	@ 0x40
 800b348:	f040 80b6 	bne.w	800b4b8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	685b      	ldr	r3, [r3, #4]
 800b354:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b358:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	f000 8145 	beq.w	800b5ec <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b366:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b36a:	429a      	cmp	r2, r3
 800b36c:	f080 813e 	bcs.w	800b5ec <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b376:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b37c:	69db      	ldr	r3, [r3, #28]
 800b37e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b382:	f000 8088 	beq.w	800b496 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	330c      	adds	r3, #12
 800b38c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b390:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b394:	e853 3f00 	ldrex	r3, [r3]
 800b398:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b39c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b3a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b3a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	330c      	adds	r3, #12
 800b3ae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800b3b2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b3b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b3be:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b3c2:	e841 2300 	strex	r3, r2, [r1]
 800b3c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b3ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d1d9      	bne.n	800b386 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	3314      	adds	r3, #20
 800b3d8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b3dc:	e853 3f00 	ldrex	r3, [r3]
 800b3e0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b3e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b3e4:	f023 0301 	bic.w	r3, r3, #1
 800b3e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	3314      	adds	r3, #20
 800b3f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b3f6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b3fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3fc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b3fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b402:	e841 2300 	strex	r3, r2, [r1]
 800b406:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b408:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d1e1      	bne.n	800b3d2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	3314      	adds	r3, #20
 800b414:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b416:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b418:	e853 3f00 	ldrex	r3, [r3]
 800b41c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b41e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b420:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b424:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	3314      	adds	r3, #20
 800b42e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b432:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b434:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b436:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b438:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b43a:	e841 2300 	strex	r3, r2, [r1]
 800b43e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b440:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b442:	2b00      	cmp	r3, #0
 800b444:	d1e3      	bne.n	800b40e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	2220      	movs	r2, #32
 800b44a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	2200      	movs	r2, #0
 800b452:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	330c      	adds	r3, #12
 800b45a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b45c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b45e:	e853 3f00 	ldrex	r3, [r3]
 800b462:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b464:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b466:	f023 0310 	bic.w	r3, r3, #16
 800b46a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	330c      	adds	r3, #12
 800b474:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800b478:	65ba      	str	r2, [r7, #88]	@ 0x58
 800b47a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b47c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b47e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b480:	e841 2300 	strex	r3, r2, [r1]
 800b484:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b486:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d1e3      	bne.n	800b454 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b490:	4618      	mov	r0, r3
 800b492:	f7fc fd4a 	bl	8007f2a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	2202      	movs	r2, #2
 800b49a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b4a4:	b29b      	uxth	r3, r3
 800b4a6:	1ad3      	subs	r3, r2, r3
 800b4a8:	b29b      	uxth	r3, r3
 800b4aa:	4619      	mov	r1, r3
 800b4ac:	6878      	ldr	r0, [r7, #4]
 800b4ae:	f7fb fb35 	bl	8006b1c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b4b2:	e09b      	b.n	800b5ec <HAL_UART_IRQHandler+0x518>
 800b4b4:	0800b821 	.word	0x0800b821
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b4c0:	b29b      	uxth	r3, r3
 800b4c2:	1ad3      	subs	r3, r2, r3
 800b4c4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b4cc:	b29b      	uxth	r3, r3
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	f000 808e 	beq.w	800b5f0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800b4d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	f000 8089 	beq.w	800b5f0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	330c      	adds	r3, #12
 800b4e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4e8:	e853 3f00 	ldrex	r3, [r3]
 800b4ec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b4ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b4f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	330c      	adds	r3, #12
 800b4fe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800b502:	647a      	str	r2, [r7, #68]	@ 0x44
 800b504:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b506:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b508:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b50a:	e841 2300 	strex	r3, r2, [r1]
 800b50e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b510:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b512:	2b00      	cmp	r3, #0
 800b514:	d1e3      	bne.n	800b4de <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	3314      	adds	r3, #20
 800b51c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b51e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b520:	e853 3f00 	ldrex	r3, [r3]
 800b524:	623b      	str	r3, [r7, #32]
   return(result);
 800b526:	6a3b      	ldr	r3, [r7, #32]
 800b528:	f023 0301 	bic.w	r3, r3, #1
 800b52c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	3314      	adds	r3, #20
 800b536:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b53a:	633a      	str	r2, [r7, #48]	@ 0x30
 800b53c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b53e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b540:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b542:	e841 2300 	strex	r3, r2, [r1]
 800b546:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d1e3      	bne.n	800b516 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	2220      	movs	r2, #32
 800b552:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	2200      	movs	r2, #0
 800b55a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	330c      	adds	r3, #12
 800b562:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b564:	693b      	ldr	r3, [r7, #16]
 800b566:	e853 3f00 	ldrex	r3, [r3]
 800b56a:	60fb      	str	r3, [r7, #12]
   return(result);
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	f023 0310 	bic.w	r3, r3, #16
 800b572:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	330c      	adds	r3, #12
 800b57c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800b580:	61fa      	str	r2, [r7, #28]
 800b582:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b584:	69b9      	ldr	r1, [r7, #24]
 800b586:	69fa      	ldr	r2, [r7, #28]
 800b588:	e841 2300 	strex	r3, r2, [r1]
 800b58c:	617b      	str	r3, [r7, #20]
   return(result);
 800b58e:	697b      	ldr	r3, [r7, #20]
 800b590:	2b00      	cmp	r3, #0
 800b592:	d1e3      	bne.n	800b55c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	2202      	movs	r2, #2
 800b598:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b59a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b59e:	4619      	mov	r1, r3
 800b5a0:	6878      	ldr	r0, [r7, #4]
 800b5a2:	f7fb fabb 	bl	8006b1c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b5a6:	e023      	b.n	800b5f0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b5a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b5ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d009      	beq.n	800b5c8 <HAL_UART_IRQHandler+0x4f4>
 800b5b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b5b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d003      	beq.n	800b5c8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800b5c0:	6878      	ldr	r0, [r7, #4]
 800b5c2:	f000 f941 	bl	800b848 <UART_Transmit_IT>
    return;
 800b5c6:	e014      	b.n	800b5f2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b5c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b5cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d00e      	beq.n	800b5f2 <HAL_UART_IRQHandler+0x51e>
 800b5d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b5d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d008      	beq.n	800b5f2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800b5e0:	6878      	ldr	r0, [r7, #4]
 800b5e2:	f000 f981 	bl	800b8e8 <UART_EndTransmit_IT>
    return;
 800b5e6:	e004      	b.n	800b5f2 <HAL_UART_IRQHandler+0x51e>
    return;
 800b5e8:	bf00      	nop
 800b5ea:	e002      	b.n	800b5f2 <HAL_UART_IRQHandler+0x51e>
      return;
 800b5ec:	bf00      	nop
 800b5ee:	e000      	b.n	800b5f2 <HAL_UART_IRQHandler+0x51e>
      return;
 800b5f0:	bf00      	nop
  }
}
 800b5f2:	37e8      	adds	r7, #232	@ 0xe8
 800b5f4:	46bd      	mov	sp, r7
 800b5f6:	bd80      	pop	{r7, pc}

0800b5f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b5f8:	b480      	push	{r7}
 800b5fa:	b083      	sub	sp, #12
 800b5fc:	af00      	add	r7, sp, #0
 800b5fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b600:	bf00      	nop
 800b602:	370c      	adds	r7, #12
 800b604:	46bd      	mov	sp, r7
 800b606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60a:	4770      	bx	lr

0800b60c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b60c:	b480      	push	{r7}
 800b60e:	b083      	sub	sp, #12
 800b610:	af00      	add	r7, sp, #0
 800b612:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800b614:	bf00      	nop
 800b616:	370c      	adds	r7, #12
 800b618:	46bd      	mov	sp, r7
 800b61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b61e:	4770      	bx	lr

0800b620 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b620:	b480      	push	{r7}
 800b622:	b083      	sub	sp, #12
 800b624:	af00      	add	r7, sp, #0
 800b626:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b628:	bf00      	nop
 800b62a:	370c      	adds	r7, #12
 800b62c:	46bd      	mov	sp, r7
 800b62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b632:	4770      	bx	lr

0800b634 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800b634:	b580      	push	{r7, lr}
 800b636:	b086      	sub	sp, #24
 800b638:	af00      	add	r7, sp, #0
 800b63a:	60f8      	str	r0, [r7, #12]
 800b63c:	60b9      	str	r1, [r7, #8]
 800b63e:	603b      	str	r3, [r7, #0]
 800b640:	4613      	mov	r3, r2
 800b642:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b644:	e03b      	b.n	800b6be <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b646:	6a3b      	ldr	r3, [r7, #32]
 800b648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b64c:	d037      	beq.n	800b6be <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b64e:	f7fb fff7 	bl	8007640 <HAL_GetTick>
 800b652:	4602      	mov	r2, r0
 800b654:	683b      	ldr	r3, [r7, #0]
 800b656:	1ad3      	subs	r3, r2, r3
 800b658:	6a3a      	ldr	r2, [r7, #32]
 800b65a:	429a      	cmp	r2, r3
 800b65c:	d302      	bcc.n	800b664 <UART_WaitOnFlagUntilTimeout+0x30>
 800b65e:	6a3b      	ldr	r3, [r7, #32]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d101      	bne.n	800b668 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b664:	2303      	movs	r3, #3
 800b666:	e03a      	b.n	800b6de <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	68db      	ldr	r3, [r3, #12]
 800b66e:	f003 0304 	and.w	r3, r3, #4
 800b672:	2b00      	cmp	r3, #0
 800b674:	d023      	beq.n	800b6be <UART_WaitOnFlagUntilTimeout+0x8a>
 800b676:	68bb      	ldr	r3, [r7, #8]
 800b678:	2b80      	cmp	r3, #128	@ 0x80
 800b67a:	d020      	beq.n	800b6be <UART_WaitOnFlagUntilTimeout+0x8a>
 800b67c:	68bb      	ldr	r3, [r7, #8]
 800b67e:	2b40      	cmp	r3, #64	@ 0x40
 800b680:	d01d      	beq.n	800b6be <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	f003 0308 	and.w	r3, r3, #8
 800b68c:	2b08      	cmp	r3, #8
 800b68e:	d116      	bne.n	800b6be <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800b690:	2300      	movs	r3, #0
 800b692:	617b      	str	r3, [r7, #20]
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	617b      	str	r3, [r7, #20]
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	685b      	ldr	r3, [r3, #4]
 800b6a2:	617b      	str	r3, [r7, #20]
 800b6a4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b6a6:	68f8      	ldr	r0, [r7, #12]
 800b6a8:	f000 f857 	bl	800b75a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	2208      	movs	r2, #8
 800b6b0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	2200      	movs	r2, #0
 800b6b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800b6ba:	2301      	movs	r3, #1
 800b6bc:	e00f      	b.n	800b6de <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	681a      	ldr	r2, [r3, #0]
 800b6c4:	68bb      	ldr	r3, [r7, #8]
 800b6c6:	4013      	ands	r3, r2
 800b6c8:	68ba      	ldr	r2, [r7, #8]
 800b6ca:	429a      	cmp	r2, r3
 800b6cc:	bf0c      	ite	eq
 800b6ce:	2301      	moveq	r3, #1
 800b6d0:	2300      	movne	r3, #0
 800b6d2:	b2db      	uxtb	r3, r3
 800b6d4:	461a      	mov	r2, r3
 800b6d6:	79fb      	ldrb	r3, [r7, #7]
 800b6d8:	429a      	cmp	r2, r3
 800b6da:	d0b4      	beq.n	800b646 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b6dc:	2300      	movs	r3, #0
}
 800b6de:	4618      	mov	r0, r3
 800b6e0:	3718      	adds	r7, #24
 800b6e2:	46bd      	mov	sp, r7
 800b6e4:	bd80      	pop	{r7, pc}

0800b6e6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b6e6:	b480      	push	{r7}
 800b6e8:	b085      	sub	sp, #20
 800b6ea:	af00      	add	r7, sp, #0
 800b6ec:	60f8      	str	r0, [r7, #12]
 800b6ee:	60b9      	str	r1, [r7, #8]
 800b6f0:	4613      	mov	r3, r2
 800b6f2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	68ba      	ldr	r2, [r7, #8]
 800b6f8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	88fa      	ldrh	r2, [r7, #6]
 800b6fe:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	88fa      	ldrh	r2, [r7, #6]
 800b704:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	2200      	movs	r2, #0
 800b70a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	2222      	movs	r2, #34	@ 0x22
 800b710:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	691b      	ldr	r3, [r3, #16]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d007      	beq.n	800b72c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	68da      	ldr	r2, [r3, #12]
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b72a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	695a      	ldr	r2, [r3, #20]
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	f042 0201 	orr.w	r2, r2, #1
 800b73a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	68da      	ldr	r2, [r3, #12]
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	f042 0220 	orr.w	r2, r2, #32
 800b74a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b74c:	2300      	movs	r3, #0
}
 800b74e:	4618      	mov	r0, r3
 800b750:	3714      	adds	r7, #20
 800b752:	46bd      	mov	sp, r7
 800b754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b758:	4770      	bx	lr

0800b75a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b75a:	b480      	push	{r7}
 800b75c:	b095      	sub	sp, #84	@ 0x54
 800b75e:	af00      	add	r7, sp, #0
 800b760:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	330c      	adds	r3, #12
 800b768:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b76a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b76c:	e853 3f00 	ldrex	r3, [r3]
 800b770:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b774:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b778:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	330c      	adds	r3, #12
 800b780:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b782:	643a      	str	r2, [r7, #64]	@ 0x40
 800b784:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b786:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b788:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b78a:	e841 2300 	strex	r3, r2, [r1]
 800b78e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b792:	2b00      	cmp	r3, #0
 800b794:	d1e5      	bne.n	800b762 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	3314      	adds	r3, #20
 800b79c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b79e:	6a3b      	ldr	r3, [r7, #32]
 800b7a0:	e853 3f00 	ldrex	r3, [r3]
 800b7a4:	61fb      	str	r3, [r7, #28]
   return(result);
 800b7a6:	69fb      	ldr	r3, [r7, #28]
 800b7a8:	f023 0301 	bic.w	r3, r3, #1
 800b7ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	3314      	adds	r3, #20
 800b7b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b7b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b7b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b7bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b7be:	e841 2300 	strex	r3, r2, [r1]
 800b7c2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b7c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d1e5      	bne.n	800b796 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7ce:	2b01      	cmp	r3, #1
 800b7d0:	d119      	bne.n	800b806 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	330c      	adds	r3, #12
 800b7d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	e853 3f00 	ldrex	r3, [r3]
 800b7e0:	60bb      	str	r3, [r7, #8]
   return(result);
 800b7e2:	68bb      	ldr	r3, [r7, #8]
 800b7e4:	f023 0310 	bic.w	r3, r3, #16
 800b7e8:	647b      	str	r3, [r7, #68]	@ 0x44
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	330c      	adds	r3, #12
 800b7f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b7f2:	61ba      	str	r2, [r7, #24]
 800b7f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7f6:	6979      	ldr	r1, [r7, #20]
 800b7f8:	69ba      	ldr	r2, [r7, #24]
 800b7fa:	e841 2300 	strex	r3, r2, [r1]
 800b7fe:	613b      	str	r3, [r7, #16]
   return(result);
 800b800:	693b      	ldr	r3, [r7, #16]
 800b802:	2b00      	cmp	r3, #0
 800b804:	d1e5      	bne.n	800b7d2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	2220      	movs	r2, #32
 800b80a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	2200      	movs	r2, #0
 800b812:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800b814:	bf00      	nop
 800b816:	3754      	adds	r7, #84	@ 0x54
 800b818:	46bd      	mov	sp, r7
 800b81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b81e:	4770      	bx	lr

0800b820 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b820:	b580      	push	{r7, lr}
 800b822:	b084      	sub	sp, #16
 800b824:	af00      	add	r7, sp, #0
 800b826:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b82c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	2200      	movs	r2, #0
 800b832:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	2200      	movs	r2, #0
 800b838:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b83a:	68f8      	ldr	r0, [r7, #12]
 800b83c:	f7ff fef0 	bl	800b620 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b840:	bf00      	nop
 800b842:	3710      	adds	r7, #16
 800b844:	46bd      	mov	sp, r7
 800b846:	bd80      	pop	{r7, pc}

0800b848 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b848:	b480      	push	{r7}
 800b84a:	b085      	sub	sp, #20
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b856:	b2db      	uxtb	r3, r3
 800b858:	2b21      	cmp	r3, #33	@ 0x21
 800b85a:	d13e      	bne.n	800b8da <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	689b      	ldr	r3, [r3, #8]
 800b860:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b864:	d114      	bne.n	800b890 <UART_Transmit_IT+0x48>
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	691b      	ldr	r3, [r3, #16]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d110      	bne.n	800b890 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	6a1b      	ldr	r3, [r3, #32]
 800b872:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	881b      	ldrh	r3, [r3, #0]
 800b878:	461a      	mov	r2, r3
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b882:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	6a1b      	ldr	r3, [r3, #32]
 800b888:	1c9a      	adds	r2, r3, #2
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	621a      	str	r2, [r3, #32]
 800b88e:	e008      	b.n	800b8a2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	6a1b      	ldr	r3, [r3, #32]
 800b894:	1c59      	adds	r1, r3, #1
 800b896:	687a      	ldr	r2, [r7, #4]
 800b898:	6211      	str	r1, [r2, #32]
 800b89a:	781a      	ldrb	r2, [r3, #0]
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b8a6:	b29b      	uxth	r3, r3
 800b8a8:	3b01      	subs	r3, #1
 800b8aa:	b29b      	uxth	r3, r3
 800b8ac:	687a      	ldr	r2, [r7, #4]
 800b8ae:	4619      	mov	r1, r3
 800b8b0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d10f      	bne.n	800b8d6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	68da      	ldr	r2, [r3, #12]
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b8c4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	68da      	ldr	r2, [r3, #12]
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b8d4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	e000      	b.n	800b8dc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b8da:	2302      	movs	r3, #2
  }
}
 800b8dc:	4618      	mov	r0, r3
 800b8de:	3714      	adds	r7, #20
 800b8e0:	46bd      	mov	sp, r7
 800b8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e6:	4770      	bx	lr

0800b8e8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b8e8:	b580      	push	{r7, lr}
 800b8ea:	b082      	sub	sp, #8
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	68da      	ldr	r2, [r3, #12]
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b8fe:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	2220      	movs	r2, #32
 800b904:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b908:	6878      	ldr	r0, [r7, #4]
 800b90a:	f7ff fe75 	bl	800b5f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b90e:	2300      	movs	r3, #0
}
 800b910:	4618      	mov	r0, r3
 800b912:	3708      	adds	r7, #8
 800b914:	46bd      	mov	sp, r7
 800b916:	bd80      	pop	{r7, pc}

0800b918 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b08c      	sub	sp, #48	@ 0x30
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b926:	b2db      	uxtb	r3, r3
 800b928:	2b22      	cmp	r3, #34	@ 0x22
 800b92a:	f040 80ae 	bne.w	800ba8a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	689b      	ldr	r3, [r3, #8]
 800b932:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b936:	d117      	bne.n	800b968 <UART_Receive_IT+0x50>
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	691b      	ldr	r3, [r3, #16]
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d113      	bne.n	800b968 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b940:	2300      	movs	r3, #0
 800b942:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b948:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	685b      	ldr	r3, [r3, #4]
 800b950:	b29b      	uxth	r3, r3
 800b952:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b956:	b29a      	uxth	r2, r3
 800b958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b95a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b960:	1c9a      	adds	r2, r3, #2
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	629a      	str	r2, [r3, #40]	@ 0x28
 800b966:	e026      	b.n	800b9b6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b96c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800b96e:	2300      	movs	r3, #0
 800b970:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	689b      	ldr	r3, [r3, #8]
 800b976:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b97a:	d007      	beq.n	800b98c <UART_Receive_IT+0x74>
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	689b      	ldr	r3, [r3, #8]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d10a      	bne.n	800b99a <UART_Receive_IT+0x82>
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	691b      	ldr	r3, [r3, #16]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d106      	bne.n	800b99a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	685b      	ldr	r3, [r3, #4]
 800b992:	b2da      	uxtb	r2, r3
 800b994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b996:	701a      	strb	r2, [r3, #0]
 800b998:	e008      	b.n	800b9ac <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	685b      	ldr	r3, [r3, #4]
 800b9a0:	b2db      	uxtb	r3, r3
 800b9a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b9a6:	b2da      	uxtb	r2, r3
 800b9a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9aa:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9b0:	1c5a      	adds	r2, r3, #1
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b9ba:	b29b      	uxth	r3, r3
 800b9bc:	3b01      	subs	r3, #1
 800b9be:	b29b      	uxth	r3, r3
 800b9c0:	687a      	ldr	r2, [r7, #4]
 800b9c2:	4619      	mov	r1, r3
 800b9c4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d15d      	bne.n	800ba86 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	68da      	ldr	r2, [r3, #12]
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	f022 0220 	bic.w	r2, r2, #32
 800b9d8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	68da      	ldr	r2, [r3, #12]
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b9e8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	695a      	ldr	r2, [r3, #20]
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	f022 0201 	bic.w	r2, r2, #1
 800b9f8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	2220      	movs	r2, #32
 800b9fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	2200      	movs	r2, #0
 800ba06:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba0c:	2b01      	cmp	r3, #1
 800ba0e:	d135      	bne.n	800ba7c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	2200      	movs	r2, #0
 800ba14:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	330c      	adds	r3, #12
 800ba1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba1e:	697b      	ldr	r3, [r7, #20]
 800ba20:	e853 3f00 	ldrex	r3, [r3]
 800ba24:	613b      	str	r3, [r7, #16]
   return(result);
 800ba26:	693b      	ldr	r3, [r7, #16]
 800ba28:	f023 0310 	bic.w	r3, r3, #16
 800ba2c:	627b      	str	r3, [r7, #36]	@ 0x24
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	330c      	adds	r3, #12
 800ba34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba36:	623a      	str	r2, [r7, #32]
 800ba38:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba3a:	69f9      	ldr	r1, [r7, #28]
 800ba3c:	6a3a      	ldr	r2, [r7, #32]
 800ba3e:	e841 2300 	strex	r3, r2, [r1]
 800ba42:	61bb      	str	r3, [r7, #24]
   return(result);
 800ba44:	69bb      	ldr	r3, [r7, #24]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d1e5      	bne.n	800ba16 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	f003 0310 	and.w	r3, r3, #16
 800ba54:	2b10      	cmp	r3, #16
 800ba56:	d10a      	bne.n	800ba6e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ba58:	2300      	movs	r3, #0
 800ba5a:	60fb      	str	r3, [r7, #12]
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	60fb      	str	r3, [r7, #12]
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	685b      	ldr	r3, [r3, #4]
 800ba6a:	60fb      	str	r3, [r7, #12]
 800ba6c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ba72:	4619      	mov	r1, r3
 800ba74:	6878      	ldr	r0, [r7, #4]
 800ba76:	f7fb f851 	bl	8006b1c <HAL_UARTEx_RxEventCallback>
 800ba7a:	e002      	b.n	800ba82 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800ba7c:	6878      	ldr	r0, [r7, #4]
 800ba7e:	f7ff fdc5 	bl	800b60c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800ba82:	2300      	movs	r3, #0
 800ba84:	e002      	b.n	800ba8c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800ba86:	2300      	movs	r3, #0
 800ba88:	e000      	b.n	800ba8c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800ba8a:	2302      	movs	r3, #2
  }
}
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	3730      	adds	r7, #48	@ 0x30
 800ba90:	46bd      	mov	sp, r7
 800ba92:	bd80      	pop	{r7, pc}

0800ba94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ba94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ba98:	b0c0      	sub	sp, #256	@ 0x100
 800ba9a:	af00      	add	r7, sp, #0
 800ba9c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800baa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	691b      	ldr	r3, [r3, #16]
 800baa8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800baac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bab0:	68d9      	ldr	r1, [r3, #12]
 800bab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bab6:	681a      	ldr	r2, [r3, #0]
 800bab8:	ea40 0301 	orr.w	r3, r0, r1
 800babc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800babe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bac2:	689a      	ldr	r2, [r3, #8]
 800bac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bac8:	691b      	ldr	r3, [r3, #16]
 800baca:	431a      	orrs	r2, r3
 800bacc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bad0:	695b      	ldr	r3, [r3, #20]
 800bad2:	431a      	orrs	r2, r3
 800bad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bad8:	69db      	ldr	r3, [r3, #28]
 800bada:	4313      	orrs	r3, r2
 800badc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800bae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	68db      	ldr	r3, [r3, #12]
 800bae8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800baec:	f021 010c 	bic.w	r1, r1, #12
 800baf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800baf4:	681a      	ldr	r2, [r3, #0]
 800baf6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800bafa:	430b      	orrs	r3, r1
 800bafc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800bafe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	695b      	ldr	r3, [r3, #20]
 800bb06:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800bb0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bb0e:	6999      	ldr	r1, [r3, #24]
 800bb10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bb14:	681a      	ldr	r2, [r3, #0]
 800bb16:	ea40 0301 	orr.w	r3, r0, r1
 800bb1a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800bb1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bb20:	681a      	ldr	r2, [r3, #0]
 800bb22:	4b8f      	ldr	r3, [pc, #572]	@ (800bd60 <UART_SetConfig+0x2cc>)
 800bb24:	429a      	cmp	r2, r3
 800bb26:	d005      	beq.n	800bb34 <UART_SetConfig+0xa0>
 800bb28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bb2c:	681a      	ldr	r2, [r3, #0]
 800bb2e:	4b8d      	ldr	r3, [pc, #564]	@ (800bd64 <UART_SetConfig+0x2d0>)
 800bb30:	429a      	cmp	r2, r3
 800bb32:	d104      	bne.n	800bb3e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800bb34:	f7fe f9b8 	bl	8009ea8 <HAL_RCC_GetPCLK2Freq>
 800bb38:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800bb3c:	e003      	b.n	800bb46 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800bb3e:	f7fe f99f 	bl	8009e80 <HAL_RCC_GetPCLK1Freq>
 800bb42:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bb46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bb4a:	69db      	ldr	r3, [r3, #28]
 800bb4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bb50:	f040 810c 	bne.w	800bd6c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800bb54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bb58:	2200      	movs	r2, #0
 800bb5a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800bb5e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800bb62:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800bb66:	4622      	mov	r2, r4
 800bb68:	462b      	mov	r3, r5
 800bb6a:	1891      	adds	r1, r2, r2
 800bb6c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800bb6e:	415b      	adcs	r3, r3
 800bb70:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bb72:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800bb76:	4621      	mov	r1, r4
 800bb78:	eb12 0801 	adds.w	r8, r2, r1
 800bb7c:	4629      	mov	r1, r5
 800bb7e:	eb43 0901 	adc.w	r9, r3, r1
 800bb82:	f04f 0200 	mov.w	r2, #0
 800bb86:	f04f 0300 	mov.w	r3, #0
 800bb8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800bb8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800bb92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800bb96:	4690      	mov	r8, r2
 800bb98:	4699      	mov	r9, r3
 800bb9a:	4623      	mov	r3, r4
 800bb9c:	eb18 0303 	adds.w	r3, r8, r3
 800bba0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800bba4:	462b      	mov	r3, r5
 800bba6:	eb49 0303 	adc.w	r3, r9, r3
 800bbaa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800bbae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bbb2:	685b      	ldr	r3, [r3, #4]
 800bbb4:	2200      	movs	r2, #0
 800bbb6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800bbba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800bbbe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800bbc2:	460b      	mov	r3, r1
 800bbc4:	18db      	adds	r3, r3, r3
 800bbc6:	653b      	str	r3, [r7, #80]	@ 0x50
 800bbc8:	4613      	mov	r3, r2
 800bbca:	eb42 0303 	adc.w	r3, r2, r3
 800bbce:	657b      	str	r3, [r7, #84]	@ 0x54
 800bbd0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800bbd4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800bbd8:	f7f5 f85c 	bl	8000c94 <__aeabi_uldivmod>
 800bbdc:	4602      	mov	r2, r0
 800bbde:	460b      	mov	r3, r1
 800bbe0:	4b61      	ldr	r3, [pc, #388]	@ (800bd68 <UART_SetConfig+0x2d4>)
 800bbe2:	fba3 2302 	umull	r2, r3, r3, r2
 800bbe6:	095b      	lsrs	r3, r3, #5
 800bbe8:	011c      	lsls	r4, r3, #4
 800bbea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bbee:	2200      	movs	r2, #0
 800bbf0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bbf4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800bbf8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800bbfc:	4642      	mov	r2, r8
 800bbfe:	464b      	mov	r3, r9
 800bc00:	1891      	adds	r1, r2, r2
 800bc02:	64b9      	str	r1, [r7, #72]	@ 0x48
 800bc04:	415b      	adcs	r3, r3
 800bc06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bc08:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800bc0c:	4641      	mov	r1, r8
 800bc0e:	eb12 0a01 	adds.w	sl, r2, r1
 800bc12:	4649      	mov	r1, r9
 800bc14:	eb43 0b01 	adc.w	fp, r3, r1
 800bc18:	f04f 0200 	mov.w	r2, #0
 800bc1c:	f04f 0300 	mov.w	r3, #0
 800bc20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800bc24:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800bc28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bc2c:	4692      	mov	sl, r2
 800bc2e:	469b      	mov	fp, r3
 800bc30:	4643      	mov	r3, r8
 800bc32:	eb1a 0303 	adds.w	r3, sl, r3
 800bc36:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800bc3a:	464b      	mov	r3, r9
 800bc3c:	eb4b 0303 	adc.w	r3, fp, r3
 800bc40:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800bc44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc48:	685b      	ldr	r3, [r3, #4]
 800bc4a:	2200      	movs	r2, #0
 800bc4c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bc50:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800bc54:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800bc58:	460b      	mov	r3, r1
 800bc5a:	18db      	adds	r3, r3, r3
 800bc5c:	643b      	str	r3, [r7, #64]	@ 0x40
 800bc5e:	4613      	mov	r3, r2
 800bc60:	eb42 0303 	adc.w	r3, r2, r3
 800bc64:	647b      	str	r3, [r7, #68]	@ 0x44
 800bc66:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800bc6a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800bc6e:	f7f5 f811 	bl	8000c94 <__aeabi_uldivmod>
 800bc72:	4602      	mov	r2, r0
 800bc74:	460b      	mov	r3, r1
 800bc76:	4611      	mov	r1, r2
 800bc78:	4b3b      	ldr	r3, [pc, #236]	@ (800bd68 <UART_SetConfig+0x2d4>)
 800bc7a:	fba3 2301 	umull	r2, r3, r3, r1
 800bc7e:	095b      	lsrs	r3, r3, #5
 800bc80:	2264      	movs	r2, #100	@ 0x64
 800bc82:	fb02 f303 	mul.w	r3, r2, r3
 800bc86:	1acb      	subs	r3, r1, r3
 800bc88:	00db      	lsls	r3, r3, #3
 800bc8a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800bc8e:	4b36      	ldr	r3, [pc, #216]	@ (800bd68 <UART_SetConfig+0x2d4>)
 800bc90:	fba3 2302 	umull	r2, r3, r3, r2
 800bc94:	095b      	lsrs	r3, r3, #5
 800bc96:	005b      	lsls	r3, r3, #1
 800bc98:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800bc9c:	441c      	add	r4, r3
 800bc9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bca2:	2200      	movs	r2, #0
 800bca4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bca8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800bcac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800bcb0:	4642      	mov	r2, r8
 800bcb2:	464b      	mov	r3, r9
 800bcb4:	1891      	adds	r1, r2, r2
 800bcb6:	63b9      	str	r1, [r7, #56]	@ 0x38
 800bcb8:	415b      	adcs	r3, r3
 800bcba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bcbc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800bcc0:	4641      	mov	r1, r8
 800bcc2:	1851      	adds	r1, r2, r1
 800bcc4:	6339      	str	r1, [r7, #48]	@ 0x30
 800bcc6:	4649      	mov	r1, r9
 800bcc8:	414b      	adcs	r3, r1
 800bcca:	637b      	str	r3, [r7, #52]	@ 0x34
 800bccc:	f04f 0200 	mov.w	r2, #0
 800bcd0:	f04f 0300 	mov.w	r3, #0
 800bcd4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800bcd8:	4659      	mov	r1, fp
 800bcda:	00cb      	lsls	r3, r1, #3
 800bcdc:	4651      	mov	r1, sl
 800bcde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bce2:	4651      	mov	r1, sl
 800bce4:	00ca      	lsls	r2, r1, #3
 800bce6:	4610      	mov	r0, r2
 800bce8:	4619      	mov	r1, r3
 800bcea:	4603      	mov	r3, r0
 800bcec:	4642      	mov	r2, r8
 800bcee:	189b      	adds	r3, r3, r2
 800bcf0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bcf4:	464b      	mov	r3, r9
 800bcf6:	460a      	mov	r2, r1
 800bcf8:	eb42 0303 	adc.w	r3, r2, r3
 800bcfc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bd00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bd04:	685b      	ldr	r3, [r3, #4]
 800bd06:	2200      	movs	r2, #0
 800bd08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800bd0c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800bd10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800bd14:	460b      	mov	r3, r1
 800bd16:	18db      	adds	r3, r3, r3
 800bd18:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bd1a:	4613      	mov	r3, r2
 800bd1c:	eb42 0303 	adc.w	r3, r2, r3
 800bd20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bd22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800bd26:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800bd2a:	f7f4 ffb3 	bl	8000c94 <__aeabi_uldivmod>
 800bd2e:	4602      	mov	r2, r0
 800bd30:	460b      	mov	r3, r1
 800bd32:	4b0d      	ldr	r3, [pc, #52]	@ (800bd68 <UART_SetConfig+0x2d4>)
 800bd34:	fba3 1302 	umull	r1, r3, r3, r2
 800bd38:	095b      	lsrs	r3, r3, #5
 800bd3a:	2164      	movs	r1, #100	@ 0x64
 800bd3c:	fb01 f303 	mul.w	r3, r1, r3
 800bd40:	1ad3      	subs	r3, r2, r3
 800bd42:	00db      	lsls	r3, r3, #3
 800bd44:	3332      	adds	r3, #50	@ 0x32
 800bd46:	4a08      	ldr	r2, [pc, #32]	@ (800bd68 <UART_SetConfig+0x2d4>)
 800bd48:	fba2 2303 	umull	r2, r3, r2, r3
 800bd4c:	095b      	lsrs	r3, r3, #5
 800bd4e:	f003 0207 	and.w	r2, r3, #7
 800bd52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	4422      	add	r2, r4
 800bd5a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800bd5c:	e106      	b.n	800bf6c <UART_SetConfig+0x4d8>
 800bd5e:	bf00      	nop
 800bd60:	40011000 	.word	0x40011000
 800bd64:	40011400 	.word	0x40011400
 800bd68:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800bd6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bd70:	2200      	movs	r2, #0
 800bd72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800bd76:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800bd7a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800bd7e:	4642      	mov	r2, r8
 800bd80:	464b      	mov	r3, r9
 800bd82:	1891      	adds	r1, r2, r2
 800bd84:	6239      	str	r1, [r7, #32]
 800bd86:	415b      	adcs	r3, r3
 800bd88:	627b      	str	r3, [r7, #36]	@ 0x24
 800bd8a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bd8e:	4641      	mov	r1, r8
 800bd90:	1854      	adds	r4, r2, r1
 800bd92:	4649      	mov	r1, r9
 800bd94:	eb43 0501 	adc.w	r5, r3, r1
 800bd98:	f04f 0200 	mov.w	r2, #0
 800bd9c:	f04f 0300 	mov.w	r3, #0
 800bda0:	00eb      	lsls	r3, r5, #3
 800bda2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800bda6:	00e2      	lsls	r2, r4, #3
 800bda8:	4614      	mov	r4, r2
 800bdaa:	461d      	mov	r5, r3
 800bdac:	4643      	mov	r3, r8
 800bdae:	18e3      	adds	r3, r4, r3
 800bdb0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bdb4:	464b      	mov	r3, r9
 800bdb6:	eb45 0303 	adc.w	r3, r5, r3
 800bdba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800bdbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bdc2:	685b      	ldr	r3, [r3, #4]
 800bdc4:	2200      	movs	r2, #0
 800bdc6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bdca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800bdce:	f04f 0200 	mov.w	r2, #0
 800bdd2:	f04f 0300 	mov.w	r3, #0
 800bdd6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800bdda:	4629      	mov	r1, r5
 800bddc:	008b      	lsls	r3, r1, #2
 800bdde:	4621      	mov	r1, r4
 800bde0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bde4:	4621      	mov	r1, r4
 800bde6:	008a      	lsls	r2, r1, #2
 800bde8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800bdec:	f7f4 ff52 	bl	8000c94 <__aeabi_uldivmod>
 800bdf0:	4602      	mov	r2, r0
 800bdf2:	460b      	mov	r3, r1
 800bdf4:	4b60      	ldr	r3, [pc, #384]	@ (800bf78 <UART_SetConfig+0x4e4>)
 800bdf6:	fba3 2302 	umull	r2, r3, r3, r2
 800bdfa:	095b      	lsrs	r3, r3, #5
 800bdfc:	011c      	lsls	r4, r3, #4
 800bdfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800be02:	2200      	movs	r2, #0
 800be04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800be08:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800be0c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800be10:	4642      	mov	r2, r8
 800be12:	464b      	mov	r3, r9
 800be14:	1891      	adds	r1, r2, r2
 800be16:	61b9      	str	r1, [r7, #24]
 800be18:	415b      	adcs	r3, r3
 800be1a:	61fb      	str	r3, [r7, #28]
 800be1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800be20:	4641      	mov	r1, r8
 800be22:	1851      	adds	r1, r2, r1
 800be24:	6139      	str	r1, [r7, #16]
 800be26:	4649      	mov	r1, r9
 800be28:	414b      	adcs	r3, r1
 800be2a:	617b      	str	r3, [r7, #20]
 800be2c:	f04f 0200 	mov.w	r2, #0
 800be30:	f04f 0300 	mov.w	r3, #0
 800be34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800be38:	4659      	mov	r1, fp
 800be3a:	00cb      	lsls	r3, r1, #3
 800be3c:	4651      	mov	r1, sl
 800be3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800be42:	4651      	mov	r1, sl
 800be44:	00ca      	lsls	r2, r1, #3
 800be46:	4610      	mov	r0, r2
 800be48:	4619      	mov	r1, r3
 800be4a:	4603      	mov	r3, r0
 800be4c:	4642      	mov	r2, r8
 800be4e:	189b      	adds	r3, r3, r2
 800be50:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800be54:	464b      	mov	r3, r9
 800be56:	460a      	mov	r2, r1
 800be58:	eb42 0303 	adc.w	r3, r2, r3
 800be5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800be60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be64:	685b      	ldr	r3, [r3, #4]
 800be66:	2200      	movs	r2, #0
 800be68:	67bb      	str	r3, [r7, #120]	@ 0x78
 800be6a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800be6c:	f04f 0200 	mov.w	r2, #0
 800be70:	f04f 0300 	mov.w	r3, #0
 800be74:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800be78:	4649      	mov	r1, r9
 800be7a:	008b      	lsls	r3, r1, #2
 800be7c:	4641      	mov	r1, r8
 800be7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800be82:	4641      	mov	r1, r8
 800be84:	008a      	lsls	r2, r1, #2
 800be86:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800be8a:	f7f4 ff03 	bl	8000c94 <__aeabi_uldivmod>
 800be8e:	4602      	mov	r2, r0
 800be90:	460b      	mov	r3, r1
 800be92:	4611      	mov	r1, r2
 800be94:	4b38      	ldr	r3, [pc, #224]	@ (800bf78 <UART_SetConfig+0x4e4>)
 800be96:	fba3 2301 	umull	r2, r3, r3, r1
 800be9a:	095b      	lsrs	r3, r3, #5
 800be9c:	2264      	movs	r2, #100	@ 0x64
 800be9e:	fb02 f303 	mul.w	r3, r2, r3
 800bea2:	1acb      	subs	r3, r1, r3
 800bea4:	011b      	lsls	r3, r3, #4
 800bea6:	3332      	adds	r3, #50	@ 0x32
 800bea8:	4a33      	ldr	r2, [pc, #204]	@ (800bf78 <UART_SetConfig+0x4e4>)
 800beaa:	fba2 2303 	umull	r2, r3, r2, r3
 800beae:	095b      	lsrs	r3, r3, #5
 800beb0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800beb4:	441c      	add	r4, r3
 800beb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800beba:	2200      	movs	r2, #0
 800bebc:	673b      	str	r3, [r7, #112]	@ 0x70
 800bebe:	677a      	str	r2, [r7, #116]	@ 0x74
 800bec0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800bec4:	4642      	mov	r2, r8
 800bec6:	464b      	mov	r3, r9
 800bec8:	1891      	adds	r1, r2, r2
 800beca:	60b9      	str	r1, [r7, #8]
 800becc:	415b      	adcs	r3, r3
 800bece:	60fb      	str	r3, [r7, #12]
 800bed0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bed4:	4641      	mov	r1, r8
 800bed6:	1851      	adds	r1, r2, r1
 800bed8:	6039      	str	r1, [r7, #0]
 800beda:	4649      	mov	r1, r9
 800bedc:	414b      	adcs	r3, r1
 800bede:	607b      	str	r3, [r7, #4]
 800bee0:	f04f 0200 	mov.w	r2, #0
 800bee4:	f04f 0300 	mov.w	r3, #0
 800bee8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800beec:	4659      	mov	r1, fp
 800beee:	00cb      	lsls	r3, r1, #3
 800bef0:	4651      	mov	r1, sl
 800bef2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bef6:	4651      	mov	r1, sl
 800bef8:	00ca      	lsls	r2, r1, #3
 800befa:	4610      	mov	r0, r2
 800befc:	4619      	mov	r1, r3
 800befe:	4603      	mov	r3, r0
 800bf00:	4642      	mov	r2, r8
 800bf02:	189b      	adds	r3, r3, r2
 800bf04:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bf06:	464b      	mov	r3, r9
 800bf08:	460a      	mov	r2, r1
 800bf0a:	eb42 0303 	adc.w	r3, r2, r3
 800bf0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800bf10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bf14:	685b      	ldr	r3, [r3, #4]
 800bf16:	2200      	movs	r2, #0
 800bf18:	663b      	str	r3, [r7, #96]	@ 0x60
 800bf1a:	667a      	str	r2, [r7, #100]	@ 0x64
 800bf1c:	f04f 0200 	mov.w	r2, #0
 800bf20:	f04f 0300 	mov.w	r3, #0
 800bf24:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800bf28:	4649      	mov	r1, r9
 800bf2a:	008b      	lsls	r3, r1, #2
 800bf2c:	4641      	mov	r1, r8
 800bf2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bf32:	4641      	mov	r1, r8
 800bf34:	008a      	lsls	r2, r1, #2
 800bf36:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800bf3a:	f7f4 feab 	bl	8000c94 <__aeabi_uldivmod>
 800bf3e:	4602      	mov	r2, r0
 800bf40:	460b      	mov	r3, r1
 800bf42:	4b0d      	ldr	r3, [pc, #52]	@ (800bf78 <UART_SetConfig+0x4e4>)
 800bf44:	fba3 1302 	umull	r1, r3, r3, r2
 800bf48:	095b      	lsrs	r3, r3, #5
 800bf4a:	2164      	movs	r1, #100	@ 0x64
 800bf4c:	fb01 f303 	mul.w	r3, r1, r3
 800bf50:	1ad3      	subs	r3, r2, r3
 800bf52:	011b      	lsls	r3, r3, #4
 800bf54:	3332      	adds	r3, #50	@ 0x32
 800bf56:	4a08      	ldr	r2, [pc, #32]	@ (800bf78 <UART_SetConfig+0x4e4>)
 800bf58:	fba2 2303 	umull	r2, r3, r2, r3
 800bf5c:	095b      	lsrs	r3, r3, #5
 800bf5e:	f003 020f 	and.w	r2, r3, #15
 800bf62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	4422      	add	r2, r4
 800bf6a:	609a      	str	r2, [r3, #8]
}
 800bf6c:	bf00      	nop
 800bf6e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800bf72:	46bd      	mov	sp, r7
 800bf74:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bf78:	51eb851f 	.word	0x51eb851f

0800bf7c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800bf7c:	b580      	push	{r7, lr}
 800bf7e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800bf80:	4904      	ldr	r1, [pc, #16]	@ (800bf94 <MX_FATFS_Init+0x18>)
 800bf82:	4805      	ldr	r0, [pc, #20]	@ (800bf98 <MX_FATFS_Init+0x1c>)
 800bf84:	f000 f8b0 	bl	800c0e8 <FATFS_LinkDriver>
 800bf88:	4603      	mov	r3, r0
 800bf8a:	461a      	mov	r2, r3
 800bf8c:	4b03      	ldr	r3, [pc, #12]	@ (800bf9c <MX_FATFS_Init+0x20>)
 800bf8e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800bf90:	bf00      	nop
 800bf92:	bd80      	pop	{r7, pc}
 800bf94:	20001c24 	.word	0x20001c24
 800bf98:	200009a0 	.word	0x200009a0
 800bf9c:	20001c20 	.word	0x20001c20

0800bfa0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800bfa0:	b480      	push	{r7}
 800bfa2:	b083      	sub	sp, #12
 800bfa4:	af00      	add	r7, sp, #0
 800bfa6:	4603      	mov	r3, r0
 800bfa8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800bfaa:	4b06      	ldr	r3, [pc, #24]	@ (800bfc4 <USER_initialize+0x24>)
 800bfac:	2201      	movs	r2, #1
 800bfae:	701a      	strb	r2, [r3, #0]
    return Stat;
 800bfb0:	4b04      	ldr	r3, [pc, #16]	@ (800bfc4 <USER_initialize+0x24>)
 800bfb2:	781b      	ldrb	r3, [r3, #0]
 800bfb4:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800bfb6:	4618      	mov	r0, r3
 800bfb8:	370c      	adds	r7, #12
 800bfba:	46bd      	mov	sp, r7
 800bfbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc0:	4770      	bx	lr
 800bfc2:	bf00      	nop
 800bfc4:	2000099d 	.word	0x2000099d

0800bfc8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800bfc8:	b480      	push	{r7}
 800bfca:	b083      	sub	sp, #12
 800bfcc:	af00      	add	r7, sp, #0
 800bfce:	4603      	mov	r3, r0
 800bfd0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800bfd2:	4b06      	ldr	r3, [pc, #24]	@ (800bfec <USER_status+0x24>)
 800bfd4:	2201      	movs	r2, #1
 800bfd6:	701a      	strb	r2, [r3, #0]
    return Stat;
 800bfd8:	4b04      	ldr	r3, [pc, #16]	@ (800bfec <USER_status+0x24>)
 800bfda:	781b      	ldrb	r3, [r3, #0]
 800bfdc:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800bfde:	4618      	mov	r0, r3
 800bfe0:	370c      	adds	r7, #12
 800bfe2:	46bd      	mov	sp, r7
 800bfe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe8:	4770      	bx	lr
 800bfea:	bf00      	nop
 800bfec:	2000099d 	.word	0x2000099d

0800bff0 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800bff0:	b480      	push	{r7}
 800bff2:	b085      	sub	sp, #20
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	60b9      	str	r1, [r7, #8]
 800bff8:	607a      	str	r2, [r7, #4]
 800bffa:	603b      	str	r3, [r7, #0]
 800bffc:	4603      	mov	r3, r0
 800bffe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800c000:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800c002:	4618      	mov	r0, r3
 800c004:	3714      	adds	r7, #20
 800c006:	46bd      	mov	sp, r7
 800c008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c00c:	4770      	bx	lr

0800c00e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800c00e:	b480      	push	{r7}
 800c010:	b085      	sub	sp, #20
 800c012:	af00      	add	r7, sp, #0
 800c014:	60b9      	str	r1, [r7, #8]
 800c016:	607a      	str	r2, [r7, #4]
 800c018:	603b      	str	r3, [r7, #0]
 800c01a:	4603      	mov	r3, r0
 800c01c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800c01e:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800c020:	4618      	mov	r0, r3
 800c022:	3714      	adds	r7, #20
 800c024:	46bd      	mov	sp, r7
 800c026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02a:	4770      	bx	lr

0800c02c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800c02c:	b480      	push	{r7}
 800c02e:	b085      	sub	sp, #20
 800c030:	af00      	add	r7, sp, #0
 800c032:	4603      	mov	r3, r0
 800c034:	603a      	str	r2, [r7, #0]
 800c036:	71fb      	strb	r3, [r7, #7]
 800c038:	460b      	mov	r3, r1
 800c03a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800c03c:	2301      	movs	r3, #1
 800c03e:	73fb      	strb	r3, [r7, #15]
    return res;
 800c040:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800c042:	4618      	mov	r0, r3
 800c044:	3714      	adds	r7, #20
 800c046:	46bd      	mov	sp, r7
 800c048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c04c:	4770      	bx	lr
	...

0800c050 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c050:	b480      	push	{r7}
 800c052:	b087      	sub	sp, #28
 800c054:	af00      	add	r7, sp, #0
 800c056:	60f8      	str	r0, [r7, #12]
 800c058:	60b9      	str	r1, [r7, #8]
 800c05a:	4613      	mov	r3, r2
 800c05c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c05e:	2301      	movs	r3, #1
 800c060:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c062:	2300      	movs	r3, #0
 800c064:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c066:	4b1f      	ldr	r3, [pc, #124]	@ (800c0e4 <FATFS_LinkDriverEx+0x94>)
 800c068:	7a5b      	ldrb	r3, [r3, #9]
 800c06a:	b2db      	uxtb	r3, r3
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d131      	bne.n	800c0d4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c070:	4b1c      	ldr	r3, [pc, #112]	@ (800c0e4 <FATFS_LinkDriverEx+0x94>)
 800c072:	7a5b      	ldrb	r3, [r3, #9]
 800c074:	b2db      	uxtb	r3, r3
 800c076:	461a      	mov	r2, r3
 800c078:	4b1a      	ldr	r3, [pc, #104]	@ (800c0e4 <FATFS_LinkDriverEx+0x94>)
 800c07a:	2100      	movs	r1, #0
 800c07c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c07e:	4b19      	ldr	r3, [pc, #100]	@ (800c0e4 <FATFS_LinkDriverEx+0x94>)
 800c080:	7a5b      	ldrb	r3, [r3, #9]
 800c082:	b2db      	uxtb	r3, r3
 800c084:	4a17      	ldr	r2, [pc, #92]	@ (800c0e4 <FATFS_LinkDriverEx+0x94>)
 800c086:	009b      	lsls	r3, r3, #2
 800c088:	4413      	add	r3, r2
 800c08a:	68fa      	ldr	r2, [r7, #12]
 800c08c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c08e:	4b15      	ldr	r3, [pc, #84]	@ (800c0e4 <FATFS_LinkDriverEx+0x94>)
 800c090:	7a5b      	ldrb	r3, [r3, #9]
 800c092:	b2db      	uxtb	r3, r3
 800c094:	461a      	mov	r2, r3
 800c096:	4b13      	ldr	r3, [pc, #76]	@ (800c0e4 <FATFS_LinkDriverEx+0x94>)
 800c098:	4413      	add	r3, r2
 800c09a:	79fa      	ldrb	r2, [r7, #7]
 800c09c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c09e:	4b11      	ldr	r3, [pc, #68]	@ (800c0e4 <FATFS_LinkDriverEx+0x94>)
 800c0a0:	7a5b      	ldrb	r3, [r3, #9]
 800c0a2:	b2db      	uxtb	r3, r3
 800c0a4:	1c5a      	adds	r2, r3, #1
 800c0a6:	b2d1      	uxtb	r1, r2
 800c0a8:	4a0e      	ldr	r2, [pc, #56]	@ (800c0e4 <FATFS_LinkDriverEx+0x94>)
 800c0aa:	7251      	strb	r1, [r2, #9]
 800c0ac:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c0ae:	7dbb      	ldrb	r3, [r7, #22]
 800c0b0:	3330      	adds	r3, #48	@ 0x30
 800c0b2:	b2da      	uxtb	r2, r3
 800c0b4:	68bb      	ldr	r3, [r7, #8]
 800c0b6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c0b8:	68bb      	ldr	r3, [r7, #8]
 800c0ba:	3301      	adds	r3, #1
 800c0bc:	223a      	movs	r2, #58	@ 0x3a
 800c0be:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c0c0:	68bb      	ldr	r3, [r7, #8]
 800c0c2:	3302      	adds	r3, #2
 800c0c4:	222f      	movs	r2, #47	@ 0x2f
 800c0c6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c0c8:	68bb      	ldr	r3, [r7, #8]
 800c0ca:	3303      	adds	r3, #3
 800c0cc:	2200      	movs	r2, #0
 800c0ce:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c0d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0d6:	4618      	mov	r0, r3
 800c0d8:	371c      	adds	r7, #28
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e0:	4770      	bx	lr
 800c0e2:	bf00      	nop
 800c0e4:	20001c28 	.word	0x20001c28

0800c0e8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b082      	sub	sp, #8
 800c0ec:	af00      	add	r7, sp, #0
 800c0ee:	6078      	str	r0, [r7, #4]
 800c0f0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c0f2:	2200      	movs	r2, #0
 800c0f4:	6839      	ldr	r1, [r7, #0]
 800c0f6:	6878      	ldr	r0, [r7, #4]
 800c0f8:	f7ff ffaa 	bl	800c050 <FATFS_LinkDriverEx>
 800c0fc:	4603      	mov	r3, r0
}
 800c0fe:	4618      	mov	r0, r3
 800c100:	3708      	adds	r7, #8
 800c102:	46bd      	mov	sp, r7
 800c104:	bd80      	pop	{r7, pc}
	...

0800c108 <malloc>:
 800c108:	4b02      	ldr	r3, [pc, #8]	@ (800c114 <malloc+0xc>)
 800c10a:	4601      	mov	r1, r0
 800c10c:	6818      	ldr	r0, [r3, #0]
 800c10e:	f000 b82d 	b.w	800c16c <_malloc_r>
 800c112:	bf00      	nop
 800c114:	200009b4 	.word	0x200009b4

0800c118 <free>:
 800c118:	4b02      	ldr	r3, [pc, #8]	@ (800c124 <free+0xc>)
 800c11a:	4601      	mov	r1, r0
 800c11c:	6818      	ldr	r0, [r3, #0]
 800c11e:	f000 b8f5 	b.w	800c30c <_free_r>
 800c122:	bf00      	nop
 800c124:	200009b4 	.word	0x200009b4

0800c128 <sbrk_aligned>:
 800c128:	b570      	push	{r4, r5, r6, lr}
 800c12a:	4e0f      	ldr	r6, [pc, #60]	@ (800c168 <sbrk_aligned+0x40>)
 800c12c:	460c      	mov	r4, r1
 800c12e:	6831      	ldr	r1, [r6, #0]
 800c130:	4605      	mov	r5, r0
 800c132:	b911      	cbnz	r1, 800c13a <sbrk_aligned+0x12>
 800c134:	f000 f8ae 	bl	800c294 <_sbrk_r>
 800c138:	6030      	str	r0, [r6, #0]
 800c13a:	4621      	mov	r1, r4
 800c13c:	4628      	mov	r0, r5
 800c13e:	f000 f8a9 	bl	800c294 <_sbrk_r>
 800c142:	1c43      	adds	r3, r0, #1
 800c144:	d103      	bne.n	800c14e <sbrk_aligned+0x26>
 800c146:	f04f 34ff 	mov.w	r4, #4294967295
 800c14a:	4620      	mov	r0, r4
 800c14c:	bd70      	pop	{r4, r5, r6, pc}
 800c14e:	1cc4      	adds	r4, r0, #3
 800c150:	f024 0403 	bic.w	r4, r4, #3
 800c154:	42a0      	cmp	r0, r4
 800c156:	d0f8      	beq.n	800c14a <sbrk_aligned+0x22>
 800c158:	1a21      	subs	r1, r4, r0
 800c15a:	4628      	mov	r0, r5
 800c15c:	f000 f89a 	bl	800c294 <_sbrk_r>
 800c160:	3001      	adds	r0, #1
 800c162:	d1f2      	bne.n	800c14a <sbrk_aligned+0x22>
 800c164:	e7ef      	b.n	800c146 <sbrk_aligned+0x1e>
 800c166:	bf00      	nop
 800c168:	20001c34 	.word	0x20001c34

0800c16c <_malloc_r>:
 800c16c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c170:	1ccd      	adds	r5, r1, #3
 800c172:	f025 0503 	bic.w	r5, r5, #3
 800c176:	3508      	adds	r5, #8
 800c178:	2d0c      	cmp	r5, #12
 800c17a:	bf38      	it	cc
 800c17c:	250c      	movcc	r5, #12
 800c17e:	2d00      	cmp	r5, #0
 800c180:	4606      	mov	r6, r0
 800c182:	db01      	blt.n	800c188 <_malloc_r+0x1c>
 800c184:	42a9      	cmp	r1, r5
 800c186:	d904      	bls.n	800c192 <_malloc_r+0x26>
 800c188:	230c      	movs	r3, #12
 800c18a:	6033      	str	r3, [r6, #0]
 800c18c:	2000      	movs	r0, #0
 800c18e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c192:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c268 <_malloc_r+0xfc>
 800c196:	f000 f869 	bl	800c26c <__malloc_lock>
 800c19a:	f8d8 3000 	ldr.w	r3, [r8]
 800c19e:	461c      	mov	r4, r3
 800c1a0:	bb44      	cbnz	r4, 800c1f4 <_malloc_r+0x88>
 800c1a2:	4629      	mov	r1, r5
 800c1a4:	4630      	mov	r0, r6
 800c1a6:	f7ff ffbf 	bl	800c128 <sbrk_aligned>
 800c1aa:	1c43      	adds	r3, r0, #1
 800c1ac:	4604      	mov	r4, r0
 800c1ae:	d158      	bne.n	800c262 <_malloc_r+0xf6>
 800c1b0:	f8d8 4000 	ldr.w	r4, [r8]
 800c1b4:	4627      	mov	r7, r4
 800c1b6:	2f00      	cmp	r7, #0
 800c1b8:	d143      	bne.n	800c242 <_malloc_r+0xd6>
 800c1ba:	2c00      	cmp	r4, #0
 800c1bc:	d04b      	beq.n	800c256 <_malloc_r+0xea>
 800c1be:	6823      	ldr	r3, [r4, #0]
 800c1c0:	4639      	mov	r1, r7
 800c1c2:	4630      	mov	r0, r6
 800c1c4:	eb04 0903 	add.w	r9, r4, r3
 800c1c8:	f000 f864 	bl	800c294 <_sbrk_r>
 800c1cc:	4581      	cmp	r9, r0
 800c1ce:	d142      	bne.n	800c256 <_malloc_r+0xea>
 800c1d0:	6821      	ldr	r1, [r4, #0]
 800c1d2:	1a6d      	subs	r5, r5, r1
 800c1d4:	4629      	mov	r1, r5
 800c1d6:	4630      	mov	r0, r6
 800c1d8:	f7ff ffa6 	bl	800c128 <sbrk_aligned>
 800c1dc:	3001      	adds	r0, #1
 800c1de:	d03a      	beq.n	800c256 <_malloc_r+0xea>
 800c1e0:	6823      	ldr	r3, [r4, #0]
 800c1e2:	442b      	add	r3, r5
 800c1e4:	6023      	str	r3, [r4, #0]
 800c1e6:	f8d8 3000 	ldr.w	r3, [r8]
 800c1ea:	685a      	ldr	r2, [r3, #4]
 800c1ec:	bb62      	cbnz	r2, 800c248 <_malloc_r+0xdc>
 800c1ee:	f8c8 7000 	str.w	r7, [r8]
 800c1f2:	e00f      	b.n	800c214 <_malloc_r+0xa8>
 800c1f4:	6822      	ldr	r2, [r4, #0]
 800c1f6:	1b52      	subs	r2, r2, r5
 800c1f8:	d420      	bmi.n	800c23c <_malloc_r+0xd0>
 800c1fa:	2a0b      	cmp	r2, #11
 800c1fc:	d917      	bls.n	800c22e <_malloc_r+0xc2>
 800c1fe:	1961      	adds	r1, r4, r5
 800c200:	42a3      	cmp	r3, r4
 800c202:	6025      	str	r5, [r4, #0]
 800c204:	bf18      	it	ne
 800c206:	6059      	strne	r1, [r3, #4]
 800c208:	6863      	ldr	r3, [r4, #4]
 800c20a:	bf08      	it	eq
 800c20c:	f8c8 1000 	streq.w	r1, [r8]
 800c210:	5162      	str	r2, [r4, r5]
 800c212:	604b      	str	r3, [r1, #4]
 800c214:	4630      	mov	r0, r6
 800c216:	f000 f82f 	bl	800c278 <__malloc_unlock>
 800c21a:	f104 000b 	add.w	r0, r4, #11
 800c21e:	1d23      	adds	r3, r4, #4
 800c220:	f020 0007 	bic.w	r0, r0, #7
 800c224:	1ac2      	subs	r2, r0, r3
 800c226:	bf1c      	itt	ne
 800c228:	1a1b      	subne	r3, r3, r0
 800c22a:	50a3      	strne	r3, [r4, r2]
 800c22c:	e7af      	b.n	800c18e <_malloc_r+0x22>
 800c22e:	6862      	ldr	r2, [r4, #4]
 800c230:	42a3      	cmp	r3, r4
 800c232:	bf0c      	ite	eq
 800c234:	f8c8 2000 	streq.w	r2, [r8]
 800c238:	605a      	strne	r2, [r3, #4]
 800c23a:	e7eb      	b.n	800c214 <_malloc_r+0xa8>
 800c23c:	4623      	mov	r3, r4
 800c23e:	6864      	ldr	r4, [r4, #4]
 800c240:	e7ae      	b.n	800c1a0 <_malloc_r+0x34>
 800c242:	463c      	mov	r4, r7
 800c244:	687f      	ldr	r7, [r7, #4]
 800c246:	e7b6      	b.n	800c1b6 <_malloc_r+0x4a>
 800c248:	461a      	mov	r2, r3
 800c24a:	685b      	ldr	r3, [r3, #4]
 800c24c:	42a3      	cmp	r3, r4
 800c24e:	d1fb      	bne.n	800c248 <_malloc_r+0xdc>
 800c250:	2300      	movs	r3, #0
 800c252:	6053      	str	r3, [r2, #4]
 800c254:	e7de      	b.n	800c214 <_malloc_r+0xa8>
 800c256:	230c      	movs	r3, #12
 800c258:	6033      	str	r3, [r6, #0]
 800c25a:	4630      	mov	r0, r6
 800c25c:	f000 f80c 	bl	800c278 <__malloc_unlock>
 800c260:	e794      	b.n	800c18c <_malloc_r+0x20>
 800c262:	6005      	str	r5, [r0, #0]
 800c264:	e7d6      	b.n	800c214 <_malloc_r+0xa8>
 800c266:	bf00      	nop
 800c268:	20001c38 	.word	0x20001c38

0800c26c <__malloc_lock>:
 800c26c:	4801      	ldr	r0, [pc, #4]	@ (800c274 <__malloc_lock+0x8>)
 800c26e:	f000 b84b 	b.w	800c308 <__retarget_lock_acquire_recursive>
 800c272:	bf00      	nop
 800c274:	20001d78 	.word	0x20001d78

0800c278 <__malloc_unlock>:
 800c278:	4801      	ldr	r0, [pc, #4]	@ (800c280 <__malloc_unlock+0x8>)
 800c27a:	f000 b846 	b.w	800c30a <__retarget_lock_release_recursive>
 800c27e:	bf00      	nop
 800c280:	20001d78 	.word	0x20001d78

0800c284 <memset>:
 800c284:	4402      	add	r2, r0
 800c286:	4603      	mov	r3, r0
 800c288:	4293      	cmp	r3, r2
 800c28a:	d100      	bne.n	800c28e <memset+0xa>
 800c28c:	4770      	bx	lr
 800c28e:	f803 1b01 	strb.w	r1, [r3], #1
 800c292:	e7f9      	b.n	800c288 <memset+0x4>

0800c294 <_sbrk_r>:
 800c294:	b538      	push	{r3, r4, r5, lr}
 800c296:	4d06      	ldr	r5, [pc, #24]	@ (800c2b0 <_sbrk_r+0x1c>)
 800c298:	2300      	movs	r3, #0
 800c29a:	4604      	mov	r4, r0
 800c29c:	4608      	mov	r0, r1
 800c29e:	602b      	str	r3, [r5, #0]
 800c2a0:	f7fb f8f6 	bl	8007490 <_sbrk>
 800c2a4:	1c43      	adds	r3, r0, #1
 800c2a6:	d102      	bne.n	800c2ae <_sbrk_r+0x1a>
 800c2a8:	682b      	ldr	r3, [r5, #0]
 800c2aa:	b103      	cbz	r3, 800c2ae <_sbrk_r+0x1a>
 800c2ac:	6023      	str	r3, [r4, #0]
 800c2ae:	bd38      	pop	{r3, r4, r5, pc}
 800c2b0:	20001d74 	.word	0x20001d74

0800c2b4 <__errno>:
 800c2b4:	4b01      	ldr	r3, [pc, #4]	@ (800c2bc <__errno+0x8>)
 800c2b6:	6818      	ldr	r0, [r3, #0]
 800c2b8:	4770      	bx	lr
 800c2ba:	bf00      	nop
 800c2bc:	200009b4 	.word	0x200009b4

0800c2c0 <__libc_init_array>:
 800c2c0:	b570      	push	{r4, r5, r6, lr}
 800c2c2:	4d0d      	ldr	r5, [pc, #52]	@ (800c2f8 <__libc_init_array+0x38>)
 800c2c4:	4c0d      	ldr	r4, [pc, #52]	@ (800c2fc <__libc_init_array+0x3c>)
 800c2c6:	1b64      	subs	r4, r4, r5
 800c2c8:	10a4      	asrs	r4, r4, #2
 800c2ca:	2600      	movs	r6, #0
 800c2cc:	42a6      	cmp	r6, r4
 800c2ce:	d109      	bne.n	800c2e4 <__libc_init_array+0x24>
 800c2d0:	4d0b      	ldr	r5, [pc, #44]	@ (800c300 <__libc_init_array+0x40>)
 800c2d2:	4c0c      	ldr	r4, [pc, #48]	@ (800c304 <__libc_init_array+0x44>)
 800c2d4:	f000 f864 	bl	800c3a0 <_init>
 800c2d8:	1b64      	subs	r4, r4, r5
 800c2da:	10a4      	asrs	r4, r4, #2
 800c2dc:	2600      	movs	r6, #0
 800c2de:	42a6      	cmp	r6, r4
 800c2e0:	d105      	bne.n	800c2ee <__libc_init_array+0x2e>
 800c2e2:	bd70      	pop	{r4, r5, r6, pc}
 800c2e4:	f855 3b04 	ldr.w	r3, [r5], #4
 800c2e8:	4798      	blx	r3
 800c2ea:	3601      	adds	r6, #1
 800c2ec:	e7ee      	b.n	800c2cc <__libc_init_array+0xc>
 800c2ee:	f855 3b04 	ldr.w	r3, [r5], #4
 800c2f2:	4798      	blx	r3
 800c2f4:	3601      	adds	r6, #1
 800c2f6:	e7f2      	b.n	800c2de <__libc_init_array+0x1e>
 800c2f8:	0800d958 	.word	0x0800d958
 800c2fc:	0800d958 	.word	0x0800d958
 800c300:	0800d958 	.word	0x0800d958
 800c304:	0800d95c 	.word	0x0800d95c

0800c308 <__retarget_lock_acquire_recursive>:
 800c308:	4770      	bx	lr

0800c30a <__retarget_lock_release_recursive>:
 800c30a:	4770      	bx	lr

0800c30c <_free_r>:
 800c30c:	b538      	push	{r3, r4, r5, lr}
 800c30e:	4605      	mov	r5, r0
 800c310:	2900      	cmp	r1, #0
 800c312:	d041      	beq.n	800c398 <_free_r+0x8c>
 800c314:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c318:	1f0c      	subs	r4, r1, #4
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	bfb8      	it	lt
 800c31e:	18e4      	addlt	r4, r4, r3
 800c320:	f7ff ffa4 	bl	800c26c <__malloc_lock>
 800c324:	4a1d      	ldr	r2, [pc, #116]	@ (800c39c <_free_r+0x90>)
 800c326:	6813      	ldr	r3, [r2, #0]
 800c328:	b933      	cbnz	r3, 800c338 <_free_r+0x2c>
 800c32a:	6063      	str	r3, [r4, #4]
 800c32c:	6014      	str	r4, [r2, #0]
 800c32e:	4628      	mov	r0, r5
 800c330:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c334:	f7ff bfa0 	b.w	800c278 <__malloc_unlock>
 800c338:	42a3      	cmp	r3, r4
 800c33a:	d908      	bls.n	800c34e <_free_r+0x42>
 800c33c:	6820      	ldr	r0, [r4, #0]
 800c33e:	1821      	adds	r1, r4, r0
 800c340:	428b      	cmp	r3, r1
 800c342:	bf01      	itttt	eq
 800c344:	6819      	ldreq	r1, [r3, #0]
 800c346:	685b      	ldreq	r3, [r3, #4]
 800c348:	1809      	addeq	r1, r1, r0
 800c34a:	6021      	streq	r1, [r4, #0]
 800c34c:	e7ed      	b.n	800c32a <_free_r+0x1e>
 800c34e:	461a      	mov	r2, r3
 800c350:	685b      	ldr	r3, [r3, #4]
 800c352:	b10b      	cbz	r3, 800c358 <_free_r+0x4c>
 800c354:	42a3      	cmp	r3, r4
 800c356:	d9fa      	bls.n	800c34e <_free_r+0x42>
 800c358:	6811      	ldr	r1, [r2, #0]
 800c35a:	1850      	adds	r0, r2, r1
 800c35c:	42a0      	cmp	r0, r4
 800c35e:	d10b      	bne.n	800c378 <_free_r+0x6c>
 800c360:	6820      	ldr	r0, [r4, #0]
 800c362:	4401      	add	r1, r0
 800c364:	1850      	adds	r0, r2, r1
 800c366:	4283      	cmp	r3, r0
 800c368:	6011      	str	r1, [r2, #0]
 800c36a:	d1e0      	bne.n	800c32e <_free_r+0x22>
 800c36c:	6818      	ldr	r0, [r3, #0]
 800c36e:	685b      	ldr	r3, [r3, #4]
 800c370:	6053      	str	r3, [r2, #4]
 800c372:	4408      	add	r0, r1
 800c374:	6010      	str	r0, [r2, #0]
 800c376:	e7da      	b.n	800c32e <_free_r+0x22>
 800c378:	d902      	bls.n	800c380 <_free_r+0x74>
 800c37a:	230c      	movs	r3, #12
 800c37c:	602b      	str	r3, [r5, #0]
 800c37e:	e7d6      	b.n	800c32e <_free_r+0x22>
 800c380:	6820      	ldr	r0, [r4, #0]
 800c382:	1821      	adds	r1, r4, r0
 800c384:	428b      	cmp	r3, r1
 800c386:	bf04      	itt	eq
 800c388:	6819      	ldreq	r1, [r3, #0]
 800c38a:	685b      	ldreq	r3, [r3, #4]
 800c38c:	6063      	str	r3, [r4, #4]
 800c38e:	bf04      	itt	eq
 800c390:	1809      	addeq	r1, r1, r0
 800c392:	6021      	streq	r1, [r4, #0]
 800c394:	6054      	str	r4, [r2, #4]
 800c396:	e7ca      	b.n	800c32e <_free_r+0x22>
 800c398:	bd38      	pop	{r3, r4, r5, pc}
 800c39a:	bf00      	nop
 800c39c:	20001c38 	.word	0x20001c38

0800c3a0 <_init>:
 800c3a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3a2:	bf00      	nop
 800c3a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3a6:	bc08      	pop	{r3}
 800c3a8:	469e      	mov	lr, r3
 800c3aa:	4770      	bx	lr

0800c3ac <_fini>:
 800c3ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3ae:	bf00      	nop
 800c3b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3b2:	bc08      	pop	{r3}
 800c3b4:	469e      	mov	lr, r3
 800c3b6:	4770      	bx	lr
