// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rasterization2_m_rasterization2_odd (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Input_1_V_TDATA,
        Input_1_V_TVALID,
        Input_1_V_TREADY,
        Output_1_V_TDATA,
        Output_1_V_TVALID,
        Output_1_V_TREADY,
        Output_2_V_TDATA,
        Output_2_V_TVALID,
        Output_2_V_TREADY
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] Input_1_V_TDATA;
input   Input_1_V_TVALID;
output   Input_1_V_TREADY;
output  [31:0] Output_1_V_TDATA;
output   Output_1_V_TVALID;
input   Output_1_V_TREADY;
output  [31:0] Output_2_V_TDATA;
output   Output_2_V_TVALID;
input   Output_2_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg Input_1_V_TREADY;
reg[31:0] Output_1_V_TDATA;
reg Output_1_V_TVALID;
reg[31:0] Output_2_V_TDATA;
reg Output_2_V_TVALID;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [8:0] fragment_x_V_address0;
reg    fragment_x_V_ce0;
reg    fragment_x_V_we0;
wire   [7:0] fragment_x_V_q0;
reg   [8:0] fragment_y_V_address0;
reg    fragment_y_V_ce0;
reg    fragment_y_V_we0;
wire   [7:0] fragment_y_V_q0;
reg   [8:0] fragment_z_V_address0;
reg    fragment_z_V_ce0;
reg    fragment_z_V_we0;
wire   [7:0] fragment_z_V_q0;
reg   [8:0] fragment_color_V_address0;
reg    fragment_color_V_ce0;
reg    fragment_color_V_we0;
wire   [5:0] fragment_color_V_q0;
reg    Input_1_V_TDATA_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    Output_1_V_TDATA_blk_n;
reg   [0:0] icmp_ln64_reg_305;
wire    ap_CS_fsm_state6;
reg    Output_2_V_TDATA_blk_n;
reg   [7:0] tmp_reg_287;
reg   [7:0] tmp_2_reg_293;
reg   [7:0] tmp_3_reg_299;
wire   [0:0] icmp_ln64_fu_170_p2;
wire   [7:0] tmp_5_fu_176_p1;
reg   [7:0] tmp_5_reg_309;
reg   [7:0] tmp_6_reg_315;
reg   [7:0] tmp_7_reg_321;
reg   [7:0] tmp_8_reg_327;
wire   [15:0] tmp_10_fu_180_p1;
reg   [15:0] tmp_10_reg_332;
reg   [7:0] tmp_11_reg_337;
wire   [7:0] tmp_13_fu_184_p1;
reg   [7:0] tmp_13_reg_342;
reg   [7:0] tmp_14_reg_347;
wire   [8:0] ret_22_fu_195_p2;
reg   [8:0] ret_22_reg_352;
wire   [8:0] ret_25_fu_208_p2;
reg   [8:0] ret_25_reg_357;
wire   [8:0] ret_28_fu_218_p2;
reg   [8:0] ret_28_reg_362;
wire   [8:0] ret_31_fu_228_p2;
reg   [8:0] ret_31_reg_367;
wire   [8:0] ret_34_fu_235_p2;
reg   [8:0] ret_34_reg_372;
wire   [8:0] ret_37_fu_242_p2;
reg   [8:0] ret_37_reg_377;
wire    grp_rasterization2_odd_Pipeline_RAST2_fu_86_ap_start;
wire    grp_rasterization2_odd_Pipeline_RAST2_fu_86_ap_done;
wire    grp_rasterization2_odd_Pipeline_RAST2_fu_86_ap_idle;
wire    grp_rasterization2_odd_Pipeline_RAST2_fu_86_ap_ready;
wire   [15:0] grp_rasterization2_odd_Pipeline_RAST2_fu_86_i_bot_V_out;
wire    grp_rasterization2_odd_Pipeline_RAST2_fu_86_i_bot_V_out_ap_vld;
wire   [15:0] grp_rasterization2_odd_Pipeline_RAST2_fu_86_i_top_V_out;
wire    grp_rasterization2_odd_Pipeline_RAST2_fu_86_i_top_V_out_ap_vld;
wire   [15:0] grp_rasterization2_odd_Pipeline_RAST2_fu_86_i_V_out;
wire    grp_rasterization2_odd_Pipeline_RAST2_fu_86_i_V_out_ap_vld;
wire   [8:0] grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_x_V_address0;
wire    grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_x_V_ce0;
wire    grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_x_V_we0;
wire   [7:0] grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_x_V_d0;
wire   [8:0] grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_y_V_address0;
wire    grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_y_V_ce0;
wire    grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_y_V_we0;
wire   [7:0] grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_y_V_d0;
wire   [8:0] grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_z_V_address0;
wire    grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_z_V_ce0;
wire    grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_z_V_we0;
wire   [7:0] grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_z_V_d0;
wire   [8:0] grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_color_V_address0;
wire    grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_color_V_ce0;
wire    grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_color_V_we0;
wire   [5:0] grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_color_V_d0;
wire    grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_ap_start;
wire    grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_ap_done;
wire    grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_ap_idle;
wire    grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_ap_ready;
wire    grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_Output_2_V_TREADY;
wire    grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_Output_1_V_TREADY;
wire   [31:0] grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_Output_1_V_TDATA;
wire    grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_Output_1_V_TVALID;
wire   [31:0] grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_Output_2_V_TDATA;
wire    grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_Output_2_V_TVALID;
wire   [8:0] grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_x_V_address0;
wire    grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_x_V_ce0;
wire   [8:0] grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_y_V_address0;
wire    grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_y_V_ce0;
wire   [8:0] grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_z_V_address0;
wire    grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_z_V_ce0;
wire   [8:0] grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_color_V_address0;
wire    grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_color_V_ce0;
reg    grp_rasterization2_odd_Pipeline_RAST2_fu_86_ap_start_reg;
reg    ap_block_state4_ignore_call12;
reg    ap_block_state4_io;
wire    ap_CS_fsm_state5;
reg    grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    ap_block_state1;
reg    ap_block_state4;
wire   [31:0] zext_ln217_fu_255_p1;
reg    ap_block_state6;
reg    ap_block_state6_io;
wire   [31:0] zext_ln217_1_fu_260_p1;
wire   [1:0] flag_V_fu_166_p1;
wire   [8:0] tmp_4_cast_fu_189_p1;
wire   [8:0] tmp_1_cast_fu_192_p1;
wire   [8:0] tmp_2_cast_fu_202_p1;
wire   [8:0] tmp_cast_fu_205_p1;
wire   [8:0] tmp_6_cast_fu_215_p1;
wire   [8:0] tmp_5_cast_fu_225_p1;
reg    ap_block_state8_on_subcall_done;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_rasterization2_odd_Pipeline_RAST2_fu_86_ap_start_reg = 1'b0;
#0 grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_ap_start_reg = 1'b0;
end

rasterization2_m_rasterization2_odd_fragment_x_V #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
fragment_x_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fragment_x_V_address0),
    .ce0(fragment_x_V_ce0),
    .we0(fragment_x_V_we0),
    .d0(grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_x_V_d0),
    .q0(fragment_x_V_q0)
);

rasterization2_m_rasterization2_odd_fragment_x_V #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
fragment_y_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fragment_y_V_address0),
    .ce0(fragment_y_V_ce0),
    .we0(fragment_y_V_we0),
    .d0(grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_y_V_d0),
    .q0(fragment_y_V_q0)
);

rasterization2_m_rasterization2_odd_fragment_x_V #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
fragment_z_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fragment_z_V_address0),
    .ce0(fragment_z_V_ce0),
    .we0(fragment_z_V_we0),
    .d0(grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_z_V_d0),
    .q0(fragment_z_V_q0)
);

rasterization2_m_rasterization2_odd_fragment_color_V #(
    .DataWidth( 6 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
fragment_color_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fragment_color_V_address0),
    .ce0(fragment_color_V_ce0),
    .we0(fragment_color_V_we0),
    .d0(grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_color_V_d0),
    .q0(fragment_color_V_q0)
);

rasterization2_m_rasterization2_odd_Pipeline_RAST2 grp_rasterization2_odd_Pipeline_RAST2_fu_86(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rasterization2_odd_Pipeline_RAST2_fu_86_ap_start),
    .ap_done(grp_rasterization2_odd_Pipeline_RAST2_fu_86_ap_done),
    .ap_idle(grp_rasterization2_odd_Pipeline_RAST2_fu_86_ap_idle),
    .ap_ready(grp_rasterization2_odd_Pipeline_RAST2_fu_86_ap_ready),
    .tmp_24(tmp_10_reg_332),
    .tmp_13_cast(tmp_14_reg_347),
    .tmp_25(tmp_11_reg_337),
    .tmp_27(tmp_13_reg_342),
    .tmp_cast(tmp_reg_287),
    .rhs(ret_22_reg_352),
    .tmp_1_cast(tmp_2_reg_293),
    .rhs_1(ret_25_reg_357),
    .tmp_2_cast(tmp_3_reg_299),
    .rhs_3(ret_28_reg_362),
    .tmp_4_cast(tmp_5_reg_309),
    .rhs_4(ret_31_reg_367),
    .tmp_5_cast(tmp_6_reg_315),
    .rhs_6(ret_34_reg_372),
    .tmp_6_cast(tmp_7_reg_321),
    .rhs_7(ret_37_reg_377),
    .tmp_22(tmp_8_reg_327),
    .i_bot_V_out(grp_rasterization2_odd_Pipeline_RAST2_fu_86_i_bot_V_out),
    .i_bot_V_out_ap_vld(grp_rasterization2_odd_Pipeline_RAST2_fu_86_i_bot_V_out_ap_vld),
    .i_top_V_out(grp_rasterization2_odd_Pipeline_RAST2_fu_86_i_top_V_out),
    .i_top_V_out_ap_vld(grp_rasterization2_odd_Pipeline_RAST2_fu_86_i_top_V_out_ap_vld),
    .i_V_out(grp_rasterization2_odd_Pipeline_RAST2_fu_86_i_V_out),
    .i_V_out_ap_vld(grp_rasterization2_odd_Pipeline_RAST2_fu_86_i_V_out_ap_vld),
    .fragment_x_V_address0(grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_x_V_address0),
    .fragment_x_V_ce0(grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_x_V_ce0),
    .fragment_x_V_we0(grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_x_V_we0),
    .fragment_x_V_d0(grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_x_V_d0),
    .fragment_y_V_address0(grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_y_V_address0),
    .fragment_y_V_ce0(grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_y_V_ce0),
    .fragment_y_V_we0(grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_y_V_we0),
    .fragment_y_V_d0(grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_y_V_d0),
    .fragment_z_V_address0(grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_z_V_address0),
    .fragment_z_V_ce0(grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_z_V_ce0),
    .fragment_z_V_we0(grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_z_V_we0),
    .fragment_z_V_d0(grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_z_V_d0),
    .fragment_color_V_address0(grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_color_V_address0),
    .fragment_color_V_ce0(grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_color_V_ce0),
    .fragment_color_V_we0(grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_color_V_we0),
    .fragment_color_V_d0(grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_color_V_d0)
);

rasterization2_m_rasterization2_odd_Pipeline_VITIS_LOOP_101_1 grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_ap_start),
    .ap_done(grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_ap_done),
    .ap_idle(grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_ap_idle),
    .ap_ready(grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_ap_ready),
    .Output_2_V_TREADY(grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_Output_2_V_TREADY),
    .Output_1_V_TREADY(grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_Output_1_V_TREADY),
    .i_V_reload(grp_rasterization2_odd_Pipeline_RAST2_fu_86_i_V_out),
    .Output_1_V_TDATA(grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_Output_1_V_TDATA),
    .Output_1_V_TVALID(grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_Output_1_V_TVALID),
    .Output_2_V_TDATA(grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_Output_2_V_TDATA),
    .Output_2_V_TVALID(grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_Output_2_V_TVALID),
    .fragment_x_V_address0(grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_x_V_address0),
    .fragment_x_V_ce0(grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_x_V_ce0),
    .fragment_x_V_q0(fragment_x_V_q0),
    .fragment_y_V_address0(grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_y_V_address0),
    .fragment_y_V_ce0(grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_y_V_ce0),
    .fragment_y_V_q0(fragment_y_V_q0),
    .fragment_z_V_address0(grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_z_V_address0),
    .fragment_z_V_ce0(grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_z_V_ce0),
    .fragment_z_V_q0(fragment_z_V_q0),
    .fragment_color_V_address0(grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_color_V_address0),
    .fragment_color_V_ce0(grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_color_V_ce0),
    .fragment_color_V_q0(fragment_color_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rasterization2_odd_Pipeline_RAST2_fu_86_ap_start_reg <= 1'b0;
    end else begin
        if ((~((1'b0 == Input_1_V_TVALID) | (1'b1 == ap_block_state4_io) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_2_V_TREADY)) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_1_V_TREADY))) & (icmp_ln64_reg_305 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_rasterization2_odd_Pipeline_RAST2_fu_86_ap_start_reg <= 1'b1;
        end else if ((grp_rasterization2_odd_Pipeline_RAST2_fu_86_ap_ready == 1'b1)) begin
            grp_rasterization2_odd_Pipeline_RAST2_fu_86_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_ap_start_reg <= 1'b1;
        end else if ((grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_ap_ready == 1'b1)) begin
            grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln64_reg_305 <= icmp_ln64_fu_170_p2;
        tmp_2_reg_293 <= {{Input_1_V_TDATA[23:16]}};
        tmp_3_reg_299 <= {{Input_1_V_TDATA[31:24]}};
        tmp_reg_287 <= {{Input_1_V_TDATA[15:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_305 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        ret_22_reg_352 <= ret_22_fu_195_p2;
        ret_25_reg_357 <= ret_25_fu_208_p2;
        ret_28_reg_362 <= ret_28_fu_218_p2;
        ret_31_reg_367 <= ret_31_fu_228_p2;
        ret_34_reg_372 <= ret_34_fu_235_p2;
        ret_37_reg_377 <= ret_37_fu_242_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_10_reg_332 <= tmp_10_fu_180_p1;
        tmp_11_reg_337 <= {{Input_1_V_TDATA[23:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_13_reg_342 <= tmp_13_fu_184_p1;
        tmp_14_reg_347 <= {{Input_1_V_TDATA[23:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_5_reg_309 <= tmp_5_fu_176_p1;
        tmp_6_reg_315 <= {{Input_1_V_TDATA[15:8]}};
        tmp_7_reg_321 <= {{Input_1_V_TDATA[23:16]}};
        tmp_8_reg_327 <= {{Input_1_V_TDATA[31:24]}};
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        Input_1_V_TDATA_blk_n = Input_1_V_TVALID;
    end else begin
        Input_1_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (1'b1 == Input_1_V_TVALID)) | ((1'b1 == ap_CS_fsm_state2) & (1'b1 == Input_1_V_TVALID)) | (~((1'b0 == Input_1_V_TVALID) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((1'b0 == Input_1_V_TVALID) | (1'b1 == ap_block_state4_io) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_2_V_TREADY)) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_1_V_TREADY))) & (1'b1 == ap_CS_fsm_state4)))) begin
        Input_1_V_TREADY = 1'b1;
    end else begin
        Input_1_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == Output_2_V_TREADY) | (1'b0 == Output_1_V_TREADY)) & (1'b1 == ap_CS_fsm_state6))) begin
        Output_1_V_TDATA = zext_ln217_fu_255_p1;
    end else if ((~((1'b0 == Input_1_V_TVALID) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_2_V_TREADY)) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_1_V_TREADY))) & (icmp_ln64_reg_305 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        Output_1_V_TDATA = 32'd0;
    end else if (((icmp_ln64_reg_305 == 1'd1) & (1'b1 == ap_CS_fsm_state8) & (grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_Output_1_V_TVALID == 1'b1))) begin
        Output_1_V_TDATA = grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_Output_1_V_TDATA;
    end else begin
        Output_1_V_TDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((icmp_ln64_reg_305 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        Output_1_V_TDATA_blk_n = Output_1_V_TREADY;
    end else begin
        Output_1_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((1'b0 == Output_2_V_TREADY) | (1'b0 == Output_1_V_TREADY) | (1'b1 == ap_block_state6_io)) & (1'b1 == ap_CS_fsm_state6)) | (~((1'b0 == Input_1_V_TVALID) | (1'b1 == ap_block_state4_io) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_2_V_TREADY)) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_1_V_TREADY))) & (icmp_ln64_reg_305 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        Output_1_V_TVALID = 1'b1;
    end else if (((icmp_ln64_reg_305 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        Output_1_V_TVALID = grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_Output_1_V_TVALID;
    end else begin
        Output_1_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == Output_2_V_TREADY) | (1'b0 == Output_1_V_TREADY)) & (1'b1 == ap_CS_fsm_state6))) begin
        Output_2_V_TDATA = zext_ln217_1_fu_260_p1;
    end else if ((~((1'b0 == Input_1_V_TVALID) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_2_V_TREADY)) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_1_V_TREADY))) & (icmp_ln64_reg_305 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        Output_2_V_TDATA = 32'd0;
    end else if (((icmp_ln64_reg_305 == 1'd1) & (1'b1 == ap_CS_fsm_state8) & (grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_Output_2_V_TVALID == 1'b1))) begin
        Output_2_V_TDATA = grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_Output_2_V_TDATA;
    end else begin
        Output_2_V_TDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((icmp_ln64_reg_305 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        Output_2_V_TDATA_blk_n = Output_2_V_TREADY;
    end else begin
        Output_2_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((1'b0 == Output_2_V_TREADY) | (1'b0 == Output_1_V_TREADY) | (1'b1 == ap_block_state6_io)) & (1'b1 == ap_CS_fsm_state6)) | (~((1'b0 == Input_1_V_TVALID) | (1'b1 == ap_block_state4_io) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_2_V_TREADY)) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_1_V_TREADY))) & (icmp_ln64_reg_305 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        Output_2_V_TVALID = 1'b1;
    end else if (((icmp_ln64_reg_305 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        Output_2_V_TVALID = grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_Output_2_V_TVALID;
    end else begin
        Output_2_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == Input_1_V_TVALID) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == Input_1_V_TVALID)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == Input_1_V_TVALID)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == Input_1_V_TVALID) | (1'b1 == ap_block_state4_io) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_2_V_TREADY)) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_1_V_TREADY)))) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_rasterization2_odd_Pipeline_RAST2_fu_86_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == Output_2_V_TREADY) | (1'b0 == Output_1_V_TREADY) | (1'b1 == ap_block_state6_io))) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state8_on_subcall_done)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_305 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        fragment_color_V_address0 = grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_color_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_color_V_address0 = grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_color_V_address0;
    end else begin
        fragment_color_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_305 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        fragment_color_V_ce0 = grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_color_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_color_V_ce0 = grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_color_V_ce0;
    end else begin
        fragment_color_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_color_V_we0 = grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_color_V_we0;
    end else begin
        fragment_color_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_305 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        fragment_x_V_address0 = grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_x_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_x_V_address0 = grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_x_V_address0;
    end else begin
        fragment_x_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_305 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        fragment_x_V_ce0 = grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_x_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_x_V_ce0 = grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_x_V_ce0;
    end else begin
        fragment_x_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_x_V_we0 = grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_x_V_we0;
    end else begin
        fragment_x_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_305 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        fragment_y_V_address0 = grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_y_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_y_V_address0 = grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_y_V_address0;
    end else begin
        fragment_y_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_305 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        fragment_y_V_ce0 = grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_y_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_y_V_ce0 = grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_y_V_ce0;
    end else begin
        fragment_y_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_y_V_we0 = grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_y_V_we0;
    end else begin
        fragment_y_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_305 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        fragment_z_V_address0 = grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_z_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_z_V_address0 = grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_z_V_address0;
    end else begin
        fragment_z_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_305 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        fragment_z_V_ce0 = grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_fragment_z_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_z_V_ce0 = grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_z_V_ce0;
    end else begin
        fragment_z_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_z_V_we0 = grp_rasterization2_odd_Pipeline_RAST2_fu_86_fragment_z_V_we0;
    end else begin
        fragment_z_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((1'b0 == Input_1_V_TVALID) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == Input_1_V_TVALID))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (1'b1 == Input_1_V_TVALID))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((1'b0 == Input_1_V_TVALID) | (1'b1 == ap_block_state4_io) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_2_V_TREADY)) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_1_V_TREADY))) & (icmp_ln64_reg_305 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if ((~((1'b0 == Input_1_V_TVALID) | (1'b1 == ap_block_state4_io) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_2_V_TREADY)) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_1_V_TREADY))) & (icmp_ln64_reg_305 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_rasterization2_odd_Pipeline_RAST2_fu_86_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((1'b0 == Output_2_V_TREADY) | (1'b0 == Output_1_V_TREADY) | (1'b1 == ap_block_state6_io)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state1 = ((1'b0 == Input_1_V_TVALID) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state4 = ((1'b0 == Input_1_V_TVALID) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_2_V_TREADY)) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_1_V_TREADY)));
end

always @ (*) begin
    ap_block_state4_ignore_call12 = ((1'b0 == Input_1_V_TVALID) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_2_V_TREADY)) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_1_V_TREADY)));
end

always @ (*) begin
    ap_block_state4_io = (((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_2_V_TREADY)) | ((icmp_ln64_reg_305 == 1'd0) & (1'b0 == Output_1_V_TREADY)));
end

always @ (*) begin
    ap_block_state6 = ((1'b0 == Output_2_V_TREADY) | (1'b0 == Output_1_V_TREADY));
end

always @ (*) begin
    ap_block_state6_io = ((1'b0 == Output_2_V_TREADY) | (1'b0 == Output_1_V_TREADY));
end

always @ (*) begin
    ap_block_state8_on_subcall_done = ((icmp_ln64_reg_305 == 1'd1) & (grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_ap_done == 1'b0));
end

assign flag_V_fu_166_p1 = Input_1_V_TDATA[1:0];

assign grp_rasterization2_odd_Pipeline_RAST2_fu_86_ap_start = grp_rasterization2_odd_Pipeline_RAST2_fu_86_ap_start_reg;

assign grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_Output_1_V_TREADY = (ap_CS_fsm_state8 & Output_1_V_TREADY);

assign grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_Output_2_V_TREADY = (ap_CS_fsm_state8 & Output_2_V_TREADY);

assign grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_ap_start = grp_rasterization2_odd_Pipeline_VITIS_LOOP_101_1_fu_118_ap_start_reg;

assign icmp_ln64_fu_170_p2 = ((flag_V_fu_166_p1 == 2'd0) ? 1'b1 : 1'b0);

assign ret_22_fu_195_p2 = (tmp_4_cast_fu_189_p1 - tmp_1_cast_fu_192_p1);

assign ret_25_fu_208_p2 = (tmp_2_cast_fu_202_p1 - tmp_cast_fu_205_p1);

assign ret_28_fu_218_p2 = (tmp_6_cast_fu_215_p1 - tmp_4_cast_fu_189_p1);

assign ret_31_fu_228_p2 = (tmp_5_cast_fu_225_p1 - tmp_2_cast_fu_202_p1);

assign ret_34_fu_235_p2 = (tmp_1_cast_fu_192_p1 - tmp_6_cast_fu_215_p1);

assign ret_37_fu_242_p2 = (tmp_cast_fu_205_p1 - tmp_5_cast_fu_225_p1);

assign tmp_10_fu_180_p1 = Input_1_V_TDATA[15:0];

assign tmp_13_fu_184_p1 = Input_1_V_TDATA[7:0];

assign tmp_1_cast_fu_192_p1 = tmp_2_reg_293;

assign tmp_2_cast_fu_202_p1 = tmp_3_reg_299;

assign tmp_4_cast_fu_189_p1 = tmp_5_reg_309;

assign tmp_5_cast_fu_225_p1 = tmp_6_reg_315;

assign tmp_5_fu_176_p1 = Input_1_V_TDATA[7:0];

assign tmp_6_cast_fu_215_p1 = tmp_7_reg_321;

assign tmp_cast_fu_205_p1 = tmp_reg_287;

assign zext_ln217_1_fu_260_p1 = grp_rasterization2_odd_Pipeline_RAST2_fu_86_i_bot_V_out;

assign zext_ln217_fu_255_p1 = grp_rasterization2_odd_Pipeline_RAST2_fu_86_i_top_V_out;

endmodule //rasterization2_m_rasterization2_odd
