// Seed: 1660166668
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_9 = 0;
  wire [!  -1 'b0 : -1] id_4;
endmodule
module module_1 #(
    parameter id_19 = 32'd38
) (
    output tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    input tri id_3,
    output supply1 id_4,
    input supply1 id_5,
    output tri0 id_6,
    output wire id_7,
    output supply1 id_8,
    input wand id_9,
    output uwire id_10,
    output tri1 id_11,
    input tri1 id_12,
    input tri0 id_13,
    output supply1 id_14,
    input wor id_15,
    input tri id_16,
    output wand id_17,
    output tri1 id_18,
    input wor _id_19,
    output tri0 id_20,
    input uwire id_21,
    input wand id_22,
    output tri1 id_23,
    input wire id_24,
    output wor id_25
);
  wire [1 'b0 : 1] id_27;
  wire [-1 : id_19] id_28;
  wire id_29;
  logic id_30;
  logic id_31;
  module_0 modCall_1 (
      id_29,
      id_29,
      id_30
  );
  parameter id_32 = -1;
endmodule
