{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508552413978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508552413981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 22:20:13 2017 " "Processing started: Fri Oct 20 22:20:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508552413981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508552413981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508552413981 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1508552414328 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part3.v(97) " "Verilog HDL information at part3.v(97): always construct contains both blocking and non-blocking assignments" {  } { { "part3.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part3/part3.v" 97 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1508552423598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 4 4 " "Found 4 design units, including 4 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part3/part3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508552423600 ""} { "Info" "ISGN_ENTITY_NAME" "2 shiftReg_16b " "Found entity 2: shiftReg_16b" {  } { { "part3.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part3/part3.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508552423600 ""} { "Info" "ISGN_ENTITY_NAME" "3 rateDivider " "Found entity 3: rateDivider" {  } { { "part3.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part3/part3.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508552423600 ""} { "Info" "ISGN_ENTITY_NAME" "4 selCharacter " "Found entity 4: selCharacter" {  } { { "part3.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part3/part3.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508552423600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508552423600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508552423620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selCharacter selCharacter:sel0 " "Elaborating entity \"selCharacter\" for hierarchy \"selCharacter:sel0\"" {  } { { "part3.v" "sel0" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part3/part3.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508552423627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rateDivider rateDivider:rd0 " "Elaborating entity \"rateDivider\" for hierarchy \"rateDivider:rd0\"" {  } { { "part3.v" "rd0" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part3/part3.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508552423633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 part3.v(111) " "Verilog HDL assignment warning at part3.v(111): truncated value with size 32 to match size of target (26)" {  } { { "part3.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part3/part3.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508552423634 "|part3|rateDivider:rd0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftReg_16b shiftReg_16b:sr0 " "Elaborating entity \"shiftReg_16b\" for hierarchy \"shiftReg_16b:sr0\"" {  } { { "part3.v" "sr0" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part3/part3.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508552423640 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 part3.v(77) " "Verilog HDL assignment warning at part3.v(77): truncated value with size 32 to match size of target (1)" {  } { { "part3.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part3/part3.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508552423640 "|part3|shiftReg_16b:sr0"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "part3.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part3/part3.v" 58 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1508552424127 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1508552424127 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shiftReg_16b:sr0\|register_16b\[14\] shiftReg_16b:sr0\|register_16b\[14\]~_emulated shiftReg_16b:sr0\|register_16b\[14\]~1 " "Register \"shiftReg_16b:sr0\|register_16b\[14\]\" is converted into an equivalent circuit using register \"shiftReg_16b:sr0\|register_16b\[14\]~_emulated\" and latch \"shiftReg_16b:sr0\|register_16b\[14\]~1\"" {  } { { "part3.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part3/part3.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1508552424127 "|part3|shiftReg_16b:sr0|register_16b[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shiftReg_16b:sr0\|register_16b\[13\] shiftReg_16b:sr0\|register_16b\[13\]~_emulated shiftReg_16b:sr0\|register_16b\[13\]~5 " "Register \"shiftReg_16b:sr0\|register_16b\[13\]\" is converted into an equivalent circuit using register \"shiftReg_16b:sr0\|register_16b\[13\]~_emulated\" and latch \"shiftReg_16b:sr0\|register_16b\[13\]~5\"" {  } { { "part3.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part3/part3.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1508552424127 "|part3|shiftReg_16b:sr0|register_16b[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shiftReg_16b:sr0\|register_16b\[12\] shiftReg_16b:sr0\|register_16b\[12\]~_emulated shiftReg_16b:sr0\|register_16b\[12\]~9 " "Register \"shiftReg_16b:sr0\|register_16b\[12\]\" is converted into an equivalent circuit using register \"shiftReg_16b:sr0\|register_16b\[12\]~_emulated\" and latch \"shiftReg_16b:sr0\|register_16b\[12\]~9\"" {  } { { "part3.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part3/part3.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1508552424127 "|part3|shiftReg_16b:sr0|register_16b[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shiftReg_16b:sr0\|register_16b\[11\] shiftReg_16b:sr0\|register_16b\[11\]~_emulated shiftReg_16b:sr0\|register_16b\[13\]~5 " "Register \"shiftReg_16b:sr0\|register_16b\[11\]\" is converted into an equivalent circuit using register \"shiftReg_16b:sr0\|register_16b\[11\]~_emulated\" and latch \"shiftReg_16b:sr0\|register_16b\[13\]~5\"" {  } { { "part3.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part3/part3.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1508552424127 "|part3|shiftReg_16b:sr0|register_16b[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shiftReg_16b:sr0\|register_16b\[10\] shiftReg_16b:sr0\|register_16b\[10\]~_emulated shiftReg_16b:sr0\|register_16b\[10\]~15 " "Register \"shiftReg_16b:sr0\|register_16b\[10\]\" is converted into an equivalent circuit using register \"shiftReg_16b:sr0\|register_16b\[10\]~_emulated\" and latch \"shiftReg_16b:sr0\|register_16b\[10\]~15\"" {  } { { "part3.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part3/part3.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1508552424127 "|part3|shiftReg_16b:sr0|register_16b[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shiftReg_16b:sr0\|register_16b\[9\] shiftReg_16b:sr0\|register_16b\[9\]~_emulated shiftReg_16b:sr0\|register_16b\[9\]~19 " "Register \"shiftReg_16b:sr0\|register_16b\[9\]\" is converted into an equivalent circuit using register \"shiftReg_16b:sr0\|register_16b\[9\]~_emulated\" and latch \"shiftReg_16b:sr0\|register_16b\[9\]~19\"" {  } { { "part3.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part3/part3.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1508552424127 "|part3|shiftReg_16b:sr0|register_16b[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shiftReg_16b:sr0\|register_16b\[8\] shiftReg_16b:sr0\|register_16b\[8\]~_emulated shiftReg_16b:sr0\|register_16b\[8\]~23 " "Register \"shiftReg_16b:sr0\|register_16b\[8\]\" is converted into an equivalent circuit using register \"shiftReg_16b:sr0\|register_16b\[8\]~_emulated\" and latch \"shiftReg_16b:sr0\|register_16b\[8\]~23\"" {  } { { "part3.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part3/part3.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1508552424127 "|part3|shiftReg_16b:sr0|register_16b[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shiftReg_16b:sr0\|register_16b\[7\] shiftReg_16b:sr0\|register_16b\[7\]~_emulated shiftReg_16b:sr0\|register_16b\[7\]~27 " "Register \"shiftReg_16b:sr0\|register_16b\[7\]\" is converted into an equivalent circuit using register \"shiftReg_16b:sr0\|register_16b\[7\]~_emulated\" and latch \"shiftReg_16b:sr0\|register_16b\[7\]~27\"" {  } { { "part3.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part3/part3.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1508552424127 "|part3|shiftReg_16b:sr0|register_16b[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shiftReg_16b:sr0\|register_16b\[5\] shiftReg_16b:sr0\|register_16b\[5\]~_emulated shiftReg_16b:sr0\|register_16b\[8\]~23 " "Register \"shiftReg_16b:sr0\|register_16b\[5\]\" is converted into an equivalent circuit using register \"shiftReg_16b:sr0\|register_16b\[5\]~_emulated\" and latch \"shiftReg_16b:sr0\|register_16b\[8\]~23\"" {  } { { "part3.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part3/part3.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1508552424127 "|part3|shiftReg_16b:sr0|register_16b[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1508552424127 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1508552424241 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part3/output_files/part3.map.smsg " "Generated suppressed messages file D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part3/output_files/part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508552424467 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508552424555 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508552424555 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508552424583 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508552424583 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1508552424583 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508552424583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508552424595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 22:20:24 2017 " "Processing ended: Fri Oct 20 22:20:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508552424595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508552424595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508552424595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508552424595 ""}
