Microsemi Libero Software
Version: 11.9.2.1
Release: v11.9 SP2

Created a new design.
'BA_NAME' set to 'top_0_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'D:\FPGA\a3p1000_i2c\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
'DESDIR' set to 'D:/FPGA/a3p1000_i2c/designer/impl1'
'BA_DIR' set to 'D:/FPGA/a3p1000_i2c/designer/impl1'
'BA_NETLIST_ALSO' set to '1'
'EDNINFLAVOR' set to 'GENERIC'
'NETLIST_NAMING_STYLE' set to 'VERILOG'
'EXPORT_STATUS_REPORT' set to '1'
'EXPORT_STATUS_REPORT_FILENAME' set to 'top_0.rpt'
'AUDIT_NETLIST_FILE' set to '1'
'AUDIT_DCF_FILE' set to '1'
'AUDIT_PIN_FILE' set to '1'
'AUDIT_ADL_FILE' set to '1'

 Netlist Reading Time = 0.0 seconds
Imported the file:
   D:\FPGA\a3p1000_i2c\synthesis\top_0.edn

The Import command succeeded ( 00:00:02 )
Warning: Overwriting the existing file: ../../synthesis/top_0.v.
Wrote to the file: ..\..\synthesis\top_0.v

The Export command succeeded ( 00:00:02 )

The Execute Script command succeeded ( 00:00:06 )
Warning: The database was closed without a save, modifications are lost
Design closed.

