<html><body><samp><pre>
<!@TC:1661691428>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Sun Aug 28 15:57:08 2022

#Implementation: FLT3NEW_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1661691428> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1661691428> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1661691428> | Setting time resolution to ps
@N: : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:6:7:6:10:@N::@XP_MSG">TOP.vhd(6)</a><!@TM:1661691428> | Top entity is set to TOP.
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\vpp_vddq.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:6:7:6:10:@N:CD630:@XP_MSG">TOP.vhd(6)</a><!@TM:1661691428> | Synthesizing work.top.bdf_type.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:168:8:168:26:@W:CD638:@XP_MSG">TOP.vhd(168)</a><!@TM:1661691428> | Signal vccst_pwrgd_signal is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:172:8:172:30:@W:CD638:@XP_MSG">TOP.vhd(172)</a><!@TM:1661691428> | Signal delayed_vddq_ok_signal is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\pch_pwrok.vhd:5:7:5:22:@N:CD630:@XP_MSG">pch_pwrok.vhd(5)</a><!@TM:1661691428> | Synthesizing work.pch_pwrok_block.pch_pwrok_block_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\pch_pwrok.vhd:15:17:15:19:@N:CD234:@XP_MSG">pch_pwrok.vhd(15)</a><!@TM:1661691428> | Using user defined encoding for type state_type.
Post processing for work.pch_pwrok_block.pch_pwrok_block_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\all_sys_pwrgd.vhd:6:7:6:26:@N:CD630:@XP_MSG">all_sys_pwrgd.vhd(6)</a><!@TM:1661691428> | Synthesizing work.all_sys_pwrgd_block.sys_pwrgd_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\all_sys_pwrgd.vhd:20:17:20:19:@N:CD234:@XP_MSG">all_sys_pwrgd.vhd(20)</a><!@TM:1661691428> | Using user defined encoding for type state_type.
Post processing for work.all_sys_pwrgd_block.sys_pwrgd_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\vpp_vddq.vhd:16:7:16:21:@N:CD630:@XP_MSG">vpp_vddq.vhd(16)</a><!@TM:1661691428> | Synthesizing work.vpp_vddq_block.vpp_vddq_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\vpp_vddq.vhd:30:17:30:19:@N:CD234:@XP_MSG">vpp_vddq.vhd(30)</a><!@TM:1661691428> | Using user defined encoding for type state_type.
Post processing for work.vpp_vddq_block.vpp_vddq_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\PWRBTN.vhd:6:7:6:19:@N:CD630:@XP_MSG">PWRBTN.vhd(6)</a><!@TM:1661691428> | Synthesizing work.pwrbtn_block.pwrbtn_arch.
Post processing for work.pwrbtn_block.pwrbtn_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\rsmrst_pwrgd.vhd:13:7:13:25:@N:CD630:@XP_MSG">rsmrst_pwrgd.vhd(13)</a><!@TM:1661691428> | Synthesizing work.rsmrst_pwrgd_block.rsmrst_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\rsmrst_pwrgd.vhd:29:17:29:19:@N:CD234:@XP_MSG">rsmrst_pwrgd.vhd(29)</a><!@TM:1661691428> | Using user defined encoding for type state_type.
Post processing for work.rsmrst_pwrgd_block.rsmrst_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\primary_voltages_enabler.vhd:6:7:6:31:@N:CD630:@XP_MSG">primary_voltages_enabler.vhd(6)</a><!@TM:1661691428> | Synthesizing work.primary_voltages_enabler.rsmrst_arch.
Post processing for work.primary_voltages_enabler.rsmrst_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\dsw_pwrok.vhd:5:7:5:22:@N:CD630:@XP_MSG">dsw_pwrok.vhd(5)</a><!@TM:1661691428> | Synthesizing work.dsw_pwrok_block.dsw_pwrok_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\dsw_pwrok.vhd:13:17:13:19:@N:CD234:@XP_MSG">dsw_pwrok.vhd(13)</a><!@TM:1661691428> | Using user defined encoding for type state_type.
Post processing for work.dsw_pwrok_block.dsw_pwrok_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\counter.vhd:7:7:7:20:@N:CD630:@XP_MSG">counter.vhd(7)</a><!@TM:1661691428> | Synthesizing work.counter_block.counter_arch.
Post processing for work.counter_block.counter_arch
Post processing for work.top.bdf_type
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:53:2:53:11:@W:CL240:@XP_MSG">TOP.vhd(53)</a><!@TM:1661691428> | Signal V33A_EN_N is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:47:2:47:13:@W:CL240:@XP_MSG">TOP.vhd(47)</a><!@TM:1661691428> | Signal SYS_RESET_N is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:44:2:44:14:@W:CL240:@XP_MSG">TOP.vhd(44)</a><!@TM:1661691428> | Signal SMBUS_GPIO_6 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:43:2:43:14:@W:CL240:@XP_MSG">TOP.vhd(43)</a><!@TM:1661691428> | Signal SMBUS_GPIO_5 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:42:2:42:14:@W:CL240:@XP_MSG">TOP.vhd(42)</a><!@TM:1661691428> | Signal SMBUS_GPIO_4 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:41:2:41:14:@W:CL240:@XP_MSG">TOP.vhd(41)</a><!@TM:1661691428> | Signal SMBUS_GPIO_3 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:40:2:40:14:@W:CL240:@XP_MSG">TOP.vhd(40)</a><!@TM:1661691428> | Signal SMBUS_GPIO_2 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:39:2:39:14:@W:CL240:@XP_MSG">TOP.vhd(39)</a><!@TM:1661691428> | Signal SMBUS_GPIO_1 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:38:2:38:14:@W:CL240:@XP_MSG">TOP.vhd(38)</a><!@TM:1661691428> | Signal SMBUS_GPIO_0 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:35:2:35:19:@W:CL240:@XP_MSG">TOP.vhd(35)</a><!@TM:1661691428> | Signal PWRBTN_FPGA_LED_2 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:24:2:24:14:@W:CL240:@XP_MSG">TOP.vhd(24)</a><!@TM:1661691428> | Signal HDA_SDO_FPGA is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:22:2:22:17:@W:CL240:@XP_MSG">TOP.vhd(22)</a><!@TM:1661691428> | Signal GPIO_FPGA_M2E_1 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:17:2:17:16:@W:CL240:@XP_MSG">TOP.vhd(17)</a><!@TM:1661691428> | Signal FPGA_GPIO_OUT1 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:16:2:16:16:@W:CL240:@XP_MSG">TOP.vhd(16)</a><!@TM:1661691428> | Signal FPGA_GPIO_OUT0 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:13:2:13:19:@W:CL240:@XP_MSG">TOP.vhd(13)</a><!@TM:1661691428> | Signal EN_DS2_Yellow_LED is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:12:2:12:18:@W:CL240:@XP_MSG">TOP.vhd(12)</a><!@TM:1661691428> | Signal EN_DS2_Green_LED is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:8:2:8:7:@W:CL240:@XP_MSG">TOP.vhd(8)</a><!@TM:1661691428> | Signal CDONE is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\dsw_pwrok.vhd:26:2:26:4:@N:CL201:@XP_MSG">dsw_pwrok.vhd(26)</a><!@TM:1661691428> | Trying to extract state machine for register curr_state.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\dsw_pwrok.vhd:7:2:7:11:@N:CL159:@XP_MSG">dsw_pwrok.vhd(7)</a><!@TM:1661691428> | Input V33DSW_OK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\primary_voltages_enabler.vhd:8:1:8:11:@N:CL159:@XP_MSG">primary_voltages_enabler.vhd(8)</a><!@TM:1661691428> | Input clk_100Khz is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\rsmrst_pwrgd.vhd:52:2:52:4:@N:CL201:@XP_MSG">rsmrst_pwrgd.vhd(52)</a><!@TM:1661691428> | Trying to extract state machine for register curr_state.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\PWRBTN.vhd:8:2:8:12:@N:CL159:@XP_MSG">PWRBTN.vhd(8)</a><!@TM:1661691428> | Input clk_100Khz is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\vpp_vddq.vhd:49:2:49:4:@N:CL201:@XP_MSG">vpp_vddq.vhd(49)</a><!@TM:1661691428> | Trying to extract state machine for register curr_state.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\all_sys_pwrgd.vhd:39:4:39:6:@N:CL201:@XP_MSG">all_sys_pwrgd.vhd(39)</a><!@TM:1661691428> | Trying to extract state machine for register curr_state.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\pch_pwrok.vhd:31:3:31:5:@N:CL201:@XP_MSG">pch_pwrok.vhd(31)</a><!@TM:1661691428> | Trying to extract state machine for register curr_state.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:9:2:9:16:@N:CL159:@XP_MSG">TOP.vhd(9)</a><!@TM:1661691428> | Input CPU_C10_GATE_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:10:2:10:10:@N:CL159:@XP_MSG">TOP.vhd(10)</a><!@TM:1661691428> | Input CPUPWRGD is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:14:2:14:15:@N:CL159:@XP_MSG">TOP.vhd(14)</a><!@TM:1661691428> | Input FPGA_GPIO_IN0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:15:2:15:15:@N:CL159:@XP_MSG">TOP.vhd(15)</a><!@TM:1661691428> | Input FPGA_GPIO_IN1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:20:2:20:17:@N:CL159:@XP_MSG">TOP.vhd(20)</a><!@TM:1661691428> | Input FPGA_WD_TRIGGER is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:23:2:23:14:@N:CL159:@XP_MSG">TOP.vhd(23)</a><!@TM:1661691428> | Input H_THRMTRIP_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:29:2:29:11:@N:CL159:@XP_MSG">TOP.vhd(29)</a><!@TM:1661691428> | Input PLT_RST_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:30:2:30:14:@N:CL159:@XP_MSG">TOP.vhd(30)</a><!@TM:1661691428> | Input PMC_SLP_S0_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:31:2:31:14:@N:CL159:@XP_MSG">TOP.vhd(31)</a><!@TM:1661691428> | Input PMC_SLP_S5_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:32:2:32:14:@N:CL159:@XP_MSG">TOP.vhd(32)</a><!@TM:1661691428> | Input PMC_SLP_S3_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:34:2:34:16:@N:CL159:@XP_MSG">TOP.vhd(34)</a><!@TM:1661691428> | Input PMC_SLP_WLAN_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:45:2:45:13:@N:CL159:@XP_MSG">TOP.vhd(45)</a><!@TM:1661691428> | Input SUSACK_FPGA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:49:2:49:10:@N:CL159:@XP_MSG">TOP.vhd(49)</a><!@TM:1661691428> | Input TPM_GPIO is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:50:2:50:14:@N:CL159:@XP_MSG">TOP.vhd(50)</a><!@TM:1661691428> | Input V12_MAIN_MON is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:61:2:61:12:@N:CL159:@XP_MSG">TOP.vhd(61)</a><!@TM:1661691428> | Input VCCST_FPGA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FTL3\TOP.vhd:68:2:68:10:@N:CL159:@XP_MSG">TOP.vhd(68)</a><!@TM:1661691428> | Input VR_PGOOD is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 28 15:57:08 2022

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1661691428> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 28 15:57:08 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 28 15:57:08 2022

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1661691429> | Running in 64-bit mode 
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FLT3NEW\FLT3NEW_Implmnt\synwork\FLT3NEW_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 28 15:57:09 2022

###########################################################]
Pre-mapping Report

# Sun Aug 28 15:57:10 2022

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1661691430> | No constraint file specified. 
@L: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FLT3NEW\FLT3NEW_Implmnt\FLT3NEW_scck.rpt 
Printing clock  summary report in "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FLT3NEW\FLT3NEW_Implmnt\FLT3NEW_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1661691430> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1661691430> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                               Requested     Requested     Clock                           Clock                     Clock
Clock                               Frequency     Period        Type                            Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC                        1.0 MHz       1000.000      inferred                        Autoconstr_clkgroup_0     33   
counter_block|tmp_derived_clock     1.0 MHz       1000.000      derived (from TOP|FPGA_OSC)     Autoconstr_clkgroup_0     95   
===============================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\ftl3\counter.vhd:47:3:47:5:@W:MT529:@XP_MSG">counter.vhd(47)</a><!@TM:1661691430> | Found inferred clock TOP|FPGA_OSC which controls 33 sequential elements including COUNTER.counter[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1661691430> | Writing default property annotation file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FLT3NEW\FLT3NEW_Implmnt\FLT3NEW.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 28 15:57:10 2022

###########################################################]
Map & Optimize Report

# Sun Aug 28 15:57:10 2022

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1661691432> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1661691432> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1661691432> | Auto Constrain mode is enabled 
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\ftl3\counter.vhd:47:3:47:5:@W:FX1039:@XP_MSG">counter.vhd(47)</a><!@TM:1661691432> | User-specified initial value defined for instance COUNTER.counter[31:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\ftl3\counter.vhd:47:3:47:5:@W:FX1039:@XP_MSG">counter.vhd(47)</a><!@TM:1661691432> | User-specified initial value defined for instance COUNTER.tmp is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\ftl3\dsw_pwrok.vhd:26:2:26:4:@W:FX1039:@XP_MSG">dsw_pwrok.vhd(26)</a><!@TM:1661691432> | User-specified initial value defined for instance DSW_PWRGD.count[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\ftl3\dsw_pwrok.vhd:26:2:26:4:@W:FX1039:@XP_MSG">dsw_pwrok.vhd(26)</a><!@TM:1661691432> | User-specified initial value defined for instance DSW_PWRGD.curr_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\ftl3\rsmrst_pwrgd.vhd:52:2:52:4:@W:FX1039:@XP_MSG">rsmrst_pwrgd.vhd(52)</a><!@TM:1661691432> | User-specified initial value defined for instance RSMRST_PWRGD.count[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\ftl3\rsmrst_pwrgd.vhd:52:2:52:4:@W:FX1039:@XP_MSG">rsmrst_pwrgd.vhd(52)</a><!@TM:1661691432> | User-specified initial value defined for instance RSMRST_PWRGD.curr_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\ftl3\vpp_vddq.vhd:49:2:49:4:@W:FX1039:@XP_MSG">vpp_vddq.vhd(49)</a><!@TM:1661691432> | User-specified initial value defined for instance VPP_VDDQ.count[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\ftl3\vpp_vddq.vhd:49:2:49:4:@W:FX1039:@XP_MSG">vpp_vddq.vhd(49)</a><!@TM:1661691432> | User-specified initial value defined for instance VPP_VDDQ.curr_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\ftl3\vpp_vddq.vhd:49:2:49:4:@W:FX1039:@XP_MSG">vpp_vddq.vhd(49)</a><!@TM:1661691432> | User-specified initial value defined for instance VPP_VDDQ.delayed_vddq_pwrgd is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\ftl3\all_sys_pwrgd.vhd:39:4:39:6:@W:FX1039:@XP_MSG">all_sys_pwrgd.vhd(39)</a><!@TM:1661691432> | User-specified initial value defined for instance ALL_SYS_PWRGD.count[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\ftl3\all_sys_pwrgd.vhd:39:4:39:6:@W:FX1039:@XP_MSG">all_sys_pwrgd.vhd(39)</a><!@TM:1661691432> | User-specified initial value defined for instance ALL_SYS_PWRGD.curr_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\ftl3\pch_pwrok.vhd:31:3:31:5:@W:FX1039:@XP_MSG">pch_pwrok.vhd(31)</a><!@TM:1661691432> | User-specified initial value defined for instance PCH_PWRGD.count[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\ftl3\pch_pwrok.vhd:31:3:31:5:@W:FX1039:@XP_MSG">pch_pwrok.vhd(31)</a><!@TM:1661691432> | User-specified initial value defined for instance PCH_PWRGD.curr_state[1:0] is being ignored. </font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\ftl3\dsw_pwrok.vhd:26:2:26:4:@W:MO161:@XP_MSG">dsw_pwrok.vhd(26)</a><!@TM:1661691432> | Register bit curr_state[0] (in view view:work.dsw_pwrok_block(dsw_pwrok_arch)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\ftl3\dsw_pwrok.vhd:26:2:26:4:@W:MO129:@XP_MSG">dsw_pwrok.vhd(26)</a><!@TM:1661691432> | Sequential instance DSW_PWRGD.DSW_PWROK is reduced to a combinational gate by constant propagation.</font>

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		 175 /       109
   2		0h:00m:00s		    -2.28ns		 172 /       109
   3		0h:00m:00s		    -2.05ns		 172 /       109
   4		0h:00m:00s		    -2.05ns		 172 /       109

   5		0h:00m:00s		    -1.76ns		 173 /       109

   6		0h:00m:00s		    -1.76ns		 173 /       109
@N:<a href="@N:FX1016:@XP_HELP">FX1016</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\ftl3\top.vhd:18:2:18:10:@N:FX1016:@XP_MSG">top.vhd(18)</a><!@TM:1661691432> | SB_GB_IO inserted on the port FPGA_OSC.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1661691432> | Automatically generated clock counter_block|tmp_derived_clock is not used and is being removed 


@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 109 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
76 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance   
----------------------------------------------------------------------------------------------
<a href="@|S:FPGA_OSC_ibuf_gb_io@|E:PCH_PWRGD.count[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       FPGA_OSC_ibuf_gb_io     SB_GB_IO               109        PCH_PWRGD.count[0]
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FLT3NEW\FLT3NEW_Implmnt\synwork\FLT3NEW_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1661691432> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1661691432> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1661691432> | Writing EDF file: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FLT3NEW\FLT3NEW_Implmnt\FLT3NEW.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1661691432> | Found inferred clock TOP|FPGA_OSC with period 10.25ns. Please declare a user-defined clock on object "p:FPGA_OSC"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sun Aug 28 15:57:11 2022
#


Top view:               TOP
Requested Frequency:    97.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1661691432> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1661691432> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -1.809

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC       97.5 MHz      82.9 MHz      10.252        12.061        -1.809     inferred     Autoconstr_clkgroup_0
========================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC  TOP|FPGA_OSC  |  10.252      -1.809  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: TOP|FPGA_OSC</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                       Starting                                           Arrival           
Instance               Reference        Type       Pin     Net            Time        Slack 
                       Clock                                                                
--------------------------------------------------------------------------------------------
COUNTER.counter[0]     TOP|FPGA_OSC     SB_DFF     Q       counter[0]     0.796       -1.809
COUNTER.counter[2]     TOP|FPGA_OSC     SB_DFF     Q       counter[2]     0.796       -1.737
COUNTER.counter[3]     TOP|FPGA_OSC     SB_DFF     Q       counter[3]     0.796       -1.706
COUNTER.counter[4]     TOP|FPGA_OSC     SB_DFF     Q       counter[4]     0.796       -1.613
COUNTER.counter[1]     TOP|FPGA_OSC     SB_DFF     Q       counter[1]     0.796       -1.609
COUNTER.counter[5]     TOP|FPGA_OSC     SB_DFF     Q       counter[5]     0.796       -1.537
COUNTER.counter[6]     TOP|FPGA_OSC     SB_DFF     Q       counter[6]     0.796       -1.506
COUNTER.counter[7]     TOP|FPGA_OSC     SB_DFF     Q       counter[7]     0.796       -1.413
COUNTER.counter[8]     TOP|FPGA_OSC     SB_DFF     Q       counter[8]     0.796       -1.409
COUNTER.counter[9]     TOP|FPGA_OSC     SB_DFF     Q       counter[9]     0.796       -1.337
============================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                Starting                                                          Required           
Instance                        Reference        Type          Pin     Net                        Time         Slack 
                                Clock                                                                                
---------------------------------------------------------------------------------------------------------------------
RSMRST_PWRGD.count_esr[15]      TOP|FPGA_OSC     SB_DFFESR     E       G_0_0                      10.252       -1.809
PCH_PWRGD.count_esr[15]         TOP|FPGA_OSC     SB_DFFESR     E       G_0_4                      10.252       -1.809
VPP_VDDQ.count_esr[15]          TOP|FPGA_OSC     SB_DFFESR     E       G_0_2                      10.252       -1.737
ALL_SYS_PWRGD.count_esr[15]     TOP|FPGA_OSC     SB_DFFESR     E       G_0_3                      10.252       -1.613
COUNTER.counter[31]             TOP|FPGA_OSC     SB_DFF        D       counter_1[1]               10.097       -0.071
VPP_VDDQ.count[0]               TOP|FPGA_OSC     SB_DFFSR      D       count_en[0]                10.097       -0.035
ALL_SYS_PWRGD.count[0]          TOP|FPGA_OSC     SB_DFFSR      D       count_en[0]                10.097       -0.035
PCH_PWRGD.count[0]              TOP|FPGA_OSC     SB_DFFSR      D       count_en[0]                10.097       -0.035
RSMRST_PWRGD.count[0]           TOP|FPGA_OSC     SB_DFFSR      D       count_en[0]                10.097       -0.035
RSMRST_PWRGD.count[0]           TOP|FPGA_OSC     SB_DFFSR      R       curr_state_RNID5497[1]     10.097       -0.035
=====================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FLT3NEW\FLT3NEW_Implmnt\FLT3NEW.srr:srsfC:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\FLT3NEW\FLT3NEW_Implmnt\FLT3NEW.srs:fp:34177:38155:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.252
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.252

    - Propagation time:                      12.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.809

    Number of logic level(s):                12
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            PCH_PWRGD.count_esr[15] / E
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
COUNTER.counter[0]                   SB_DFF        Q        Out     0.796     0.796       -         
counter[0]                           Net           -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO          SB_LUT4       I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO          SB_LUT4       O        Out     0.661     3.056       -         
un4_counter_0_and                    Net           -        -       0.905     -           1         
COUNTER.un4_counter_0_c              SB_CARRY      I0       In      -         3.961       -         
COUNTER.un4_counter_0_c              SB_CARRY      CO       Out     0.380     4.341       -         
un4_counter_0                        Net           -        -       0.014     -           1         
COUNTER.un4_counter_1_c              SB_CARRY      CI       In      -         4.355       -         
COUNTER.un4_counter_1_c              SB_CARRY      CO       Out     0.186     4.541       -         
un4_counter_1                        Net           -        -       0.014     -           1         
COUNTER.un4_counter_2_c              SB_CARRY      CI       In      -         4.555       -         
COUNTER.un4_counter_2_c              SB_CARRY      CO       Out     0.186     4.741       -         
un4_counter_2                        Net           -        -       0.014     -           1         
COUNTER.un4_counter_3_c              SB_CARRY      CI       In      -         4.755       -         
COUNTER.un4_counter_3_c              SB_CARRY      CO       Out     0.186     4.941       -         
un4_counter_3                        Net           -        -       0.014     -           1         
COUNTER.un4_counter_4_c              SB_CARRY      CI       In      -         4.955       -         
COUNTER.un4_counter_4_c              SB_CARRY      CO       Out     0.186     5.141       -         
un4_counter_4                        Net           -        -       0.014     -           1         
COUNTER.un4_counter_5_c              SB_CARRY      CI       In      -         5.155       -         
COUNTER.un4_counter_5_c              SB_CARRY      CO       Out     0.186     5.341       -         
un4_counter_5                        Net           -        -       0.014     -           1         
COUNTER.un4_counter_6_c              SB_CARRY      CI       In      -         5.355       -         
COUNTER.un4_counter_6_c              SB_CARRY      CO       Out     0.186     5.541       -         
un4_counter_6                        Net           -        -       0.014     -           1         
COUNTER.un4_counter_7_c              SB_CARRY      CI       In      -         5.555       -         
COUNTER.un4_counter_7_c              SB_CARRY      CO       Out     0.186     5.741       -         
un4_counter_7                        Net           -        -       0.386     -           13        
PCH_PWRGD.curr_state_RNIBS171[0]     SB_LUT4       I3       In      -         6.127       -         
PCH_PWRGD.curr_state_RNIBS171[0]     SB_LUT4       O        Out     0.465     6.592       -         
G_1_1                                Net           -        -       1.371     -           1         
PCH_PWRGD.curr_state_RNI0U9P4[1]     SB_LUT4       I0       In      -         7.963       -         
PCH_PWRGD.curr_state_RNI0U9P4[1]     SB_LUT4       O        Out     0.661     8.624       -         
curr_state_RNI0U9P4[1]               Net           -        -       1.371     -           17        
PCH_PWRGD.count_esr_RNO_0[15]        SB_LUT4       I2       In      -         9.995       -         
PCH_PWRGD.count_esr_RNO_0[15]        SB_LUT4       O        Out     0.558     10.554      -         
G_0_4                                Net           -        -       1.507     -           1         
PCH_PWRGD.count_esr[15]              SB_DFFESR     E        In      -         12.061      -         
====================================================================================================
Total path delay (propagation time + setup) of 12.061 is 4.824(40.0%) logic and 7.237(60.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.252
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.252

    - Propagation time:                      12.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.809

    Number of logic level(s):                12
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            RSMRST_PWRGD.count_esr[15] / E
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                    Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                      SB_DFF        Q        Out     0.796     0.796       -         
counter[0]                              Net           -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO             SB_LUT4       I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO             SB_LUT4       O        Out     0.661     3.056       -         
un4_counter_0_and                       Net           -        -       0.905     -           1         
COUNTER.un4_counter_0_c                 SB_CARRY      I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                 SB_CARRY      CO       Out     0.380     4.341       -         
un4_counter_0                           Net           -        -       0.014     -           1         
COUNTER.un4_counter_1_c                 SB_CARRY      CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                 SB_CARRY      CO       Out     0.186     4.541       -         
un4_counter_1                           Net           -        -       0.014     -           1         
COUNTER.un4_counter_2_c                 SB_CARRY      CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                 SB_CARRY      CO       Out     0.186     4.741       -         
un4_counter_2                           Net           -        -       0.014     -           1         
COUNTER.un4_counter_3_c                 SB_CARRY      CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                 SB_CARRY      CO       Out     0.186     4.941       -         
un4_counter_3                           Net           -        -       0.014     -           1         
COUNTER.un4_counter_4_c                 SB_CARRY      CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                 SB_CARRY      CO       Out     0.186     5.141       -         
un4_counter_4                           Net           -        -       0.014     -           1         
COUNTER.un4_counter_5_c                 SB_CARRY      CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                 SB_CARRY      CO       Out     0.186     5.341       -         
un4_counter_5                           Net           -        -       0.014     -           1         
COUNTER.un4_counter_6_c                 SB_CARRY      CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                 SB_CARRY      CO       Out     0.186     5.541       -         
un4_counter_6                           Net           -        -       0.014     -           1         
COUNTER.un4_counter_7_c                 SB_CARRY      CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                 SB_CARRY      CO       Out     0.186     5.741       -         
un4_counter_7                           Net           -        -       0.386     -           13        
RSMRST_PWRGD.curr_state_RNIR5E01[0]     SB_LUT4       I3       In      -         6.127       -         
RSMRST_PWRGD.curr_state_RNIR5E01[0]     SB_LUT4       O        Out     0.465     6.592       -         
G_1                                     Net           -        -       1.371     -           1         
RSMRST_PWRGD.curr_state_RNID5497[1]     SB_LUT4       I0       In      -         7.963       -         
RSMRST_PWRGD.curr_state_RNID5497[1]     SB_LUT4       O        Out     0.661     8.624       -         
curr_state_RNID5497[1]                  Net           -        -       1.371     -           17        
RSMRST_PWRGD.count_esr_RNO_0[15]        SB_LUT4       I2       In      -         9.995       -         
RSMRST_PWRGD.count_esr_RNO_0[15]        SB_LUT4       O        Out     0.558     10.554      -         
G_0_0                                   Net           -        -       1.507     -           1         
RSMRST_PWRGD.count_esr[15]              SB_DFFESR     E        In      -         12.061      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.061 is 4.824(40.0%) logic and 7.237(60.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.252
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.252

    - Propagation time:                      11.988
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.737

    Number of logic level(s):                12
    Starting point:                          COUNTER.counter[2] / Q
    Ending point:                            PCH_PWRGD.count_esr[15] / E
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
COUNTER.counter[2]                   SB_DFF        Q        Out     0.796     0.796       -         
counter[2]                           Net           -        -       1.599     -           3         
COUNTER.un4_counter_0_c_RNO          SB_LUT4       I1       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO          SB_LUT4       O        Out     0.589     2.984       -         
un4_counter_0_and                    Net           -        -       0.905     -           1         
COUNTER.un4_counter_0_c              SB_CARRY      I0       In      -         3.889       -         
COUNTER.un4_counter_0_c              SB_CARRY      CO       Out     0.380     4.269       -         
un4_counter_0                        Net           -        -       0.014     -           1         
COUNTER.un4_counter_1_c              SB_CARRY      CI       In      -         4.283       -         
COUNTER.un4_counter_1_c              SB_CARRY      CO       Out     0.186     4.469       -         
un4_counter_1                        Net           -        -       0.014     -           1         
COUNTER.un4_counter_2_c              SB_CARRY      CI       In      -         4.483       -         
COUNTER.un4_counter_2_c              SB_CARRY      CO       Out     0.186     4.669       -         
un4_counter_2                        Net           -        -       0.014     -           1         
COUNTER.un4_counter_3_c              SB_CARRY      CI       In      -         4.683       -         
COUNTER.un4_counter_3_c              SB_CARRY      CO       Out     0.186     4.869       -         
un4_counter_3                        Net           -        -       0.014     -           1         
COUNTER.un4_counter_4_c              SB_CARRY      CI       In      -         4.883       -         
COUNTER.un4_counter_4_c              SB_CARRY      CO       Out     0.186     5.069       -         
un4_counter_4                        Net           -        -       0.014     -           1         
COUNTER.un4_counter_5_c              SB_CARRY      CI       In      -         5.083       -         
COUNTER.un4_counter_5_c              SB_CARRY      CO       Out     0.186     5.269       -         
un4_counter_5                        Net           -        -       0.014     -           1         
COUNTER.un4_counter_6_c              SB_CARRY      CI       In      -         5.283       -         
COUNTER.un4_counter_6_c              SB_CARRY      CO       Out     0.186     5.469       -         
un4_counter_6                        Net           -        -       0.014     -           1         
COUNTER.un4_counter_7_c              SB_CARRY      CI       In      -         5.483       -         
COUNTER.un4_counter_7_c              SB_CARRY      CO       Out     0.186     5.669       -         
un4_counter_7                        Net           -        -       0.386     -           13        
PCH_PWRGD.curr_state_RNIBS171[0]     SB_LUT4       I3       In      -         6.055       -         
PCH_PWRGD.curr_state_RNIBS171[0]     SB_LUT4       O        Out     0.465     6.520       -         
G_1_1                                Net           -        -       1.371     -           1         
PCH_PWRGD.curr_state_RNI0U9P4[1]     SB_LUT4       I0       In      -         7.891       -         
PCH_PWRGD.curr_state_RNI0U9P4[1]     SB_LUT4       O        Out     0.661     8.552       -         
curr_state_RNI0U9P4[1]               Net           -        -       1.371     -           17        
PCH_PWRGD.count_esr_RNO_0[15]        SB_LUT4       I2       In      -         9.923       -         
PCH_PWRGD.count_esr_RNO_0[15]        SB_LUT4       O        Out     0.558     10.481      -         
G_0_4                                Net           -        -       1.507     -           1         
PCH_PWRGD.count_esr[15]              SB_DFFESR     E        In      -         11.988      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.988 is 4.751(39.6%) logic and 7.237(60.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.252
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.252

    - Propagation time:                      11.988
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.737

    Number of logic level(s):                12
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            VPP_VDDQ.count_esr[15] / E
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
COUNTER.counter[0]               SB_DFF        Q        Out     0.796     0.796       -         
counter[0]                       Net           -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO      SB_LUT4       I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO      SB_LUT4       O        Out     0.661     3.056       -         
un4_counter_0_and                Net           -        -       0.905     -           1         
COUNTER.un4_counter_0_c          SB_CARRY      I0       In      -         3.961       -         
COUNTER.un4_counter_0_c          SB_CARRY      CO       Out     0.380     4.341       -         
un4_counter_0                    Net           -        -       0.014     -           1         
COUNTER.un4_counter_1_c          SB_CARRY      CI       In      -         4.355       -         
COUNTER.un4_counter_1_c          SB_CARRY      CO       Out     0.186     4.541       -         
un4_counter_1                    Net           -        -       0.014     -           1         
COUNTER.un4_counter_2_c          SB_CARRY      CI       In      -         4.555       -         
COUNTER.un4_counter_2_c          SB_CARRY      CO       Out     0.186     4.741       -         
un4_counter_2                    Net           -        -       0.014     -           1         
COUNTER.un4_counter_3_c          SB_CARRY      CI       In      -         4.755       -         
COUNTER.un4_counter_3_c          SB_CARRY      CO       Out     0.186     4.941       -         
un4_counter_3                    Net           -        -       0.014     -           1         
COUNTER.un4_counter_4_c          SB_CARRY      CI       In      -         4.955       -         
COUNTER.un4_counter_4_c          SB_CARRY      CO       Out     0.186     5.141       -         
un4_counter_4                    Net           -        -       0.014     -           1         
COUNTER.un4_counter_5_c          SB_CARRY      CI       In      -         5.155       -         
COUNTER.un4_counter_5_c          SB_CARRY      CO       Out     0.186     5.341       -         
un4_counter_5                    Net           -        -       0.014     -           1         
COUNTER.un4_counter_6_c          SB_CARRY      CI       In      -         5.355       -         
COUNTER.un4_counter_6_c          SB_CARRY      CO       Out     0.186     5.541       -         
un4_counter_6                    Net           -        -       0.014     -           1         
COUNTER.un4_counter_7_c          SB_CARRY      CI       In      -         5.555       -         
COUNTER.un4_counter_7_c          SB_CARRY      CO       Out     0.186     5.741       -         
un4_counter_7                    Net           -        -       0.386     -           13        
COUNTER.tmp_RNIRH3P_0            SB_LUT4       I3       In      -         6.127       -         
COUNTER.tmp_RNIRH3P_0            SB_LUT4       O        Out     0.465     6.592       -         
tmp_RNIRH3P_0                    Net           -        -       1.371     -           1         
COUNTER.tmp_RNI0LMU8             SB_LUT4       I1       In      -         7.963       -         
COUNTER.tmp_RNI0LMU8             SB_LUT4       O        Out     0.589     8.552       -         
tmp_RNI0LMU8                     Net           -        -       1.371     -           17        
VPP_VDDQ.count_esr_RNO_0[15]     SB_LUT4       I2       In      -         9.923       -         
VPP_VDDQ.count_esr_RNO_0[15]     SB_LUT4       O        Out     0.558     10.481      -         
G_0_2                            Net           -        -       1.507     -           1         
VPP_VDDQ.count_esr[15]           SB_DFFESR     E        In      -         11.988      -         
================================================================================================
Total path delay (propagation time + setup) of 11.988 is 4.751(39.6%) logic and 7.237(60.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.252
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.252

    - Propagation time:                      11.988
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.737

    Number of logic level(s):                12
    Starting point:                          COUNTER.counter[2] / Q
    Ending point:                            RSMRST_PWRGD.count_esr[15] / E
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                    Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
COUNTER.counter[2]                      SB_DFF        Q        Out     0.796     0.796       -         
counter[2]                              Net           -        -       1.599     -           3         
COUNTER.un4_counter_0_c_RNO             SB_LUT4       I1       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO             SB_LUT4       O        Out     0.589     2.984       -         
un4_counter_0_and                       Net           -        -       0.905     -           1         
COUNTER.un4_counter_0_c                 SB_CARRY      I0       In      -         3.889       -         
COUNTER.un4_counter_0_c                 SB_CARRY      CO       Out     0.380     4.269       -         
un4_counter_0                           Net           -        -       0.014     -           1         
COUNTER.un4_counter_1_c                 SB_CARRY      CI       In      -         4.283       -         
COUNTER.un4_counter_1_c                 SB_CARRY      CO       Out     0.186     4.469       -         
un4_counter_1                           Net           -        -       0.014     -           1         
COUNTER.un4_counter_2_c                 SB_CARRY      CI       In      -         4.483       -         
COUNTER.un4_counter_2_c                 SB_CARRY      CO       Out     0.186     4.669       -         
un4_counter_2                           Net           -        -       0.014     -           1         
COUNTER.un4_counter_3_c                 SB_CARRY      CI       In      -         4.683       -         
COUNTER.un4_counter_3_c                 SB_CARRY      CO       Out     0.186     4.869       -         
un4_counter_3                           Net           -        -       0.014     -           1         
COUNTER.un4_counter_4_c                 SB_CARRY      CI       In      -         4.883       -         
COUNTER.un4_counter_4_c                 SB_CARRY      CO       Out     0.186     5.069       -         
un4_counter_4                           Net           -        -       0.014     -           1         
COUNTER.un4_counter_5_c                 SB_CARRY      CI       In      -         5.083       -         
COUNTER.un4_counter_5_c                 SB_CARRY      CO       Out     0.186     5.269       -         
un4_counter_5                           Net           -        -       0.014     -           1         
COUNTER.un4_counter_6_c                 SB_CARRY      CI       In      -         5.283       -         
COUNTER.un4_counter_6_c                 SB_CARRY      CO       Out     0.186     5.469       -         
un4_counter_6                           Net           -        -       0.014     -           1         
COUNTER.un4_counter_7_c                 SB_CARRY      CI       In      -         5.483       -         
COUNTER.un4_counter_7_c                 SB_CARRY      CO       Out     0.186     5.669       -         
un4_counter_7                           Net           -        -       0.386     -           13        
RSMRST_PWRGD.curr_state_RNIR5E01[0]     SB_LUT4       I3       In      -         6.055       -         
RSMRST_PWRGD.curr_state_RNIR5E01[0]     SB_LUT4       O        Out     0.465     6.520       -         
G_1                                     Net           -        -       1.371     -           1         
RSMRST_PWRGD.curr_state_RNID5497[1]     SB_LUT4       I0       In      -         7.891       -         
RSMRST_PWRGD.curr_state_RNID5497[1]     SB_LUT4       O        Out     0.661     8.552       -         
curr_state_RNID5497[1]                  Net           -        -       1.371     -           17        
RSMRST_PWRGD.count_esr_RNO_0[15]        SB_LUT4       I2       In      -         9.923       -         
RSMRST_PWRGD.count_esr_RNO_0[15]        SB_LUT4       O        Out     0.558     10.481      -         
G_0_0                                   Net           -        -       1.507     -           1         
RSMRST_PWRGD.count_esr[15]              SB_DFFESR     E        In      -         11.988      -         
=======================================================================================================
Total path delay (propagation time + setup) of 11.988 is 4.751(39.6%) logic and 7.237(60.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report for TOP </a>

Mapping to part: ice40lp1kqn84
Cell usage:
GND             5 uses
SB_CARRY        98 uses
SB_DFF          34 uses
SB_DFFE         11 uses
SB_DFFESR       4 uses
SB_DFFSR        60 uses
VCC             5 uses
SB_LUT4         171 uses

I/O ports: 62
I/O primitives: 45
SB_GB_IO       1 use
SB_IO          44 uses

I/O Register bits:                  0
Register bits not including I/Os:   109 (8%)
Total load per clock:
   TOP|FPGA_OSC: 1

@S |Mapping Summary:
Total  LUTs: 171 (13%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 171 = 171 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 28 15:57:12 2022

###########################################################]

</pre></samp></body></html>
