{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574230264535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574230264542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 15:11:04 2019 " "Processing started: Wed Nov 20 15:11:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574230264542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230264542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off D9_SOC -c D9_SOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off D9_SOC -c D9_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230264542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574230265360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574230265360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/common/register.v 6 6 " "Found 6 design units, including 6 entities, in source file /verilog/common/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574230275658 ""} { "Info" "ISGN_ENTITY_NAME" "2 LatchN " "Found entity 2: LatchN" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574230275658 ""} { "Info" "ISGN_ENTITY_NAME" "3 LatchN_gate " "Found entity 3: LatchN_gate" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574230275658 ""} { "Info" "ISGN_ENTITY_NAME" "4 SyncRegN " "Found entity 4: SyncRegN" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574230275658 ""} { "Info" "ISGN_ENTITY_NAME" "5 PipeRegS " "Found entity 5: PipeRegS" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574230275658 ""} { "Info" "ISGN_ENTITY_NAME" "6 PipeReg " "Found entity 6: PipeReg" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574230275658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart/uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574230275658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart/uart_rx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574230275666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275666 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_dp.v(58) " "Verilog HDL warning at uart_b_dp.v(58): extended using \"x\" or \"z\"" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275667 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_dp.v(61) " "Verilog HDL warning at uart_b_dp.v(61): extended using \"x\" or \"z\"" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275667 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_dp.v(63) " "Verilog HDL warning at uart_b_dp.v(63): extended using \"x\" or \"z\"" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_b_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_b_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_b_dp " "Found entity 1: uart_b_dp" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574230275668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275668 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_cp.v(19) " "Verilog HDL warning at uart_b_cp.v(19): extended using \"x\" or \"z\"" {  } { { "uart/uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_cp.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275669 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_cp.v(21) " "Verilog HDL warning at uart_b_cp.v(21): extended using \"x\" or \"z\"" {  } { { "uart/uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_cp.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_b_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_b_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_b_cp " "Found entity 1: uart_b_cp" {  } { { "uart/uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574230275670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275670 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_dp.v(16) " "Verilog HDL warning at tx_dp.v(16): extended using \"x\" or \"z\"" {  } { { "uart/tx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_dp.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275671 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_dp.v(18) " "Verilog HDL warning at tx_dp.v(18): extended using \"x\" or \"z\"" {  } { { "uart/tx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_dp.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/tx_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/tx_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_dp " "Found entity 1: tx_dp" {  } { { "uart/tx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574230275671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275671 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_cp.v(23) " "Verilog HDL warning at tx_cp.v(23): extended using \"x\" or \"z\"" {  } { { "uart/tx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_cp.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275672 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_cp.v(25) " "Verilog HDL warning at tx_cp.v(25): extended using \"x\" or \"z\"" {  } { { "uart/tx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_cp.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275672 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_cp.v(27) " "Verilog HDL warning at tx_cp.v(27): extended using \"x\" or \"z\"" {  } { { "uart/tx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_cp.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275672 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_cp.v(29) " "Verilog HDL warning at tx_cp.v(29): extended using \"x\" or \"z\"" {  } { { "uart/tx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_cp.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/tx_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/tx_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_cp " "Found entity 1: tx_cp" {  } { { "uart/tx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574230275673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275673 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_dp.v(25) " "Verilog HDL warning at rx_dp.v(25): extended using \"x\" or \"z\"" {  } { { "uart/rx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_dp.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275674 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_dp.v(27) " "Verilog HDL warning at rx_dp.v(27): extended using \"x\" or \"z\"" {  } { { "uart/rx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_dp.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275674 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_dp.v(29) " "Verilog HDL warning at rx_dp.v(29): extended using \"x\" or \"z\"" {  } { { "uart/rx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_dp.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275674 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rx_dp.v(23) " "Verilog HDL information at rx_dp.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "uart/rx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_dp.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574230275675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/rx_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/rx_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_dp " "Found entity 1: rx_dp" {  } { { "uart/rx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574230275675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275675 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_cp.v(22) " "Verilog HDL warning at rx_cp.v(22): extended using \"x\" or \"z\"" {  } { { "uart/rx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_cp.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275676 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_cp.v(24) " "Verilog HDL warning at rx_cp.v(24): extended using \"x\" or \"z\"" {  } { { "uart/rx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_cp.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275676 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_cp.v(26) " "Verilog HDL warning at rx_cp.v(26): extended using \"x\" or \"z\"" {  } { { "uart/rx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_cp.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275676 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_cp.v(28) " "Verilog HDL warning at rx_cp.v(28): extended using \"x\" or \"z\"" {  } { { "uart/rx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_cp.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/rx_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/rx_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_cp " "Found entity 1: rx_cp" {  } { { "uart/rx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574230275677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_counter " "Found entity 1: baud_counter" {  } { { "uart/baud_counter.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/baud_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574230275678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d9_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file d9_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 D9_SOC " "Found entity 1: D9_SOC" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574230275680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_tx.v(37) " "Verilog HDL warning at sg_uart_tx.v(37): extended using \"x\" or \"z\"" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_tx.v(41) " "Verilog HDL warning at sg_uart_tx.v(41): extended using \"x\" or \"z\"" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_tx.v(45) " "Verilog HDL warning at sg_uart_tx.v(45): extended using \"x\" or \"z\"" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_tx.v(49) " "Verilog HDL warning at sg_uart_tx.v(49): extended using \"x\" or \"z\"" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_sim/sg_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_sim/sg_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_uart_tx " "Found entity 1: sg_uart_tx" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574230275683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_rx.v(45) " "Verilog HDL warning at sg_uart_rx.v(45): extended using \"x\" or \"z\"" {  } { { "rtl_sim/sg_uart_rx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_rx.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_rx.v(49) " "Verilog HDL warning at sg_uart_rx.v(49): extended using \"x\" or \"z\"" {  } { { "rtl_sim/sg_uart_rx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_rx.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_rx.v(53) " "Verilog HDL warning at sg_uart_rx.v(53): extended using \"x\" or \"z\"" {  } { { "rtl_sim/sg_uart_rx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_rx.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_rx.v(58) " "Verilog HDL warning at sg_uart_rx.v(58): extended using \"x\" or \"z\"" {  } { { "rtl_sim/sg_uart_rx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_rx.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574230275685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_sim/sg_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_sim/sg_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_uart_rx " "Found entity 1: sg_uart_rx" {  } { { "rtl_sim/sg_uart_rx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574230275685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/cmsdk_apb_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/cmsdk_apb_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_uart " "Found entity 1: cmsdk_apb_uart" {  } { { "uart/cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/cmsdk_apb_uart.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574230275686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "D9_SOC " "Elaborating entity \"D9_SOC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574230275713 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR D9_SOC.v(65) " "Output port \"DRAM_ADDR\" at D9_SOC.v(65) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275714 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA D9_SOC.v(66) " "Output port \"DRAM_BA\" at D9_SOC.v(66) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 D9_SOC.v(90) " "Output port \"HEX0\" at D9_SOC.v(90) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 D9_SOC.v(93) " "Output port \"HEX1\" at D9_SOC.v(93) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 D9_SOC.v(96) " "Output port \"HEX2\" at D9_SOC.v(96) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 D9_SOC.v(99) " "Output port \"HEX3\" at D9_SOC.v(99) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 D9_SOC.v(102) " "Output port \"HEX4\" at D9_SOC.v(102) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 D9_SOC.v(105) " "Output port \"HEX5\" at D9_SOC.v(105) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] D9_SOC.v(171) " "Output port \"LEDR\[9..2\]\" at D9_SOC.v(171) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B D9_SOC.v(190) " "Output port \"VGA_B\" at D9_SOC.v(190) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G D9_SOC.v(193) " "Output port \"VGA_G\" at D9_SOC.v(193) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R D9_SOC.v(195) " "Output port \"VGA_R\" at D9_SOC.v(195) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST D9_SOC.v(39) " "Output port \"ADC_CONVST\" at D9_SOC.v(39) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN D9_SOC.v(40) " "Output port \"ADC_DIN\" at D9_SOC.v(40) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK D9_SOC.v(42) " "Output port \"ADC_SCLK\" at D9_SOC.v(42) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT D9_SOC.v(48) " "Output port \"AUD_DACDAT\" at D9_SOC.v(48) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK D9_SOC.v(50) " "Output port \"AUD_XCK\" at D9_SOC.v(50) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N D9_SOC.v(67) " "Output port \"DRAM_CAS_N\" at D9_SOC.v(67) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE D9_SOC.v(68) " "Output port \"DRAM_CKE\" at D9_SOC.v(68) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK D9_SOC.v(69) " "Output port \"DRAM_CLK\" at D9_SOC.v(69) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N D9_SOC.v(70) " "Output port \"DRAM_CS_N\" at D9_SOC.v(70) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM D9_SOC.v(72) " "Output port \"DRAM_LDQM\" at D9_SOC.v(72) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N D9_SOC.v(73) " "Output port \"DRAM_RAS_N\" at D9_SOC.v(73) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM D9_SOC.v(74) " "Output port \"DRAM_UDQM\" at D9_SOC.v(74) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N D9_SOC.v(75) " "Output port \"DRAM_WE_N\" at D9_SOC.v(75) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL D9_SOC.v(78) " "Output port \"FAN_CTRL\" at D9_SOC.v(78) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK D9_SOC.v(81) " "Output port \"FPGA_I2C_SCLK\" at D9_SOC.v(81) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD D9_SOC.v(165) " "Output port \"IRDA_TXD\" at D9_SOC.v(165) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N D9_SOC.v(186) " "Output port \"TD_RESET_N\" at D9_SOC.v(186) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 186 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N D9_SOC.v(191) " "Output port \"VGA_BLANK_N\" at D9_SOC.v(191) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK D9_SOC.v(192) " "Output port \"VGA_CLK\" at D9_SOC.v(192) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS D9_SOC.v(194) " "Output port \"VGA_HS\" at D9_SOC.v(194) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N D9_SOC.v(196) " "Output port \"VGA_SYNC_N\" at D9_SOC.v(196) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS D9_SOC.v(198) " "Output port \"VGA_VS\" at D9_SOC.v(198) has no driver" {  } { { "D9_SOC.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574230275715 "|D9_SOC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_uart cmsdk_apb_uart:uart0 " "Elaborating entity \"cmsdk_apb_uart\" for hierarchy \"cmsdk_apb_uart:uart0\"" {  } { { "D9_SOC.v" "uart0" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574230275716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_b_cp cmsdk_apb_uart:uart0\|uart_b_cp:uart_cp " "Elaborating entity \"uart_b_cp\" for hierarchy \"cmsdk_apb_uart:uart0\|uart_b_cp:uart_cp\"" {  } { { "uart/cmsdk_apb_uart.v" "uart_cp" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/cmsdk_apb_uart.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574230275716 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "uart_b_cp.v(29) " "Verilog HDL Case Statement warning at uart_b_cp.v(29): case item expression covers a value already covered by a previous case item" {  } { { "uart/uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_cp.v" 29 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1574230275717 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_cp:uart_cp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uart_b_cp.v(17) " "Verilog HDL Case Statement warning at uart_b_cp.v(17): incomplete case statement has no default case item" {  } { { "uart/uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_cp.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574230275717 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_cp:uart_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_tr uart_b_cp.v(17) " "Verilog HDL Always Construct warning at uart_b_cp.v(17): inferring latch(es) for variable \"sel_tr\", which holds its previous value in one or more paths through the always construct" {  } { { "uart/uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574230275717 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_cp:uart_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_ctrl uart_b_cp.v(17) " "Verilog HDL Always Construct warning at uart_b_cp.v(17): inferring latch(es) for variable \"sel_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "uart/uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574230275717 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_cp:uart_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_baud uart_b_cp.v(17) " "Verilog HDL Always Construct warning at uart_b_cp.v(17): inferring latch(es) for variable \"sel_baud\", which holds its previous value in one or more paths through the always construct" {  } { { "uart/uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574230275718 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_cp:uart_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ready uart_b_cp.v(17) " "Verilog HDL Always Construct warning at uart_b_cp.v(17): inferring latch(es) for variable \"ready\", which holds its previous value in one or more paths through the always construct" {  } { { "uart/uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574230275718 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_cp:uart_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ready uart_b_cp.v(17) " "Inferred latch for \"ready\" at uart_b_cp.v(17)" {  } { { "uart/uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275718 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_cp:uart_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_baud uart_b_cp.v(17) " "Inferred latch for \"sel_baud\" at uart_b_cp.v(17)" {  } { { "uart/uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275718 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_cp:uart_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_ctrl uart_b_cp.v(17) " "Inferred latch for \"sel_ctrl\" at uart_b_cp.v(17)" {  } { { "uart/uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275718 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_cp:uart_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_tr uart_b_cp.v(17) " "Inferred latch for \"sel_tr\" at uart_b_cp.v(17)" {  } { { "uart/uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275718 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_cp:uart_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_b_dp cmsdk_apb_uart:uart0\|uart_b_dp:uart_dp " "Elaborating entity \"uart_b_dp\" for hierarchy \"cmsdk_apb_uart:uart0\|uart_b_dp:uart_dp\"" {  } { { "uart/cmsdk_apb_uart.v" "uart_dp" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/cmsdk_apb_uart.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574230275718 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_in uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574230275719 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_t uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"sel_t\", which holds its previous value in one or more paths through the always construct" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574230275719 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_r uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"sel_r\", which holds its previous value in one or more paths through the always construct" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574230275719 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "din uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"din\", which holds its previous value in one or more paths through the always construct" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574230275719 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tr_ctrl uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"tr_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574230275719 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "baud uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"baud\", which holds its previous value in one or more paths through the always construct" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574230275719 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[0\] uart_b_dp.v(70) " "Inferred latch for \"tr_ctrl\[0\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275719 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[1\] uart_b_dp.v(70) " "Inferred latch for \"tr_ctrl\[1\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275719 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[2\] uart_b_dp.v(70) " "Inferred latch for \"tr_ctrl\[2\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[3\] uart_b_dp.v(70) " "Inferred latch for \"tr_ctrl\[3\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[4\] uart_b_dp.v(70) " "Inferred latch for \"tr_ctrl\[4\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[5\] uart_b_dp.v(70) " "Inferred latch for \"tr_ctrl\[5\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[6\] uart_b_dp.v(70) " "Inferred latch for \"tr_ctrl\[6\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_r uart_b_dp.v(70) " "Inferred latch for \"sel_r\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_t uart_b_dp.v(70) " "Inferred latch for \"sel_t\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[0\] uart_b_dp.v(70) " "Inferred latch for \"baud\[0\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[1\] uart_b_dp.v(70) " "Inferred latch for \"baud\[1\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[2\] uart_b_dp.v(70) " "Inferred latch for \"baud\[2\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[3\] uart_b_dp.v(70) " "Inferred latch for \"baud\[3\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[4\] uart_b_dp.v(70) " "Inferred latch for \"baud\[4\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[5\] uart_b_dp.v(70) " "Inferred latch for \"baud\[5\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[6\] uart_b_dp.v(70) " "Inferred latch for \"baud\[6\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[7\] uart_b_dp.v(70) " "Inferred latch for \"baud\[7\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[8\] uart_b_dp.v(70) " "Inferred latch for \"baud\[8\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[9\] uart_b_dp.v(70) " "Inferred latch for \"baud\[9\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[10\] uart_b_dp.v(70) " "Inferred latch for \"baud\[10\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[11\] uart_b_dp.v(70) " "Inferred latch for \"baud\[11\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[12\] uart_b_dp.v(70) " "Inferred latch for \"baud\[12\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[13\] uart_b_dp.v(70) " "Inferred latch for \"baud\[13\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[14\] uart_b_dp.v(70) " "Inferred latch for \"baud\[14\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[15\] uart_b_dp.v(70) " "Inferred latch for \"baud\[15\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[16\] uart_b_dp.v(70) " "Inferred latch for \"baud\[16\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[17\] uart_b_dp.v(70) " "Inferred latch for \"baud\[17\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[18\] uart_b_dp.v(70) " "Inferred latch for \"baud\[18\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[19\] uart_b_dp.v(70) " "Inferred latch for \"baud\[19\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[0\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[1\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[2\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[3\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[3\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[4\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[4\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[5\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[5\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[6\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[6\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[7\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[7\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[8\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[8\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[9\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[9\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[10\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[10\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[11\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[11\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[12\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[12\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[13\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[13\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[14\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[14\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[15\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[15\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275720 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[16\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[16\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[17\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[17\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[18\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[18\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[19\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[19\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[20\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[20\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[21\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[21\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[22\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[22\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[23\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[23\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[24\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[24\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[25\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[25\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[26\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[26\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[27\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[27\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[28\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[28\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[29\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[29\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[30\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[30\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[31\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[31\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[0\] uart_b_dp.v(70) " "Inferred latch for \"din\[0\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[1\] uart_b_dp.v(70) " "Inferred latch for \"din\[1\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[2\] uart_b_dp.v(70) " "Inferred latch for \"din\[2\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[3\] uart_b_dp.v(70) " "Inferred latch for \"din\[3\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[4\] uart_b_dp.v(70) " "Inferred latch for \"din\[4\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[5\] uart_b_dp.v(70) " "Inferred latch for \"din\[5\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[6\] uart_b_dp.v(70) " "Inferred latch for \"din\[6\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[7\] uart_b_dp.v(70) " "Inferred latch for \"din\[7\]\" at uart_b_dp.v(70)" {  } { { "uart/uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx cmsdk_apb_uart:uart0\|uart_b_dp:uart_dp\|uart_tx:uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"cmsdk_apb_uart:uart0\|uart_b_dp:uart_dp\|uart_tx:uart_tx\"" {  } { { "uart/uart_b_dp.v" "uart_tx" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574230275721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_cp cmsdk_apb_uart:uart0\|uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp " "Elaborating entity \"tx_cp\" for hierarchy \"cmsdk_apb_uart:uart0\|uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\"" {  } { { "uart/uart_tx.v" "tx_cp" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_tx.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574230275722 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tx_cp.v(21) " "Verilog HDL Case Statement warning at tx_cp.v(21): incomplete case statement has no default case item" {  } { { "uart/tx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_cp.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574230275723 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_en tx_cp.v(21) " "Verilog HDL Always Construct warning at tx_cp.v(21): inferring latch(es) for variable \"tx_en\", which holds its previous value in one or more paths through the always construct" {  } { { "uart/tx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_cp.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574230275723 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_cntn tx_cp.v(21) " "Verilog HDL Always Construct warning at tx_cp.v(21): inferring latch(es) for variable \"bit_cntn\", which holds its previous value in one or more paths through the always construct" {  } { { "uart/tx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_cp.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574230275723 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[0\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[0\]\" at tx_cp.v(21)" {  } { { "uart/tx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275723 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[1\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[1\]\" at tx_cp.v(21)" {  } { { "uart/tx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275723 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[2\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[2\]\" at tx_cp.v(21)" {  } { { "uart/tx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275723 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[3\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[3\]\" at tx_cp.v(21)" {  } { { "uart/tx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275723 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[4\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[4\]\" at tx_cp.v(21)" {  } { { "uart/tx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275723 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[5\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[5\]\" at tx_cp.v(21)" {  } { { "uart/tx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275723 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[6\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[6\]\" at tx_cp.v(21)" {  } { { "uart/tx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275723 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[7\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[7\]\" at tx_cp.v(21)" {  } { { "uart/tx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275723 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[8\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[8\]\" at tx_cp.v(21)" {  } { { "uart/tx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275724 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[9\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[9\]\" at tx_cp.v(21)" {  } { { "uart/tx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275724 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_en tx_cp.v(21) " "Inferred latch for \"tx_en\" at tx_cp.v(21)" {  } { { "uart/tx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275724 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_dp cmsdk_apb_uart:uart0\|uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_dp:tx_dp " "Elaborating entity \"tx_dp\" for hierarchy \"cmsdk_apb_uart:uart0\|uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_dp:tx_dp\"" {  } { { "uart/uart_tx.v" "tx_dp" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_tx.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574230275724 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tx_dp.v(14) " "Verilog HDL Case Statement warning at tx_dp.v(14): incomplete case statement has no default case item" {  } { { "uart/tx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_dp.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574230275725 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_dp:tx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_out tx_dp.v(14) " "Verilog HDL Always Construct warning at tx_dp.v(14): inferring latch(es) for variable \"tx_out\", which holds its previous value in one or more paths through the always construct" {  } { { "uart/tx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_dp.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574230275725 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_dp:tx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_out tx_dp.v(14) " "Inferred latch for \"tx_out\" at tx_dp.v(14)" {  } { { "uart/tx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_dp.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275725 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_dp:tx_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_counter cmsdk_apb_uart:uart0\|uart_b_dp:uart_dp\|uart_tx:uart_tx\|baud_counter:baud_counter " "Elaborating entity \"baud_counter\" for hierarchy \"cmsdk_apb_uart:uart0\|uart_b_dp:uart_dp\|uart_tx:uart_tx\|baud_counter:baud_counter\"" {  } { { "uart/uart_tx.v" "baud_counter" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_tx.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574230275725 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_baud baud_counter.v(14) " "Verilog HDL or VHDL warning at baud_counter.v(14): object \"valid_baud\" assigned a value but never read" {  } { { "uart/baud_counter.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/baud_counter.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574230275726 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_tx:uart_tx|baud_counter:baud_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg cmsdk_apb_uart:uart0\|uart_b_dp:uart_dp\|uart_tx:uart_tx\|PipeReg:bit_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"cmsdk_apb_uart:uart0\|uart_b_dp:uart_dp\|uart_tx:uart_tx\|PipeReg:bit_cnt\"" {  } { { "uart/uart_tx.v" "bit_cnt" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_tx.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574230275726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg cmsdk_apb_uart:uart0\|uart_b_dp:uart_dp\|uart_tx:uart_tx\|PipeReg:baud_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"cmsdk_apb_uart:uart0\|uart_b_dp:uart_dp\|uart_tx:uart_tx\|PipeReg:baud_cnt\"" {  } { { "uart/uart_tx.v" "baud_cnt" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_tx.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574230275826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx cmsdk_apb_uart:uart0\|uart_b_dp:uart_dp\|uart_rx:uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"cmsdk_apb_uart:uart0\|uart_b_dp:uart_dp\|uart_rx:uart_rx\"" {  } { { "uart/uart_b_dp.v" "uart_rx" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574230275834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_cp cmsdk_apb_uart:uart0\|uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp " "Elaborating entity \"rx_cp\" for hierarchy \"cmsdk_apb_uart:uart0\|uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\"" {  } { { "uart/uart_rx.v" "rx_cp" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_rx.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574230275835 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rx_cp.v(20) " "Verilog HDL Case Statement warning at rx_cp.v(20): incomplete case statement has no default case item" {  } { { "uart/rx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_cp.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574230275837 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_cntn rx_cp.v(20) " "Verilog HDL Always Construct warning at rx_cp.v(20): inferring latch(es) for variable \"bit_cntn\", which holds its previous value in one or more paths through the always construct" {  } { { "uart/rx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_cp.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574230275837 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[0\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[0\]\" at rx_cp.v(20)" {  } { { "uart/rx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275837 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[1\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[1\]\" at rx_cp.v(20)" {  } { { "uart/rx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275837 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[2\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[2\]\" at rx_cp.v(20)" {  } { { "uart/rx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275837 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[3\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[3\]\" at rx_cp.v(20)" {  } { { "uart/rx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275837 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[4\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[4\]\" at rx_cp.v(20)" {  } { { "uart/rx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275837 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[5\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[5\]\" at rx_cp.v(20)" {  } { { "uart/rx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275837 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[6\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[6\]\" at rx_cp.v(20)" {  } { { "uart/rx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275837 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[7\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[7\]\" at rx_cp.v(20)" {  } { { "uart/rx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275837 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[8\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[8\]\" at rx_cp.v(20)" {  } { { "uart/rx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275837 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[9\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[9\]\" at rx_cp.v(20)" {  } { { "uart/rx_cp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275837 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_dp cmsdk_apb_uart:uart0\|uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_dp:rx_dp " "Elaborating entity \"rx_dp\" for hierarchy \"cmsdk_apb_uart:uart0\|uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_dp:rx_dp\"" {  } { { "uart/uart_rx.v" "rx_dp" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_rx.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574230275839 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "rx_dp.v(27) " "Verilog HDL Casex/Casez warning at rx_dp.v(27): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "uart/rx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_dp.v" 27 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1574230275839 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(29) " "Verilog HDL Case Statement warning at rx_dp.v(29): case item expression covers a value already covered by a previous case item" {  } { { "uart/rx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_dp.v" 29 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1574230275839 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(31) " "Verilog HDL Case Statement warning at rx_dp.v(31): case item expression covers a value already covered by a previous case item" {  } { { "uart/rx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_dp.v" 31 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1574230275839 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(32) " "Verilog HDL Case Statement warning at rx_dp.v(32): case item expression covers a value already covered by a previous case item" {  } { { "uart/rx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_dp.v" 32 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1574230275839 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(33) " "Verilog HDL Case Statement warning at rx_dp.v(33): case item expression covers a value already covered by a previous case item" {  } { { "uart/rx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_dp.v" 33 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1574230275839 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(34) " "Verilog HDL Case Statement warning at rx_dp.v(34): case item expression covers a value already covered by a previous case item" {  } { { "uart/rx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_dp.v" 34 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1574230275839 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(35) " "Verilog HDL Case Statement warning at rx_dp.v(35): case item expression covers a value already covered by a previous case item" {  } { { "uart/rx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_dp.v" 35 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1574230275840 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(36) " "Verilog HDL Case Statement warning at rx_dp.v(36): case item expression covers a value already covered by a previous case item" {  } { { "uart/rx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_dp.v" 36 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1574230275840 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(37) " "Verilog HDL Case Statement warning at rx_dp.v(37): case item expression covers a value already covered by a previous case item" {  } { { "uart/rx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_dp.v" 37 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1574230275840 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(38) " "Verilog HDL Case Statement warning at rx_dp.v(38): case item expression covers a value already covered by a previous case item" {  } { { "uart/rx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_dp.v" 38 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1574230275840 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(39) " "Verilog HDL Case Statement warning at rx_dp.v(39): case item expression covers a value already covered by a previous case item" {  } { { "uart/rx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_dp.v" 39 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1574230275840 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "rx_dp.v(23) " "Verilog HDL warning at rx_dp.v(23): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "uart/rx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_dp.v" 23 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1574230275840 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rx_dp.v(23) " "Verilog HDL Case Statement warning at rx_dp.v(23): incomplete case statement has no default case item" {  } { { "uart/rx_dp.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_dp.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574230275840 "|D9_SOC|cmsdk_apb_uart:uart0|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sg_uart_tx sg_uart_tx:sg_uart_tx " "Elaborating entity \"sg_uart_tx\" for hierarchy \"sg_uart_tx:sg_uart_tx\"" {  } { { "D9_SOC.v" "sg_uart_tx" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574230275843 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sg_uart_tx.v(35) " "Verilog HDL Case Statement warning at sg_uart_tx.v(35): incomplete case statement has no default case item" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574230275843 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PADDR sg_uart_tx.v(35) " "Verilog HDL Always Construct warning at sg_uart_tx.v(35): inferring latch(es) for variable \"PADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574230275843 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PWRITE sg_uart_tx.v(35) " "Verilog HDL Always Construct warning at sg_uart_tx.v(35): inferring latch(es) for variable \"PWRITE\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574230275843 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PSEL sg_uart_tx.v(35) " "Verilog HDL Always Construct warning at sg_uart_tx.v(35): inferring latch(es) for variable \"PSEL\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PENABLE sg_uart_tx.v(35) " "Verilog HDL Always Construct warning at sg_uart_tx.v(35): inferring latch(es) for variable \"PENABLE\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PWDATA sg_uart_tx.v(35) " "Verilog HDL Always Construct warning at sg_uart_tx.v(35): inferring latch(es) for variable \"PWDATA\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "INDEX_INC sg_uart_tx.v(35) " "Verilog HDL Always Construct warning at sg_uart_tx.v(35): inferring latch(es) for variable \"INDEX_INC\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INDEX_INC sg_uart_tx.v(35) " "Inferred latch for \"INDEX_INC\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[0\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[0\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[1\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[1\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[2\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[2\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[3\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[3\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[4\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[4\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[5\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[5\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[6\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[6\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[7\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[7\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[8\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[8\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[9\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[9\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[10\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[10\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[11\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[11\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[12\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[12\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[13\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[13\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[14\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[14\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[15\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[15\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[16\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[16\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[17\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[17\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[18\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[18\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275845 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[19\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[19\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275846 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[20\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[20\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275846 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[21\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[21\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[22\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[22\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[23\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[23\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[24\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[24\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[25\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[25\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[26\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[26\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[27\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[27\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[28\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[28\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[29\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[29\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[30\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[30\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[31\] sg_uart_tx.v(35) " "Inferred latch for \"PWDATA\[31\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PENABLE sg_uart_tx.v(35) " "Inferred latch for \"PENABLE\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSEL sg_uart_tx.v(35) " "Inferred latch for \"PSEL\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWRITE sg_uart_tx.v(35) " "Inferred latch for \"PWRITE\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[2\] sg_uart_tx.v(35) " "Inferred latch for \"PADDR\[2\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[3\] sg_uart_tx.v(35) " "Inferred latch for \"PADDR\[3\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[4\] sg_uart_tx.v(35) " "Inferred latch for \"PADDR\[4\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[5\] sg_uart_tx.v(35) " "Inferred latch for \"PADDR\[5\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[6\] sg_uart_tx.v(35) " "Inferred latch for \"PADDR\[6\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[7\] sg_uart_tx.v(35) " "Inferred latch for \"PADDR\[7\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[8\] sg_uart_tx.v(35) " "Inferred latch for \"PADDR\[8\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[9\] sg_uart_tx.v(35) " "Inferred latch for \"PADDR\[9\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[10\] sg_uart_tx.v(35) " "Inferred latch for \"PADDR\[10\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[11\] sg_uart_tx.v(35) " "Inferred latch for \"PADDR\[11\]\" at sg_uart_tx.v(35)" {  } { { "rtl_sim/sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230275847 "|D9_SOC|sg_uart_tx:sg_uart_tx"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[1\] cmsdk_apb_uart:uart0\|PSEL " "Net \"SW\[1\]\", which fans out to \"cmsdk_apb_uart:uart0\|PSEL\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "sg_uart_tx:sg_uart_tx\|PSEL " "Net is fed by \"sg_uart_tx:sg_uart_tx\|PSEL\"" {  } { { "rtl_sim/sg_uart_tx.v" "PSEL" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574230275991 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[1\] " "Net is fed by \"SW\[1\]\"" {  } { { "D9_SOC.v" "SW\[1\]" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 180 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574230275991 ""}  } { { "D9_SOC.v" "SW\[1\]" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v" 180 -1 0 } } { "uart/cmsdk_apb_uart.v" "PSEL" { Text "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/cmsdk_apb_uart.v" 37 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574230275991 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574230275993 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/output_files/D9_SOC.map.smsg " "Generated suppressed messages file D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/output_files/D9_SOC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230276026 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 76 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574230276073 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 20 15:11:16 2019 " "Processing ended: Wed Nov 20 15:11:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574230276073 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574230276073 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574230276073 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574230276073 ""}
