Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Dec  9 17:45:58 2023
| Host         : DESKTOP-8NP5GKR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nexys_PIC_control_sets_placed.rpt
| Design       : nexys_PIC
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    91 |
|    Minimum number of control sets                        |    91 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    91 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    82 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |              50 |           20 |
| No           | Yes                   | No                     |              12 |            3 |
| Yes          | No                    | No                     |              49 |           21 |
| Yes          | No                    | Yes                    |             712 |          208 |
| Yes          | Yes                   | No                     |              64 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |                                                            Enable Signal                                                            |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  clk_20MHz/inst/clk_out1 |                                                                                                                                     |                                               |                2 |              3 |         1.50 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state[6]_i_1_n_0                                                                                     |                                               |                2 |              7 |         3.50 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_15[0]                                                                                    | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_22[0]                                                                                    | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_13[0]                                                                                    | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/RS232_PHY/Transmitter/E[0]                                                                                                      | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/RS232_PHY/Transmitter/word0                                                                                                     |                                               |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/Databus_tristate_oe[7]_i_2_n_0                                                                                          | UUT/DMA_PHY/Databus_tristate_oe[7]_i_1__0_n_0 |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg_n_0_[5]                                                                                    | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_0[0]                                                                                     | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/FSM_sequential_current_state_reg[1]_13                                                                                  |                                               |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/INS_reg0                                                                                                                |                                               |                4 |              8 |         2.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/TMP_reg0                                                                                                                |                                               |                6 |              8 |         1.33 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/PC_reg[7]_i_1_n_0                                                                                                       | BTNU_IBUF                                     |                4 |              8 |         2.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_31[0]                                                                                    | BTNU_IBUF                                     |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/FSM_sequential_current_state_reg[1]_9[0]                                                                                | BTNU_IBUF                                     |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/FSM_sequential_current_state_reg[1]_2[0]                                                                                | BTNU_IBUF                                     |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/INS_reg_reg[7]_2[0]                                                                                                     | BTNU_IBUF                                     |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/INS_reg_reg[7]_3[0]                                                                                                     | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/FSM_sequential_current_state_reg[1]_3[0]                                                                                | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/FSM_sequential_current_state_reg[1]_8[0]                                                                                | BTNU_IBUF                                     |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_9[0]                                                                                     | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/FSM_sequential_current_state_reg[1]_0[0]                                                                                | BTNU_IBUF                                     |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/FSM_sequential_current_state_reg[1]_1[0]                                                                                | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/FSM_sequential_current_state_reg[1]_10[0]                                                                               | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/INS_reg_reg[1]_0[0]                                                                                                     | BTNU_IBUF                                     |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/FSM_sequential_current_state_reg[1]_6[0]                                                                                | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/FSM_sequential_current_state_reg[1]_7[0]                                                                                | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/RS232_PHY/Receiver/E[0]                                                                                                         | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | BTNU_IBUF                                     |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/INS_reg_reg[2]_3[0]                                                                                                     | BTNU_IBUF                                     |                7 |              8 |         1.14 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/E[0]                                                                                                                    | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_16[0]                                                                                    | BTNU_IBUF                                     |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_29[0]                                                                                    | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_33[0]                                                                                    | BTNU_IBUF                                     |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_32[0]                                                                                    | BTNU_IBUF                                     |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_40[0]                                                                                    | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_1[0]                                                                                     | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_41[0]                                                                                    | BTNU_IBUF                                     |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_42[0]                                                                                    | BTNU_IBUF                                     |                4 |              8 |         2.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_48[0]                                                                                    | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_10[0]                                                                                    | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_4[0]                                                                                     | BTNU_IBUF                                     |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_39[0]                                                                                    | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_46[0]                                                                                    | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_38[0]                                                                                    | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_28[0]                                                                                    | BTNU_IBUF                                     |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_30[0]                                                                                    | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_37[0]                                                                                    | BTNU_IBUF                                     |                4 |              8 |         2.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_18[0]                                                                                    | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_47[0]                                                                                    | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_49[0]                                                                                    | BTNU_IBUF                                     |                4 |              8 |         2.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_5[0]                                                                                     | BTNU_IBUF                                     |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_50[0]                                                                                    | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_51[0]                                                                                    | BTNU_IBUF                                     |                4 |              8 |         2.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_6[0]                                                                                     | BTNU_IBUF                                     |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_7[0]                                                                                     | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_8[0]                                                                                     | BTNU_IBUF                                     |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_12[0]                                                                                    | BTNU_IBUF                                     |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_36[0]                                                                                    | BTNU_IBUF                                     |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_43[0]                                                                                    | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_44[0]                                                                                    | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_45[0]                                                                                    | BTNU_IBUF                                     |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_23[0]                                                                                    | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_3[0]                                                                                     | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_34[0]                                                                                    | BTNU_IBUF                                     |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_11[0]                                                                                    | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_19[0]                                                                                    | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_2[0]                                                                                     | BTNU_IBUF                                     |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_17[0]                                                                                    | BTNU_IBUF                                     |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_14[0]                                                                                    | BTNU_IBUF                                     |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_20[0]                                                                                    | BTNU_IBUF                                     |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/E[0]                                                                                                                    |                                               |                3 |              9 |         3.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/FSM_sequential_current_state_reg[1]_5[0]                                                                                | BTNU_IBUF                                     |                3 |              9 |         3.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/FSM_sequential_current_state_reg[1]_4[0]                                                                                | BTNU_IBUF                                     |                2 |              9 |         4.50 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/INS_reg_reg[7]_0[0]                                                                                                     |                                               |                4 |              9 |         2.25 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_26[0]                                                                                    | BTNU_IBUF                                     |                2 |              9 |         4.50 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_35[0]                                                                                    | BTNU_IBUF                                     |                2 |              9 |         4.50 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_24[0]                                                                                    | BTNU_IBUF                                     |                2 |              9 |         4.50 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_27[0]                                                                                    | BTNU_IBUF                                     |                3 |              9 |         3.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_21[0]                                                                                    | BTNU_IBUF                                     |                3 |              9 |         3.00 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_25[0]                                                                                    | BTNU_IBUF                                     |                2 |              9 |         4.50 |
|  clk_20MHz/inst/clk_out1 | UUT/CPU_PHY/contents_ram_reg_0_63_0_0_i_40_52                                                                                       |                                               |                4 |             16 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/RS232_PHY/Transmitter/data_count_0                                                                                              | BTNU_IBUF                                     |               10 |             32 |         3.20 |
|  clk_20MHz/inst/clk_out1 | UUT/RS232_PHY/Transmitter/pulse_width[0]_i_1_n_0                                                                                    | BTNU_IBUF                                     |                8 |             32 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/iterator[31]_i_2_n_0                                                                                                    | UUT/DMA_PHY/iterator[31]_i_1_n_0              |                8 |             32 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/RS232_PHY/Receiver/pulse_width                                                                                                  | BTNU_IBUF                                     |                9 |             32 |         3.56 |
|  clk_20MHz/inst/clk_out1 | UUT/RS232_PHY/Receiver/data_count                                                                                                   | BTNU_IBUF                                     |               20 |             32 |         1.60 |
|  clk_20MHz/inst/clk_out1 |                                                                                                                                     | BTNU_IBUF                                     |               23 |             62 |         2.70 |
+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


