IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.08        Core1: 42.65        
Core2: 27.02        Core3: 40.08        
Core4: 26.48        Core5: 43.79        
Core6: 26.33        Core7: 35.33        
Core8: 25.42        Core9: 23.11        
Core10: 25.61        Core11: 42.78        
Core12: 25.66        Core13: 49.28        
Core14: 26.10        Core15: 49.24        
Core16: 26.43        Core17: 39.02        
Core18: 25.91        Core19: 34.46        
Core20: 25.63        Core21: 36.03        
Core22: 25.93        Core23: 37.68        
Core24: 26.58        Core25: 33.43        
Core26: 27.27        Core27: 42.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.41
Socket1: 41.37
DDR read Latency(ns)
Socket0: 63705.18
Socket1: 189.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.38        Core1: 42.30        
Core2: 26.64        Core3: 40.68        
Core4: 25.88        Core5: 42.77        
Core6: 27.44        Core7: 35.45        
Core8: 26.47        Core9: 26.10        
Core10: 24.86        Core11: 43.33        
Core12: 26.84        Core13: 49.09        
Core14: 25.24        Core15: 48.20        
Core16: 24.93        Core17: 44.90        
Core18: 25.95        Core19: 34.38        
Core20: 23.65        Core21: 36.03        
Core22: 25.39        Core23: 37.18        
Core24: 25.10        Core25: 33.51        
Core26: 26.82        Core27: 49.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.94
Socket1: 42.22
DDR read Latency(ns)
Socket0: 64662.47
Socket1: 189.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.55        Core1: 42.06        
Core2: 26.51        Core3: 40.02        
Core4: 27.99        Core5: 42.89        
Core6: 27.68        Core7: 35.23        
Core8: 20.39        Core9: 25.92        
Core10: 17.40        Core11: 42.56        
Core12: 21.39        Core13: 48.67        
Core14: 21.53        Core15: 48.86        
Core16: 22.36        Core17: 46.43        
Core18: 26.71        Core19: 33.94        
Core20: 25.94        Core21: 35.97        
Core22: 24.68        Core23: 37.69        
Core24: 26.18        Core25: 33.75        
Core26: 28.38        Core27: 49.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.53
Socket1: 42.09
DDR read Latency(ns)
Socket0: 62825.67
Socket1: 190.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.03        Core1: 41.55        
Core2: 26.57        Core3: 39.73        
Core4: 25.72        Core5: 42.32        
Core6: 27.67        Core7: 35.02        
Core8: 26.55        Core9: 25.58        
Core10: 24.86        Core11: 40.52        
Core12: 25.49        Core13: 49.11        
Core14: 26.50        Core15: 48.69        
Core16: 25.77        Core17: 44.36        
Core18: 24.78        Core19: 33.84        
Core20: 24.68        Core21: 36.14        
Core22: 27.07        Core23: 37.65        
Core24: 26.02        Core25: 33.18        
Core26: 26.87        Core27: 43.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.46
Socket1: 41.20
DDR read Latency(ns)
Socket0: 64864.01
Socket1: 193.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.43        Core1: 41.97        
Core2: 27.34        Core3: 40.17        
Core4: 27.74        Core5: 42.94        
Core6: 28.05        Core7: 35.53        
Core8: 27.29        Core9: 26.39        
Core10: 23.83        Core11: 40.40        
Core12: 25.60        Core13: 49.46        
Core14: 26.96        Core15: 48.36        
Core16: 25.22        Core17: 45.03        
Core18: 26.12        Core19: 34.23        
Core20: 27.19        Core21: 36.65        
Core22: 26.19        Core23: 37.60        
Core24: 26.84        Core25: 33.30        
Core26: 27.85        Core27: 44.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.57
Socket1: 41.58
DDR read Latency(ns)
Socket0: 65878.85
Socket1: 192.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.86        Core1: 42.32        
Core2: 25.59        Core3: 40.06        
Core4: 25.67        Core5: 43.69        
Core6: 28.25        Core7: 35.54        
Core8: 25.92        Core9: 26.88        
Core10: 24.66        Core11: 42.59        
Core12: 25.10        Core13: 49.43        
Core14: 24.94        Core15: 48.93        
Core16: 25.42        Core17: 45.19        
Core18: 26.42        Core19: 34.28        
Core20: 26.25        Core21: 36.39        
Core22: 25.28        Core23: 37.56        
Core24: 25.79        Core25: 34.18        
Core26: 25.28        Core27: 44.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.03
Socket1: 41.97
DDR read Latency(ns)
Socket0: 67140.47
Socket1: 191.02
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.19        Core1: 42.18        
Core2: 28.19        Core3: 42.79        
Core4: 27.67        Core5: 41.20        
Core6: 27.74        Core7: 35.76        
Core8: 25.63        Core9: 29.66        
Core10: 25.50        Core11: 45.07        
Core12: 24.74        Core13: 33.30        
Core14: 27.73        Core15: 44.44        
Core16: 26.54        Core17: 48.45        
Core18: 25.20        Core19: 34.32        
Core20: 26.56        Core21: 34.72        
Core22: 24.82        Core23: 35.68        
Core24: 25.68        Core25: 33.24        
Core26: 26.88        Core27: 44.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.27
Socket1: 40.49
DDR read Latency(ns)
Socket0: 47704.39
Socket1: 190.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.28        Core1: 43.33        
Core2: 28.13        Core3: 44.90        
Core4: 25.91        Core5: 42.43        
Core6: 26.82        Core7: 36.96        
Core8: 27.29        Core9: 32.62        
Core10: 25.10        Core11: 50.06        
Core12: 25.80        Core13: 49.37        
Core14: 26.65        Core15: 45.37        
Core16: 27.46        Core17: 53.52        
Core18: 24.36        Core19: 35.16        
Core20: 25.29        Core21: 35.98        
Core22: 25.06        Core23: 36.16        
Core24: 24.05        Core25: 34.35        
Core26: 27.19        Core27: 49.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.25
Socket1: 43.63
DDR read Latency(ns)
Socket0: 52609.87
Socket1: 183.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.11        Core1: 43.31        
Core2: 23.14        Core3: 44.37        
Core4: 25.25        Core5: 42.31        
Core6: 21.61        Core7: 36.74        
Core8: 25.18        Core9: 31.96        
Core10: 25.53        Core11: 48.24        
Core12: 26.37        Core13: 47.65        
Core14: 25.38        Core15: 45.46        
Core16: 25.12        Core17: 52.88        
Core18: 22.52        Core19: 34.86        
Core20: 25.39        Core21: 35.70        
Core22: 23.54        Core23: 36.11        
Core24: 24.30        Core25: 34.35        
Core26: 24.34        Core27: 48.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.54
Socket1: 43.20
DDR read Latency(ns)
Socket0: 50114.66
Socket1: 185.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.75        Core1: 43.19        
Core2: 28.04        Core3: 44.72        
Core4: 26.85        Core5: 42.34        
Core6: 28.20        Core7: 36.48        
Core8: 26.01        Core9: 32.29        
Core10: 26.69        Core11: 49.76        
Core12: 24.95        Core13: 50.34        
Core14: 26.68        Core15: 44.42        
Core16: 25.30        Core17: 53.53        
Core18: 24.72        Core19: 35.07        
Core20: 26.40        Core21: 35.89        
Core22: 25.83        Core23: 36.44        
Core24: 24.70        Core25: 33.98        
Core26: 25.79        Core27: 49.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.51
Socket1: 43.52
DDR read Latency(ns)
Socket0: 51316.18
Socket1: 183.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.91        Core1: 43.43        
Core2: 27.61        Core3: 44.93        
Core4: 27.55        Core5: 42.32        
Core6: 28.04        Core7: 36.53        
Core8: 27.36        Core9: 32.34        
Core10: 25.37        Core11: 49.71        
Core12: 25.61        Core13: 49.71        
Core14: 25.57        Core15: 45.59        
Core16: 26.49        Core17: 53.58        
Core18: 25.80        Core19: 35.50        
Core20: 24.81        Core21: 35.97        
Core22: 24.76        Core23: 36.45        
Core24: 26.15        Core25: 34.67        
Core26: 26.69        Core27: 49.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.11
Socket1: 43.73
DDR read Latency(ns)
Socket0: 50974.21
Socket1: 184.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.51        Core1: 43.11        
Core2: 26.71        Core3: 44.76        
Core4: 25.51        Core5: 42.54        
Core6: 26.63        Core7: 36.56        
Core8: 25.87        Core9: 32.99        
Core10: 25.36        Core11: 49.99        
Core12: 24.30        Core13: 50.31        
Core14: 25.66        Core15: 44.73        
Core16: 24.56        Core17: 52.69        
Core18: 25.58        Core19: 35.63        
Core20: 24.66        Core21: 35.75        
Core22: 24.14        Core23: 36.20        
Core24: 24.21        Core25: 34.25        
Core26: 24.37        Core27: 49.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.83
Socket1: 43.58
DDR read Latency(ns)
Socket0: 50896.67
Socket1: 184.01
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.40        Core1: 41.14        
Core2: 26.02        Core3: 43.42        
Core4: 24.81        Core5: 43.45        
Core6: 25.96        Core7: 35.56        
Core8: 26.26        Core9: 32.45        
Core10: 25.51        Core11: 45.93        
Core12: 24.36        Core13: 46.05        
Core14: 25.21        Core15: 43.81        
Core16: 24.01        Core17: 51.21        
Core18: 26.38        Core19: 33.10        
Core20: 24.73        Core21: 32.87        
Core22: 24.39        Core23: 37.80        
Core24: 24.84        Core25: 32.85        
Core26: 26.87        Core27: 41.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.66
Socket1: 41.83
DDR read Latency(ns)
Socket0: 55716.17
Socket1: 186.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.06        Core1: 40.91        
Core2: 26.11        Core3: 43.14        
Core4: 25.11        Core5: 42.94        
Core6: 26.29        Core7: 35.41        
Core8: 25.88        Core9: 31.85        
Core10: 26.40        Core11: 45.84        
Core12: 24.72        Core13: 45.80        
Core14: 25.17        Core15: 43.57        
Core16: 25.41        Core17: 50.85        
Core18: 25.28        Core19: 32.73        
Core20: 25.51        Core21: 32.72        
Core22: 26.62        Core23: 37.74        
Core24: 24.63        Core25: 32.24        
Core26: 24.82        Core27: 41.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.73
Socket1: 41.54
DDR read Latency(ns)
Socket0: 57346.92
Socket1: 189.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.86        Core1: 41.16        
Core2: 26.28        Core3: 43.40        
Core4: 23.86        Core5: 43.07        
Core6: 17.39        Core7: 35.06        
Core8: 22.24        Core9: 31.97        
Core10: 19.67        Core11: 45.35        
Core12: 24.06        Core13: 45.97        
Core14: 24.37        Core15: 43.51        
Core16: 24.25        Core17: 51.01        
Core18: 25.70        Core19: 32.78        
Core20: 25.85        Core21: 33.03        
Core22: 25.59        Core23: 37.83        
Core24: 25.10        Core25: 32.24        
Core26: 24.41        Core27: 41.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.48
Socket1: 41.59
DDR read Latency(ns)
Socket0: 55388.99
Socket1: 188.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.02        Core1: 41.12        
Core2: 25.85        Core3: 43.40        
Core4: 26.34        Core5: 43.24        
Core6: 27.35        Core7: 35.15        
Core8: 24.61        Core9: 31.73        
Core10: 24.94        Core11: 45.42        
Core12: 25.63        Core13: 45.91        
Core14: 24.96        Core15: 43.58        
Core16: 23.96        Core17: 51.01        
Core18: 24.69        Core19: 32.71        
Core20: 25.40        Core21: 33.36        
Core22: 26.97        Core23: 37.90        
Core24: 25.22        Core25: 32.42        
Core26: 25.20        Core27: 41.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.63
Socket1: 41.61
DDR read Latency(ns)
Socket0: 56547.61
Socket1: 188.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.56        Core1: 40.93        
Core2: 26.62        Core3: 43.31        
Core4: 25.65        Core5: 43.21        
Core6: 27.32        Core7: 34.71        
Core8: 25.35        Core9: 32.28        
Core10: 24.84        Core11: 45.65        
Core12: 23.97        Core13: 45.78        
Core14: 24.00        Core15: 43.63        
Core16: 24.29        Core17: 50.87        
Core18: 23.99        Core19: 32.35        
Core20: 24.66        Core21: 33.00        
Core22: 25.71        Core23: 37.90        
Core24: 25.43        Core25: 32.37        
Core26: 25.47        Core27: 41.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.28
Socket1: 41.52
DDR read Latency(ns)
Socket0: 57370.84
Socket1: 189.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.38        Core1: 40.78        
Core2: 23.09        Core3: 43.07        
Core4: 22.12        Core5: 43.06        
Core6: 22.70        Core7: 34.77        
Core8: 21.64        Core9: 31.82        
Core10: 26.34        Core11: 44.85        
Core12: 25.40        Core13: 45.49        
Core14: 24.49        Core15: 43.30        
Core16: 23.80        Core17: 50.62        
Core18: 23.93        Core19: 32.49        
Core20: 24.72        Core21: 32.48        
Core22: 25.04        Core23: 37.81        
Core24: 23.65        Core25: 32.25        
Core26: 24.44        Core27: 40.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.04
Socket1: 41.25
DDR read Latency(ns)
Socket0: 55581.74
Socket1: 190.06
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.29        Core1: 41.44        
Core2: 27.42        Core3: 40.95        
Core4: 25.97        Core5: 41.51        
Core6: 26.37        Core7: 36.36        
Core8: 28.27        Core9: 28.82        
Core10: 25.36        Core11: 48.47        
Core12: 28.64        Core13: 51.22        
Core14: 24.22        Core15: 49.22        
Core16: 27.39        Core17: 47.62        
Core18: 27.30        Core19: 34.50        
Core20: 24.85        Core21: 36.36        
Core22: 25.33        Core23: 37.88        
Core24: 25.21        Core25: 36.01        
Core26: 26.09        Core27: 41.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.09
Socket1: 42.73
DDR read Latency(ns)
Socket0: 60123.49
Socket1: 184.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.49        Core1: 41.11        
Core2: 26.02        Core3: 41.61        
Core4: 26.62        Core5: 41.72        
Core6: 26.87        Core7: 36.42        
Core8: 28.24        Core9: 29.18        
Core10: 26.61        Core11: 50.43        
Core12: 28.19        Core13: 51.10        
Core14: 26.42        Core15: 49.56        
Core16: 25.28        Core17: 50.50        
Core18: 24.94        Core19: 34.85        
Core20: 24.34        Core21: 37.09        
Core22: 25.06        Core23: 38.61        
Core24: 24.45        Core25: 36.52        
Core26: 25.94        Core27: 42.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.10
Socket1: 43.40
DDR read Latency(ns)
Socket0: 63499.96
Socket1: 186.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.15        Core1: 41.72        
Core2: 26.95        Core3: 41.43        
Core4: 25.16        Core5: 41.98        
Core6: 23.40        Core7: 36.24        
Core8: 20.93        Core9: 29.40        
Core10: 21.48        Core11: 50.90        
Core12: 21.94        Core13: 51.15        
Core14: 25.83        Core15: 50.00        
Core16: 22.52        Core17: 50.18        
Core18: 17.96        Core19: 34.85        
Core20: 23.66        Core21: 36.71        
Core22: 24.32        Core23: 38.33        
Core24: 23.73        Core25: 36.38        
Core26: 25.60        Core27: 42.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.87
Socket1: 43.45
DDR read Latency(ns)
Socket0: 60911.81
Socket1: 185.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.83        Core1: 41.81        
Core2: 26.29        Core3: 41.26        
Core4: 25.94        Core5: 41.63        
Core6: 27.48        Core7: 37.12        
Core8: 28.39        Core9: 28.70        
Core10: 25.84        Core11: 50.69        
Core12: 28.82        Core13: 51.16        
Core14: 27.12        Core15: 50.17        
Core16: 26.77        Core17: 50.64        
Core18: 25.87        Core19: 34.64        
Core20: 24.16        Core21: 36.53        
Core22: 26.02        Core23: 38.67        
Core24: 25.20        Core25: 36.53        
Core26: 25.27        Core27: 42.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.99
Socket1: 43.52
DDR read Latency(ns)
Socket0: 62199.37
Socket1: 185.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.54        Core1: 41.15        
Core2: 26.95        Core3: 41.15        
Core4: 26.87        Core5: 41.47        
Core6: 26.72        Core7: 36.52        
Core8: 28.33        Core9: 28.79        
Core10: 26.09        Core11: 43.77        
Core12: 28.65        Core13: 51.26        
Core14: 26.12        Core15: 48.27        
Core16: 26.39        Core17: 50.27        
Core18: 26.33        Core19: 34.00        
Core20: 23.95        Core21: 36.35        
Core22: 26.90        Core23: 38.12        
Core24: 26.35        Core25: 36.15        
Core26: 25.82        Core27: 41.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.99
Socket1: 42.43
DDR read Latency(ns)
Socket0: 62143.24
Socket1: 188.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.14        Core1: 41.52        
Core2: 26.05        Core3: 41.23        
Core4: 25.65        Core5: 41.49        
Core6: 24.61        Core7: 36.63        
Core8: 26.40        Core9: 28.16        
Core10: 25.59        Core11: 51.07        
Core12: 25.52        Core13: 44.35        
Core14: 25.14        Core15: 50.18        
Core16: 25.32        Core17: 49.84        
Core18: 26.60        Core19: 34.68        
Core20: 25.83        Core21: 36.73        
Core22: 25.03        Core23: 38.38        
Core24: 24.70        Core25: 36.40        
Core26: 25.81        Core27: 40.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.57
Socket1: 42.66
DDR read Latency(ns)
Socket0: 61272.08
Socket1: 188.27
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.19        Core1: 45.24        
Core2: 25.43        Core3: 44.34        
Core4: 25.88        Core5: 45.83        
Core6: 26.24        Core7: 37.23        
Core8: 25.16        Core9: 30.52        
Core10: 25.50        Core11: 48.65        
Core12: 23.62        Core13: 52.09        
Core14: 24.67        Core15: 49.95        
Core16: 23.40        Core17: 43.03        
Core18: 23.93        Core19: 36.41        
Core20: 24.43        Core21: 36.66        
Core22: 24.13        Core23: 38.43        
Core24: 25.53        Core25: 37.41        
Core26: 26.43        Core27: 50.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.62
Socket1: 44.57
DDR read Latency(ns)
Socket0: 49192.18
Socket1: 177.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.99        Core1: 45.16        
Core2: 26.66        Core3: 45.17        
Core4: 27.18        Core5: 45.95        
Core6: 25.40        Core7: 37.33        
Core8: 27.17        Core9: 30.51        
Core10: 24.68        Core11: 48.43        
Core12: 24.76        Core13: 51.98        
Core14: 24.18        Core15: 50.00        
Core16: 23.70        Core17: 43.06        
Core18: 24.51        Core19: 36.52        
Core20: 24.65        Core21: 36.41        
Core22: 25.00        Core23: 38.24        
Core24: 24.85        Core25: 37.23        
Core26: 24.97        Core27: 50.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.77
Socket1: 44.60
DDR read Latency(ns)
Socket0: 49155.90
Socket1: 178.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.53        Core1: 44.92        
Core2: 21.57        Core3: 44.40        
Core4: 20.19        Core5: 45.77        
Core6: 28.03        Core7: 37.01        
Core8: 25.55        Core9: 29.42        
Core10: 24.41        Core11: 48.20        
Core12: 22.46        Core13: 51.96        
Core14: 22.69        Core15: 48.26        
Core16: 24.85        Core17: 42.53        
Core18: 23.28        Core19: 36.14        
Core20: 22.64        Core21: 36.16        
Core22: 23.74        Core23: 38.00        
Core24: 24.75        Core25: 36.89        
Core26: 20.85        Core27: 50.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.68
Socket1: 44.14
DDR read Latency(ns)
Socket0: 47897.33
Socket1: 179.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.14        Core1: 44.90        
Core2: 26.25        Core3: 43.61        
Core4: 25.35        Core5: 45.74        
Core6: 24.95        Core7: 37.07        
Core8: 26.57        Core9: 31.39        
Core10: 23.71        Core11: 48.09        
Core12: 23.02        Core13: 51.57        
Core14: 24.25        Core15: 49.69        
Core16: 24.89        Core17: 42.30        
Core18: 23.68        Core19: 36.23        
Core20: 23.16        Core21: 36.02        
Core22: 24.57        Core23: 38.39        
Core24: 22.47        Core25: 36.75        
Core26: 23.80        Core27: 50.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.38
Socket1: 44.15
DDR read Latency(ns)
Socket0: 49146.93
Socket1: 179.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.06        Core1: 45.17        
Core2: 26.89        Core3: 44.51        
Core4: 26.15        Core5: 45.77        
Core6: 25.10        Core7: 36.96        
Core8: 26.69        Core9: 30.18        
Core10: 25.64        Core11: 47.95        
Core12: 23.85        Core13: 51.98        
Core14: 25.25        Core15: 49.94        
Core16: 25.86        Core17: 42.90        
Core18: 25.69        Core19: 35.98        
Core20: 25.71        Core21: 36.54        
Core22: 24.13        Core23: 38.00        
Core24: 24.53        Core25: 36.69        
Core26: 25.06        Core27: 50.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.86
Socket1: 44.35
DDR read Latency(ns)
Socket0: 49289.67
Socket1: 178.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.65        Core1: 45.00        
Core2: 28.44        Core3: 44.79        
Core4: 25.04        Core5: 45.78        
Core6: 25.59        Core7: 36.81        
Core8: 26.32        Core9: 30.18        
Core10: 23.94        Core11: 48.40        
Core12: 25.03        Core13: 51.79        
Core14: 24.33        Core15: 49.56        
Core16: 25.81        Core17: 42.58        
Core18: 24.33        Core19: 35.81        
Core20: 23.59        Core21: 36.63        
Core22: 23.07        Core23: 38.71        
Core24: 25.06        Core25: 36.70        
Core26: 23.41        Core27: 50.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.28
Socket1: 44.36
DDR read Latency(ns)
Socket0: 49352.38
Socket1: 178.45
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.63        Core1: 45.57        
Core2: 26.13        Core3: 45.86        
Core4: 26.31        Core5: 45.61        
Core6: 27.45        Core7: 36.42        
Core8: 25.65        Core9: 35.85        
Core10: 25.37        Core11: 52.74        
Core12: 25.75        Core13: 50.89        
Core14: 25.15        Core15: 52.46        
Core16: 25.30        Core17: 52.87        
Core18: 26.20        Core19: 36.25        
Core20: 27.36        Core21: 36.59        
Core22: 27.25        Core23: 37.45        
Core24: 24.96        Core25: 35.51        
Core26: 28.19        Core27: 51.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.51
Socket1: 45.50
DDR read Latency(ns)
Socket0: 61903.43
Socket1: 183.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.30        Core1: 45.65        
Core2: 29.38        Core3: 45.99        
Core4: 26.88        Core5: 45.81        
Core6: 28.37        Core7: 36.45        
Core8: 30.34        Core9: 35.66        
Core10: 26.05        Core11: 52.78        
Core12: 26.89        Core13: 51.56        
Core14: 25.94        Core15: 52.60        
Core16: 27.18        Core17: 53.01        
Core18: 27.31        Core19: 36.31        
Core20: 28.55        Core21: 36.35        
Core22: 27.53        Core23: 37.56        
Core24: 29.60        Core25: 35.39        
Core26: 29.45        Core27: 51.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.14
Socket1: 45.62
DDR read Latency(ns)
Socket0: 63417.54
Socket1: 184.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.38        Core1: 45.61        
Core2: 27.14        Core3: 45.85        
Core4: 27.29        Core5: 45.70        
Core6: 23.09        Core7: 36.26        
Core8: 27.48        Core9: 34.35        
Core10: 27.24        Core11: 52.88        
Core12: 27.50        Core13: 50.03        
Core14: 25.04        Core15: 52.54        
Core16: 21.28        Core17: 52.68        
Core18: 22.12        Core19: 36.50        
Core20: 25.62        Core21: 36.25        
Core22: 28.05        Core23: 37.66        
Core24: 25.40        Core25: 35.37        
Core26: 29.25        Core27: 50.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.72
Socket1: 45.42
DDR read Latency(ns)
Socket0: 59935.77
Socket1: 183.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.03        Core1: 45.53        
Core2: 26.75        Core3: 45.86        
Core4: 26.07        Core5: 45.81        
Core6: 28.19        Core7: 36.55        
Core8: 27.44        Core9: 35.70        
Core10: 27.18        Core11: 53.01        
Core12: 25.13        Core13: 50.86        
Core14: 26.68        Core15: 52.77        
Core16: 26.23        Core17: 52.78        
Core18: 24.76        Core19: 36.59        
Core20: 25.91        Core21: 36.63        
Core22: 26.11        Core23: 37.46        
Core24: 26.14        Core25: 35.37        
Core26: 28.17        Core27: 50.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.93
Socket1: 45.57
DDR read Latency(ns)
Socket0: 63429.86
Socket1: 183.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.22        Core1: 45.60        
Core2: 26.23        Core3: 45.38        
Core4: 26.22        Core5: 45.70        
Core6: 26.72        Core7: 36.06        
Core8: 28.44        Core9: 34.91        
Core10: 26.37        Core11: 52.68        
Core12: 26.04        Core13: 50.66        
Core14: 25.44        Core15: 52.47        
Core16: 26.97        Core17: 52.34        
Core18: 27.64        Core19: 36.23        
Core20: 25.90        Core21: 35.84        
Core22: 25.86        Core23: 37.51        
Core24: 27.45        Core25: 35.31        
Core26: 28.51        Core27: 50.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.09
Socket1: 45.28
DDR read Latency(ns)
Socket0: 64117.03
Socket1: 183.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.55        Core1: 45.69        
Core2: 27.54        Core3: 45.25        
Core4: 28.55        Core5: 45.65        
Core6: 27.85        Core7: 36.37        
Core8: 28.96        Core9: 35.17        
Core10: 26.24        Core11: 52.75        
Core12: 26.10        Core13: 51.17        
Core14: 25.53        Core15: 52.48        
Core16: 26.68        Core17: 52.42        
Core18: 26.38        Core19: 36.41        
Core20: 27.88        Core21: 35.24        
Core22: 26.63        Core23: 38.01        
Core24: 25.35        Core25: 35.52        
Core26: 26.82        Core27: 50.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.78
Socket1: 45.33
DDR read Latency(ns)
Socket0: 62921.58
Socket1: 183.80
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.87        Core1: 44.99        
Core2: 26.96        Core3: 45.02        
Core4: 26.05        Core5: 45.67        
Core6: 27.11        Core7: 37.48        
Core8: 26.97        Core9: 31.65        
Core10: 26.61        Core11: 43.19        
Core12: 25.50        Core13: 42.48        
Core14: 27.12        Core15: 47.62        
Core16: 27.60        Core17: 45.60        
Core18: 25.52        Core19: 36.72        
Core20: 26.89        Core21: 36.92        
Core22: 26.70        Core23: 37.36        
Core24: 27.19        Core25: 36.02        
Core26: 28.54        Core27: 51.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.35
Socket1: 43.49
DDR read Latency(ns)
Socket0: 53881.74
Socket1: 179.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.96        Core1: 44.86        
Core2: 27.14        Core3: 45.01        
Core4: 26.54        Core5: 45.75        
Core6: 27.48        Core7: 37.32        
Core8: 27.40        Core9: 31.80        
Core10: 26.83        Core11: 43.18        
Core12: 26.83        Core13: 42.68        
Core14: 26.84        Core15: 47.84        
Core16: 27.92        Core17: 45.43        
Core18: 25.98        Core19: 36.42        
Core20: 25.16        Core21: 36.59        
Core22: 26.00        Core23: 37.20        
Core24: 25.43        Core25: 35.64        
Core26: 28.93        Core27: 50.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.38
Socket1: 43.43
DDR read Latency(ns)
Socket0: 53787.09
Socket1: 179.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.82        Core1: 44.94        
Core2: 23.65        Core3: 44.72        
Core4: 23.70        Core5: 45.69        
Core6: 21.98        Core7: 37.24        
Core8: 20.01        Core9: 31.98        
Core10: 22.22        Core11: 43.11        
Core12: 13.93        Core13: 42.03        
Core14: 27.64        Core15: 47.67        
Core16: 30.08        Core17: 44.47        
Core18: 26.13        Core19: 36.90        
Core20: 25.84        Core21: 36.23        
Core22: 25.61        Core23: 37.25        
Core24: 26.57        Core25: 35.58        
Core26: 26.93        Core27: 50.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.40
Socket1: 43.26
DDR read Latency(ns)
Socket0: 52217.57
Socket1: 179.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.32        Core1: 44.94        
Core2: 26.33        Core3: 45.08        
Core4: 25.47        Core5: 45.70        
Core6: 26.44        Core7: 37.05        
Core8: 27.32        Core9: 32.05        
Core10: 26.09        Core11: 43.12        
Core12: 27.52        Core13: 42.45        
Core14: 27.81        Core15: 47.69        
Core16: 28.12        Core17: 45.32        
Core18: 27.71        Core19: 36.76        
Core20: 25.61        Core21: 36.46        
Core22: 26.17        Core23: 37.05        
Core24: 26.44        Core25: 35.83        
Core26: 27.44        Core27: 50.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.67
Socket1: 43.40
DDR read Latency(ns)
Socket0: 54038.57
Socket1: 179.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.68        Core1: 44.88        
Core2: 26.78        Core3: 44.45        
Core4: 27.47        Core5: 45.69        
Core6: 27.73        Core7: 37.11        
Core8: 27.71        Core9: 31.76        
Core10: 27.95        Core11: 43.02        
Core12: 26.73        Core13: 41.82        
Core14: 26.14        Core15: 47.58        
Core16: 28.24        Core17: 44.81        
Core18: 26.89        Core19: 36.68        
Core20: 26.99        Core21: 36.09        
Core22: 25.15        Core23: 37.01        
Core24: 26.62        Core25: 35.63        
Core26: 28.20        Core27: 50.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.35
Socket1: 43.17
DDR read Latency(ns)
Socket0: 53348.26
Socket1: 180.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.73        Core1: 44.81        
Core2: 26.76        Core3: 44.48        
Core4: 26.33        Core5: 45.52        
Core6: 25.48        Core7: 37.14        
Core8: 26.39        Core9: 31.25        
Core10: 25.87        Core11: 43.18        
Core12: 24.94        Core13: 42.55        
Core14: 26.71        Core15: 47.79        
Core16: 25.17        Core17: 44.65        
Core18: 25.63        Core19: 36.85        
Core20: 26.39        Core21: 36.43        
Core22: 25.20        Core23: 37.20        
Core24: 26.26        Core25: 35.54        
Core26: 28.60        Core27: 50.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.90
Socket1: 43.27
DDR read Latency(ns)
Socket0: 52890.70
Socket1: 180.28
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.03        Core1: 44.30        
Core2: 27.69        Core3: 39.85        
Core4: 26.19        Core5: 41.95        
Core6: 28.27        Core7: 34.70        
Core8: 25.99        Core9: 26.86        
Core10: 26.30        Core11: 43.23        
Core12: 24.62        Core13: 41.61        
Core14: 25.90        Core15: 49.31        
Core16: 25.41        Core17: 39.51        
Core18: 25.22        Core19: 34.68        
Core20: 25.78        Core21: 35.17        
Core22: 26.81        Core23: 34.89        
Core24: 25.20        Core25: 36.64        
Core26: 28.02        Core27: 39.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.05
Socket1: 40.38
DDR read Latency(ns)
Socket0: 49682.18
Socket1: 193.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.21        Core1: 44.87        
Core2: 27.06        Core3: 40.32        
Core4: 28.30        Core5: 42.74        
Core6: 27.12        Core7: 35.12        
Core8: 26.90        Core9: 26.98        
Core10: 25.38        Core11: 44.22        
Core12: 24.16        Core13: 42.73        
Core14: 25.81        Core15: 48.99        
Core16: 25.38        Core17: 45.28        
Core18: 27.06        Core19: 34.57        
Core20: 25.16        Core21: 35.90        
Core22: 25.79        Core23: 36.64        
Core24: 27.73        Core25: 36.50        
Core26: 27.95        Core27: 40.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.31
Socket1: 41.57
DDR read Latency(ns)
Socket0: 51807.24
Socket1: 191.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.00        Core1: 44.40        
Core2: 24.95        Core3: 40.80        
Core4: 22.68        Core5: 42.13        
Core6: 24.17        Core7: 34.75        
Core8: 20.90        Core9: 26.81        
Core10: 20.61        Core11: 41.02        
Core12: 26.40        Core13: 41.57        
Core14: 27.34        Core15: 49.61        
Core16: 26.69        Core17: 44.37        
Core18: 26.48        Core19: 34.66        
Core20: 26.12        Core21: 35.48        
Core22: 27.99        Core23: 36.44        
Core24: 27.70        Core25: 36.40        
Core26: 26.75        Core27: 41.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.69
Socket1: 41.13
DDR read Latency(ns)
Socket0: 49861.29
Socket1: 192.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.30        Core1: 44.14        
Core2: 25.33        Core3: 40.34        
Core4: 26.69        Core5: 42.04        
Core6: 26.68        Core7: 35.13        
Core8: 28.34        Core9: 26.88        
Core10: 25.43        Core11: 42.90        
Core12: 23.88        Core13: 39.88        
Core14: 25.66        Core15: 49.36        
Core16: 26.55        Core17: 44.35        
Core18: 25.89        Core19: 34.78        
Core20: 26.64        Core21: 35.40        
Core22: 26.17        Core23: 35.74        
Core24: 26.90        Core25: 36.62        
Core26: 27.86        Core27: 41.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.26
Socket1: 41.01
DDR read Latency(ns)
Socket0: 51452.25
Socket1: 192.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.19        Core1: 44.43        
Core2: 27.37        Core3: 39.90        
Core4: 26.74        Core5: 41.57        
Core6: 26.75        Core7: 34.68        
Core8: 27.45        Core9: 25.99        
Core10: 27.06        Core11: 43.02        
Core12: 24.57        Core13: 39.92        
Core14: 26.17        Core15: 46.79        
Core16: 25.91        Core17: 42.00        
Core18: 25.74        Core19: 34.33        
Core20: 26.32        Core21: 35.61        
Core22: 26.07        Core23: 35.15        
Core24: 26.52        Core25: 36.77        
Core26: 27.94        Core27: 39.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.88
Socket1: 40.38
DDR read Latency(ns)
Socket0: 49946.03
Socket1: 193.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.66        Core1: 44.35        
Core2: 26.01        Core3: 40.61        
Core4: 26.69        Core5: 42.85        
Core6: 25.38        Core7: 35.22        
Core8: 26.85        Core9: 27.47        
Core10: 25.45        Core11: 43.54        
Core12: 23.37        Core13: 41.69        
Core14: 25.06        Core15: 49.30        
Core16: 25.57        Core17: 48.53        
Core18: 26.72        Core19: 35.08        
Core20: 26.10        Core21: 35.77        
Core22: 24.83        Core23: 37.19        
Core24: 26.16        Core25: 37.30        
Core26: 26.97        Core27: 40.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.62
Socket1: 41.92
DDR read Latency(ns)
Socket0: 51619.13
Socket1: 190.33
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.95        Core1: 43.55        
Core2: 28.66        Core3: 41.38        
Core4: 26.84        Core5: 42.29        
Core6: 26.91        Core7: 35.05        
Core8: 28.92        Core9: 28.32        
Core10: 24.50        Core11: 42.92        
Core12: 25.05        Core13: 39.29        
Core14: 25.08        Core15: 47.02        
Core16: 24.61        Core17: 42.08        
Core18: 24.02        Core19: 33.75        
Core20: 24.84        Core21: 34.51        
Core22: 24.73        Core23: 36.94        
Core24: 25.10        Core25: 34.50        
Core26: 25.73        Core27: 39.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.83
Socket1: 40.26
DDR read Latency(ns)
Socket0: 57514.87
Socket1: 191.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.56        Core1: 43.55        
Core2: 27.81        Core3: 42.46        
Core4: 26.49        Core5: 43.32        
Core6: 28.08        Core7: 35.37        
Core8: 28.03        Core9: 29.90        
Core10: 26.27        Core11: 45.11        
Core12: 25.39        Core13: 42.28        
Core14: 24.84        Core15: 47.30        
Core16: 24.83        Core17: 41.92        
Core18: 24.33        Core19: 34.28        
Core20: 24.39        Core21: 34.98        
Core22: 24.23        Core23: 36.72        
Core24: 23.98        Core25: 34.52        
Core26: 24.10        Core27: 40.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.68
Socket1: 41.03
DDR read Latency(ns)
Socket0: 59448.81
Socket1: 189.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.68        Core1: 43.40        
Core2: 24.16        Core3: 42.31        
Core4: 30.41        Core5: 43.91        
Core6: 21.41        Core7: 35.78        
Core8: 26.00        Core9: 27.83        
Core10: 20.71        Core11: 44.92        
Core12: 25.86        Core13: 41.74        
Core14: 25.45        Core15: 47.51        
Core16: 23.20        Core17: 45.75        
Core18: 22.60        Core19: 33.79        
Core20: 24.35        Core21: 35.10        
Core22: 22.97        Core23: 37.07        
Core24: 22.78        Core25: 34.94        
Core26: 24.20        Core27: 40.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.36
Socket1: 41.40
DDR read Latency(ns)
Socket0: 54329.41
Socket1: 188.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.53        Core1: 43.32        
Core2: 27.55        Core3: 41.30        
Core4: 25.21        Core5: 43.47        
Core6: 28.15        Core7: 34.92        
Core8: 28.93        Core9: 29.20        
Core10: 25.22        Core11: 46.35        
Core12: 25.61        Core13: 36.05        
Core14: 24.97        Core15: 46.38        
Core16: 24.93        Core17: 43.32        
Core18: 25.15        Core19: 33.73        
Core20: 24.56        Core21: 34.37        
Core22: 23.58        Core23: 36.22        
Core24: 22.86        Core25: 34.24        
Core26: 24.32        Core27: 40.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.07
Socket1: 40.42
DDR read Latency(ns)
Socket0: 57961.64
Socket1: 192.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.55        Core1: 43.74        
Core2: 26.46        Core3: 41.98        
Core4: 25.00        Core5: 43.02        
Core6: 26.62        Core7: 35.05        
Core8: 26.88        Core9: 28.34        
Core10: 27.12        Core11: 45.84        
Core12: 24.61        Core13: 42.57        
Core14: 24.90        Core15: 46.87        
Core16: 25.04        Core17: 40.68        
Core18: 25.30        Core19: 33.95        
Core20: 24.89        Core21: 34.70        
Core22: 23.47        Core23: 36.66        
Core24: 23.36        Core25: 34.27        
Core26: 25.20        Core27: 37.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.66
Socket1: 40.58
DDR read Latency(ns)
Socket0: 58877.52
Socket1: 191.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.86        Core1: 43.71        
Core2: 25.56        Core3: 42.47        
Core4: 26.11        Core5: 43.28        
Core6: 25.39        Core7: 35.48        
Core8: 27.66        Core9: 28.58        
Core10: 25.20        Core11: 44.51        
Core12: 24.07        Core13: 40.19        
Core14: 25.87        Core15: 47.19        
Core16: 25.37        Core17: 42.59        
Core18: 25.79        Core19: 33.44        
Core20: 25.51        Core21: 34.72        
Core22: 24.28        Core23: 37.06        
Core24: 23.35        Core25: 34.58        
Core26: 23.38        Core27: 38.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.84
Socket1: 40.63
DDR read Latency(ns)
Socket0: 58133.05
Socket1: 192.45
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.41        Core1: 41.54        
Core2: 26.50        Core3: 43.17        
Core4: 23.63        Core5: 39.36        
Core6: 25.62        Core7: 34.23        
Core8: 25.48        Core9: 29.02        
Core10: 24.36        Core11: 45.99        
Core12: 25.25        Core13: 42.93        
Core14: 25.96        Core15: 43.46        
Core16: 27.04        Core17: 45.79        
Core18: 27.06        Core19: 34.08        
Core20: 26.99        Core21: 34.02        
Core22: 27.56        Core23: 35.20        
Core24: 26.32        Core25: 28.98        
Core26: 28.30        Core27: 44.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.25
Socket1: 40.24
DDR read Latency(ns)
Socket0: 53439.84
Socket1: 190.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.04        Core1: 41.49        
Core2: 27.52        Core3: 43.38        
Core4: 23.72        Core5: 39.68        
Core6: 24.83        Core7: 34.77        
Core8: 25.09        Core9: 30.03        
Core10: 26.94        Core11: 45.28        
Core12: 24.88        Core13: 43.40        
Core14: 28.58        Core15: 42.96        
Core16: 27.99        Core17: 45.79        
Core18: 27.00        Core19: 34.82        
Core20: 27.73        Core21: 33.85        
Core22: 28.00        Core23: 35.63        
Core24: 27.02        Core25: 28.76        
Core26: 26.24        Core27: 48.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.24
Socket1: 40.64
DDR read Latency(ns)
Socket0: 54636.94
Socket1: 189.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.62        Core1: 41.50        
Core2: 25.18        Core3: 43.49        
Core4: 23.25        Core5: 40.24        
Core6: 20.51        Core7: 35.28        
Core8: 24.12        Core9: 30.92        
Core10: 22.25        Core11: 45.95        
Core12: 16.02        Core13: 43.59        
Core14: 27.83        Core15: 42.97        
Core16: 26.88        Core17: 46.19        
Core18: 26.24        Core19: 34.96        
Core20: 28.46        Core21: 34.04        
Core22: 29.35        Core23: 35.69        
Core24: 26.89        Core25: 29.28        
Core26: 26.62        Core27: 48.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.92
Socket1: 40.91
DDR read Latency(ns)
Socket0: 52779.67
Socket1: 188.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.50        Core1: 42.13        
Core2: 26.66        Core3: 43.43        
Core4: 24.68        Core5: 40.49        
Core6: 26.45        Core7: 34.89        
Core8: 25.07        Core9: 31.04        
Core10: 26.27        Core11: 45.71        
Core12: 24.95        Core13: 44.03        
Core14: 29.06        Core15: 42.17        
Core16: 27.20        Core17: 45.93        
Core18: 26.69        Core19: 34.60        
Core20: 25.80        Core21: 33.76        
Core22: 29.93        Core23: 35.79        
Core24: 27.47        Core25: 28.76        
Core26: 27.91        Core27: 49.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.07
Socket1: 40.86
DDR read Latency(ns)
Socket0: 54594.48
Socket1: 188.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.50        Core1: 41.98        
Core2: 27.09        Core3: 43.41        
Core4: 23.91        Core5: 39.99        
Core6: 25.49        Core7: 34.87        
Core8: 26.34        Core9: 30.43        
Core10: 26.27        Core11: 45.19        
Core12: 26.61        Core13: 43.94        
Core14: 27.41        Core15: 41.19        
Core16: 27.40        Core17: 45.99        
Core18: 27.36        Core19: 34.92        
Core20: 27.46        Core21: 33.69        
Core22: 27.33        Core23: 35.90        
Core24: 26.73        Core25: 28.70        
Core26: 27.97        Core27: 48.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.54
Socket1: 40.63
DDR read Latency(ns)
Socket0: 54704.16
Socket1: 189.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.72        Core1: 41.90        
Core2: 26.23        Core3: 43.51        
Core4: 24.55        Core5: 40.06        
Core6: 26.37        Core7: 35.25        
Core8: 23.93        Core9: 30.09        
Core10: 25.20        Core11: 45.79        
Core12: 25.99        Core13: 43.70        
Core14: 28.72        Core15: 41.94        
Core16: 26.24        Core17: 45.77        
Core18: 27.06        Core19: 34.89        
Core20: 27.16        Core21: 34.03        
Core22: 28.95        Core23: 35.60        
Core24: 26.87        Core25: 29.05        
Core26: 26.73        Core27: 47.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.90
Socket1: 40.70
DDR read Latency(ns)
Socket0: 53789.13
Socket1: 189.51
