verilog_sources:
  single_step_clk:
    files: "single_step_clk.sv"
  sim_ctrl:
    files: "sim_ctrl.sv"
    fileset: "sim"
defines:
  DT_MSDSL:
    name: DT_MSDSL
    value: 0.1e-6
  ANALOG_EXPONENT:
    name: ANALOG_EXPONENT
    value: -18
  SIMULATION_MODE_MSDSL:
    name: SIMULATION_MODE_MSDSL
    fileset: "sim"
