Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun 25 19:41:51 2020
| Host         : DESKTOP-KMIMTOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file minisys_timing_summary_routed.rpt -pb minisys_timing_summary_routed.pb -rpx minisys_timing_summary_routed.rpx -warn_on_violation
| Design       : minisys
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: U8/ALU_MODESEL_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U8/ALU_MODESEL_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U8/ALU_MODESEL_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/ALUop_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/ALUop_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/ALUop_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/ALUop_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: U8/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: U8/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: U8/FSM_sequential_curr_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/NPC_SEL_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/NPC_SEL_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U8/reg_mux_mode_reg[0]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: U8/reg_mux_mode_reg[1]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: U8/reg_mux_mode_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U9/IR_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U9/IR_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U9/IR_reg[26]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U9/IR_reg[27]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U9/IR_reg[28]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U9/IR_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U9/IR_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U9/IR_reg[30]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U9/IR_reg[31]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U9/IR_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U9/IR_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U9/IR_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 218 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 70 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.373        0.000                      0                 1672        0.177        0.000                      0                 1672        2.633        0.000                       0                  1261  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
fpga_clk           {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk  {0.000 4.167}        8.333           120.000         
  clkfbout_cpuclk  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_cpuclk        0.373        0.000                      0                 1672        0.177        0.000                      0                 1672        3.667        0.000                       0                  1257  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  U0/UCLK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  U0/UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  U0/UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  U0/UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  U0/UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  U0/UCLK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 U9/IR_reg[21]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U4/Regdata1_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 1.091ns (30.507%)  route 2.485ns (69.493%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.570ns = ( 1.597 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.899ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.286    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.915    -6.629 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.616    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.520 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.621    -2.899    U9/clk_out1
    SLICE_X57Y88         FDRE                                         r  U9/IR_reg[21]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456    -2.443 r  U9/IR_reg[21]_rep/Q
                         net (fo=128, routed)         1.544    -0.899    U4/Regdata1_reg[0]_i_2_1
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.124    -0.775 r  U4/Regdata1[6]_i_10/O
                         net (fo=1, routed)           0.000    -0.775    U4/Regdata1[6]_i_10_n_4
    SLICE_X36Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.563 r  U4/Regdata1_reg[6]_i_4/O
                         net (fo=1, routed)           0.942     0.378    U4/Regdata1_reg[6]_i_4_n_4
    SLICE_X36Y82         LUT6 (Prop_lut6_I3_O)        0.299     0.677 r  U4/Regdata1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.677    U4/Regdata1[6]_i_1_n_4
    SLICE_X36Y82         FDRE                                         r  U4/Regdata1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.899     5.065 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.246    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.167    -1.921 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    -0.003    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.088 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.508     1.597    U4/clk_out1
    SLICE_X36Y82         FDRE                                         r  U4/Regdata1_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.434     1.163    
                         clock uncertainty           -0.144     1.019    
    SLICE_X36Y82         FDRE (Setup_fdre_C_D)        0.032     1.051    U4/Regdata1_reg[6]
  -------------------------------------------------------------------
                         required time                          1.051    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 U9/IR_reg[21]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U4/Regdata1_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 1.116ns (31.647%)  route 2.410ns (68.353%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.574ns = ( 1.593 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.899ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.286    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.915    -6.629 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.616    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.520 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.621    -2.899    U9/clk_out1
    SLICE_X57Y88         FDRE                                         r  U9/IR_reg[21]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456    -2.443 r  U9/IR_reg[21]_rep/Q
                         net (fo=128, routed)         1.543    -0.901    U4/Regdata1_reg[0]_i_2_1
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.124    -0.777 r  U4/Regdata1[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.777    U4/Regdata1[7]_i_6_n_4
    SLICE_X41Y80         MUXF7 (Prop_muxf7_I0_O)      0.238    -0.539 r  U4/Regdata1_reg[7]_i_2/O
                         net (fo=1, routed)           0.868     0.329    U4/Regdata1_reg[7]_i_2_n_4
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.298     0.627 r  U4/Regdata1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.627    U4/Regdata1[7]_i_1_n_4
    SLICE_X40Y80         FDRE                                         r  U4/Regdata1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.899     5.065 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.246    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.167    -1.921 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    -0.003    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.088 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.504     1.593    U4/clk_out1
    SLICE_X40Y80         FDRE                                         r  U4/Regdata1_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.434     1.159    
                         clock uncertainty           -0.144     1.015    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)        0.034     1.049    U4/Regdata1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.049    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 U9/IR_reg[16]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U4/Regdata2_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 1.091ns (30.960%)  route 2.433ns (69.040%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.574ns = ( 1.593 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.899ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.286    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.915    -6.629 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.616    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.520 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.621    -2.899    U9/clk_out1
    SLICE_X57Y88         FDRE                                         r  U9/IR_reg[16]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456    -2.443 r  U9/IR_reg[16]_rep/Q
                         net (fo=128, routed)         1.843    -0.601    U4/Regdata2_reg[0]_i_2_1
    SLICE_X39Y79         LUT6 (Prop_lut6_I4_O)        0.124    -0.477 r  U4/Regdata2[7]_i_12/O
                         net (fo=1, routed)           0.000    -0.477    U4/Regdata2[7]_i_12_n_4
    SLICE_X39Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.265 r  U4/Regdata2_reg[7]_i_5/O
                         net (fo=1, routed)           0.590     0.326    U4/Regdata2_reg[7]_i_5_n_4
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.299     0.625 r  U4/Regdata2[7]_i_1/O
                         net (fo=1, routed)           0.000     0.625    U4/Regdata2[7]_i_1_n_4
    SLICE_X40Y80         FDRE                                         r  U4/Regdata2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.899     5.065 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.246    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.167    -1.921 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    -0.003    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.088 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.504     1.593    U4/clk_out1
    SLICE_X40Y80         FDRE                                         r  U4/Regdata2_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.434     1.159    
                         clock uncertainty           -0.144     1.015    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)        0.034     1.049    U4/Regdata2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.049    
                         arrival time                          -0.625    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 U9/IR_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U4/Regdata1_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 1.086ns (30.278%)  route 2.501ns (69.722%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.566ns = ( 1.601 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.892ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.286    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.915    -6.629 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.616    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.520 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.628    -2.892    U9/clk_out1
    SLICE_X51Y90         FDRE                                         r  U9/IR_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.456    -2.436 r  U9/IR_reg[21]/Q
                         net (fo=130, routed)         1.563    -0.873    U4/Regdata1_reg[0]_0[5]
    SLICE_X42Y92         LUT6 (Prop_lut6_I4_O)        0.124    -0.749 r  U4/Regdata1[25]_i_12/O
                         net (fo=1, routed)           0.000    -0.749    U4/Regdata1[25]_i_12_n_4
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.540 r  U4/Regdata1_reg[25]_i_5/O
                         net (fo=1, routed)           0.938     0.398    U4/Regdata1_reg[25]_i_5_n_4
    SLICE_X44Y93         LUT6 (Prop_lut6_I5_O)        0.297     0.695 r  U4/Regdata1[25]_i_1/O
                         net (fo=1, routed)           0.000     0.695    U4/Regdata1[25]_i_1_n_4
    SLICE_X44Y93         FDRE                                         r  U4/Regdata1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.899     5.065 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.246    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.167    -1.921 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    -0.003    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.088 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.512     1.601    U4/clk_out1
    SLICE_X44Y93         FDRE                                         r  U4/Regdata1_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.362     1.239    
                         clock uncertainty           -0.144     1.095    
    SLICE_X44Y93         FDRE (Setup_fdre_C_D)        0.034     1.129    U4/Regdata1_reg[25]
  -------------------------------------------------------------------
                         required time                          1.129    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 U6/answer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.456ns (15.999%)  route 2.394ns (84.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.539ns = ( 1.627 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.816ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.286    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.915    -6.629 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.616    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.520 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.704    -2.816    U6/clk_out1
    SLICE_X75Y81         FDRE                                         r  U6/answer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.360 r  U6/answer_reg[10]/Q
                         net (fo=16, routed)          2.394     0.034    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y21         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.899     5.065 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.246    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.167    -1.921 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    -0.003    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.088 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.539     1.627    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.442     1.185    
                         clock uncertainty           -0.144     1.041    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     0.475    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 U9/IR_reg[21]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U4/Regdata1_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.096ns (31.346%)  route 2.400ns (68.654%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.565ns = ( 1.602 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.899ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.286    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.915    -6.629 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.616    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.520 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.621    -2.899    U9/clk_out1
    SLICE_X57Y88         FDRE                                         r  U9/IR_reg[21]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456    -2.443 r  U9/IR_reg[21]_rep/Q
                         net (fo=128, routed)         1.539    -0.904    U4/Regdata1_reg[0]_i_2_1
    SLICE_X35Y90         LUT6 (Prop_lut6_I4_O)        0.124    -0.780 r  U4/Regdata1[13]_i_9/O
                         net (fo=1, routed)           0.000    -0.780    U4/Regdata1[13]_i_9_n_4
    SLICE_X35Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.563 r  U4/Regdata1_reg[13]_i_3/O
                         net (fo=1, routed)           0.862     0.298    U4/Regdata1_reg[13]_i_3_n_4
    SLICE_X37Y88         LUT6 (Prop_lut6_I1_O)        0.299     0.597 r  U4/Regdata1[13]_i_1/O
                         net (fo=1, routed)           0.000     0.597    U4/Regdata1[13]_i_1_n_4
    SLICE_X37Y88         FDRE                                         r  U4/Regdata1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.899     5.065 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.246    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.167    -1.921 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    -0.003    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.088 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.513     1.602    U4/clk_out1
    SLICE_X37Y88         FDRE                                         r  U4/Regdata1_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.434     1.168    
                         clock uncertainty           -0.144     1.024    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.032     1.056    U4/Regdata1_reg[13]
  -------------------------------------------------------------------
                         required time                          1.056    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 U9/IR_reg[17]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U4/Regdata2_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 1.181ns (34.095%)  route 2.283ns (65.905%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.584ns = ( 1.583 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.892ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.286    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.915    -6.629 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.616    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.520 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.628    -2.892    U9/clk_out1
    SLICE_X50Y90         FDRE                                         r  U9/IR_reg[17]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.518    -2.374 r  U9/IR_reg[17]_rep/Q
                         net (fo=128, routed)         1.423    -0.951    U4/Regdata2_reg[0]_i_2_0
    SLICE_X50Y82         LUT6 (Prop_lut6_I2_O)        0.124    -0.827 r  U4/Regdata2[1]_i_12/O
                         net (fo=1, routed)           0.000    -0.827    U4/Regdata2[1]_i_12_n_4
    SLICE_X50Y82         MUXF7 (Prop_muxf7_I0_O)      0.241    -0.586 r  U4/Regdata2_reg[1]_i_5/O
                         net (fo=1, routed)           0.859     0.274    U4/Regdata2_reg[1]_i_5_n_4
    SLICE_X53Y83         LUT6 (Prop_lut6_I5_O)        0.298     0.572 r  U4/Regdata2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.572    U4/Regdata2[1]_i_1_n_4
    SLICE_X53Y83         FDRE                                         r  U4/Regdata2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.899     5.065 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.246    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.167    -1.921 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    -0.003    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.088 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.494     1.583    U4/clk_out1
    SLICE_X53Y83         FDRE                                         r  U4/Regdata2_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.434     1.149    
                         clock uncertainty           -0.144     1.005    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)        0.034     1.039    U4/Regdata2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.039    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 U9/IR_reg[16]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U4/Regdata2_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 1.091ns (31.521%)  route 2.370ns (68.479%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.570ns = ( 1.597 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.899ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.286    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.915    -6.629 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.616    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.520 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.621    -2.899    U9/clk_out1
    SLICE_X57Y88         FDRE                                         r  U9/IR_reg[16]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456    -2.443 r  U9/IR_reg[16]_rep/Q
                         net (fo=128, routed)         1.611    -0.832    U4/Regdata2_reg[0]_i_2_1
    SLICE_X36Y78         LUT6 (Prop_lut6_I4_O)        0.124    -0.708 r  U4/Regdata2[9]_i_12/O
                         net (fo=1, routed)           0.000    -0.708    U4/Regdata2[9]_i_12_n_4
    SLICE_X36Y78         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.496 r  U4/Regdata2_reg[9]_i_5/O
                         net (fo=1, routed)           0.759     0.263    U4/Regdata2_reg[9]_i_5_n_4
    SLICE_X36Y82         LUT6 (Prop_lut6_I5_O)        0.299     0.562 r  U4/Regdata2[9]_i_1/O
                         net (fo=1, routed)           0.000     0.562    U4/Regdata2[9]_i_1_n_4
    SLICE_X36Y82         FDRE                                         r  U4/Regdata2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.899     5.065 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.246    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.167    -1.921 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    -0.003    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.088 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.508     1.597    U4/clk_out1
    SLICE_X36Y82         FDRE                                         r  U4/Regdata2_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.434     1.163    
                         clock uncertainty           -0.144     1.019    
    SLICE_X36Y82         FDRE (Setup_fdre_C_D)        0.035     1.054    U4/Regdata2_reg[9]
  -------------------------------------------------------------------
                         required time                          1.054    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 U9/IR_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U4/Regdata2_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 1.123ns (31.864%)  route 2.401ns (68.136%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.562ns = ( 1.605 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.892ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.286    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.915    -6.629 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.616    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.520 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.628    -2.892    U9/clk_out1
    SLICE_X51Y90         FDRE                                         r  U9/IR_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.456    -2.436 r  U9/IR_reg[16]/Q
                         net (fo=133, routed)         1.673    -0.763    U4/Regdata1_reg[0]_0[0]
    SLICE_X36Y96         LUT6 (Prop_lut6_I4_O)        0.124    -0.639 r  U4/Regdata2[31]_i_11/O
                         net (fo=1, routed)           0.000    -0.639    U4/Regdata2[31]_i_11_n_4
    SLICE_X36Y96         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.394 r  U4/Regdata2_reg[31]_i_4/O
                         net (fo=1, routed)           0.729     0.334    U4/Regdata2_reg[31]_i_4_n_4
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.298     0.632 r  U4/Regdata2[31]_i_1/O
                         net (fo=1, routed)           0.000     0.632    U4/Regdata2[31]_i_1_n_4
    SLICE_X36Y95         FDRE                                         r  U4/Regdata2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.899     5.065 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.246    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.167    -1.921 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    -0.003    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.088 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.516     1.605    U4/clk_out1
    SLICE_X36Y95         FDRE                                         r  U4/Regdata2_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.362     1.243    
                         clock uncertainty           -0.144     1.099    
    SLICE_X36Y95         FDRE (Setup_fdre_C_D)        0.032     1.131    U4/Regdata2_reg[31]
  -------------------------------------------------------------------
                         required time                          1.131    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 U6/answer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.456ns (15.411%)  route 2.503ns (84.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.533ns = ( 1.634 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.898ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.286    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.915    -6.629 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.616    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.520 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.622    -2.898    U6/clk_out1
    SLICE_X69Y82         FDRE                                         r  U6/answer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y82         FDRE (Prop_fdre_C_Q)         0.456    -2.442 r  U6/answer_reg[11]/Q
                         net (fo=16, routed)          2.503     0.061    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y12         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.899     5.065 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.246    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.167    -1.921 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    -0.003    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.088 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.546     1.634    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.362     1.272    
                         clock uncertainty           -0.144     1.128    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     0.562    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U4/Regdata2_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk fall@4.167ns)
  Data Path Delay:        0.787ns  (logic 0.167ns (21.217%)  route 0.620ns (78.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns = ( 3.919 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 3.642 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     4.428 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.868    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.477     2.391 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     3.054    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.080 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.563     3.642    U4/clk_out1
    SLICE_X46Y91         FDRE                                         r  U4/Regdata2_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.167     3.809 r  U4/Regdata2_reg[28]/Q
                         net (fo=5, routed)           0.620     4.429    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y20         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.451     4.617 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.098    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.802     2.296 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     3.013    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.042 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.877     3.919    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.038     3.957    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     4.253    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.253    
                         arrival time                           4.429    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U9/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U9/IR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.312%)  route 0.128ns (40.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.477    -1.776 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -1.113    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.557    -0.530    U9/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X68Y79         FDRE                                         r  U9/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  U9/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=27, routed)          0.128    -0.262    U9/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X70Y80         LUT6 (Prop_lut6_I3_O)        0.045    -0.217 r  U9/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.000    -0.217    U9/Instruction_0[5]
    SLICE_X70Y80         FDRE                                         r  U9/IR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.932    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.802    -1.870 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.154    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.125 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.828    -0.297    U9/clk_out1
    SLICE_X70Y80         FDRE                                         r  U9/IR_reg[5]/C
                         clock pessimism             -0.218    -0.515    
    SLICE_X70Y80         FDRE (Hold_fdre_C_D)         0.120    -0.395    U9/IR_reg[5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 U4/Regdata2_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk fall@4.167ns)
  Data Path Delay:        0.804ns  (logic 0.167ns (20.777%)  route 0.637ns (79.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns = ( 3.918 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 3.642 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     4.428 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.868    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.477     2.391 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     3.054    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.080 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.563     3.642    U4/clk_out1
    SLICE_X46Y91         FDRE                                         r  U4/Regdata2_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.167     3.809 r  U4/Regdata2_reg[28]/Q
                         net (fo=5, routed)           0.637     4.446    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y21         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.451     4.617 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.098    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.802     2.296 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     3.013    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.042 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.876     3.918    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.038     3.956    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     4.252    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.252    
                         arrival time                           4.446    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U9/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U9/IR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.599%)  route 0.213ns (53.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.477    -1.776 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -1.113    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.557    -0.530    U9/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X68Y79         FDRE                                         r  U9/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  U9/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=27, routed)          0.213    -0.176    U9/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X66Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.131 r  U9/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.000    -0.131    U9/Instruction_0[7]
    SLICE_X66Y81         FDRE                                         r  U9/IR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.932    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.802    -1.870 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.154    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.125 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.829    -0.296    U9/clk_out1
    SLICE_X66Y81         FDRE                                         r  U9/IR_reg[7]/C
                         clock pessimism             -0.196    -0.492    
    SLICE_X66Y81         FDRE (Hold_fdre_C_D)         0.120    -0.372    U9/IR_reg[7]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U4/Regdata2_reg[29]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk fall@4.167ns)
  Data Path Delay:        0.850ns  (logic 0.167ns (19.658%)  route 0.683ns (80.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns = ( 3.922 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 3.647 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     4.428 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.868    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.477     2.391 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     3.054    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.080 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.568     3.647    U4/clk_out1
    SLICE_X34Y94         FDRE                                         r  U4/Regdata2_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.167     3.814 r  U4/Regdata2_reg[29]/Q
                         net (fo=5, routed)           0.683     4.497    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y19         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.451     4.617 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.098    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.802     2.296 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     3.013    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.042 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.880     3.922    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.033     3.955    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     4.251    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.251    
                         arrival time                           4.497    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U4/Regdata2_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk fall@4.167ns)
  Data Path Delay:        0.862ns  (logic 0.146ns (16.931%)  route 0.716ns (83.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns = ( 3.922 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 3.643 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     4.428 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.868    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.477     2.391 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     3.054    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.080 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.564     3.643    U4/clk_out1
    SLICE_X48Y95         FDRE                                         r  U4/Regdata2_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.146     3.789 r  U4/Regdata2_reg[26]/Q
                         net (fo=5, routed)           0.716     4.506    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y19         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.451     4.617 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.098    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.802     2.296 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     3.013    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.042 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.880     3.922    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.033     3.955    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     4.251    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.251    
                         arrival time                           4.506    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U4/Regdata2_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk fall@4.167ns)
  Data Path Delay:        0.867ns  (logic 0.146ns (16.848%)  route 0.721ns (83.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns = ( 3.906 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 3.637 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     4.428 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.868    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.477     2.391 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     3.054    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.080 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.558     3.637    U4/clk_out1
    SLICE_X40Y80         FDRE                                         r  U4/Regdata2_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.146     3.783 r  U4/Regdata2_reg[7]/Q
                         net (fo=5, routed)           0.721     4.504    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y14         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.451     4.617 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.098    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.802     2.296 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     3.013    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.042 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.864     3.906    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.033     3.939    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     4.235    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.235    
                         arrival time                           4.504    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U4/imem_reg[10][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U4/imem_reg[17][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.379ns (57.787%)  route 0.277ns (42.213%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.477    -1.776 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -1.113    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.560    -0.527    U4/clk_out1
    SLICE_X53Y88         FDRE                                         r  U4/imem_reg[10][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  U4/imem_reg[10][16]/Q
                         net (fo=3, routed)           0.159    -0.227    U4/imem_reg[10]_20[16]
    SLICE_X51Y87         LUT6 (Prop_lut6_I1_O)        0.045    -0.182 r  U4/imem[30][16]_i_14/O
                         net (fo=1, routed)           0.000    -0.182    U4/imem[30][16]_i_14_n_4
    SLICE_X51Y87         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.120 r  U4/imem_reg[30][16]_i_7/O
                         net (fo=1, routed)           0.000    -0.120    U4/imem_reg[30][16]_i_7_n_4
    SLICE_X51Y87         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.101 r  U4/imem_reg[30][16]_i_3/O
                         net (fo=1, routed)           0.118     0.016    U3/imem_reg[30][16]_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I3_O)        0.112     0.128 r  U3/imem[30][16]_i_1/O
                         net (fo=32, routed)          0.000     0.128    U4/imem_reg[30][31]_0[16]
    SLICE_X50Y87         FDRE                                         r  U4/imem_reg[17][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.932    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.802    -1.870 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.154    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.125 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.829    -0.296    U4/clk_out1
    SLICE_X50Y87         FDRE                                         r  U4/imem_reg[17][16]/C
                         clock pessimism              0.033    -0.263    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.121    -0.142    U4/imem_reg[17][16]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 U4/Regdata2_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk fall@4.167ns)
  Data Path Delay:        0.877ns  (logic 0.146ns (16.640%)  route 0.731ns (83.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns = ( 3.922 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 3.645 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     4.428 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.868    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.477     2.391 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     3.054    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.080 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.566     3.645    U4/clk_out1
    SLICE_X40Y96         FDRE                                         r  U4/Regdata2_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.146     3.791 r  U4/Regdata2_reg[23]/Q
                         net (fo=5, routed)           0.731     4.523    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y19         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.451     4.617 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.098    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.802     2.296 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     3.013    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.042 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.880     3.922    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.033     3.955    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     4.251    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.251    
                         arrival time                           4.523    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U4/Regdata2_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk fall@4.167ns)
  Data Path Delay:        0.884ns  (logic 0.146ns (16.517%)  route 0.738ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns = ( 3.919 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 3.645 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     4.428 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.868    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.477     2.391 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     3.054    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.080 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.566     3.645    U4/clk_out1
    SLICE_X44Y93         FDRE                                         r  U4/Regdata2_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.146     3.791 r  U4/Regdata2_reg[25]/Q
                         net (fo=5, routed)           0.738     4.529    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y20         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    Y11                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.451     4.617 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.098    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.802     2.296 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     3.013    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.042 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.877     3.919    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.038     3.957    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     4.253    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.253    
                         arrival time                           4.529    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { U0/UCLK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X2Y20    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.333       5.757      RAMB36_X2Y20    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X1Y18    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.333       5.757      RAMB36_X1Y18    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X1Y12    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.333       5.757      RAMB36_X1Y12    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X2Y12    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.333       5.757      RAMB36_X2Y12    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X2Y14    U9/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.333       5.757      RAMB36_X2Y14    U9/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X62Y93    U6/answer_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X62Y94    U6/answer_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X62Y94    U6/answer_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X62Y94    U6/answer_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X62Y93    U6/answer_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X62Y93    U6/answer_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X62Y93    U6/answer_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X73Y82    U6/answer_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X73Y82    U6/answer_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X42Y94    U4/imem_reg[30][23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X41Y86    U4/imem_reg[30][19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X54Y80    U4/imem_reg[30][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X51Y96    U4/imem_reg[30][20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X51Y96    U4/imem_reg[30][20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X63Y88    U6/answer_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X62Y93    U6/answer_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X63Y92    U6/answer_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X62Y94    U6/answer_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X62Y94    U6/answer_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X62Y94    U6/answer_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U0/UCLK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5   U0/UCLK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  U0/UCLK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  U0/UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  U0/UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  U0/UCLK/inst/plle2_adv_inst/CLKFBOUT



