# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do lab2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is ssour@SOURISHS-SURFAC.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ssour/Documents/DAV\ 2023/Lab2 {C:/Users/ssour/Documents/DAV 2023/Lab2/clock_divider.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:28:43 on Feb 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ssour/Documents/DAV 2023/Lab2" C:/Users/ssour/Documents/DAV 2023/Lab2/clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 16:28:43 on Feb 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ssour/Documents/DAV\ 2023/Lab2 {C:/Users/ssour/Documents/DAV 2023/Lab2/buzzer.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:28:43 on Feb 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ssour/Documents/DAV 2023/Lab2" C:/Users/ssour/Documents/DAV 2023/Lab2/buzzer.sv 
# -- Compiling module buzzer
# 
# Top level modules:
# 	buzzer
# End time: 16:28:43 on Feb 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ssour/Documents/DAV\ 2023/Lab2 {C:/Users/ssour/Documents/DAV 2023/Lab2/buzzer_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:28:43 on Feb 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ssour/Documents/DAV 2023/Lab2" C:/Users/ssour/Documents/DAV 2023/Lab2/buzzer_tb.sv 
# -- Compiling module buzzer_tb
# 
# Top level modules:
# 	buzzer_tb
# End time: 16:28:43 on Feb 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.buzzer_tb
# vsim work.buzzer_tb 
# Start time: 16:28:50 on Feb 01,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:/Users/ssour/Documents/DAV 2023/Lab2/buzzer.sv(10): (vopt-2241) Connection width does not match width of port 'speed'. The port definition is at: C:/Users/ssour/Documents/DAV 2023/Lab2/clock_divider.sv(4).
# ** Warning: C:/Users/ssour/Documents/DAV 2023/Lab2/buzzer_tb.sv(6): (vopt-2241) Connection width does not match width of port 'reset'. The port definition is at: C:/Users/ssour/Documents/DAV 2023/Lab2/buzzer.sv(3).
# ** Warning: C:/Users/ssour/Documents/DAV 2023/Lab2/buzzer.sv(10): (vopt-3838) Variable 'outClk' written by continuous and procedural assignments. 
# One of the assignments is implicit. See C:/Users/ssour/Documents/DAV 2023/Lab2/buzzer.sv(8). 
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.buzzer_tb(fast)
add wave -position insertpoint  \
sim:/buzzer_tb/b
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ssour  Hostname: SOURISHS-SURFAC  ProcessID: 29004
#           Attempting to use alternate WLF file "./wlftnh7frs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnh7frs
run -all
# ** Note: $stop    : C:/Users/ssour/Documents/DAV 2023/Lab2/buzzer_tb.sv(10)
#    Time: 10 us  Iteration: 0  Instance: /buzzer_tb
# Break at C:/Users/ssour/Documents/DAV 2023/Lab2/buzzer_tb.sv line 10
# End time: 16:29:44 on Feb 01,2024, Elapsed time: 0:00:54
# Errors: 0, Warnings: 5
