DECL|QM_SPI_BMODE_0|enumerator|QM_SPI_BMODE_0, /**< Clock Polarity = 0, Clock Phase = 0. */
DECL|QM_SPI_BMODE_1|enumerator|QM_SPI_BMODE_1, /**< Clock Polarity = 0, Clock Phase = 1. */
DECL|QM_SPI_BMODE_2|enumerator|QM_SPI_BMODE_2, /**< Clock Polarity = 1, Clock Phase = 0. */
DECL|QM_SPI_BMODE_3|enumerator|QM_SPI_BMODE_3 /**< Clock Polarity = 1, Clock Phase = 1. */
DECL|QM_SPI_BUSY|enumerator|QM_SPI_BUSY, /**< SPI device is busy. */
DECL|QM_SPI_FRAME_SIZE_10_BIT|enumerator|QM_SPI_FRAME_SIZE_10_BIT, /**< 10 bit frame. */
DECL|QM_SPI_FRAME_SIZE_11_BIT|enumerator|QM_SPI_FRAME_SIZE_11_BIT, /**< 11 bit frame. */
DECL|QM_SPI_FRAME_SIZE_12_BIT|enumerator|QM_SPI_FRAME_SIZE_12_BIT, /**< 12 bit frame. */
DECL|QM_SPI_FRAME_SIZE_13_BIT|enumerator|QM_SPI_FRAME_SIZE_13_BIT, /**< 13 bit frame. */
DECL|QM_SPI_FRAME_SIZE_14_BIT|enumerator|QM_SPI_FRAME_SIZE_14_BIT, /**< 14 bit frame. */
DECL|QM_SPI_FRAME_SIZE_15_BIT|enumerator|QM_SPI_FRAME_SIZE_15_BIT, /**< 15 bit frame. */
DECL|QM_SPI_FRAME_SIZE_16_BIT|enumerator|QM_SPI_FRAME_SIZE_16_BIT, /**< 16 bit frame. */
DECL|QM_SPI_FRAME_SIZE_17_BIT|enumerator|QM_SPI_FRAME_SIZE_17_BIT, /**< 17 bit frame. */
DECL|QM_SPI_FRAME_SIZE_18_BIT|enumerator|QM_SPI_FRAME_SIZE_18_BIT, /**< 18 bit frame. */
DECL|QM_SPI_FRAME_SIZE_19_BIT|enumerator|QM_SPI_FRAME_SIZE_19_BIT, /**< 19 bit frame. */
DECL|QM_SPI_FRAME_SIZE_20_BIT|enumerator|QM_SPI_FRAME_SIZE_20_BIT, /**< 20 bit frame. */
DECL|QM_SPI_FRAME_SIZE_21_BIT|enumerator|QM_SPI_FRAME_SIZE_21_BIT, /**< 21 bit frame. */
DECL|QM_SPI_FRAME_SIZE_22_BIT|enumerator|QM_SPI_FRAME_SIZE_22_BIT, /**< 22 bit frame. */
DECL|QM_SPI_FRAME_SIZE_23_BIT|enumerator|QM_SPI_FRAME_SIZE_23_BIT, /**< 23 bit frame. */
DECL|QM_SPI_FRAME_SIZE_24_BIT|enumerator|QM_SPI_FRAME_SIZE_24_BIT, /**< 24 bit frame. */
DECL|QM_SPI_FRAME_SIZE_25_BIT|enumerator|QM_SPI_FRAME_SIZE_25_BIT, /**< 25 bit frame. */
DECL|QM_SPI_FRAME_SIZE_26_BIT|enumerator|QM_SPI_FRAME_SIZE_26_BIT, /**< 26 bit frame. */
DECL|QM_SPI_FRAME_SIZE_27_BIT|enumerator|QM_SPI_FRAME_SIZE_27_BIT, /**< 27 bit frame. */
DECL|QM_SPI_FRAME_SIZE_28_BIT|enumerator|QM_SPI_FRAME_SIZE_28_BIT, /**< 28 bit frame. */
DECL|QM_SPI_FRAME_SIZE_29_BIT|enumerator|QM_SPI_FRAME_SIZE_29_BIT, /**< 29 bit frame. */
DECL|QM_SPI_FRAME_SIZE_30_BIT|enumerator|QM_SPI_FRAME_SIZE_30_BIT, /**< 30 bit frame. */
DECL|QM_SPI_FRAME_SIZE_31_BIT|enumerator|QM_SPI_FRAME_SIZE_31_BIT, /**< 31 bit frame. */
DECL|QM_SPI_FRAME_SIZE_32_BIT|enumerator|QM_SPI_FRAME_SIZE_32_BIT /**< 32 bit frame. */
DECL|QM_SPI_FRAME_SIZE_4_BIT|enumerator|QM_SPI_FRAME_SIZE_4_BIT = 3, /**< 4 bit frame. */
DECL|QM_SPI_FRAME_SIZE_5_BIT|enumerator|QM_SPI_FRAME_SIZE_5_BIT, /**< 5 bit frame. */
DECL|QM_SPI_FRAME_SIZE_6_BIT|enumerator|QM_SPI_FRAME_SIZE_6_BIT, /**< 6 bit frame. */
DECL|QM_SPI_FRAME_SIZE_7_BIT|enumerator|QM_SPI_FRAME_SIZE_7_BIT, /**< 7 bit frame. */
DECL|QM_SPI_FRAME_SIZE_8_BIT|enumerator|QM_SPI_FRAME_SIZE_8_BIT, /**< 8 bit frame. */
DECL|QM_SPI_FRAME_SIZE_9_BIT|enumerator|QM_SPI_FRAME_SIZE_9_BIT, /**< 9 bit frame. */
DECL|QM_SPI_IDLE|enumerator|QM_SPI_IDLE, /**< SPI device is not in use. */
DECL|QM_SPI_RX_OVERFLOW|enumerator|QM_SPI_RX_OVERFLOW /**< RX transfer has overflown. */
DECL|QM_SPI_SS_0|enumerator|QM_SPI_SS_0 = BIT(0), /**< Slave Select 0. */
DECL|QM_SPI_SS_1|enumerator|QM_SPI_SS_1 = BIT(1), /**< Slave Select 1. */
DECL|QM_SPI_SS_2|enumerator|QM_SPI_SS_2 = BIT(2), /**< Slave Select 2. */
DECL|QM_SPI_SS_3|enumerator|QM_SPI_SS_3 = BIT(3), /**< Slave Select 3. */
DECL|QM_SPI_SS_DISABLED|enumerator|QM_SPI_SS_DISABLED = 0, /**< Slave select disable. */
DECL|QM_SPI_TMOD_EEPROM_READ|enumerator|QM_SPI_TMOD_EEPROM_READ /**< EEPROM Read. */
DECL|QM_SPI_TMOD_RX|enumerator|QM_SPI_TMOD_RX, /**< Receive Only. */
DECL|QM_SPI_TMOD_TX_RX|enumerator|QM_SPI_TMOD_TX_RX, /**< Transmit & Receive. */
DECL|QM_SPI_TMOD_TX|enumerator|QM_SPI_TMOD_TX, /**< Transmit Only. */
DECL|__QM_SPI_H__|macro|__QM_SPI_H__
DECL|bus_mode|member|qm_spi_bmode_t bus_mode; /**< Bus mode (enum). */
DECL|callback_data|member|void *callback_data; /**< Callback user data. */
DECL|callback|member|void (*callback)(void *data, int error, qm_spi_status_t status,
DECL|clk_divider|member|uint16_t clk_divider;
DECL|frame_size|member|qm_spi_frame_size_t frame_size; /**< Frame Size. */
DECL|qm_spi_async_transfer_t|typedef|} qm_spi_async_transfer_t;
DECL|qm_spi_bmode_t|typedef|} qm_spi_bmode_t;
DECL|qm_spi_config_t|typedef|} qm_spi_config_t;
DECL|qm_spi_frame_size_t|typedef|} qm_spi_frame_size_t;
DECL|qm_spi_slave_select_t|typedef|} qm_spi_slave_select_t;
DECL|qm_spi_status_t|typedef|} qm_spi_status_t;
DECL|qm_spi_tmode_t|typedef|} qm_spi_tmode_t;
DECL|qm_spi_transfer_t|typedef|} qm_spi_transfer_t;
DECL|rx_len|member|uint16_t rx_len; /**< Read buffer length. */
DECL|rx_len|member|uint16_t rx_len; /**< Receive Data Length. */
DECL|rx|member|uint8_t *rx; /**< Read Data. */
DECL|rx|member|uint8_t *rx; /**< Read data. */
DECL|transfer_mode|member|qm_spi_tmode_t transfer_mode; /**< Transfer mode (enum). */
DECL|tx_len|member|uint16_t tx_len; /**< Write Data Length. */
DECL|tx_len|member|uint16_t tx_len; /**< Write data Length. */
DECL|tx|member|uint8_t *tx; /**< Write Data. */
DECL|tx|member|uint8_t *tx; /**< Write data. */
