$date
        2017-Nov-16 13:33:55
$end
$version
        Vivado v2017.2 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 2 " sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_ar_cnt [1:0] $end
$var reg 32 $ sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_araddr [31:0] $end
$var reg 2 D sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_arburst [1:0] $end
$var reg 4 F sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_arcache [3:0] $end
$var reg 1 J sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_arid $end
$var reg 8 K sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_arlen [7:0] $end
$var reg 1 S sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_arlock $end
$var reg 3 T sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_arprot [2:0] $end
$var reg 4 W sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_arqos [3:0] $end
$var reg 3 [ sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_arsize [2:0] $end
$var reg 1 ^ sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_aruser $end
$var reg 2 _ sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_aw_cnt [1:0] $end
$var reg 32 a sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_awaddr [31:0] $end
$var reg 2 #" sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_awburst [1:0] $end
$var reg 4 %" sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_awcache [3:0] $end
$var reg 1 )" sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_awid $end
$var reg 8 *" sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_awlen [7:0] $end
$var reg 1 2" sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_awlock $end
$var reg 3 3" sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_awprot [2:0] $end
$var reg 4 6" sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_awqos [3:0] $end
$var reg 3 :" sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_awsize [2:0] $end
$var reg 1 =" sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_awuser $end
$var reg 2 >" sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_b_cnt [1:0] $end
$var reg 1 @" sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_bid $end
$var reg 2 A" sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_bresp [1:0] $end
$var reg 1 C" sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_buser $end
$var reg 2 D" sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_r_cnt [1:0] $end
$var reg 32 F" sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_rdata [31:0] $end
$var reg 1 f" sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_rid $end
$var reg 2 g" sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_rresp [1:0] $end
$var reg 1 i" sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_ruser $end
$var reg 32 j" sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_wdata [31:0] $end
$var reg 4 ,# sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_wstrb [3:0] $end
$var reg 1 0# sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_wuser $end
$var reg 2 1# sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl [1:0] $end
$var reg 1 3# sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_awvalid $end
$var reg 1 4# sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_awready $end
$var reg 3 5# sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_w_ctrl [2:0] $end
$var reg 1 8# sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_wvalid $end
$var reg 1 9# sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_wready $end
$var reg 1 :# sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_wlast $end
$var reg 2 ;# sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_b_ctrl [1:0] $end
$var reg 1 =# sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_bvalid $end
$var reg 1 ># sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_bready $end
$var reg 2 ?# sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl [1:0] $end
$var reg 1 A# sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_arvalid $end
$var reg 1 B# sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_arready $end
$var reg 3 C# sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_r_ctrl [2:0] $end
$var reg 1 F# sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_rvalid $end
$var reg 1 G# sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_rready $end
$var reg 1 H# sub_BD_inst/sub_BD_i/system_ila_0/inst/net_slot_0_axi_rlast $end
$var reg 3 I# AR_Channel__i1_s0___MY_AXI_MASTER_FULL_ip_0_Master_Full_AXI_ [2:0] $end
$var reg 3 L# AW_Channel__i1_s0___MY_AXI_MASTER_FULL_ip_0_Master_Full_AXI_ [2:0] $end
$var reg 3 O# B_Channel__i1_s0___MY_AXI_MASTER_FULL_ip_0_Master_Full_AXI_ [2:0] $end
$var reg 3 R# R_Channel__i1_s0___MY_AXI_MASTER_FULL_ip_0_Master_Full_AXI_ [2:0] $end
$var reg 3 U# W_Channel__i1_s0___MY_AXI_MASTER_FULL_ip_0_Master_Full_AXI_ [2:0] $end
$var reg 16 X# slot_0___MY_AXI_MASTER_FULL_ip_0_Master_Full_AXI___Write_Transactions_0 [15:0] $end
$var reg 1 h# _TRIGGER $end
$var reg 1 i# _WINDOW $end
$var reg 1 j# _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
b0 $
b1 D
b10 F
0J
b11111111 K
0S
b0 T
b0 W
b10 [
1^
b0 _
b10000000000100000000000000000000 a
b1 #"
b10 %"
0)"
b11111111 *"
02"
b0 3"
b0 6"
b10 :"
1="
b0 >"
0@"
b0 A"
0C"
b0 D"
b0 F"
0f"
b0 g"
0i"
b0 j"
b1111 ,#
00#
b10 1#
03#
14#
b10 5#
08#
19#
0:#
b0 ;#
0=#
0>#
b10 ?#
0A#
1B#
b0 C#
0F#
0G#
0H#
b11 I#
b0 L#
b0 O#
b100 R#
b0 U#
b0 X#
0h#
1i#
0j#
$end
#95
b1010 j"
#96
b1 *"
#100
b11 1#
13#
b11 5#
18#
b10 L#
b1 U#
b1 X#
1h#
#101
b1 _
b10000000000100000000000000001000 a
b1 >"
b0 j"
b10 1#
03#
b111 5#
1:#
b0 L#
b111 U#
#102
b1011 j"
b0 5#
08#
09#
0:#
b0 U#
#105
b10 5#
19#
#124
b1 ;#
1=#
#125
b11 ;#
1>#
b10 O#
#126
b0 _
b0 >"
b0 ;#
0=#
0>#
b0 O#
b0 X#
#128
b10000000000100000000000000010000 a
b1111 *"
b10000000000000010 j"
#129
b10000000000100000000000000001000 a
#132
b11 1#
13#
b11 5#
18#
b10 L#
b1 U#
b10 X#
#133
b1 _
b10000000000100000000000001001000 a
b1 >"
b110000000000000100 j"
b10 1#
03#
b0 L#
#134
b1010000000000000110 j"
b1 5#
09#
b0 U#
#137
b11 5#
19#
b1 U#
#138
b1110000000000001000 j"
#139
b10010000000000001010 j"
#140
b10110000000000001100 j"
#141
b11010000000000001110 j"
#142
b11110000000000010000 j"
#143
b100010000000000010010 j"
#144
b100110000000000010100 j"
#145
b101010000000000010110 j"
#146
b101110000000000011000 j"
#147
b110010000000000011010 j"
#148
b110110000000000011100 j"
#149
b111010000000000011110 j"
#150
b111110000000000100000 j"
b111 5#
1:#
b111 U#
#151
b1000010000000000100010 j"
b10 5#
08#
0:#
b0 U#
#170
b1 ;#
1=#
#171
b11 ;#
1>#
b10 O#
#172
b0 _
b0 >"
b0 ;#
0=#
0>#
b0 O#
b0 X#
#174
b11 1#
13#
b11 5#
18#
b10 L#
b1 U#
b11 X#
#175
b1 _
b10000000000100000000000010001000 a
b1 >"
b1000110000000000100100 j"
b10 1#
03#
b0 L#
#176
b1001010000000000100110 j"
b1 5#
09#
b0 U#
#179
b11 5#
19#
b1 U#
#180
b1001110000000000101000 j"
#181
b1010010000000000101010 j"
#182
b1010110000000000101100 j"
#183
b1011010000000000101110 j"
#184
b1011110000000000110000 j"
#185
b1100010000000000110010 j"
#186
b1100110000000000110100 j"
#187
b1101010000000000110110 j"
#188
b1101110000000000111000 j"
#189
b1110010000000000111010 j"
#190
b1110110000000000111100 j"
#191
b1111010000000000111110 j"
#192
b1111110000000001000000 j"
b111 5#
1:#
b111 U#
#193
b10000000000000010 j"
b10 5#
08#
0:#
b0 U#
#212
b1 ;#
1=#
#213
b11 ;#
1>#
b10 O#
#214
b0 _
b0 >"
b0 ;#
0=#
0>#
b0 O#
b0 X#
#215
b1011 j"
#216
b0 j"
