{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1605465042003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605465042003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 15:30:41 2020 " "Processing started: Sun Nov 15 15:30:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605465042003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1605465042003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1605465042003 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1605465042677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605465042763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605465042763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1605465042805 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ula.v(10) " "Verilog HDL assignment warning at ula.v(10): truncated value with size 32 to match size of target (1)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ula.v(13) " "Verilog HDL assignment warning at ula.v(13): truncated value with size 32 to match size of target (1)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOut ula.v(6) " "Verilog HDL Always Construct warning at ula.v(6): inferring latch(es) for variable \"ALUOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zero ula.v(6) " "Verilog HDL Always Construct warning at ula.v(6): inferring latch(es) for variable \"Zero\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zero ula.v(6) " "Inferred latch for \"Zero\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[0\] ula.v(6) " "Inferred latch for \"ALUOut\[0\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[1\] ula.v(6) " "Inferred latch for \"ALUOut\[1\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[2\] ula.v(6) " "Inferred latch for \"ALUOut\[2\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[3\] ula.v(6) " "Inferred latch for \"ALUOut\[3\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[4\] ula.v(6) " "Inferred latch for \"ALUOut\[4\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[5\] ula.v(6) " "Inferred latch for \"ALUOut\[5\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[6\] ula.v(6) " "Inferred latch for \"ALUOut\[6\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[7\] ula.v(6) " "Inferred latch for \"ALUOut\[7\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[8\] ula.v(6) " "Inferred latch for \"ALUOut\[8\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[9\] ula.v(6) " "Inferred latch for \"ALUOut\[9\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[10\] ula.v(6) " "Inferred latch for \"ALUOut\[10\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[11\] ula.v(6) " "Inferred latch for \"ALUOut\[11\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[12\] ula.v(6) " "Inferred latch for \"ALUOut\[12\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[13\] ula.v(6) " "Inferred latch for \"ALUOut\[13\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[14\] ula.v(6) " "Inferred latch for \"ALUOut\[14\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[15\] ula.v(6) " "Inferred latch for \"ALUOut\[15\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[16\] ula.v(6) " "Inferred latch for \"ALUOut\[16\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[17\] ula.v(6) " "Inferred latch for \"ALUOut\[17\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[18\] ula.v(6) " "Inferred latch for \"ALUOut\[18\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[19\] ula.v(6) " "Inferred latch for \"ALUOut\[19\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[20\] ula.v(6) " "Inferred latch for \"ALUOut\[20\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[21\] ula.v(6) " "Inferred latch for \"ALUOut\[21\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[22\] ula.v(6) " "Inferred latch for \"ALUOut\[22\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[23\] ula.v(6) " "Inferred latch for \"ALUOut\[23\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[24\] ula.v(6) " "Inferred latch for \"ALUOut\[24\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[25\] ula.v(6) " "Inferred latch for \"ALUOut\[25\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[26\] ula.v(6) " "Inferred latch for \"ALUOut\[26\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[27\] ula.v(6) " "Inferred latch for \"ALUOut\[27\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[28\] ula.v(6) " "Inferred latch for \"ALUOut\[28\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[29\] ula.v(6) " "Inferred latch for \"ALUOut\[29\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[30\] ula.v(6) " "Inferred latch for \"ALUOut\[30\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[31\] ula.v(6) " "Inferred latch for \"ALUOut\[31\]\" at ula.v(6)" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605465042837 "|ula"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[0\]\$latch " "Latch ALUOut\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[1\]\$latch " "Latch ALUOut\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[2\]\$latch " "Latch ALUOut\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[3\]\$latch " "Latch ALUOut\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[4\]\$latch " "Latch ALUOut\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[5\]\$latch " "Latch ALUOut\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[6\]\$latch " "Latch ALUOut\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[7\]\$latch " "Latch ALUOut\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[8\]\$latch " "Latch ALUOut\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[9\]\$latch " "Latch ALUOut\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[10\]\$latch " "Latch ALUOut\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[11\]\$latch " "Latch ALUOut\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[12\]\$latch " "Latch ALUOut\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[13\]\$latch " "Latch ALUOut\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[14\]\$latch " "Latch ALUOut\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[15\]\$latch " "Latch ALUOut\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[16\]\$latch " "Latch ALUOut\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[17\]\$latch " "Latch ALUOut\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[18\]\$latch " "Latch ALUOut\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[19\]\$latch " "Latch ALUOut\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[20\]\$latch " "Latch ALUOut\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[21\]\$latch " "Latch ALUOut\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[22\]\$latch " "Latch ALUOut\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[23\]\$latch " "Latch ALUOut\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[24\]\$latch " "Latch ALUOut\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[25\]\$latch " "Latch ALUOut\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[26\]\$latch " "Latch ALUOut\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[27\]\$latch " "Latch ALUOut\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[28\]\$latch " "Latch ALUOut\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[29\]\$latch " "Latch ALUOut\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[30\]\$latch " "Latch ALUOut\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[31\]\$latch " "Latch ALUOut\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[3\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Zero\$latch " "Latch Zero\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUctl\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUctl\[0\]" {  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1605465043284 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1605465043284 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1605465043754 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605465043754 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "289 " "Implemented 289 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1605465043823 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1605465043823 ""} { "Info" "ICUT_CUT_TM_LCELLS" "188 " "Implemented 188 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1605465043823 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1605465043823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605465043839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 15 15:30:43 2020 " "Processing ended: Sun Nov 15 15:30:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605465043839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605465043839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605465043839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1605465043839 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1605465045273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605465045273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 15:30:44 2020 " "Processing started: Sun Nov 15 15:30:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605465045273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1605465045273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ula -c ula " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1605465045273 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1605465045443 ""}
{ "Info" "0" "" "Project  = ula" {  } {  } 0 0 "Project  = ula" 0 0 "Fitter" 0 0 1605465045443 ""}
{ "Info" "0" "" "Revision = ula" {  } {  } 0 0 "Revision = ula" 0 0 "Fitter" 0 0 1605465045443 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1605465045559 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ula EP2C50F672C6 " "Selected device EP2C50F672C6 for design \"ula\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1605465045574 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605465045612 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605465045612 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1605465045724 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1605465045756 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C6 " "Device EP2C35F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1605465046862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1605465046862 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1605465046862 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1605465046864 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1605465046864 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS142p/nCEO~ AE24 " "Pin ~LVDS142p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS142p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS142p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1605465046864 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1605465046864 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[0\] " "Pin ALUOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[0] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[1\] " "Pin ALUOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[1] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[2\] " "Pin ALUOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[2] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[3\] " "Pin ALUOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[3] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[4\] " "Pin ALUOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[4] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[5\] " "Pin ALUOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[5] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[6\] " "Pin ALUOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[6] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[7\] " "Pin ALUOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[7] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[8\] " "Pin ALUOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[8] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[9\] " "Pin ALUOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[9] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[10\] " "Pin ALUOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[10] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[11\] " "Pin ALUOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[11] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[12\] " "Pin ALUOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[12] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[13\] " "Pin ALUOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[13] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[14\] " "Pin ALUOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[14] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[15\] " "Pin ALUOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[15] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[16\] " "Pin ALUOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[16] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[17\] " "Pin ALUOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[17] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[18\] " "Pin ALUOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[18] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[19\] " "Pin ALUOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[19] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[20\] " "Pin ALUOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[20] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[21\] " "Pin ALUOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[21] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[22\] " "Pin ALUOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[22] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[23\] " "Pin ALUOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[23] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[24\] " "Pin ALUOut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[24] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[25\] " "Pin ALUOut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[25] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[26\] " "Pin ALUOut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[26] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[27\] " "Pin ALUOut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[27] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[28\] " "Pin ALUOut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[28] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[29\] " "Pin ALUOut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[29] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[30\] " "Pin ALUOut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[30] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[31\] " "Pin ALUOut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[31] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zero " "Pin Zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { Zero } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[1] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[0] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[0] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUctl\[1\] " "Pin ALUctl\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUctl[1] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUctl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUctl\[2\] " "Pin ALUctl\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUctl[2] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUctl[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUctl\[0\] " "Pin ALUctl\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUctl[0] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUctl[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUctl\[3\] " "Pin ALUctl\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ALUctl[3] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUctl[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[2] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[1] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[3] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[2] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[4] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[3] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[5] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[4] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[6] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Pin B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[5] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[7] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Pin B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[6] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[8\] " "Pin A\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[8] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Pin B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[7] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[9\] " "Pin A\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[9] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[8\] " "Pin B\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[8] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[10\] " "Pin A\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[10] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[9\] " "Pin B\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[9] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[11\] " "Pin A\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[11] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[10\] " "Pin B\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[10] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[12\] " "Pin A\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[12] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[11\] " "Pin B\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[11] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[13\] " "Pin A\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[13] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[12\] " "Pin B\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[12] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[14\] " "Pin A\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[14] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[13\] " "Pin B\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[13] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[15\] " "Pin A\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[15] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[14\] " "Pin B\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[14] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[16\] " "Pin A\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[16] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[15\] " "Pin B\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[15] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[17\] " "Pin A\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[17] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[16\] " "Pin B\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[16] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[18\] " "Pin A\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[18] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[17\] " "Pin B\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[17] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[19\] " "Pin A\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[19] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[18\] " "Pin B\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[18] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[20\] " "Pin A\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[20] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[19\] " "Pin B\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[19] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[21\] " "Pin A\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[21] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[20\] " "Pin B\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[20] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[22\] " "Pin A\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[22] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[21\] " "Pin B\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[21] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[23\] " "Pin A\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[23] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[22\] " "Pin B\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[22] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[24\] " "Pin A\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[24] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[23\] " "Pin B\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[23] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[25\] " "Pin A\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[25] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[24\] " "Pin B\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[24] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[26\] " "Pin A\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[26] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[25\] " "Pin B\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[25] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[27\] " "Pin A\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[27] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[26\] " "Pin B\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[26] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[28\] " "Pin A\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[28] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[27\] " "Pin B\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[27] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[29\] " "Pin A\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[29] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[28\] " "Pin B\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[28] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[30\] " "Pin A\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[30] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[29\] " "Pin B\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[29] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[31\] " "Pin A\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { A[31] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[30\] " "Pin B\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[30] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[31\] " "Pin B\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { B[31] } } } { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605465046902 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1605465046902 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1605465047065 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ula.sdc " "Synopsys Design Constraints File file not found: 'ula.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1605465047065 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1605465047065 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux32~0  from: dataa  to: combout " "Cell: Mux32~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1605465047073 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1605465047073 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1605465047075 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux32~0  " "Automatically promoted node Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605465047085 ""}  } { { "ula.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/ula.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605465047085 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1605465047185 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605465047186 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605465047186 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605465047188 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605465047188 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1605465047189 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1605465047189 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1605465047190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1605465047190 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1605465047191 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1605465047191 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "101 unused 3.3V 68 33 0 " "Number of I/O pins in group: 101 (unused VREF, 3.3V VCCIO, 68 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1605465047193 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1605465047193 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1605465047193 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 61 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1605465047195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 55 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1605465047195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 52 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1605465047195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 54 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1605465047195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1605465047195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 55 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1605465047195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 54 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1605465047195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 52 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1605465047195 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1605465047195 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1605465047195 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605465047229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1605465050300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605465050469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1605465050485 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1605465051974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605465051975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1605465052063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X69_Y0 X80_Y10 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X69_Y0 to location X80_Y10" {  } { { "loc" "" { Generic "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X69_Y0 to location X80_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X69_Y0 to location X80_Y10"} 69 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1605465054342 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1605465054342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605465054728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1605465054728 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1605465054728 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1605465054728 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.05 " "Total time spent on timing analysis during the Fitter is 1.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1605465054750 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605465054750 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "33 " "Found 33 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[0\] 0 " "Pin \"ALUOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[1\] 0 " "Pin \"ALUOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[2\] 0 " "Pin \"ALUOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[3\] 0 " "Pin \"ALUOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[4\] 0 " "Pin \"ALUOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[5\] 0 " "Pin \"ALUOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[6\] 0 " "Pin \"ALUOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[7\] 0 " "Pin \"ALUOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[8\] 0 " "Pin \"ALUOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[9\] 0 " "Pin \"ALUOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[10\] 0 " "Pin \"ALUOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[11\] 0 " "Pin \"ALUOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[12\] 0 " "Pin \"ALUOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[13\] 0 " "Pin \"ALUOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[14\] 0 " "Pin \"ALUOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[15\] 0 " "Pin \"ALUOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[16\] 0 " "Pin \"ALUOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[17\] 0 " "Pin \"ALUOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[18\] 0 " "Pin \"ALUOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[19\] 0 " "Pin \"ALUOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[20\] 0 " "Pin \"ALUOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[21\] 0 " "Pin \"ALUOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[22\] 0 " "Pin \"ALUOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[23\] 0 " "Pin \"ALUOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[24\] 0 " "Pin \"ALUOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[25\] 0 " "Pin \"ALUOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[26\] 0 " "Pin \"ALUOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[27\] 0 " "Pin \"ALUOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[28\] 0 " "Pin \"ALUOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[29\] 0 " "Pin \"ALUOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[30\] 0 " "Pin \"ALUOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[31\] 0 " "Pin \"ALUOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Zero 0 " "Pin \"Zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1605465054765 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1605465054765 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605465054997 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605465055029 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605465055251 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605465055799 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1605465055831 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/output_files/ula.fit.smsg " "Generated suppressed messages file C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/output_files/ula.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1605465055969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "549 " "Peak virtual memory: 549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605465056185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 15 15:30:56 2020 " "Processing ended: Sun Nov 15 15:30:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605465056185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605465056185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605465056185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1605465056185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1605465057388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605465057388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 15:30:57 2020 " "Processing started: Sun Nov 15 15:30:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605465057388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1605465057388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ula -c ula " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1605465057388 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1605465059810 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1605465059911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605465060898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 15 15:31:00 2020 " "Processing ended: Sun Nov 15 15:31:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605465060898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605465060898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605465060898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1605465060898 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1605465061507 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1605465062233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 15:31:01 2020 " "Processing started: Sun Nov 15 15:31:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605465062233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1605465062233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ula -c ula " "Command: quartus_sta ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1605465062233 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1605465062386 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1605465062603 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1605465062665 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1605465062665 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1605465062772 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ula.sdc " "Synopsys Design Constraints File file not found: 'ula.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1605465062787 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1605465062787 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ALUctl\[0\] ALUctl\[0\] " "create_clock -period 1.000 -name ALUctl\[0\] ALUctl\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062787 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062787 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux32~0  from: datad  to: combout " "Cell: Mux32~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062787 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1605465062787 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1605465062787 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1605465062803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.321 " "Worst-case setup slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321         0.000 ALUctl\[0\]  " "    0.321         0.000 ALUctl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1605465062819 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1605465062819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.963 " "Worst-case hold slack is -0.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.963       -27.746 ALUctl\[0\]  " "   -0.963       -27.746 ALUctl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1605465062819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1605465062819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1605465062819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 ALUctl\[0\]  " "   -1.222        -1.222 ALUctl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1605465062819 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1605465062866 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1605465062866 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux32~0  from: datad  to: combout " "Cell: Mux32~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062888 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1605465062888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.834 " "Worst-case setup slack is 0.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834         0.000 ALUctl\[0\]  " "    0.834         0.000 ALUctl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1605465062888 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1605465062888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.845 " "Worst-case hold slack is -0.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.845       -26.112 ALUctl\[0\]  " "   -0.845       -26.112 ALUctl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1605465062888 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1605465062903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1605465062903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 ALUctl\[0\]  " "   -1.222        -1.222 ALUctl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605465062903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1605465062903 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1605465062950 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1605465063003 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1605465063006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605465063089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 15 15:31:03 2020 " "Processing ended: Sun Nov 15 15:31:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605465063089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605465063089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605465063089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1605465063089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1605465064206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605465064206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 15:31:04 2020 " "Processing started: Sun Nov 15 15:31:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605465064206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1605465064206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ula -c ula " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1605465064206 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "ula.vo\", \"ula_fast.vo ula_v.sdo ula_v_fast.sdo C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/simulation/modelsim/ simulation " "Generated files \"ula.vo\", \"ula_fast.vo\", \"ula_v.sdo\" and \"ula_v_fast.sdo\" in directory \"C:/Users/Cristhian/Documents/CEFET/5 Semestre(ERE)/LAOC I/Listas/Aula-12-Lab-AOC1_Cristhian-Sala-Minoves/Project2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1605465064792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605465064839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 15 15:31:04 2020 " "Processing ended: Sun Nov 15 15:31:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605465064839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605465064839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605465064839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1605465064839 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 83 s " "Quartus II Full Compilation was successful. 0 errors, 83 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1605465065482 ""}
