# Emma Stensland's Portfolio

Welcome! I'm an Electrical Engineering student who likes walking the line between hardware and software with security applications. This portfolio organizes my favorite projects by their most relevant application: embedded, software, hardware, or industrial. Each repository for the project includes source code and relevant documentation.

---

## üìö Table of Contents

- [üõ°Ô∏è Embedded Systems](#-embedded-systems-projects)
  - [TRNG on FPGA](#-trng-on-fpga)
  - [Instrument Simulator for REAL Flatsat](#-instrument-simulator-for-real-flatsat)
  - [Secure Boot and OTA Updates Video](#-secure-boot-and-ota-updates-video)
- [üñ•Ô∏è Software Systems](#-low-level-software-systems)
  - [Encrypted Patterns](#-encrypted-patterns)
- [‚ö° Hardware Systems](#-hardware-systems-projects)
  - [Pulsar Side Channel Analysis](#-pulsar-side-channel-analysis)
  - [Silicon Strip Detector Characterization Board](#-ssd-characterization-board)
  - [Silicon Strip Detector Data Acquisition System](#-ssd-data-aquisition-system)
- [‚öôÔ∏è Industrial Systems](#-industrial-systems-projects)
  - [PERA Threat Report](#-pera-threat-report)
- [üì¨ Contact](#-contact)

---

## üõ°Ô∏è Embedded Systems Projects

### üîÄ [TRNG on FPGA](https://github.com/stenslae/FPGA_TRNG)
Custom True Random Number Generator implemented on an SoC FPGA.
- **Technologies:** VHDL, MURO ring oscillators, Von Neumann correction, LFSR whitening, Linux userspace & kernel drivers, NIST STS validation
- **Skills:** hardware entropy extraction, cryptographically secure design, statistical validation
- **Results:** Produced a fully validated TRNG IP core with provable statistical randomness
- **[Full Report](https://github.com/stenslae/FPGA_TRNG/blob/main/docs/trng.md)**

**System Diagram:**

![TRNG System Diagram](assets/TRNG_DIAGRAM.png)

### üõ†Ô∏è [Instrument Simulator for REAL Flatsat](https://github.com/stenslae/InstrumentSim)  
Teensy 4.1 simulator for MSU's REAL CubeSat instrument telemetry.  
- **Technologies**: C/C++, Teensy, UART  
- **Skills**: command packet processing (CCSDS), CRC-CCITT-16, telemetry output, robust OBC testing
- **Results:** Enables hardware-in-the-loop testing

### üé• [Secure Boot and OTA Updates Video](https://youtu.be/J5bsz8OYWcQ)
This video essay dives into firmware/embedded security topics.
- **Skills:** hardware root of trust, multi-stage boot verification, local & remote attestation, OTA vulnerabilities & security practices

---

## üñ•Ô∏è Low-Level Software Systems

### üì± [Encrypted Patterns](#-encrypted-patterns)
TCP based polling server demo that uses symmetric and asymmetric encryption and vulnerability exploration in networked applications.
- **Technologies:** C, OpenSSL, TCP sockets, AES, EC keys, getopt
- **Skills:** Encryption (AES, EC), TCP client-server communication, vulnerability analysis, denial-of-service (DoS) attacks, spoofing attacks
- **Results:** Explored and demonstrated multiple vulnerabilities caused by poor client-server design, with mitigation suggestions.

---

## üîå Hardware Systems Projects

### üåå [Pulsar Side-Channel Analysis](https://github.com/stenslae/PulsarSideChannel)
Simulated EM side-channel attacks on pulsar-like signals, including scrambling, leakage analysis, & seed recovery.
- **Technologies:** MATLAB/Octave, Fourier & Hilbert transforms, PRNG-based scrambling, signal processing
- **Skills:** side-channel analysis, spectral fingerprinting, envelope detection, brute-force seed recovery, SNR/noise handling
- **Results:** Demonstrated effective seed recovery under varied noise conditions and analyzed leakage metrics
- **[Full Report](https://github.com/stenslae/PulsarSideChannel/blob/main/pulsar_report.md)**

### ‚ò¢Ô∏è [SSD Characterization Board](https://github.com/stenslae/3InputTestBoard)
Analog PCB for silicon strip detector readout and characterization.
- **Technologies:** Altium, LTSpice, Analog Circuit Design, Soldering
- **Skills:** analog filtering, shielding
- **Results:** Successfully routed 3-channel analog front-end and made a usage guide for live radiation testing
- **[Full Report](https://github.com/stenslae/3InputTestBoard/blob/main/Docs/quackems_test_board_operation.pdf)**

**Board Image:**

![Test Altium Layout](assets/QUACK_TEST.png)

### ‚ö° SSD Data Acquisition System
Work in progress multi-board DAQ system for silicon strip detectors on a potential cubesat instrument.
- **Technologies:** FPGA, 8-channel 16-bit ADCs, custom differential ZCD & peak follower
- **Skills:** high-speed analog design, synchronized data acquisition
- **Results:** 200 kHz bandwidth, 20 mV‚Äì5 V dynamic range

**Top Level Analog Schematic:**

![Top Level](assets/QUACK_DAQ.png)

**Analog Signal Processing Schematic:**

![Analog Signal Processing](assets/QUACK_DAQ_B.png)

---

## ‚öôÔ∏è Industrial Systems Projects 

### üí• [PERA Threat Report](https://github.com/stenslae/SecurityWriteups/blob/main/Notes_And_Reports/ICS/pera.md)
This report explains how the Purdue Enterprise Reference Architecture (PERA) model works, then maps key vulnerabilities and mitigations at each layer. Additional models, real-life exploits, network access control, and IIoT communication protocols are discussed.
- **Skills:** threat modeling, risk analysis, enterprise attack examples, CIA triad, systems & controls, IT/OT convergence
  
---

## üì¨ Contact

Feel free to reach out:  

- üìß **Email**: [emma@stensland.com](mailto:emma@stensland.com)
