library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity memory is
	port
	(
		clk			: in  std_logic;
		rst			: in  std_logic;
		memread			: in  std_logic;
		memwrite		: in  std_logic;
		address1		: in  std_logic_vector (31 downto 0);
		address2		: in  std_logic_vector (31 downto 0);
		writedata		: in  std_logic_vector (31 downto 0);
		instruction		: out std_logic_vector (31 downto 0);
		readdata		: out std_logic_vector (31 downto 0)
	);
end memory;

architecture behavior of memory is
	type ramcell is array (0 to 255) of std_logic_vector (7 downto 0);
	signal ram			: ramcell;
	signal masked1, masked2		: std_logic_vector (7 downto 0);
	signal selector1, selector2	: natural range 0 to 255;
begin
	masked1 <= address1 (7 downto 2) & "00";
	masked2 <= address2 (7 downto 2) & "00";
	selector1 <= to_integer (unsigned (masked1));
	selector2 <= to_integer (unsigned (masked2));

	process (clk, rst, memread, memwrite, address1, address2, writedata)
	begin
		if (rising_edge (clk)) then
			if (rst = '1') then
				ram (  0) <= "00000010"; -- jal test_jal
				ram (  1) <= "00000000";
				ram (  2) <= "00000000";
				ram (  3) <= "00001100";
				ram (  4) <= "00001000"; -- jr $ra
				ram (  5) <= "00000000";
				ram (  6) <= "11100000";
				ram (  7) <= "00000011";
				ram (  8) <= "00001010"; -- addi $t0,$0,10
				ram (  9) <= "00000000";
				ram ( 10) <= "00001000";
				ram ( 11) <= "00100000";
				ram ( 12) <= "00100000"; -- add $t1,$t0,$t0
				ram ( 13) <= "01001000";
				ram ( 14) <= "00001000";
				ram ( 15) <= "00000001";
				ram ( 16) <= "11111100"; -- addi $t2,$0,-4
				ram ( 17) <= "11111111";
				ram ( 18) <= "00001010";
				ram ( 19) <= "00100000";
				ram ( 20) <= "01000011"; -- sra $t3,$t2,1
				ram ( 21) <= "01011000";
				ram ( 22) <= "00001010";
				ram ( 23) <= "00000000";
				ram ( 24) <= "10000011"; -- sra $t4,$t2,2
				ram ( 25) <= "01100000";
				ram ( 26) <= "00001010";
				ram ( 27) <= "00000000";
				for i in 28 to 255 loop
					ram (i) <= std_logic_vector (to_unsigned (0, 8));
				end loop;
			else
				if (memwrite = '1') then
					ram (selector2 + 0) <= writedata (7 downto 0);
					ram (selector2 + 1) <= writedata (15 downto 8);
					ram (selector2 + 2) <= writedata (23 downto 16);
					ram (selector2 + 3) <= writedata (31 downto 24);
				end if;
			end if;
		end if;
	end process;
	instruction <= ram (selector1 + 3) & ram (selector1 + 2) & ram (selector1 + 1) & ram (selector1 + 0);
	with memread select
		readdata <=	std_logic_vector (to_unsigned (0, 32)) when '0',
				ram (selector2 + 3) & ram (selector2 + 2) & ram (selector2 + 1) & ram (selector2 + 0) when others;
end behavior;
