{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493238286925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493238286928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 17:24:46 2017 " "Processing started: Wed Apr 26 17:24:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493238286928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493238286928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex1d -c ex1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex1d -c ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493238286929 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1493238287280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex1-Behavior " "Found design unit 1: ex1-Behavior" {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493238287772 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex1 " "Found entity 1: ex1" {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493238287772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493238287772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q1-Behavior " "Found design unit 1: Q1-Behavior" {  } { { "Q1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493238287779 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q1 " "Found entity 1: Q1" {  } { { "Q1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493238287779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493238287779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q2-Behavior " "Found design unit 1: Q2-Behavior" {  } { { "Q2.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493238287787 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q2 " "Found entity 1: Q2" {  } { { "Q2.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493238287787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493238287787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q3-Behavior " "Found design unit 1: Q3-Behavior" {  } { { "Q3.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493238287794 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q3 " "Found entity 1: Q3" {  } { { "Q3.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493238287794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493238287794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q4-Behavior " "Found design unit 1: Q4-Behavior" {  } { { "Q4.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493238287801 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q4 " "Found entity 1: Q4" {  } { { "Q4.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493238287801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493238287801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q5-Behavior " "Found design unit 1: Q5-Behavior" {  } { { "Q5.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493238287808 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q5 " "Found entity 1: Q5" {  } { { "Q5.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493238287808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493238287808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q6-Behavior " "Found design unit 1: Q6-Behavior" {  } { { "Q6.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q6.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493238287817 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q6 " "Found entity 1: Q6" {  } { { "Q6.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493238287817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493238287817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex1 " "Elaborating entity \"ex1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493238287895 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Q1 ex1.vhd(10) " "VHDL Signal Declaration warning at ex1.vhd(10): used implicit default value for signal \"Q1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493238287899 "|ex1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Q2 ex1.vhd(11) " "VHDL Signal Declaration warning at ex1.vhd(11): used implicit default value for signal \"Q2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493238287900 "|ex1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Q3 ex1.vhd(12) " "VHDL Signal Declaration warning at ex1.vhd(12): used implicit default value for signal \"Q3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493238287900 "|ex1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Q4 ex1.vhd(13) " "VHDL Signal Declaration warning at ex1.vhd(13): used implicit default value for signal \"Q4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493238287900 "|ex1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Q5 ex1.vhd(14) " "VHDL Signal Declaration warning at ex1.vhd(14): used implicit default value for signal \"Q5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493238287900 "|ex1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Q6 ex1.vhd(15) " "VHDL Signal Declaration warning at ex1.vhd(15): used implicit default value for signal \"Q6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493238287900 "|ex1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q1 GND " "Pin \"Q1\" is stuck at GND" {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493238288245 "|ex1|Q1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q2 GND " "Pin \"Q2\" is stuck at GND" {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493238288245 "|ex1|Q2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q3 GND " "Pin \"Q3\" is stuck at GND" {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493238288245 "|ex1|Q3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q4 GND " "Pin \"Q4\" is stuck at GND" {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493238288245 "|ex1|Q4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q5 GND " "Pin \"Q5\" is stuck at GND" {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493238288245 "|ex1|Q5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q6 GND " "Pin \"Q6\" is stuck at GND" {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493238288245 "|ex1|Q6"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1493238288245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493238288479 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493238288479 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m " "No output dependent on input pin \"m\"" {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493238288586 "|ex1|m"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n " "No output dependent on input pin \"n\"" {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493238288586 "|ex1|n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A " "No output dependent on input pin \"A\"" {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493238288586 "|ex1|A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B " "No output dependent on input pin \"B\"" {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493238288586 "|ex1|B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493238288586 "|ex1|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1493238288586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493238288587 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493238288587 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493238288587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493238288626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 26 17:24:48 2017 " "Processing ended: Wed Apr 26 17:24:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493238288626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493238288626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493238288626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493238288626 ""}
