Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Nov  4 04:50:06 2025
| Host         : luke-MS-7E57 running 64-bit Linux Mint 22.1
| Command      : report_control_sets -verbose -file MatMul_v1_0_control_sets_placed.rpt
| Design       : MatMul_v1_0
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    15 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             163 |           39 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-----------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                 Enable Signal                 |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+-----------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  accelerator/matr_agu/s00_axis_tready0_out |                                               |                                              |                1 |              2 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG                    | MatMul_v1_0_S00_AXI_inst/axi_arready0         | MatMul_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              2 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG                    | MatMul_v1_0_S00_AXI_inst/axi_awready0         | MatMul_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              2 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG                    |                                               | MatMul_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              6 |         6.00 |
|  s00_axi_aclk_IBUF_BUFG                    | MatMul_v1_0_S00_AXI_inst/p_1_in[7]            | MatMul_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              7 |         3.50 |
|  s00_axi_aclk_IBUF_BUFG                    | MatMul_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0 | MatMul_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG                    | MatMul_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0 | MatMul_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG                    | MatMul_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0  | MatMul_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                    | MatMul_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0 | MatMul_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG                    | MatMul_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0 | MatMul_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG                    | MatMul_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0 | MatMul_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG                    | MatMul_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0  | MatMul_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                    | MatMul_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0 | MatMul_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG                    | MatMul_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0 | MatMul_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG                    | MatMul_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0  | MatMul_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG                    | MatMul_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0 | MatMul_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                    | MatMul_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0 | MatMul_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                    | MatMul_v1_0_S00_AXI_inst/p_1_in[15]           | MatMul_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG                    | MatMul_v1_0_S00_AXI_inst/p_1_in[31]           | MatMul_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                    | MatMul_v1_0_S00_AXI_inst/p_1_in[23]           | MatMul_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG                    | MatMul_v1_0_S00_AXI_inst/slv_reg_rden__0      | MatMul_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |               11 |             32 |         2.91 |
+--------------------------------------------+-----------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


