Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 11 11:39:35 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (109)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (109)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[9] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/FSM_sequential_currState_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[13].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[14].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[15].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[2].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[3].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[4].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[5].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[6].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[7].SYNC2.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[8].SYNC2.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.858        0.000                      0                  132        0.122        0.000                      0                  132        4.020        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.858        0.000                      0                  132        0.122        0.000                      0                  132        4.020        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 1.540ns (25.205%)  route 4.570ns (74.795%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.633     5.154    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/Q
                         net (fo=17, routed)          1.470     7.080    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]
    SLICE_X3Y36          LUT4 (Prop_lut4_I2_O)        0.152     7.232 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[3]_i_2/O
                         net (fo=4, routed)           1.033     8.265    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[3]_i_2_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.326     8.591 r  MINESWEEP/RANDOM/bombLocation[11]_i_4/O
                         net (fo=8, routed)           0.686     9.276    MINESWEEP/RANDOM/bombLocation[11]_i_4_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.400 r  MINESWEEP/RANDOM/bombLocation[13]_i_5/O
                         net (fo=4, routed)           0.729    10.129    MINESWEEP/RANDOM/bombLocation[13]_i_5_n_0
    SLICE_X0Y34          LUT3 (Prop_lut3_I1_O)        0.150    10.279 r  MINESWEEP/RANDOM/bombLocation[11]_i_2/O
                         net (fo=2, routed)           0.653    10.932    MINESWEEP/RANDOM/bombLocation[11]_i_2_n_0
    SLICE_X0Y34          LUT6 (Prop_lut6_I0_O)        0.332    11.264 r  MINESWEEP/RANDOM/bombLocation[11]_i_1/O
                         net (fo=1, routed)           0.000    11.264    MINESWEEP/RANDOM/data[1]
    SLICE_X0Y34          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.513    14.854    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[11]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y34          FDCE (Setup_fdce_C_D)        0.029    15.122    MINESWEEP/RANDOM/bombLocation_reg[11]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -11.264    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.008ns  (logic 1.538ns (25.598%)  route 4.470ns (74.402%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.633     5.154    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/Q
                         net (fo=17, routed)          1.470     7.080    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]
    SLICE_X3Y36          LUT4 (Prop_lut4_I2_O)        0.152     7.232 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[3]_i_2/O
                         net (fo=4, routed)           1.033     8.265    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[3]_i_2_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.326     8.591 r  MINESWEEP/RANDOM/bombLocation[11]_i_4/O
                         net (fo=8, routed)           0.619     9.209    MINESWEEP/RANDOM/bombLocation[11]_i_4_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  MINESWEEP/RANDOM/bombLocation[5]_i_3/O
                         net (fo=6, routed)           0.813    10.146    MINESWEEP/RANDOM/bombLocation[5]_i_3_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I3_O)        0.153    10.299 r  MINESWEEP/RANDOM/bombLocation[7]_i_5/O
                         net (fo=2, routed)           0.536    10.836    MINESWEEP/RANDOM/bombLocation[7]_i_5_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I4_O)        0.327    11.163 r  MINESWEEP/RANDOM/bombLocation[7]_i_1/O
                         net (fo=1, routed)           0.000    11.163    MINESWEEP/RANDOM/bombLocation[7]_i_1_n_0
    SLICE_X2Y34          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.513    14.854    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[7]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y34          FDCE (Setup_fdce_C_D)        0.081    15.174    MINESWEEP/RANDOM/bombLocation_reg[7]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                  4.011    

Slack (MET) :             4.022ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 1.306ns (21.955%)  route 4.642ns (78.045%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.633     5.154    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/Q
                         net (fo=17, routed)          1.470     7.080    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]
    SLICE_X3Y36          LUT4 (Prop_lut4_I2_O)        0.152     7.232 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[3]_i_2/O
                         net (fo=4, routed)           1.033     8.265    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[3]_i_2_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.326     8.591 r  MINESWEEP/RANDOM/bombLocation[11]_i_4/O
                         net (fo=8, routed)           0.686     9.276    MINESWEEP/RANDOM/bombLocation[11]_i_4_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.400 r  MINESWEEP/RANDOM/bombLocation[13]_i_5/O
                         net (fo=4, routed)           0.729    10.129    MINESWEEP/RANDOM/bombLocation[13]_i_5_n_0
    SLICE_X0Y34          LUT4 (Prop_lut4_I0_O)        0.124    10.253 r  MINESWEEP/RANDOM/bombLocation[12]_i_2/O
                         net (fo=2, routed)           0.725    10.979    MINESWEEP/RANDOM/bombLocation[12]_i_2_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I1_O)        0.124    11.103 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[2]_i_1/O
                         net (fo=1, routed)           0.000    11.103    MINESWEEP/RANDOM/p_0_in__0[2]
    SLICE_X0Y35          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.514    14.855    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y35          FDCE (Setup_fdce_C_D)        0.031    15.125    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -11.103    
  -------------------------------------------------------------------
                         slack                                  4.022    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 1.540ns (26.618%)  route 4.246ns (73.382%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.633     5.154    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/Q
                         net (fo=17, routed)          1.470     7.080    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]
    SLICE_X3Y36          LUT4 (Prop_lut4_I2_O)        0.152     7.232 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[3]_i_2/O
                         net (fo=4, routed)           1.033     8.265    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[3]_i_2_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.326     8.591 r  MINESWEEP/RANDOM/bombLocation[11]_i_4/O
                         net (fo=8, routed)           0.686     9.276    MINESWEEP/RANDOM/bombLocation[11]_i_4_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.400 r  MINESWEEP/RANDOM/bombLocation[13]_i_5/O
                         net (fo=4, routed)           0.729    10.129    MINESWEEP/RANDOM/bombLocation[13]_i_5_n_0
    SLICE_X0Y34          LUT3 (Prop_lut3_I1_O)        0.150    10.279 r  MINESWEEP/RANDOM/bombLocation[11]_i_2/O
                         net (fo=2, routed)           0.329    10.608    MINESWEEP/RANDOM/bombLocation[11]_i_2_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I1_O)        0.332    10.940 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[1]_i_1/O
                         net (fo=1, routed)           0.000    10.940    MINESWEEP/RANDOM/p_0_in__0[1]
    SLICE_X0Y35          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.514    14.855    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y35          FDCE (Setup_fdce_C_D)        0.029    15.123    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 1.306ns (22.651%)  route 4.460ns (77.349%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.633     5.154    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/Q
                         net (fo=17, routed)          1.470     7.080    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]
    SLICE_X3Y36          LUT4 (Prop_lut4_I2_O)        0.152     7.232 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[3]_i_2/O
                         net (fo=4, routed)           1.033     8.265    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[3]_i_2_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.326     8.591 r  MINESWEEP/RANDOM/bombLocation[11]_i_4/O
                         net (fo=8, routed)           0.686     9.276    MINESWEEP/RANDOM/bombLocation[11]_i_4_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.400 r  MINESWEEP/RANDOM/bombLocation[13]_i_5/O
                         net (fo=4, routed)           0.613    10.013    MINESWEEP/RANDOM/bombLocation[13]_i_5_n_0
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.124    10.137 r  MINESWEEP/RANDOM/bombLocation[12]_i_3/O
                         net (fo=4, routed)           0.659    10.796    MINESWEEP/RANDOM/bombLocation[12]_i_3_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I1_O)        0.124    10.920 r  MINESWEEP/RANDOM/bombLocation[12]_i_1/O
                         net (fo=1, routed)           0.000    10.920    MINESWEEP/RANDOM/data[2]
    SLICE_X0Y34          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.513    14.854    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[12]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y34          FDCE (Setup_fdce_C_D)        0.031    15.124    MINESWEEP/RANDOM/bombLocation_reg[12]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 1.538ns (26.746%)  route 4.212ns (73.254%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.633     5.154    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/Q
                         net (fo=17, routed)          1.470     7.080    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]
    SLICE_X3Y36          LUT4 (Prop_lut4_I2_O)        0.152     7.232 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[3]_i_2/O
                         net (fo=4, routed)           1.033     8.265    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[3]_i_2_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.326     8.591 r  MINESWEEP/RANDOM/bombLocation[11]_i_4/O
                         net (fo=8, routed)           0.619     9.209    MINESWEEP/RANDOM/bombLocation[11]_i_4_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  MINESWEEP/RANDOM/bombLocation[5]_i_3/O
                         net (fo=6, routed)           0.813    10.146    MINESWEEP/RANDOM/bombLocation[5]_i_3_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I3_O)        0.153    10.299 r  MINESWEEP/RANDOM/bombLocation[7]_i_5/O
                         net (fo=2, routed)           0.278    10.578    MINESWEEP/RANDOM/bombLocation[7]_i_5_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I5_O)        0.327    10.905 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[2]_i_1/O
                         net (fo=1, routed)           0.000    10.905    MINESWEEP/RANDOM/p_0_in[2]
    SLICE_X3Y34          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.513    14.854    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y34          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[2]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y34          FDCE (Setup_fdce_C_D)        0.029    15.122    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -10.905    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 1.502ns (26.476%)  route 4.171ns (73.524%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.633     5.154    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/Q
                         net (fo=17, routed)          1.470     7.080    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]
    SLICE_X3Y36          LUT4 (Prop_lut4_I2_O)        0.152     7.232 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[3]_i_2/O
                         net (fo=4, routed)           1.033     8.265    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[3]_i_2_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.326     8.591 r  MINESWEEP/RANDOM/bombLocation[11]_i_4/O
                         net (fo=8, routed)           0.619     9.209    MINESWEEP/RANDOM/bombLocation[11]_i_4_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  MINESWEEP/RANDOM/bombLocation[5]_i_3/O
                         net (fo=6, routed)           0.588     9.921    MINESWEEP/RANDOM/bombLocation[5]_i_3_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I1_O)        0.116    10.037 r  MINESWEEP/RANDOM/bombLocation[6]_i_2/O
                         net (fo=2, routed)           0.462    10.499    MINESWEEP/RANDOM/bombLocation[6]_i_2_n_0
    SLICE_X2Y37          LUT5 (Prop_lut5_I0_O)        0.328    10.827 r  MINESWEEP/RANDOM/bombLocation[6]_i_1/O
                         net (fo=1, routed)           0.000    10.827    MINESWEEP/RANDOM/bombLocation[6]_i_1_n_0
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.515    14.856    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[6]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y37          FDCE (Setup_fdce_C_D)        0.077    15.172    MINESWEEP/RANDOM/bombLocation_reg[6]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.380ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 1.306ns (23.356%)  route 4.286ns (76.644%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.633     5.154    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/Q
                         net (fo=17, routed)          1.470     7.080    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]
    SLICE_X3Y36          LUT4 (Prop_lut4_I2_O)        0.152     7.232 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[3]_i_2/O
                         net (fo=4, routed)           1.033     8.265    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[3]_i_2_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.326     8.591 r  MINESWEEP/RANDOM/bombLocation[11]_i_4/O
                         net (fo=8, routed)           0.686     9.276    MINESWEEP/RANDOM/bombLocation[11]_i_4_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.400 r  MINESWEEP/RANDOM/bombLocation[13]_i_5/O
                         net (fo=4, routed)           0.613    10.013    MINESWEEP/RANDOM/bombLocation[13]_i_5_n_0
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.124    10.137 r  MINESWEEP/RANDOM/bombLocation[12]_i_3/O
                         net (fo=4, routed)           0.485    10.622    MINESWEEP/RANDOM/bombLocation[12]_i_3_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.124    10.746 r  MINESWEEP/RANDOM/bombLocation[10]_i_1/O
                         net (fo=1, routed)           0.000    10.746    MINESWEEP/RANDOM/bombLocation[10]_i_1_n_0
    SLICE_X0Y37          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.515    14.856    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[10]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X0Y37          FDCE (Setup_fdce_C_D)        0.031    15.126    MINESWEEP/RANDOM/bombLocation_reg[10]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  4.380    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 1.627ns (28.971%)  route 3.989ns (71.029%))
  Logic Levels:           5  (LUT4=2 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.633     5.154    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/Q
                         net (fo=17, routed)          1.470     7.080    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]
    SLICE_X3Y36          LUT4 (Prop_lut4_I2_O)        0.152     7.232 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[3]_i_2/O
                         net (fo=4, routed)           1.033     8.265    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[3]_i_2_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.326     8.591 r  MINESWEEP/RANDOM/bombLocation[11]_i_4/O
                         net (fo=8, routed)           0.838     9.429    MINESWEEP/RANDOM/bombLocation[11]_i_4_n_0
    SLICE_X0Y35          LUT4 (Prop_lut4_I3_O)        0.149     9.578 r  MINESWEEP/RANDOM/bombLocation[12]_i_5/O
                         net (fo=4, routed)           0.649    10.226    MINESWEEP/RANDOM/bombLocation[12]_i_5_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I1_O)        0.332    10.558 r  MINESWEEP/RANDOM/bombLocation[13]_i_2/O
                         net (fo=1, routed)           0.000    10.558    MINESWEEP/RANDOM/bombLocation[13]_i_2_n_0
    SLICE_X0Y37          MUXF7 (Prop_muxf7_I0_O)      0.212    10.770 r  MINESWEEP/RANDOM/bombLocation_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    10.770    MINESWEEP/RANDOM/data[3]
    SLICE_X0Y37          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.515    14.856    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[13]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X0Y37          FDCE (Setup_fdce_C_D)        0.064    15.159    MINESWEEP/RANDOM/bombLocation_reg[13]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 1.182ns (21.046%)  route 4.434ns (78.954%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.633     5.154    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]/Q
                         net (fo=17, routed)          1.470     7.080    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[0]
    SLICE_X3Y36          LUT4 (Prop_lut4_I2_O)        0.152     7.232 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[3]_i_2/O
                         net (fo=4, routed)           1.033     8.265    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[3]_i_2_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.326     8.591 r  MINESWEEP/RANDOM/bombLocation[11]_i_4/O
                         net (fo=8, routed)           0.703     9.293    MINESWEEP/RANDOM/bombLocation[11]_i_4_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.124     9.417 r  MINESWEEP/RANDOM/bombLocation[7]_i_3/O
                         net (fo=4, routed)           1.229    10.647    MINESWEEP/RANDOM/bombLocation[7]_i_3_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.124    10.771 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[3]_i_1/O
                         net (fo=1, routed)           0.000    10.771    MINESWEEP/RANDOM/p_0_in[3]
    SLICE_X2Y36          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.514    14.855    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y36          FDCE (Setup_fdce_C_D)        0.081    15.175    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  4.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.592     1.475    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MINESWEEP/RANDOM/bombLocation_reg[14]/Q
                         net (fo=1, routed)           0.056     1.672    MINESWEEP/bombLocation[14]
    SLICE_X1Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.862     1.989    MINESWEEP/clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.075     1.550    MINESWEEP/tiles_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.592     1.475    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MINESWEEP/RANDOM/bombLocation_reg[9]/Q
                         net (fo=1, routed)           0.056     1.672    MINESWEEP/bombLocation[9]
    SLICE_X1Y37          FDCE                                         r  MINESWEEP/tiles_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.862     1.989    MINESWEEP/clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  MINESWEEP/tiles_reg[9]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.071     1.546    MINESWEEP/tiles_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.591     1.474    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MINESWEEP/RANDOM/bombLocation_reg[12]/Q
                         net (fo=1, routed)           0.104     1.719    MINESWEEP/bombLocation[12]
    SLICE_X2Y34          FDCE                                         r  MINESWEEP/tiles_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.860     1.987    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  MINESWEEP/tiles_reg[12]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.053     1.541    MINESWEEP/tiles_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.590     1.473    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  MINESWEEP/RANDOM/bombLocation_reg[0]/Q
                         net (fo=1, routed)           0.117     1.731    MINESWEEP/bombLocation[0]
    SLICE_X0Y33          FDCE                                         r  MINESWEEP/tiles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.859     1.986    MINESWEEP/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  MINESWEEP/tiles_reg[0]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y33          FDCE (Hold_fdce_C_D)         0.072     1.545    MINESWEEP/tiles_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.592     1.475    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MINESWEEP/RANDOM/bombLocation_reg[13]/Q
                         net (fo=1, routed)           0.174     1.790    MINESWEEP/bombLocation[13]
    SLICE_X1Y37          FDCE                                         r  MINESWEEP/tiles_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.862     1.989    MINESWEEP/clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  MINESWEEP/tiles_reg[13]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.072     1.560    MINESWEEP/tiles_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.227ns (67.537%)  route 0.109ns (32.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.589     1.472    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.128     1.600 f  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[1]/Q
                         net (fo=10, routed)          0.109     1.709    MINESWEEP/RANDOM/bomb3Count[1]
    SLICE_X0Y32          LUT2 (Prop_lut2_I0_O)        0.099     1.808 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.808    MINESWEEP/RANDOM/counter_out[0]
    SLICE_X0Y32          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.858     1.985    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y32          FDCE (Hold_fdce_C_D)         0.091     1.563    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC2_c_0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC2_c_1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.314%)  route 0.190ns (53.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.590     1.473    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  MINESWEEP/MOVE_SYNC2_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  MINESWEEP/MOVE_SYNC2_c_0/Q
                         net (fo=1, routed)           0.190     1.827    MINESWEEP/MOVE_SYNC2_c_0_n_0
    SLICE_X6Y37          FDCE                                         r  MINESWEEP/MOVE_SYNC2_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.860     1.987    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  MINESWEEP/MOVE_SYNC2_c_1/C
                         clock pessimism             -0.514     1.473    
    SLICE_X6Y37          FDCE (Hold_fdce_C_D)         0.086     1.559    MINESWEEP/MOVE_SYNC2_c_1
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.249ns (63.745%)  route 0.142ns (36.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.589     1.472    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.148     1.620 r  MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/Q
                         net (fo=1, routed)           0.142     1.762    MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1_n_0
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.101     1.863 r  MINESWEEP/MOVE_SYNC2_gate__0/O
                         net (fo=1, routed)           0.000     1.863    MINESWEEP/MOVE_SYNC2_gate__0_n_0
    SLICE_X7Y36          FDCE                                         r  MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.859     1.986    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[3]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X7Y36          FDCE (Hold_fdce_C_D)         0.107     1.594    MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.591     1.474    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  MINESWEEP/RANDOM/bombLocation_reg[7]/Q
                         net (fo=1, routed)           0.170     1.808    MINESWEEP/bombLocation[7]
    SLICE_X2Y34          FDCE                                         r  MINESWEEP/tiles_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.860     1.987    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  MINESWEEP/tiles_reg[7]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.064     1.538    MINESWEEP/tiles_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.762%)  route 0.223ns (61.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.591     1.474    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MINESWEEP/RANDOM/bombLocation_reg[8]/Q
                         net (fo=1, routed)           0.223     1.838    MINESWEEP/bombLocation[8]
    SLICE_X0Y33          FDCE                                         r  MINESWEEP/tiles_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.859     1.986    MINESWEEP/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  MINESWEEP/tiles_reg[8]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X0Y33          FDCE (Hold_fdce_C_D)         0.076     1.563    MINESWEEP/tiles_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y39    MINESWEEP/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y39    MINESWEEP/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y34    MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y36    MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y34    MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y36    MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y34    MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y36    MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y35    MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y34    MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y34    MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y34    MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y34    MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y34    MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y34    MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y35    MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y35    MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y35    MINESWEEP/MOVE_SYNC2[13].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y35    MINESWEEP/MOVE_SYNC2[13].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y34    MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y34    MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y34    MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y34    MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y34    MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y34    MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y35    MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y35    MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y35    MINESWEEP/MOVE_SYNC2[13].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y35    MINESWEEP/MOVE_SYNC2[13].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.659ns  (logic 4.173ns (48.194%)  route 4.486ns (51.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.631     5.152    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  MINESWEEP/tiles_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.478     5.630 r  MINESWEEP/tiles_reg[12]/Q
                         net (fo=1, routed)           4.486    10.116    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.695    13.811 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.811    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.248ns  (logic 4.109ns (49.824%)  route 4.138ns (50.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.634     5.155    MINESWEEP/clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  MINESWEEP/tiles_reg[14]/Q
                         net (fo=1, routed)           4.138     9.713    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.690    13.403 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.403    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.869ns  (logic 3.963ns (50.370%)  route 3.905ns (49.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.634     5.155    MINESWEEP/clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  MINESWEEP/tiles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  MINESWEEP/tiles_reg[13]/Q
                         net (fo=1, routed)           3.905     9.516    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.024 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.024    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.689ns  (logic 3.960ns (51.497%)  route 3.730ns (48.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.631     5.152    MINESWEEP/clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  MINESWEEP/tiles_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  MINESWEEP/tiles_reg[11]/Q
                         net (fo=1, routed)           3.730     9.338    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.842 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.842    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.662ns  (logic 3.981ns (51.963%)  route 3.681ns (48.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.634     5.155    MINESWEEP/clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  MINESWEEP/tiles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  MINESWEEP/tiles_reg[10]/Q
                         net (fo=1, routed)           3.681     9.292    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.817 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.817    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.162ns  (logic 4.099ns (57.237%)  route 3.063ns (42.763%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.634     5.155    MINESWEEP/clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  MINESWEEP/tiles_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  MINESWEEP/tiles_reg[9]/Q
                         net (fo=1, routed)           3.063     8.637    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.680    12.317 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.317    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.986ns  (logic 4.096ns (58.631%)  route 2.890ns (41.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.630     5.151    MINESWEEP/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  MINESWEEP/tiles_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  MINESWEEP/tiles_reg[8]/Q
                         net (fo=1, routed)           2.890     8.460    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.677    12.137 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.137    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.926ns  (logic 4.024ns (58.105%)  route 2.902ns (41.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.631     5.152    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  MINESWEEP/tiles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.518     5.670 r  MINESWEEP/tiles_reg[6]/Q
                         net (fo=1, routed)           2.902     8.572    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.078 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.078    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.788ns  (logic 4.151ns (61.147%)  route 2.637ns (38.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.631     5.152    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  MINESWEEP/tiles_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.478     5.630 r  MINESWEEP/tiles_reg[7]/Q
                         net (fo=1, routed)           2.637     8.268    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.673    11.940 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.940    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.748ns  (logic 4.032ns (59.762%)  route 2.715ns (40.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.631     5.152    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  MINESWEEP/tiles_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.518     5.670 r  MINESWEEP/tiles_reg[5]/Q
                         net (fo=1, routed)           2.715     8.385    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.900 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.900    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC2[8].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.186ns (41.130%)  route 0.266ns (58.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.589     1.472    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y36          FDCE                                         r  MINESWEEP/MOVE_SYNC2[8].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MINESWEEP/MOVE_SYNC2[8].SYNC2.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.266     1.879    MINESWEEP/MOVE_SYNC2[8].playerMoveSynch_reg
    SLICE_X7Y37          LUT3 (Prop_lut3_I0_O)        0.045     1.924 r  MINESWEEP/MOVE_FSM.moveTraker_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.924    MINESWEEP/MOVE_FSM.moveTraker_reg[8]_i_1_n_0
    SLICE_X7Y37          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC2[15].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.230ns (49.054%)  route 0.239ns (50.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.591     1.474    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  MINESWEEP/MOVE_SYNC2[15].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  MINESWEEP/MOVE_SYNC2[15].SYNC2.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.117     1.719    MINESWEEP/MOVE_SYNC2[15].playerMoveSynch_reg
    SLICE_X5Y39          LUT3 (Prop_lut3_I0_O)        0.102     1.821 r  MINESWEEP/MOVE_FSM.moveTraker_reg[15]_i_1/O
                         net (fo=1, routed)           0.122     1.943    MINESWEEP/MOVE_FSM.moveTraker_reg[15]_i_1_n_0
    SLICE_X4Y39          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.504ns  (logic 0.186ns (36.921%)  route 0.318ns (63.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.589     1.472    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.204     1.817    MINESWEEP/MOVE_SYNC2[12].playerMoveSynch_reg
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.045     1.862 r  MINESWEEP/MOVE_FSM.moveTraker_reg[12]_i_1/O
                         net (fo=1, routed)           0.114     1.976    MINESWEEP/MOVE_FSM.moveTraker_reg[12]_i_1_n_0
    SLICE_X3Y38          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.183ns (36.071%)  route 0.324ns (63.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.591     1.474    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.324     1.939    MINESWEEP/currState[0]
    SLICE_X4Y37          LUT3 (Prop_lut3_I2_O)        0.042     1.981 r  MINESWEEP/MOVE_FSM.moveTraker_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.981    MINESWEEP/MOVE_FSM.moveTraker_reg[13]_i_1_n_0
    SLICE_X4Y37          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.225ns (42.844%)  route 0.300ns (57.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.589     1.472    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.300     1.900    MINESWEEP/MOVE_SYNC2[11].playerMoveSynch_reg
    SLICE_X4Y36          LUT3 (Prop_lut3_I0_O)        0.097     1.997 r  MINESWEEP/MOVE_FSM.moveTraker_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.997    MINESWEEP/MOVE_FSM.moveTraker_reg[11]_i_1_n_0
    SLICE_X4Y36          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.186ns (35.253%)  route 0.342ns (64.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.591     1.474    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.184     1.799    MINESWEEP/currState[0]
    SLICE_X7Y38          LUT3 (Prop_lut3_I2_O)        0.045     1.844 r  MINESWEEP/MOVE_FSM.moveTraker_reg[2]_i_1/O
                         net (fo=1, routed)           0.158     2.002    MINESWEEP/MOVE_FSM.moveTraker_reg[2]_i_1_n_0
    SLICE_X2Y38          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.185ns (34.488%)  route 0.351ns (65.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.591     1.474    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.351     1.967    MINESWEEP/currState[0]
    SLICE_X7Y38          LUT3 (Prop_lut3_I2_O)        0.044     2.011 r  MINESWEEP/MOVE_FSM.moveTraker_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.011    MINESWEEP/MOVE_FSM.moveTraker_reg[0]_i_1_n_0
    SLICE_X7Y38          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.186ns (34.098%)  route 0.359ns (65.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.591     1.474    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.359     1.975    MINESWEEP/currState[0]
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.045     2.020 r  MINESWEEP/MOVE_FSM.moveTraker_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.020    MINESWEEP/MOVE_FSM.moveTraker_reg[4]_i_1_n_0
    SLICE_X4Y38          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC2[6].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.546ns  (logic 0.186ns (34.044%)  route 0.360ns (65.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.592     1.475    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/MOVE_SYNC2[6].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MINESWEEP/MOVE_SYNC2[6].SYNC2.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.360     1.976    MINESWEEP/MOVE_SYNC2[6].playerMoveSynch_reg
    SLICE_X4Y35          LUT3 (Prop_lut3_I0_O)        0.045     2.021 r  MINESWEEP/MOVE_FSM.moveTraker_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.021    MINESWEEP/MOVE_FSM.moveTraker_reg[6]_i_1_n_0
    SLICE_X4Y35          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.190ns (34.692%)  route 0.358ns (65.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.591     1.474    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.184     1.799    MINESWEEP/currState[0]
    SLICE_X7Y38          LUT3 (Prop_lut3_I2_O)        0.049     1.848 r  MINESWEEP/MOVE_FSM.moveTraker_reg[3]_i_1/O
                         net (fo=1, routed)           0.174     2.022    MINESWEEP/MOVE_FSM.moveTraker_reg[3]_i_1_n_0
    SLICE_X7Y39          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.701ns  (logic 2.528ns (29.055%)  route 6.173ns (70.945%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           3.866     5.322    MINESWEEP/RANDOM/sw_IBUF[3]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.124     5.446 r  MINESWEEP/RANDOM/moveDet2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.446    MINESWEEP/RANDOM_n_2
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.938 r  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=5, routed)           1.116     7.054    MINESWEEP/RANDOM/CO[0]
    SLICE_X3Y37          LUT4 (Prop_lut4_I1_O)        0.332     7.386 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[3]_i_2/O
                         net (fo=7, routed)           1.191     8.577    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[3]_i_2_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124     8.701 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[1]_i_1/O
                         net (fo=1, routed)           0.000     8.701    MINESWEEP/RANDOM/p_0_in__0[1]
    SLICE_X0Y35          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.514     4.855    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[1]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.690ns  (logic 2.528ns (29.091%)  route 6.162ns (70.909%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           3.866     5.322    MINESWEEP/RANDOM/sw_IBUF[3]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.124     5.446 r  MINESWEEP/RANDOM/moveDet2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.446    MINESWEEP/RANDOM_n_2
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.938 r  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=5, routed)           1.116     7.054    MINESWEEP/RANDOM/CO[0]
    SLICE_X3Y37          LUT4 (Prop_lut4_I1_O)        0.332     7.386 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[3]_i_2/O
                         net (fo=7, routed)           1.180     8.566    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[3]_i_2_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124     8.690 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[2]_i_1/O
                         net (fo=1, routed)           0.000     8.690    MINESWEEP/RANDOM/p_0_in__0[2]
    SLICE_X0Y35          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.514     4.855    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[2]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.650ns  (logic 2.528ns (29.228%)  route 6.122ns (70.772%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           3.866     5.322    MINESWEEP/RANDOM/sw_IBUF[3]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.124     5.446 r  MINESWEEP/RANDOM/moveDet2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.446    MINESWEEP/RANDOM_n_2
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.938 r  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=5, routed)           1.116     7.054    MINESWEEP/RANDOM/CO[0]
    SLICE_X3Y37          LUT4 (Prop_lut4_I1_O)        0.332     7.386 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[3]_i_2/O
                         net (fo=7, routed)           1.140     8.526    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[3]_i_2_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.650 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[2]_i_1/O
                         net (fo=1, routed)           0.000     8.650    MINESWEEP/RANDOM/p_0_in[2]
    SLICE_X3Y34          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.513     4.854    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y34          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[2]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.471ns  (logic 2.528ns (29.845%)  route 5.943ns (70.155%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           3.866     5.322    MINESWEEP/RANDOM/sw_IBUF[3]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.124     5.446 r  MINESWEEP/RANDOM/moveDet2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.446    MINESWEEP/RANDOM_n_2
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.938 r  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=5, routed)           1.116     7.054    MINESWEEP/RANDOM/CO[0]
    SLICE_X3Y37          LUT4 (Prop_lut4_I1_O)        0.332     7.386 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[3]_i_2/O
                         net (fo=7, routed)           0.961     8.347    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[3]_i_2_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.471 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1[3]_i_1/O
                         net (fo=1, routed)           0.000     8.471    MINESWEEP/RANDOM/p_0_in__0[3]
    SLICE_X0Y36          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.514     4.855    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb1_reg[3]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.362ns  (logic 2.528ns (30.234%)  route 5.834ns (69.766%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           3.866     5.322    MINESWEEP/RANDOM/sw_IBUF[3]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.124     5.446 r  MINESWEEP/RANDOM/moveDet2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.446    MINESWEEP/RANDOM_n_2
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.938 r  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=5, routed)           1.116     7.054    MINESWEEP/RANDOM/CO[0]
    SLICE_X3Y37          LUT4 (Prop_lut4_I1_O)        0.332     7.386 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[3]_i_2/O
                         net (fo=7, routed)           0.852     8.238    MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[3]_i_2_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.362 r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2[1]_i_1/O
                         net (fo=1, routed)           0.000     8.362    MINESWEEP/RANDOM/p_0_in[1]
    SLICE_X2Y36          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.514     4.855    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2_reg[1]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.355ns  (logic 2.430ns (29.086%)  route 5.925ns (70.914%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           3.866     5.322    MINESWEEP/RANDOM/sw_IBUF[3]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.124     5.446 r  MINESWEEP/RANDOM/moveDet2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.446    MINESWEEP/RANDOM_n_2
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.938 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=5, routed)           1.118     7.056    MINESWEEP/RANDOM/CO[0]
    SLICE_X3Y37          LUT4 (Prop_lut4_I2_O)        0.358     7.414 r  MINESWEEP/RANDOM/bombLocation[14]_i_1/O
                         net (fo=30, routed)          0.941     8.355    MINESWEEP/RANDOM/E[0]
    SLICE_X2Y34          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.513     4.854    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[5]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.355ns  (logic 2.430ns (29.086%)  route 5.925ns (70.914%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           3.866     5.322    MINESWEEP/RANDOM/sw_IBUF[3]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.124     5.446 r  MINESWEEP/RANDOM/moveDet2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.446    MINESWEEP/RANDOM_n_2
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.938 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=5, routed)           1.118     7.056    MINESWEEP/RANDOM/CO[0]
    SLICE_X3Y37          LUT4 (Prop_lut4_I2_O)        0.358     7.414 r  MINESWEEP/RANDOM/bombLocation[14]_i_1/O
                         net (fo=30, routed)          0.941     8.355    MINESWEEP/RANDOM/E[0]
    SLICE_X2Y34          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.513     4.854    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[7]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/tiles_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.355ns  (logic 2.430ns (29.086%)  route 5.925ns (70.914%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           3.866     5.322    MINESWEEP/RANDOM/sw_IBUF[3]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.124     5.446 r  MINESWEEP/RANDOM/moveDet2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.446    MINESWEEP/RANDOM_n_2
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.938 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=5, routed)           1.118     7.056    MINESWEEP/RANDOM/CO[0]
    SLICE_X3Y37          LUT4 (Prop_lut4_I2_O)        0.358     7.414 r  MINESWEEP/RANDOM/bombLocation[14]_i_1/O
                         net (fo=30, routed)          0.941     8.355    MINESWEEP/moveDet
    SLICE_X2Y34          FDCE                                         r  MINESWEEP/tiles_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.513     4.854    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  MINESWEEP/tiles_reg[12]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/tiles_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.355ns  (logic 2.430ns (29.086%)  route 5.925ns (70.914%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           3.866     5.322    MINESWEEP/RANDOM/sw_IBUF[3]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.124     5.446 r  MINESWEEP/RANDOM/moveDet2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.446    MINESWEEP/RANDOM_n_2
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.938 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=5, routed)           1.118     7.056    MINESWEEP/RANDOM/CO[0]
    SLICE_X3Y37          LUT4 (Prop_lut4_I2_O)        0.358     7.414 r  MINESWEEP/RANDOM/bombLocation[14]_i_1/O
                         net (fo=30, routed)          0.941     8.355    MINESWEEP/moveDet
    SLICE_X2Y34          FDCE                                         r  MINESWEEP/tiles_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.513     4.854    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  MINESWEEP/tiles_reg[5]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/tiles_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.355ns  (logic 2.430ns (29.086%)  route 5.925ns (70.914%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           3.866     5.322    MINESWEEP/RANDOM/sw_IBUF[3]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.124     5.446 r  MINESWEEP/RANDOM/moveDet2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.446    MINESWEEP/RANDOM_n_2
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.938 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=5, routed)           1.118     7.056    MINESWEEP/RANDOM/CO[0]
    SLICE_X3Y37          LUT4 (Prop_lut4_I2_O)        0.358     7.414 r  MINESWEEP/RANDOM/bombLocation[14]_i_1/O
                         net (fo=30, routed)          0.941     8.355    MINESWEEP/moveDet
    SLICE_X2Y34          FDCE                                         r  MINESWEEP/tiles_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.513     4.854    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  MINESWEEP/tiles_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVE_FSM.moveTraker_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.508ns (56.614%)  route 0.389ns (43.386%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          LDCE                         0.000     0.000 r  MINESWEEP/MOVE_FSM.moveTraker_reg[0]/G
    SLICE_X7Y38          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVE_FSM.moveTraker_reg[0]/Q
                         net (fo=3, routed)           0.110     0.268    MINESWEEP/MOVE_FSM.moveTraker_reg_n_0_[0]
    SLICE_X6Y38          LUT6 (Prop_lut6_I2_O)        0.045     0.313 r  MINESWEEP/moveDet2_carry_i_4/O
                         net (fo=1, routed)           0.000     0.313    MINESWEEP/moveDet2_carry_i_4_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.458 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.458    MINESWEEP/moveDet2_carry_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.503 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=5, routed)           0.279     0.782    MINESWEEP/moveDet2
    SLICE_X5Y39          LUT4 (Prop_lut4_I2_O)        0.115     0.897 r  MINESWEEP/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.897    MINESWEEP/nextState[1]
    SLICE_X5Y39          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.862     1.989    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVE_FSM.moveTraker_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.509ns (56.662%)  route 0.389ns (43.338%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          LDCE                         0.000     0.000 r  MINESWEEP/MOVE_FSM.moveTraker_reg[0]/G
    SLICE_X7Y38          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVE_FSM.moveTraker_reg[0]/Q
                         net (fo=3, routed)           0.110     0.268    MINESWEEP/MOVE_FSM.moveTraker_reg_n_0_[0]
    SLICE_X6Y38          LUT6 (Prop_lut6_I2_O)        0.045     0.313 r  MINESWEEP/moveDet2_carry_i_4/O
                         net (fo=1, routed)           0.000     0.313    MINESWEEP/moveDet2_carry_i_4_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.458 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.458    MINESWEEP/moveDet2_carry_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.503 r  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=5, routed)           0.279     0.782    MINESWEEP/moveDet2
    SLICE_X5Y39          LUT5 (Prop_lut5_I3_O)        0.116     0.898 r  MINESWEEP/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.898    MINESWEEP/nextState[0]
    SLICE_X5Y39          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.862     1.989    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.222ns (24.356%)  route 0.689ns (75.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=69, routed)          0.689     0.911    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X0Y32          FDCE                                         f  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.858     1.985    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.222ns (24.356%)  route 0.689ns (75.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=69, routed)          0.689     0.911    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X0Y32          FDCE                                         f  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.858     1.985    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.221ns (23.868%)  route 0.705ns (76.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           0.705     0.926    MINESWEEP/sw_IBUF[0]
    SLICE_X6Y34          SRL16E                                       r  MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.858     1.985    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y34          SRL16E                                       r  MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.222ns (22.703%)  route 0.755ns (77.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=69, routed)          0.755     0.977    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X1Y33          FDCE                                         f  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.859     1.986    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.222ns (22.703%)  route 0.755ns (77.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=69, routed)          0.755     0.977    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X1Y33          FDCE                                         f  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.859     1.986    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.982ns  (logic 0.222ns (22.602%)  route 0.760ns (77.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=69, routed)          0.760     0.982    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X0Y33          FDCE                                         f  MINESWEEP/RANDOM/bombLocation_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.859     1.986    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.982ns  (logic 0.222ns (22.602%)  route 0.760ns (77.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=69, routed)          0.760     0.982    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X0Y33          FDCE                                         f  MINESWEEP/RANDOM/bombLocation_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.859     1.986    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.982ns  (logic 0.222ns (22.602%)  route 0.760ns (77.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=69, routed)          0.760     0.982    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X0Y33          FDCE                                         f  MINESWEEP/RANDOM/bombLocation_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.859     1.986    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[3]/C





