\chapter{Evaluation}
\label{chap:eval}

% -------------------------------------------------------------------------------------------------
%                                             Structure
% -------------------------------------------------------------------------------------------------



% Qualitative Analysis (Does not need a heading, the whole chapter is about this)

% - Cost of the design
%     - Context Switch (Just general cost, specifics later)
%         jacobVirtualMemoryContemporary1998 -> Pipeline flushing etc
%     - Exception Handler
%     - Optimization Opportunities
%         - Heisers Fast TLB Miss handler
%         - Inlining

% - General problems of a Segmented Design

% - More shortcommings related to the functional requirements of virtual memory
%     (Resolve shortcommings?)

% - Qualitative Cost analysis
%     - Problems with acquiring quantitative data from QEMU
%         - Typical Metrics (and if they can be acquired from qemu)
%             - Instruction Count
%             - Cycle count
%         - Real hardware: Comparing Cycle count, or measuring ms (-> MMU freezes the CPU)
%     - Mem Access Counting (Instruction counting?)


% -------------------------------------------------------------------------------------------------
%                                             Software-Managed TLBs
% -------------------------------------------------------------------------------------------------
\section{Software-managed TLBs}
Managing TLBs in software grants a lot of flexibility, but this flexibilty does not come
for free. While the general trade-offs between software and hardware TLB managements have
already been discussed in the Fundamentals chapter \ref{chap:fund}, this section will
go into more detail of the trade-offs of this specific design and implementation.

\textbf{Context Switch} The fast TLB miss handler presented by Gernot Heiser for the
L4/MIPS implementation only uses three registers: Two of those registers are reserved
for the kernel and the other one has to be saved in memory to later be restored \cite{heiserAnatomyHighPerformanceMicrokernel}.
\\While the processor still has to run the instructions, this is only minimaly invasive
for the state of the kernel.

This implementation performs a complete save of the processor state, including most of the
32 registers that RISC-V offers.\\
This allows running C code from the exception handler without having the think about what
registeres are mangeled by the code, which is very useful for trying different implementations.\\
The tradeoff here lies between ease of programmability and performance.

\textbf{Pipeline Flush} Exception handlers not only change the state of the processor that is
exposed to the programmer, they also disturb the transparent state consisting of the
instruction pipeline and the reorder buffer.\\
Running instructions from the context of the exception handler (coupled with RISC-V handling
memory faults precisely \cite{RISCVInstructionSet}) requires a flush of both reorder buffer
and instruction pipeline \cite{jacobVirtualMemoryContemporary1998}.\\
Instructions that have already been partially executed in the pipeline have to be restarted,
imposing extra cost on the software handler \cite{jacob1998look}.

\textbf{Exception Handler} The key difference of this exception handler and exception handlers
of other software-based virtual memory designs is that this one does not need to access
memory to generate mappings (apart from the register state save).\\
Looking back at listing \ref{Final Handler Code} it is apparent that there still are some
memory references:\\
Mostly the function call of the \texttt{get_mapping()} function would generate code that
writes to the stack. But the function call is only for readability of the code and could also
be inlined.\\
Otherwise the implementation is based on calculation for determining the memory offset from
the ASID and bitwise operations.\\
This is an advantage over radix page table systems that may need up to five memory references
in contemporary architectures \cite{intel5LevelPaging5Level2017}.
% -------------------------------------------------------------------------------------------------
%                                             Segmented VM Desing
% -------------------------------------------------------------------------------------------------
\section{Segmented Memory Design}



% -------------------------------------------------------------------------------------------------
%                                             Functional Requirements
% -------------------------------------------------------------------------------------------------
\section{Memory System Requirements}


% -------------------------------------------------------------------------------------------------
%                                             Cost Analysis
% -------------------------------------------------------------------------------------------------
\section{Cost Analysis}


% -------------------------------------------------------------------------------------------------
% -------------------------------------------------------------------------------------------------
% -------------------------------------------------------------------------------------------------
% -------------------------------------------------------------------------------------------------
% -------------------------------------------------------------------------------------------------

\subsection{Cost}
% Context Switch
% -> Inline Handler + Vergleich mit größe de Heiser fast TLB miss handlers
% Annahme: Mein TLB miss handler/mapping function könnte sehr klein sein wenn sie
% nur sehr gut optimiert wird und dann könnte man sie eventuell inlinen!
% Hardware Freeze on HW MMU Walk (but independent instruktions can go on -> issues of impl)

% Passt das in eine Cache line -> code localität


% Theoretische Kostenanalyse -> context switch in sw (ausblick inline?)
% -> Optimization -> Reserve Registers for kernel handler, but this wont be good
% -> l4 20 year paper -> registeres important for optiization

% \section{Other operating system features in light of the segmented design}
% TODO discussion (extra chapter?) about whether fork makes sense with
% this segmented allokation approach

% Instruction Count, Software Page Walk vs TLB manager

% switching to kernel evicts other cache entries for kernel in real hardware

% -------------------------------------------------------------------------------------------------
\subsection{Design Restrictions} % Generall Segmented Design shortcommings
% Allgemeine Discussion eines Segmentierten Designs
% \cite{skarlatos2020elastic}
% \cite{tanenbaumOS}
% \cite{denning1997before}??
% TODO [denningVirtualMemoryDenning1996] -> Overlay problem with segmented designs


% Restrictions of the Segmented design ( da kann ich auch allgemeine Punkte zu segmentierten
% speicherdesigns aus grundlagendpapern rausnehmen)

%Flexibility limitation -> flexibility of the virtual memory system
% is still restricted by the tlb structure
% -> other approach jacobSoftwaremanagedAddressTranslation1997

% More fine grained controll over TLBs via CSRs -> Inspo mips ( Evaluation of Implementation, not necesarrily design)

\paragraph*{Fragmentation}
%Processes have fixed size of memory and may not use all of it
\paragraph*{Limited Process count}
%Maybe appropiate for embedded applications?

% -------------------------------------------------------------------------------------------------
\subsection{Memory System Requirements} % Shortcommings of my implementation
Für eine qualitative Analyse des implementierten Virtual Memory Systems bietet \cite{jacobSoftwaremanagedAddressTranslation1997}
eine gute Vorlage. Dort wurden die zentralen Anforderungen an ein Virtual Memory System auf Grundlage
von vielen gängigen microarchitekturen und Betriebssystemen herausgearbeitet.


%Kein Demand Paging, Kein swapping so möglich
% Was ist mit dem paging passiert -> Automatisches Tauschen von Seiten zwischen Haupt und Nebenspeicher?
% In xv6 nicht implementiert, könnte es mit dem Segmentierten Design implementiert werden

% TODO -> Perspektive richtung Embedded, wo isolation gewünscht aber kein Nebenspeicher existiert
% Idee -> Address spaces with different sizes, so that slots can be swapped, or address spaces can be merged
% Memory hungry process can get multiple Address spaces

%
% -------------------------------------------------------------------------------------------------
\section{Quantitative Analysis}
\subsection{Problems with measuring performance of an emulated system}
% Warum geht es nicht -> Emuliert

% Ohne caches -> Emualtion vs Real Hardware -> Warum keine quantitaive analyse

% -------------------------------------------------------------------------------------------------
% DISCUSSION ON REAL HARDWARE
% Extensibility foundations: CSRs, satp mode field open slots for more memory modes
%   Configurable HASHING MMU
% \subsubsection{Switching between HW and SW TLB miss handling}

% TODO TLB Structure could also be different in a system focused on only softtlb design,
%   because it would not have to adhere to the formate forced on it by the page table design
% -------------------------------------------------------------------------------------------------


% TODO : Space optimization: Using only one CSR??
% 128 bit csr? Not using mmuidx, using mtval as extra space??? (Using mtval for this purpose only
% really makes sense for TLB writes in the exception handler, and makes it impossible to add
% new TLB entries from anywhere else)
%?????


% Vergleich MIPS Page table fast path

% Inside L4 Mips fastpath vs slowpath


% vs demand paging


% Hardware erweiterung wenn die funktion parametrisierbar ist




% \todo{typical tlb replacement strategies}
% \todo{How does QEMU replace TLB entries -> index?} \\% Direct mapped
% With the new CSRs presented above, it is possible to write TLB entries.
% The placement of the entry and thus the entry to be replaced can not be selected.
% The replacement policy would be completely up to the hardware implementation.
% It would also be possible to further extend the ISA with additional CSRs to
% support specific selection of entries to be replaced, or to select between
% a number of replacement strategies.
% However, the efficiency of more complex strategies need to be weighed carefully
% against their benefits, since the TLB filling is on the critical path of all
% memory accesses.


% Such a system may have an alternative MMU, which, instead of traversing the page table, may use simple
% arithmetic operations to calculate the physical address for a given virtual address (and potentially other
% context information like the process ID).\\
% Taking into account the speed differences of memory accesses and processor clocks, this would surely
% be faster than doing memory lookups

% Configurable MMU -> Eval

% Compare my implementation to a mips one -> Heiser TLB Fastpath

% REAL TLB Structures? \subsection{Real TLBs}
% Typical TLB entry format

