
lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054b4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e64  08005654  08005654  00006654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080064b8  080064b8  00008074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080064b8  080064b8  000074b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080064c0  080064c0  00008074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080064c0  080064c0  000074c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080064c4  080064c4  000074c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  080064c8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000298  20000074  0800653c  00008074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000030c  0800653c  0000830c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001060e  00000000  00000000  000080a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000248a  00000000  00000000  000186b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f70  00000000  00000000  0001ab40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bfd  00000000  00000000  0001bab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b70  00000000  00000000  0001c6ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000108d8  00000000  00000000  0003421d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000924f2  00000000  00000000  00044af5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d6fe7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049e8  00000000  00000000  000d702c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000dba14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800563c 	.word	0x0800563c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	0800563c 	.word	0x0800563c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <display_writeCommand>:
#define min(a,b) ((a) < (b) ? (a) : (b))


extern SPI_HandleTypeDef hspi2;

void display_writeCommand(uint8_t cmd) {
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	4603      	mov	r3, r0
 80005c4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(Display_DC_GPIO_Port, Display_DC_Pin, 0);
 80005c6:	2200      	movs	r2, #0
 80005c8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80005cc:	4806      	ldr	r0, [pc, #24]	@ (80005e8 <display_writeCommand+0x2c>)
 80005ce:	f001 fb67 	bl	8001ca0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, &cmd, 1, HAL_MAX_DELAY);
 80005d2:	1df9      	adds	r1, r7, #7
 80005d4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80005d8:	2201      	movs	r2, #1
 80005da:	4804      	ldr	r0, [pc, #16]	@ (80005ec <display_writeCommand+0x30>)
 80005dc:	f002 f85b 	bl	8002696 <HAL_SPI_Transmit>
}
 80005e0:	bf00      	nop
 80005e2:	3708      	adds	r7, #8
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	40020400 	.word	0x40020400
 80005ec:	20000090 	.word	0x20000090

080005f0 <display_writeData>:


void display_writeData(uint8_t* data, size_t len) {
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
 80005f8:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(Display_DC_GPIO_Port, Display_DC_Pin, 1);
 80005fa:	2201      	movs	r2, #1
 80005fc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000600:	4807      	ldr	r0, [pc, #28]	@ (8000620 <display_writeData+0x30>)
 8000602:	f001 fb4d 	bl	8001ca0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, data, len, HAL_MAX_DELAY);
 8000606:	683b      	ldr	r3, [r7, #0]
 8000608:	b29a      	uxth	r2, r3
 800060a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800060e:	6879      	ldr	r1, [r7, #4]
 8000610:	4804      	ldr	r0, [pc, #16]	@ (8000624 <display_writeData+0x34>)
 8000612:	f002 f840 	bl	8002696 <HAL_SPI_Transmit>
}
 8000616:	bf00      	nop
 8000618:	3708      	adds	r7, #8
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	40020400 	.word	0x40020400
 8000624:	20000090 	.word	0x20000090

08000628 <display_reset>:


void display_reset(void) {
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Display_Res_GPIO_Port, Display_Res_Pin, 0);
 800062c:	2200      	movs	r2, #0
 800062e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000632:	4808      	ldr	r0, [pc, #32]	@ (8000654 <display_reset+0x2c>)
 8000634:	f001 fb34 	bl	8001ca0 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000638:	200a      	movs	r0, #10
 800063a:	f000 ffe5 	bl	8001608 <HAL_Delay>
    HAL_GPIO_WritePin(Display_Res_GPIO_Port, Display_Res_Pin, 1);
 800063e:	2201      	movs	r2, #1
 8000640:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000644:	4803      	ldr	r0, [pc, #12]	@ (8000654 <display_reset+0x2c>)
 8000646:	f001 fb2b 	bl	8001ca0 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 800064a:	2064      	movs	r0, #100	@ 0x64
 800064c:	f000 ffdc 	bl	8001608 <HAL_Delay>
}
 8000650:	bf00      	nop
 8000652:	bd80      	pop	{r7, pc}
 8000654:	40020400 	.word	0x40020400

08000658 <display_setAddressWindow>:


void display_setAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8000658:	b590      	push	{r4, r7, lr}
 800065a:	b085      	sub	sp, #20
 800065c:	af00      	add	r7, sp, #0
 800065e:	4604      	mov	r4, r0
 8000660:	4608      	mov	r0, r1
 8000662:	4611      	mov	r1, r2
 8000664:	461a      	mov	r2, r3
 8000666:	4623      	mov	r3, r4
 8000668:	80fb      	strh	r3, [r7, #6]
 800066a:	4603      	mov	r3, r0
 800066c:	80bb      	strh	r3, [r7, #4]
 800066e:	460b      	mov	r3, r1
 8000670:	807b      	strh	r3, [r7, #2]
 8000672:	4613      	mov	r3, r2
 8000674:	803b      	strh	r3, [r7, #0]
    uint8_t data[4];

    // Column Address Set
    display_writeCommand(ST7789_CASET);
 8000676:	202a      	movs	r0, #42	@ 0x2a
 8000678:	f7ff ffa0 	bl	80005bc <display_writeCommand>
    data[0] = (x0 >> 8) & 0xFF;
 800067c:	88fb      	ldrh	r3, [r7, #6]
 800067e:	0a1b      	lsrs	r3, r3, #8
 8000680:	b29b      	uxth	r3, r3
 8000682:	b2db      	uxtb	r3, r3
 8000684:	733b      	strb	r3, [r7, #12]
    data[1] = x0 & 0xFF;
 8000686:	88fb      	ldrh	r3, [r7, #6]
 8000688:	b2db      	uxtb	r3, r3
 800068a:	737b      	strb	r3, [r7, #13]
    data[2] = (x1 >> 8) & 0xFF;
 800068c:	887b      	ldrh	r3, [r7, #2]
 800068e:	0a1b      	lsrs	r3, r3, #8
 8000690:	b29b      	uxth	r3, r3
 8000692:	b2db      	uxtb	r3, r3
 8000694:	73bb      	strb	r3, [r7, #14]
    data[3] = x1 & 0xFF;
 8000696:	887b      	ldrh	r3, [r7, #2]
 8000698:	b2db      	uxtb	r3, r3
 800069a:	73fb      	strb	r3, [r7, #15]
    display_writeData(data, 4);
 800069c:	f107 030c 	add.w	r3, r7, #12
 80006a0:	2104      	movs	r1, #4
 80006a2:	4618      	mov	r0, r3
 80006a4:	f7ff ffa4 	bl	80005f0 <display_writeData>

    // Row Address Set
    display_writeCommand(ST7789_RASET);
 80006a8:	202b      	movs	r0, #43	@ 0x2b
 80006aa:	f7ff ff87 	bl	80005bc <display_writeCommand>
    data[0] = (y0 >> 8) & 0xFF;
 80006ae:	88bb      	ldrh	r3, [r7, #4]
 80006b0:	0a1b      	lsrs	r3, r3, #8
 80006b2:	b29b      	uxth	r3, r3
 80006b4:	b2db      	uxtb	r3, r3
 80006b6:	733b      	strb	r3, [r7, #12]
    data[1] = y0 & 0xFF;
 80006b8:	88bb      	ldrh	r3, [r7, #4]
 80006ba:	b2db      	uxtb	r3, r3
 80006bc:	737b      	strb	r3, [r7, #13]
    data[2] = (y1 >> 8) & 0xFF;
 80006be:	883b      	ldrh	r3, [r7, #0]
 80006c0:	0a1b      	lsrs	r3, r3, #8
 80006c2:	b29b      	uxth	r3, r3
 80006c4:	b2db      	uxtb	r3, r3
 80006c6:	73bb      	strb	r3, [r7, #14]
    data[3] = y1 & 0xFF;
 80006c8:	883b      	ldrh	r3, [r7, #0]
 80006ca:	b2db      	uxtb	r3, r3
 80006cc:	73fb      	strb	r3, [r7, #15]
    display_writeData(data, 4);
 80006ce:	f107 030c 	add.w	r3, r7, #12
 80006d2:	2104      	movs	r1, #4
 80006d4:	4618      	mov	r0, r3
 80006d6:	f7ff ff8b 	bl	80005f0 <display_writeData>

    // Write to RAM
    display_writeCommand(ST7789_RAMWR);
 80006da:	202c      	movs	r0, #44	@ 0x2c
 80006dc:	f7ff ff6e 	bl	80005bc <display_writeCommand>
}
 80006e0:	bf00      	nop
 80006e2:	3714      	adds	r7, #20
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd90      	pop	{r4, r7, pc}

080006e8 <display_init>:


void display_init(void) {
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
	display_reset();
 80006ee:	f7ff ff9b 	bl	8000628 <display_reset>

	display_writeCommand(ST7789_SWRESET); // 1: Software reset
 80006f2:	2001      	movs	r0, #1
 80006f4:	f7ff ff62 	bl	80005bc <display_writeCommand>
    HAL_Delay(150);
 80006f8:	2096      	movs	r0, #150	@ 0x96
 80006fa:	f000 ff85 	bl	8001608 <HAL_Delay>

    display_writeCommand(ST7789_SLPOUT); // 2: Out of sleep mode
 80006fe:	2011      	movs	r0, #17
 8000700:	f7ff ff5c 	bl	80005bc <display_writeCommand>
    HAL_Delay(255);
 8000704:	20ff      	movs	r0, #255	@ 0xff
 8000706:	f000 ff7f 	bl	8001608 <HAL_Delay>

    uint8_t data;
    data = 0x55; // 16 bits per pixel
 800070a:	2355      	movs	r3, #85	@ 0x55
 800070c:	71fb      	strb	r3, [r7, #7]
    display_writeCommand(ST7789_COLMOD); // 3: Set color mode
 800070e:	203a      	movs	r0, #58	@ 0x3a
 8000710:	f7ff ff54 	bl	80005bc <display_writeCommand>
    display_writeData(&data, 1);
 8000714:	1dfb      	adds	r3, r7, #7
 8000716:	2101      	movs	r1, #1
 8000718:	4618      	mov	r0, r3
 800071a:	f7ff ff69 	bl	80005f0 <display_writeData>
    HAL_Delay(10);
 800071e:	200a      	movs	r0, #10
 8000720:	f000 ff72 	bl	8001608 <HAL_Delay>

    data = 0x00;
 8000724:	2300      	movs	r3, #0
 8000726:	71fb      	strb	r3, [r7, #7]
    display_writeCommand(ST7789_MADCTL); // 4: Memory access control
 8000728:	2036      	movs	r0, #54	@ 0x36
 800072a:	f7ff ff47 	bl	80005bc <display_writeCommand>
    display_writeData(&data, 1);
 800072e:	1dfb      	adds	r3, r7, #7
 8000730:	2101      	movs	r1, #1
 8000732:	4618      	mov	r0, r3
 8000734:	f7ff ff5c 	bl	80005f0 <display_writeData>

    display_writeCommand(ST7789_INVON); // 5: Invert display
 8000738:	2021      	movs	r0, #33	@ 0x21
 800073a:	f7ff ff3f 	bl	80005bc <display_writeCommand>
    HAL_Delay(10);
 800073e:	200a      	movs	r0, #10
 8000740:	f000 ff62 	bl	8001608 <HAL_Delay>

    display_writeCommand(ST7789_NORON); // 6: Normal display on
 8000744:	2013      	movs	r0, #19
 8000746:	f7ff ff39 	bl	80005bc <display_writeCommand>
    HAL_Delay(10);
 800074a:	200a      	movs	r0, #10
 800074c:	f000 ff5c 	bl	8001608 <HAL_Delay>

    display_writeCommand(ST7789_DISPON); // 7: Main screen turn on
 8000750:	2029      	movs	r0, #41	@ 0x29
 8000752:	f7ff ff33 	bl	80005bc <display_writeCommand>
    HAL_Delay(255);
 8000756:	20ff      	movs	r0, #255	@ 0xff
 8000758:	f000 ff56 	bl	8001608 <HAL_Delay>
}
 800075c:	bf00      	nop
 800075e:	3708      	adds	r7, #8
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}

08000764 <display_fillScreen>:


void display_fillScreen(uint16_t color) {
 8000764:	b580      	push	{r7, lr}
 8000766:	b084      	sub	sp, #16
 8000768:	af00      	add	r7, sp, #0
 800076a:	4603      	mov	r3, r0
 800076c:	80fb      	strh	r3, [r7, #6]
    display_setAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 800076e:	23ef      	movs	r3, #239	@ 0xef
 8000770:	22ef      	movs	r2, #239	@ 0xef
 8000772:	2100      	movs	r1, #0
 8000774:	2000      	movs	r0, #0
 8000776:	f7ff ff6f 	bl	8000658 <display_setAddressWindow>

    uint8_t color_data[2] = {(color >> 8) & 0xFF, color & 0xFF};
 800077a:	88fb      	ldrh	r3, [r7, #6]
 800077c:	0a1b      	lsrs	r3, r3, #8
 800077e:	b29b      	uxth	r3, r3
 8000780:	b2db      	uxtb	r3, r3
 8000782:	723b      	strb	r3, [r7, #8]
 8000784:	88fb      	ldrh	r3, [r7, #6]
 8000786:	b2db      	uxtb	r3, r3
 8000788:	727b      	strb	r3, [r7, #9]

    HAL_GPIO_WritePin(Display_DC_GPIO_Port, Display_DC_Pin, 1);
 800078a:	2201      	movs	r2, #1
 800078c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000790:	480c      	ldr	r0, [pc, #48]	@ (80007c4 <display_fillScreen+0x60>)
 8000792:	f001 fa85 	bl	8001ca0 <HAL_GPIO_WritePin>

    for (uint32_t i = 0; i < ST7789_WIDTH * ST7789_HEIGHT; i++) {
 8000796:	2300      	movs	r3, #0
 8000798:	60fb      	str	r3, [r7, #12]
 800079a:	e00a      	b.n	80007b2 <display_fillScreen+0x4e>
        HAL_SPI_Transmit(&hspi2, color_data, 2, HAL_MAX_DELAY);
 800079c:	f107 0108 	add.w	r1, r7, #8
 80007a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007a4:	2202      	movs	r2, #2
 80007a6:	4808      	ldr	r0, [pc, #32]	@ (80007c8 <display_fillScreen+0x64>)
 80007a8:	f001 ff75 	bl	8002696 <HAL_SPI_Transmit>
    for (uint32_t i = 0; i < ST7789_WIDTH * ST7789_HEIGHT; i++) {
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	3301      	adds	r3, #1
 80007b0:	60fb      	str	r3, [r7, #12]
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	f5b3 4f61 	cmp.w	r3, #57600	@ 0xe100
 80007b8:	d3f0      	bcc.n	800079c <display_fillScreen+0x38>
    }
}
 80007ba:	bf00      	nop
 80007bc:	bf00      	nop
 80007be:	3710      	adds	r7, #16
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	40020400 	.word	0x40020400
 80007c8:	20000090 	.word	0x20000090

080007cc <display_drawChar>:


void display_drawChar(uint16_t x, uint16_t y, char character, const Font* font, uint16_t foreground, uint16_t background) {
 80007cc:	b590      	push	{r4, r7, lr}
 80007ce:	b089      	sub	sp, #36	@ 0x24
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	607b      	str	r3, [r7, #4]
 80007d4:	4603      	mov	r3, r0
 80007d6:	81fb      	strh	r3, [r7, #14]
 80007d8:	460b      	mov	r3, r1
 80007da:	81bb      	strh	r3, [r7, #12]
 80007dc:	4613      	mov	r3, r2
 80007de:	72fb      	strb	r3, [r7, #11]
    if (character < font->min_character || character > font->max_character) {
 80007e0:	7afb      	ldrb	r3, [r7, #11]
 80007e2:	b29a      	uxth	r2, r3
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	889b      	ldrh	r3, [r3, #4]
 80007e8:	429a      	cmp	r2, r3
 80007ea:	d373      	bcc.n	80008d4 <display_drawChar+0x108>
 80007ec:	7afb      	ldrb	r3, [r7, #11]
 80007ee:	b29a      	uxth	r2, r3
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	88db      	ldrh	r3, [r3, #6]
 80007f4:	429a      	cmp	r2, r3
 80007f6:	d86d      	bhi.n	80008d4 <display_drawChar+0x108>
        return;
    }
    if ((x + font->width > ST7789_WIDTH) || (y + font->height > ST7789_HEIGHT)) {
 80007f8:	89fb      	ldrh	r3, [r7, #14]
 80007fa:	687a      	ldr	r2, [r7, #4]
 80007fc:	8812      	ldrh	r2, [r2, #0]
 80007fe:	4413      	add	r3, r2
 8000800:	2bf0      	cmp	r3, #240	@ 0xf0
 8000802:	dc69      	bgt.n	80008d8 <display_drawChar+0x10c>
 8000804:	89bb      	ldrh	r3, [r7, #12]
 8000806:	687a      	ldr	r2, [r7, #4]
 8000808:	8852      	ldrh	r2, [r2, #2]
 800080a:	4413      	add	r3, r2
 800080c:	2bf0      	cmp	r3, #240	@ 0xf0
 800080e:	dc63      	bgt.n	80008d8 <display_drawChar+0x10c>
        return;
    }

    uint32_t offset = (character - font->min_character) * font->height;
 8000810:	7afb      	ldrb	r3, [r7, #11]
 8000812:	687a      	ldr	r2, [r7, #4]
 8000814:	8892      	ldrh	r2, [r2, #4]
 8000816:	1a9b      	subs	r3, r3, r2
 8000818:	687a      	ldr	r2, [r7, #4]
 800081a:	8852      	ldrh	r2, [r2, #2]
 800081c:	fb02 f303 	mul.w	r3, r2, r3
 8000820:	61bb      	str	r3, [r7, #24]

    // character bounding box
    display_setAddressWindow(x, y, x + font->width - 1, y + font->height - 1);
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	881a      	ldrh	r2, [r3, #0]
 8000826:	89fb      	ldrh	r3, [r7, #14]
 8000828:	4413      	add	r3, r2
 800082a:	b29b      	uxth	r3, r3
 800082c:	3b01      	subs	r3, #1
 800082e:	b29c      	uxth	r4, r3
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	885a      	ldrh	r2, [r3, #2]
 8000834:	89bb      	ldrh	r3, [r7, #12]
 8000836:	4413      	add	r3, r2
 8000838:	b29b      	uxth	r3, r3
 800083a:	3b01      	subs	r3, #1
 800083c:	b29b      	uxth	r3, r3
 800083e:	89b9      	ldrh	r1, [r7, #12]
 8000840:	89f8      	ldrh	r0, [r7, #14]
 8000842:	4622      	mov	r2, r4
 8000844:	f7ff ff08 	bl	8000658 <display_setAddressWindow>

    HAL_GPIO_WritePin(Display_DC_GPIO_Port, Display_DC_Pin, 1);
 8000848:	2201      	movs	r2, #1
 800084a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800084e:	4824      	ldr	r0, [pc, #144]	@ (80008e0 <display_drawChar+0x114>)
 8000850:	f001 fa26 	bl	8001ca0 <HAL_GPIO_WritePin>

    for (uint16_t i = 0; i < font->height; i++) {
 8000854:	2300      	movs	r3, #0
 8000856:	83fb      	strh	r3, [r7, #30]
 8000858:	e036      	b.n	80008c8 <display_drawChar+0xfc>
        for (uint16_t j = 0; j < font->width; j++) {
 800085a:	2300      	movs	r3, #0
 800085c:	83bb      	strh	r3, [r7, #28]
 800085e:	e02b      	b.n	80008b8 <display_drawChar+0xec>
        	uint16_t bit = font->data[offset + i] & (0x8000 >> j);
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	689a      	ldr	r2, [r3, #8]
 8000864:	8bf9      	ldrh	r1, [r7, #30]
 8000866:	69bb      	ldr	r3, [r7, #24]
 8000868:	440b      	add	r3, r1
 800086a:	005b      	lsls	r3, r3, #1
 800086c:	4413      	add	r3, r2
 800086e:	881b      	ldrh	r3, [r3, #0]
 8000870:	b21a      	sxth	r2, r3
 8000872:	8bbb      	ldrh	r3, [r7, #28]
 8000874:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000878:	fa41 f303 	asr.w	r3, r1, r3
 800087c:	b21b      	sxth	r3, r3
 800087e:	4013      	ands	r3, r2
 8000880:	b21b      	sxth	r3, r3
 8000882:	82fb      	strh	r3, [r7, #22]
        	uint16_t color = bit ? foreground : background;
 8000884:	8afb      	ldrh	r3, [r7, #22]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <display_drawChar+0xc2>
 800088a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800088c:	e000      	b.n	8000890 <display_drawChar+0xc4>
 800088e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000890:	82bb      	strh	r3, [r7, #20]
        	uint8_t color_bytes[2] = { (color >> 8) & 0xFF, color & 0xFF };
 8000892:	8abb      	ldrh	r3, [r7, #20]
 8000894:	0a1b      	lsrs	r3, r3, #8
 8000896:	b29b      	uxth	r3, r3
 8000898:	b2db      	uxtb	r3, r3
 800089a:	743b      	strb	r3, [r7, #16]
 800089c:	8abb      	ldrh	r3, [r7, #20]
 800089e:	b2db      	uxtb	r3, r3
 80008a0:	747b      	strb	r3, [r7, #17]
            HAL_SPI_Transmit(&hspi2, color_bytes, 2, HAL_MAX_DELAY);
 80008a2:	f107 0110 	add.w	r1, r7, #16
 80008a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80008aa:	2202      	movs	r2, #2
 80008ac:	480d      	ldr	r0, [pc, #52]	@ (80008e4 <display_drawChar+0x118>)
 80008ae:	f001 fef2 	bl	8002696 <HAL_SPI_Transmit>
        for (uint16_t j = 0; j < font->width; j++) {
 80008b2:	8bbb      	ldrh	r3, [r7, #28]
 80008b4:	3301      	adds	r3, #1
 80008b6:	83bb      	strh	r3, [r7, #28]
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	881b      	ldrh	r3, [r3, #0]
 80008bc:	8bba      	ldrh	r2, [r7, #28]
 80008be:	429a      	cmp	r2, r3
 80008c0:	d3ce      	bcc.n	8000860 <display_drawChar+0x94>
    for (uint16_t i = 0; i < font->height; i++) {
 80008c2:	8bfb      	ldrh	r3, [r7, #30]
 80008c4:	3301      	adds	r3, #1
 80008c6:	83fb      	strh	r3, [r7, #30]
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	885b      	ldrh	r3, [r3, #2]
 80008cc:	8bfa      	ldrh	r2, [r7, #30]
 80008ce:	429a      	cmp	r2, r3
 80008d0:	d3c3      	bcc.n	800085a <display_drawChar+0x8e>
 80008d2:	e002      	b.n	80008da <display_drawChar+0x10e>
        return;
 80008d4:	bf00      	nop
 80008d6:	e000      	b.n	80008da <display_drawChar+0x10e>
        return;
 80008d8:	bf00      	nop
        }
    }
}
 80008da:	3724      	adds	r7, #36	@ 0x24
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd90      	pop	{r4, r7, pc}
 80008e0:	40020400 	.word	0x40020400
 80008e4:	20000090 	.word	0x20000090

080008e8 <display_writeString>:
		HAL_SPI_Transmit(&hspi2, color_bytes, 2, HAL_MAX_DELAY);
    }
}


void display_writeString(uint16_t x, uint16_t y, const char* str, const Font* font, uint16_t foreground, uint16_t background) {
 80008e8:	b590      	push	{r4, r7, lr}
 80008ea:	b089      	sub	sp, #36	@ 0x24
 80008ec:	af02      	add	r7, sp, #8
 80008ee:	60ba      	str	r2, [r7, #8]
 80008f0:	607b      	str	r3, [r7, #4]
 80008f2:	4603      	mov	r3, r0
 80008f4:	81fb      	strh	r3, [r7, #14]
 80008f6:	460b      	mov	r3, r1
 80008f8:	81bb      	strh	r3, [r7, #12]
    if (font == NULL || str == NULL) {
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d031      	beq.n	8000964 <display_writeString+0x7c>
 8000900:	68bb      	ldr	r3, [r7, #8]
 8000902:	2b00      	cmp	r3, #0
 8000904:	d02e      	beq.n	8000964 <display_writeString+0x7c>
        return;
    }

    uint16_t start_x = x;
 8000906:	89fb      	ldrh	r3, [r7, #14]
 8000908:	82bb      	strh	r3, [r7, #20]

    for (uint8_t i = 0; i < strlen(str); i++) {
 800090a:	2300      	movs	r3, #0
 800090c:	75fb      	strb	r3, [r7, #23]
 800090e:	e021      	b.n	8000954 <display_writeString+0x6c>
        if (x + font->width > ST7789_WIDTH) {
 8000910:	89fb      	ldrh	r3, [r7, #14]
 8000912:	687a      	ldr	r2, [r7, #4]
 8000914:	8812      	ldrh	r2, [r2, #0]
 8000916:	4413      	add	r3, r2
 8000918:	2bf0      	cmp	r3, #240	@ 0xf0
 800091a:	dd06      	ble.n	800092a <display_writeString+0x42>
        	 // virtual \n
            y += font->height;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	885a      	ldrh	r2, [r3, #2]
 8000920:	89bb      	ldrh	r3, [r7, #12]
 8000922:	4413      	add	r3, r2
 8000924:	81bb      	strh	r3, [r7, #12]
            x = start_x;
 8000926:	8abb      	ldrh	r3, [r7, #20]
 8000928:	81fb      	strh	r3, [r7, #14]
        }

        display_drawChar(x, y, str[i], font, foreground, background);
 800092a:	7dfb      	ldrb	r3, [r7, #23]
 800092c:	68ba      	ldr	r2, [r7, #8]
 800092e:	4413      	add	r3, r2
 8000930:	781a      	ldrb	r2, [r3, #0]
 8000932:	89b9      	ldrh	r1, [r7, #12]
 8000934:	89f8      	ldrh	r0, [r7, #14]
 8000936:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000938:	9301      	str	r3, [sp, #4]
 800093a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800093c:	9300      	str	r3, [sp, #0]
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	f7ff ff44 	bl	80007cc <display_drawChar>
        x += font->width;
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	881a      	ldrh	r2, [r3, #0]
 8000948:	89fb      	ldrh	r3, [r7, #14]
 800094a:	4413      	add	r3, r2
 800094c:	81fb      	strh	r3, [r7, #14]
    for (uint8_t i = 0; i < strlen(str); i++) {
 800094e:	7dfb      	ldrb	r3, [r7, #23]
 8000950:	3301      	adds	r3, #1
 8000952:	75fb      	strb	r3, [r7, #23]
 8000954:	7dfc      	ldrb	r4, [r7, #23]
 8000956:	68b8      	ldr	r0, [r7, #8]
 8000958:	f7ff fc42 	bl	80001e0 <strlen>
 800095c:	4603      	mov	r3, r0
 800095e:	429c      	cmp	r4, r3
 8000960:	d3d6      	bcc.n	8000910 <display_writeString+0x28>
 8000962:	e000      	b.n	8000966 <display_writeString+0x7e>
        return;
 8000964:	bf00      	nop
    }
}
 8000966:	371c      	adds	r7, #28
 8000968:	46bd      	mov	sp, r7
 800096a:	bd90      	pop	{r4, r7, pc}

0800096c <display_drawRectangle>:



void display_drawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color){
 800096c:	b590      	push	{r4, r7, lr}
 800096e:	b089      	sub	sp, #36	@ 0x24
 8000970:	af00      	add	r7, sp, #0
 8000972:	4604      	mov	r4, r0
 8000974:	4608      	mov	r0, r1
 8000976:	4611      	mov	r1, r2
 8000978:	461a      	mov	r2, r3
 800097a:	4623      	mov	r3, r4
 800097c:	80fb      	strh	r3, [r7, #6]
 800097e:	4603      	mov	r3, r0
 8000980:	80bb      	strh	r3, [r7, #4]
 8000982:	460b      	mov	r3, r1
 8000984:	807b      	strh	r3, [r7, #2]
 8000986:	4613      	mov	r3, r2
 8000988:	803b      	strh	r3, [r7, #0]
	uint16_t startX = max(x,0);
 800098a:	88fb      	ldrh	r3, [r7, #6]
 800098c:	82fb      	strh	r3, [r7, #22]
	uint16_t startY = max(y,0);
 800098e:	88bb      	ldrh	r3, [r7, #4]
 8000990:	82bb      	strh	r3, [r7, #20]
	uint16_t endX = min(x+w,ST7789_WIDTH) - 1;
 8000992:	88fa      	ldrh	r2, [r7, #6]
 8000994:	887b      	ldrh	r3, [r7, #2]
 8000996:	4413      	add	r3, r2
 8000998:	2bf0      	cmp	r3, #240	@ 0xf0
 800099a:	bfa8      	it	ge
 800099c:	23f0      	movge	r3, #240	@ 0xf0
 800099e:	b29b      	uxth	r3, r3
 80009a0:	3b01      	subs	r3, #1
 80009a2:	827b      	strh	r3, [r7, #18]
	uint16_t endY = min(y+h,ST7789_WIDTH) - 1;
 80009a4:	88ba      	ldrh	r2, [r7, #4]
 80009a6:	883b      	ldrh	r3, [r7, #0]
 80009a8:	4413      	add	r3, r2
 80009aa:	2bf0      	cmp	r3, #240	@ 0xf0
 80009ac:	bfa8      	it	ge
 80009ae:	23f0      	movge	r3, #240	@ 0xf0
 80009b0:	b29b      	uxth	r3, r3
 80009b2:	3b01      	subs	r3, #1
 80009b4:	823b      	strh	r3, [r7, #16]
	display_setAddressWindow(startX, startY, endX, endY);
 80009b6:	8a3b      	ldrh	r3, [r7, #16]
 80009b8:	8a7a      	ldrh	r2, [r7, #18]
 80009ba:	8ab9      	ldrh	r1, [r7, #20]
 80009bc:	8af8      	ldrh	r0, [r7, #22]
 80009be:	f7ff fe4b 	bl	8000658 <display_setAddressWindow>

    uint8_t color_bytes[2] = { (color >> 8) & 0xFF, color & 0xFF };
 80009c2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80009c4:	0a1b      	lsrs	r3, r3, #8
 80009c6:	b29b      	uxth	r3, r3
 80009c8:	b2db      	uxtb	r3, r3
 80009ca:	733b      	strb	r3, [r7, #12]
 80009cc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80009ce:	b2db      	uxtb	r3, r3
 80009d0:	737b      	strb	r3, [r7, #13]

    HAL_GPIO_WritePin(Display_DC_GPIO_Port, Display_DC_Pin, 1);
 80009d2:	2201      	movs	r2, #1
 80009d4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009d8:	4811      	ldr	r0, [pc, #68]	@ (8000a20 <display_drawRectangle+0xb4>)
 80009da:	f001 f961 	bl	8001ca0 <HAL_GPIO_WritePin>

    for (uint32_t i = startX; i <= endX; i++) {
 80009de:	8afb      	ldrh	r3, [r7, #22]
 80009e0:	61fb      	str	r3, [r7, #28]
 80009e2:	e014      	b.n	8000a0e <display_drawRectangle+0xa2>
        for (uint32_t j = startY; j <= endY; j++) {
 80009e4:	8abb      	ldrh	r3, [r7, #20]
 80009e6:	61bb      	str	r3, [r7, #24]
 80009e8:	e00a      	b.n	8000a00 <display_drawRectangle+0x94>
        	HAL_SPI_Transmit(&hspi2, color_bytes, 2, HAL_MAX_DELAY);
 80009ea:	f107 010c 	add.w	r1, r7, #12
 80009ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80009f2:	2202      	movs	r2, #2
 80009f4:	480b      	ldr	r0, [pc, #44]	@ (8000a24 <display_drawRectangle+0xb8>)
 80009f6:	f001 fe4e 	bl	8002696 <HAL_SPI_Transmit>
        for (uint32_t j = startY; j <= endY; j++) {
 80009fa:	69bb      	ldr	r3, [r7, #24]
 80009fc:	3301      	adds	r3, #1
 80009fe:	61bb      	str	r3, [r7, #24]
 8000a00:	8a3b      	ldrh	r3, [r7, #16]
 8000a02:	69ba      	ldr	r2, [r7, #24]
 8000a04:	429a      	cmp	r2, r3
 8000a06:	d9f0      	bls.n	80009ea <display_drawRectangle+0x7e>
    for (uint32_t i = startX; i <= endX; i++) {
 8000a08:	69fb      	ldr	r3, [r7, #28]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	61fb      	str	r3, [r7, #28]
 8000a0e:	8a7b      	ldrh	r3, [r7, #18]
 8000a10:	69fa      	ldr	r2, [r7, #28]
 8000a12:	429a      	cmp	r2, r3
 8000a14:	d9e6      	bls.n	80009e4 <display_drawRectangle+0x78>
        }
    }
}
 8000a16:	bf00      	nop
 8000a18:	bf00      	nop
 8000a1a:	3724      	adds	r7, #36	@ 0x24
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd90      	pop	{r4, r7, pc}
 8000a20:	40020400 	.word	0x40020400
 8000a24:	20000090 	.word	0x20000090

08000a28 <display_drawCircle>:


void display_drawCircle(uint16_t cx, uint16_t cy, uint16_t r, uint16_t padding, uint16_t foreground, uint16_t background){
 8000a28:	b590      	push	{r4, r7, lr}
 8000a2a:	b08d      	sub	sp, #52	@ 0x34
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	4604      	mov	r4, r0
 8000a30:	4608      	mov	r0, r1
 8000a32:	4611      	mov	r1, r2
 8000a34:	461a      	mov	r2, r3
 8000a36:	4623      	mov	r3, r4
 8000a38:	80fb      	strh	r3, [r7, #6]
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	80bb      	strh	r3, [r7, #4]
 8000a3e:	460b      	mov	r3, r1
 8000a40:	807b      	strh	r3, [r7, #2]
 8000a42:	4613      	mov	r3, r2
 8000a44:	803b      	strh	r3, [r7, #0]
	uint16_t radius = r+padding+1;
 8000a46:	887a      	ldrh	r2, [r7, #2]
 8000a48:	883b      	ldrh	r3, [r7, #0]
 8000a4a:	4413      	add	r3, r2
 8000a4c:	b29b      	uxth	r3, r3
 8000a4e:	3301      	adds	r3, #1
 8000a50:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint16_t startX = max(cx-radius,0);
 8000a52:	88fa      	ldrh	r2, [r7, #6]
 8000a54:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000a56:	1ad3      	subs	r3, r2, r3
 8000a58:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8000a5c:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint16_t startY = max(cy-radius,0);
 8000a5e:	88ba      	ldrh	r2, [r7, #4]
 8000a60:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000a62:	1ad3      	subs	r3, r2, r3
 8000a64:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8000a68:	847b      	strh	r3, [r7, #34]	@ 0x22
	uint16_t endX = min(cx+radius+1,ST7789_WIDTH) - 1;
 8000a6a:	88fa      	ldrh	r2, [r7, #6]
 8000a6c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000a6e:	4413      	add	r3, r2
 8000a70:	2bef      	cmp	r3, #239	@ 0xef
 8000a72:	bfa8      	it	ge
 8000a74:	23ef      	movge	r3, #239	@ 0xef
 8000a76:	843b      	strh	r3, [r7, #32]
	uint16_t endY = min(cy+radius,ST7789_WIDTH) - 1;
 8000a78:	88ba      	ldrh	r2, [r7, #4]
 8000a7a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000a7c:	4413      	add	r3, r2
 8000a7e:	2bf0      	cmp	r3, #240	@ 0xf0
 8000a80:	bfa8      	it	ge
 8000a82:	23f0      	movge	r3, #240	@ 0xf0
 8000a84:	b29b      	uxth	r3, r3
 8000a86:	3b01      	subs	r3, #1
 8000a88:	83fb      	strh	r3, [r7, #30]
	display_setAddressWindow(startX, startY, endX, endY);
 8000a8a:	8bfb      	ldrh	r3, [r7, #30]
 8000a8c:	8c3a      	ldrh	r2, [r7, #32]
 8000a8e:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 8000a90:	8cb8      	ldrh	r0, [r7, #36]	@ 0x24
 8000a92:	f7ff fde1 	bl	8000658 <display_setAddressWindow>

    uint8_t fg_color_bytes[2] = { (foreground >> 8) & 0xFF, foreground & 0xFF };
 8000a96:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8000a9a:	0a1b      	lsrs	r3, r3, #8
 8000a9c:	b29b      	uxth	r3, r3
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	743b      	strb	r3, [r7, #16]
 8000aa2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8000aa6:	b2db      	uxtb	r3, r3
 8000aa8:	747b      	strb	r3, [r7, #17]
    uint8_t bg_color_bytes[2] = { (background >> 8) & 0xFF, background & 0xFF };
 8000aaa:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8000aae:	0a1b      	lsrs	r3, r3, #8
 8000ab0:	b29b      	uxth	r3, r3
 8000ab2:	b2db      	uxtb	r3, r3
 8000ab4:	733b      	strb	r3, [r7, #12]
 8000ab6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8000aba:	b2db      	uxtb	r3, r3
 8000abc:	737b      	strb	r3, [r7, #13]

    HAL_GPIO_WritePin(Display_DC_GPIO_Port, Display_DC_Pin, 1);
 8000abe:	2201      	movs	r2, #1
 8000ac0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ac4:	4821      	ldr	r0, [pc, #132]	@ (8000b4c <display_drawCircle+0x124>)
 8000ac6:	f001 f8eb 	bl	8001ca0 <HAL_GPIO_WritePin>

    uint16_t r2 = r*r;
 8000aca:	887b      	ldrh	r3, [r7, #2]
 8000acc:	fb13 f303 	smulbb	r3, r3, r3
 8000ad0:	83bb      	strh	r3, [r7, #28]
    for (uint32_t y = startY; y <= endY; y++) {
 8000ad2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000ad6:	e02f      	b.n	8000b38 <display_drawCircle+0x110>
    	for (uint32_t x = startX; x <= endX; x++) {
 8000ad8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000ada:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000adc:	e025      	b.n	8000b2a <display_drawCircle+0x102>
        	uint32_t d2 = (x-cx)*(x-cx) + (y-cy)*(y-cy);
 8000ade:	88fb      	ldrh	r3, [r7, #6]
 8000ae0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000ae2:	1ad3      	subs	r3, r2, r3
 8000ae4:	88fa      	ldrh	r2, [r7, #6]
 8000ae6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000ae8:	1a8a      	subs	r2, r1, r2
 8000aea:	fb03 f202 	mul.w	r2, r3, r2
 8000aee:	88bb      	ldrh	r3, [r7, #4]
 8000af0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000af2:	1acb      	subs	r3, r1, r3
 8000af4:	88b9      	ldrh	r1, [r7, #4]
 8000af6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8000af8:	1a41      	subs	r1, r0, r1
 8000afa:	fb01 f303 	mul.w	r3, r1, r3
 8000afe:	4413      	add	r3, r2
 8000b00:	61bb      	str	r3, [r7, #24]
        	uint8_t *color_bytes = (d2 <= r2) ? &fg_color_bytes : &bg_color_bytes;
 8000b02:	8bbb      	ldrh	r3, [r7, #28]
 8000b04:	69ba      	ldr	r2, [r7, #24]
 8000b06:	429a      	cmp	r2, r3
 8000b08:	d802      	bhi.n	8000b10 <display_drawCircle+0xe8>
 8000b0a:	f107 0310 	add.w	r3, r7, #16
 8000b0e:	e001      	b.n	8000b14 <display_drawCircle+0xec>
 8000b10:	f107 030c 	add.w	r3, r7, #12
 8000b14:	617b      	str	r3, [r7, #20]
        	HAL_SPI_Transmit(&hspi2, color_bytes, 2, HAL_MAX_DELAY);
 8000b16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b1a:	2202      	movs	r2, #2
 8000b1c:	6979      	ldr	r1, [r7, #20]
 8000b1e:	480c      	ldr	r0, [pc, #48]	@ (8000b50 <display_drawCircle+0x128>)
 8000b20:	f001 fdb9 	bl	8002696 <HAL_SPI_Transmit>
    	for (uint32_t x = startX; x <= endX; x++) {
 8000b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b26:	3301      	adds	r3, #1
 8000b28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000b2a:	8c3b      	ldrh	r3, [r7, #32]
 8000b2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000b2e:	429a      	cmp	r2, r3
 8000b30:	d9d5      	bls.n	8000ade <display_drawCircle+0xb6>
    for (uint32_t y = startY; y <= endY; y++) {
 8000b32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b34:	3301      	adds	r3, #1
 8000b36:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b38:	8bfb      	ldrh	r3, [r7, #30]
 8000b3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000b3c:	429a      	cmp	r2, r3
 8000b3e:	d9cb      	bls.n	8000ad8 <display_drawCircle+0xb0>
        }
    }
}
 8000b40:	bf00      	nop
 8000b42:	bf00      	nop
 8000b44:	3734      	adds	r7, #52	@ 0x34
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd90      	pop	{r4, r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	40020400 	.word	0x40020400
 8000b50:	20000090 	.word	0x20000090

08000b54 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3) {
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a05      	ldr	r2, [pc, #20]	@ (8000b78 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d102      	bne.n	8000b6c <HAL_TIM_PeriodElapsedCallback+0x18>
	  timer_elapsed_flag = 1;
 8000b66:	4b05      	ldr	r3, [pc, #20]	@ (8000b7c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000b68:	2201      	movs	r2, #1
 8000b6a:	701a      	strb	r2, [r3, #0]
  }
}
 8000b6c:	bf00      	nop
 8000b6e:	370c      	adds	r7, #12
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr
 8000b78:	40000400 	.word	0x40000400
 8000b7c:	20000180 	.word	0x20000180

08000b80 <_write>:

extern UART_HandleTypeDef huart2;

int _write(int file, char *ptr, int len)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b084      	sub	sp, #16
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	60f8      	str	r0, [r7, #12]
 8000b88:	60b9      	str	r1, [r7, #8]
 8000b8a:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	b29a      	uxth	r2, r3
 8000b90:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b94:	68b9      	ldr	r1, [r7, #8]
 8000b96:	4804      	ldr	r0, [pc, #16]	@ (8000ba8 <_write+0x28>)
 8000b98:	f002 fc22 	bl	80033e0 <HAL_UART_Transmit>
  return len;
 8000b9c:	687b      	ldr	r3, [r7, #4]
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	3710      	adds	r7, #16
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	20000130 	.word	0x20000130

08000bac <print>:

void print (const char *format, ...){
 8000bac:	b40f      	push	{r0, r1, r2, r3}
 8000bae:	b580      	push	{r7, lr}
 8000bb0:	b082      	sub	sp, #8
 8000bb2:	af00      	add	r7, sp, #0
	va_list args;
	va_start(args, format);
 8000bb4:	f107 0314 	add.w	r3, r7, #20
 8000bb8:	607b      	str	r3, [r7, #4]
	vprintf(format, args);
 8000bba:	6879      	ldr	r1, [r7, #4]
 8000bbc:	6938      	ldr	r0, [r7, #16]
 8000bbe:	f003 fe13 	bl	80047e8 <viprintf>
	va_end(args);
	fflush(stdout);
 8000bc2:	4b06      	ldr	r3, [pc, #24]	@ (8000bdc <print+0x30>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	689b      	ldr	r3, [r3, #8]
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f003 fcd1 	bl	8004570 <fflush>
}
 8000bce:	bf00      	nop
 8000bd0:	3708      	adds	r7, #8
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000bd8:	b004      	add	sp, #16
 8000bda:	4770      	bx	lr
 8000bdc:	20000024 	.word	0x20000024

08000be0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000be0:	b590      	push	{r4, r7, lr}
 8000be2:	b087      	sub	sp, #28
 8000be4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000be6:	f000 fc9d 	bl	8001524 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bea:	f000 f911 	bl	8000e10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bee:	f000 fa25 	bl	800103c <MX_GPIO_Init>
  MX_SPI2_Init();
 8000bf2:	f000 f975 	bl	8000ee0 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8000bf6:	f000 f9f7 	bl	8000fe8 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000bfa:	f000 f9a7 	bl	8000f4c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8000bfe:	2201      	movs	r2, #1
 8000c00:	4973      	ldr	r1, [pc, #460]	@ (8000dd0 <main+0x1f0>)
 8000c02:	4874      	ldr	r0, [pc, #464]	@ (8000dd4 <main+0x1f4>)
 8000c04:	f002 fc77 	bl	80034f6 <HAL_UART_Receive_IT>

  print("Initializing display...\r\n");
 8000c08:	4873      	ldr	r0, [pc, #460]	@ (8000dd8 <main+0x1f8>)
 8000c0a:	f7ff ffcf 	bl	8000bac <print>
  display_init();
 8000c0e:	f7ff fd6b 	bl	80006e8 <display_init>
  print("Display initialized successfully\r\n");
 8000c12:	4872      	ldr	r0, [pc, #456]	@ (8000ddc <main+0x1fc>)
 8000c14:	f7ff ffca 	bl	8000bac <print>
  display_fillScreen(BLACK);
 8000c18:	2000      	movs	r0, #0
 8000c1a:	f7ff fda3 	bl	8000764 <display_fillScreen>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  uint16_t squareColor = GREEN;
 8000c1e:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000c22:	81fb      	strh	r3, [r7, #14]
  display_drawRectangle(200, 0, 40, 40, squareColor);
 8000c24:	89fb      	ldrh	r3, [r7, #14]
 8000c26:	9300      	str	r3, [sp, #0]
 8000c28:	2328      	movs	r3, #40	@ 0x28
 8000c2a:	2228      	movs	r2, #40	@ 0x28
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	20c8      	movs	r0, #200	@ 0xc8
 8000c30:	f7ff fe9c 	bl	800096c <display_drawRectangle>

  HAL_TIM_Base_Start_IT(&htim3);
 8000c34:	486a      	ldr	r0, [pc, #424]	@ (8000de0 <main+0x200>)
 8000c36:	f001 ff9f 	bl	8002b78 <HAL_TIM_Base_Start_IT>

  const uint16_t center = 110;
 8000c3a:	236e      	movs	r3, #110	@ 0x6e
 8000c3c:	813b      	strh	r3, [r7, #8]
  uint16_t pos = 110;
 8000c3e:	236e      	movs	r3, #110	@ 0x6e
 8000c40:	81bb      	strh	r3, [r7, #12]
  int8_t speed = 1;
 8000c42:	2301      	movs	r3, #1
 8000c44:	72fb      	strb	r3, [r7, #11]
  uint8_t right = 1;
 8000c46:	2301      	movs	r3, #1
 8000c48:	72bb      	strb	r3, [r7, #10]
  uint16_t radius = 20;
 8000c4a:	2314      	movs	r3, #20
 8000c4c:	80fb      	strh	r3, [r7, #6]
  uint16_t fullWidth = 240;
 8000c4e:	23f0      	movs	r3, #240	@ 0xf0
 8000c50:	80bb      	strh	r3, [r7, #4]
  uint16_t backgroundColor = BLACK;
 8000c52:	2300      	movs	r3, #0
 8000c54:	807b      	strh	r3, [r7, #2]
  uint16_t circleColor = YELLOW;
 8000c56:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000c5a:	803b      	strh	r3, [r7, #0]

 sprintf(uptimeLog, "Uptime: %ld s", 0);
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	4961      	ldr	r1, [pc, #388]	@ (8000de4 <main+0x204>)
 8000c60:	4861      	ldr	r0, [pc, #388]	@ (8000de8 <main+0x208>)
 8000c62:	f003 fd5b 	bl	800471c <siprintf>
 display_writeString(0, 0, uptimeLog, &Font11x18, WHITE, BLACK);
 8000c66:	2300      	movs	r3, #0
 8000c68:	9301      	str	r3, [sp, #4]
 8000c6a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c6e:	9300      	str	r3, [sp, #0]
 8000c70:	4b5e      	ldr	r3, [pc, #376]	@ (8000dec <main+0x20c>)
 8000c72:	4a5d      	ldr	r2, [pc, #372]	@ (8000de8 <main+0x208>)
 8000c74:	2100      	movs	r1, #0
 8000c76:	2000      	movs	r0, #0
 8000c78:	f7ff fe36 	bl	80008e8 <display_writeString>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // Check if the data_ready flag is non-zero
	  if (data_ready != 0) {
 8000c7c:	4b5c      	ldr	r3, [pc, #368]	@ (8000df0 <main+0x210>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d02f      	beq.n	8000ce6 <main+0x106>
		  data_ready = 0; // Reset the flag to 0 (false)
 8000c86:	4b5a      	ldr	r3, [pc, #360]	@ (8000df0 <main+0x210>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	701a      	strb	r2, [r3, #0]

		  switch(rx_data) {
 8000c8c:	4b50      	ldr	r3, [pc, #320]	@ (8000dd0 <main+0x1f0>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	2b2b      	cmp	r3, #43	@ 0x2b
 8000c92:	d002      	beq.n	8000c9a <main+0xba>
 8000c94:	2b2d      	cmp	r3, #45	@ 0x2d
 8000c96:	d010      	beq.n	8000cba <main+0xda>
		  		  speed--;
		  		  if (speed < 0) speed = 0;
		  		  print("Speed is now %d\r\n", speed);
		  		  break;
		  	  default:
		  		  break;
 8000c98:	e025      	b.n	8000ce6 <main+0x106>
		  		  print("Increasing speed...\r\n");
 8000c9a:	4856      	ldr	r0, [pc, #344]	@ (8000df4 <main+0x214>)
 8000c9c:	f7ff ff86 	bl	8000bac <print>
		  		  speed++;
 8000ca0:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	3301      	adds	r3, #1
 8000ca8:	b2db      	uxtb	r3, r3
 8000caa:	72fb      	strb	r3, [r7, #11]
		  		  print("Speed is now %d\r\n", speed);
 8000cac:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	4851      	ldr	r0, [pc, #324]	@ (8000df8 <main+0x218>)
 8000cb4:	f7ff ff7a 	bl	8000bac <print>
		  		  break;
 8000cb8:	e015      	b.n	8000ce6 <main+0x106>
		  		  print("Decreasing speed...\r\n");
 8000cba:	4850      	ldr	r0, [pc, #320]	@ (8000dfc <main+0x21c>)
 8000cbc:	f7ff ff76 	bl	8000bac <print>
		  		  speed--;
 8000cc0:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	3b01      	subs	r3, #1
 8000cc8:	b2db      	uxtb	r3, r3
 8000cca:	72fb      	strb	r3, [r7, #11]
		  		  if (speed < 0) speed = 0;
 8000ccc:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	da01      	bge.n	8000cd8 <main+0xf8>
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	72fb      	strb	r3, [r7, #11]
		  		  print("Speed is now %d\r\n", speed);
 8000cd8:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000cdc:	4619      	mov	r1, r3
 8000cde:	4846      	ldr	r0, [pc, #280]	@ (8000df8 <main+0x218>)
 8000ce0:	f7ff ff64 	bl	8000bac <print>
		  		  break;
 8000ce4:	bf00      	nop
		  }
	  }

	  if (timer_elapsed_flag != 0){
 8000ce6:	4b46      	ldr	r3, [pc, #280]	@ (8000e00 <main+0x220>)
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d044      	beq.n	8000d7a <main+0x19a>
		  timer_elapsed_flag = 0;
 8000cf0:	4b43      	ldr	r3, [pc, #268]	@ (8000e00 <main+0x220>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	701a      	strb	r2, [r3, #0]
		  timer_elapsed_cnt++;
 8000cf6:	4b43      	ldr	r3, [pc, #268]	@ (8000e04 <main+0x224>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	3301      	adds	r3, #1
 8000cfc:	4a41      	ldr	r2, [pc, #260]	@ (8000e04 <main+0x224>)
 8000cfe:	6013      	str	r3, [r2, #0]
		  print("LOG: Ball position: %d. Uptime: %d ms\r\n", pos, HAL_GetTick());
 8000d00:	89bc      	ldrh	r4, [r7, #12]
 8000d02:	f000 fc75 	bl	80015f0 <HAL_GetTick>
 8000d06:	4603      	mov	r3, r0
 8000d08:	461a      	mov	r2, r3
 8000d0a:	4621      	mov	r1, r4
 8000d0c:	483e      	ldr	r0, [pc, #248]	@ (8000e08 <main+0x228>)
 8000d0e:	f7ff ff4d 	bl	8000bac <print>
		  if (timer_elapsed_cnt % 5 == 0){
 8000d12:	4b3c      	ldr	r3, [pc, #240]	@ (8000e04 <main+0x224>)
 8000d14:	6819      	ldr	r1, [r3, #0]
 8000d16:	4b3d      	ldr	r3, [pc, #244]	@ (8000e0c <main+0x22c>)
 8000d18:	fba3 2301 	umull	r2, r3, r3, r1
 8000d1c:	089a      	lsrs	r2, r3, #2
 8000d1e:	4613      	mov	r3, r2
 8000d20:	009b      	lsls	r3, r3, #2
 8000d22:	4413      	add	r3, r2
 8000d24:	1aca      	subs	r2, r1, r3
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	d127      	bne.n	8000d7a <main+0x19a>
			 squareColor = squareColor == GREEN ? RED : GREEN;
 8000d2a:	89fb      	ldrh	r3, [r7, #14]
 8000d2c:	f5b3 6ffc 	cmp.w	r3, #2016	@ 0x7e0
 8000d30:	d102      	bne.n	8000d38 <main+0x158>
 8000d32:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000d36:	e001      	b.n	8000d3c <main+0x15c>
 8000d38:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000d3c:	81fb      	strh	r3, [r7, #14]
			 sprintf(uptimeLog, "Uptime: %ld s", timer_elapsed_cnt/5);
 8000d3e:	4b31      	ldr	r3, [pc, #196]	@ (8000e04 <main+0x224>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4a32      	ldr	r2, [pc, #200]	@ (8000e0c <main+0x22c>)
 8000d44:	fba2 2303 	umull	r2, r3, r2, r3
 8000d48:	089b      	lsrs	r3, r3, #2
 8000d4a:	461a      	mov	r2, r3
 8000d4c:	4925      	ldr	r1, [pc, #148]	@ (8000de4 <main+0x204>)
 8000d4e:	4826      	ldr	r0, [pc, #152]	@ (8000de8 <main+0x208>)
 8000d50:	f003 fce4 	bl	800471c <siprintf>
			 display_writeString(0, 0, uptimeLog, &Font11x18, WHITE, BLACK);
 8000d54:	2300      	movs	r3, #0
 8000d56:	9301      	str	r3, [sp, #4]
 8000d58:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d5c:	9300      	str	r3, [sp, #0]
 8000d5e:	4b23      	ldr	r3, [pc, #140]	@ (8000dec <main+0x20c>)
 8000d60:	4a21      	ldr	r2, [pc, #132]	@ (8000de8 <main+0x208>)
 8000d62:	2100      	movs	r1, #0
 8000d64:	2000      	movs	r0, #0
 8000d66:	f7ff fdbf 	bl	80008e8 <display_writeString>
			 display_drawRectangle(200,0,40,40,squareColor);
 8000d6a:	89fb      	ldrh	r3, [r7, #14]
 8000d6c:	9300      	str	r3, [sp, #0]
 8000d6e:	2328      	movs	r3, #40	@ 0x28
 8000d70:	2228      	movs	r2, #40	@ 0x28
 8000d72:	2100      	movs	r1, #0
 8000d74:	20c8      	movs	r0, #200	@ 0xc8
 8000d76:	f7ff fdf9 	bl	800096c <display_drawRectangle>
		  }
	  }
//	  if (pos+radius > fullWidth) speed = -abs(speed);
//	  if (pos-radius < 0) speed = abs(speed);
	  if (pos+radius > fullWidth || pos-radius < 0) right = -right;
 8000d7a:	89ba      	ldrh	r2, [r7, #12]
 8000d7c:	88fb      	ldrh	r3, [r7, #6]
 8000d7e:	441a      	add	r2, r3
 8000d80:	88bb      	ldrh	r3, [r7, #4]
 8000d82:	429a      	cmp	r2, r3
 8000d84:	dc04      	bgt.n	8000d90 <main+0x1b0>
 8000d86:	89ba      	ldrh	r2, [r7, #12]
 8000d88:	88fb      	ldrh	r3, [r7, #6]
 8000d8a:	1ad3      	subs	r3, r2, r3
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	da02      	bge.n	8000d96 <main+0x1b6>
 8000d90:	7abb      	ldrb	r3, [r7, #10]
 8000d92:	425b      	negs	r3, r3
 8000d94:	72bb      	strb	r3, [r7, #10]
	  pos += right == 1 ? speed : -speed;
 8000d96:	7abb      	ldrb	r3, [r7, #10]
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	d103      	bne.n	8000da4 <main+0x1c4>
 8000d9c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000da0:	b29b      	uxth	r3, r3
 8000da2:	e004      	b.n	8000dae <main+0x1ce>
 8000da4:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000da8:	b29b      	uxth	r3, r3
 8000daa:	425b      	negs	r3, r3
 8000dac:	b29b      	uxth	r3, r3
 8000dae:	89ba      	ldrh	r2, [r7, #12]
 8000db0:	4413      	add	r3, r2
 8000db2:	81bb      	strh	r3, [r7, #12]
	  display_drawCircle(pos, center, radius, speed, circleColor, backgroundColor);
 8000db4:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000db8:	b29c      	uxth	r4, r3
 8000dba:	88fa      	ldrh	r2, [r7, #6]
 8000dbc:	8939      	ldrh	r1, [r7, #8]
 8000dbe:	89b8      	ldrh	r0, [r7, #12]
 8000dc0:	887b      	ldrh	r3, [r7, #2]
 8000dc2:	9301      	str	r3, [sp, #4]
 8000dc4:	883b      	ldrh	r3, [r7, #0]
 8000dc6:	9300      	str	r3, [sp, #0]
 8000dc8:	4623      	mov	r3, r4
 8000dca:	f7ff fe2d 	bl	8000a28 <display_drawCircle>
	  if (data_ready != 0) {
 8000dce:	e755      	b.n	8000c7c <main+0x9c>
 8000dd0:	20000178 	.word	0x20000178
 8000dd4:	20000130 	.word	0x20000130
 8000dd8:	08005654 	.word	0x08005654
 8000ddc:	08005670 	.word	0x08005670
 8000de0:	200000e8 	.word	0x200000e8
 8000de4:	08005694 	.word	0x08005694
 8000de8:	20000184 	.word	0x20000184
 8000dec:	20000000 	.word	0x20000000
 8000df0:	20000179 	.word	0x20000179
 8000df4:	080056a4 	.word	0x080056a4
 8000df8:	080056bc 	.word	0x080056bc
 8000dfc:	080056d0 	.word	0x080056d0
 8000e00:	20000180 	.word	0x20000180
 8000e04:	2000017c 	.word	0x2000017c
 8000e08:	080056e8 	.word	0x080056e8
 8000e0c:	cccccccd 	.word	0xcccccccd

08000e10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b094      	sub	sp, #80	@ 0x50
 8000e14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e16:	f107 0320 	add.w	r3, r7, #32
 8000e1a:	2230      	movs	r2, #48	@ 0x30
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f003 fcec 	bl	80047fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e24:	f107 030c 	add.w	r3, r7, #12
 8000e28:	2200      	movs	r2, #0
 8000e2a:	601a      	str	r2, [r3, #0]
 8000e2c:	605a      	str	r2, [r3, #4]
 8000e2e:	609a      	str	r2, [r3, #8]
 8000e30:	60da      	str	r2, [r3, #12]
 8000e32:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e34:	2300      	movs	r3, #0
 8000e36:	60bb      	str	r3, [r7, #8]
 8000e38:	4b27      	ldr	r3, [pc, #156]	@ (8000ed8 <SystemClock_Config+0xc8>)
 8000e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e3c:	4a26      	ldr	r2, [pc, #152]	@ (8000ed8 <SystemClock_Config+0xc8>)
 8000e3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e42:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e44:	4b24      	ldr	r3, [pc, #144]	@ (8000ed8 <SystemClock_Config+0xc8>)
 8000e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e4c:	60bb      	str	r3, [r7, #8]
 8000e4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e50:	2300      	movs	r3, #0
 8000e52:	607b      	str	r3, [r7, #4]
 8000e54:	4b21      	ldr	r3, [pc, #132]	@ (8000edc <SystemClock_Config+0xcc>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4a20      	ldr	r2, [pc, #128]	@ (8000edc <SystemClock_Config+0xcc>)
 8000e5a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000e5e:	6013      	str	r3, [r2, #0]
 8000e60:	4b1e      	ldr	r3, [pc, #120]	@ (8000edc <SystemClock_Config+0xcc>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e68:	607b      	str	r3, [r7, #4]
 8000e6a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e70:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e74:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e76:	2302      	movs	r3, #2
 8000e78:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e7a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000e80:	2319      	movs	r3, #25
 8000e82:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000e84:	23c0      	movs	r3, #192	@ 0xc0
 8000e86:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e88:	2302      	movs	r3, #2
 8000e8a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e8c:	2304      	movs	r3, #4
 8000e8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e90:	f107 0320 	add.w	r3, r7, #32
 8000e94:	4618      	mov	r0, r3
 8000e96:	f000 ff1d 	bl	8001cd4 <HAL_RCC_OscConfig>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000ea0:	f000 f94a 	bl	8001138 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ea4:	230f      	movs	r3, #15
 8000ea6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eac:	2300      	movs	r3, #0
 8000eae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000eb0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000eb4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000eba:	f107 030c 	add.w	r3, r7, #12
 8000ebe:	2103      	movs	r1, #3
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f001 f97f 	bl	80021c4 <HAL_RCC_ClockConfig>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000ecc:	f000 f934 	bl	8001138 <Error_Handler>
  }
}
 8000ed0:	bf00      	nop
 8000ed2:	3750      	adds	r7, #80	@ 0x50
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	40023800 	.word	0x40023800
 8000edc:	40007000 	.word	0x40007000

08000ee0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000ee4:	4b17      	ldr	r3, [pc, #92]	@ (8000f44 <MX_SPI2_Init+0x64>)
 8000ee6:	4a18      	ldr	r2, [pc, #96]	@ (8000f48 <MX_SPI2_Init+0x68>)
 8000ee8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000eea:	4b16      	ldr	r3, [pc, #88]	@ (8000f44 <MX_SPI2_Init+0x64>)
 8000eec:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ef0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000ef2:	4b14      	ldr	r3, [pc, #80]	@ (8000f44 <MX_SPI2_Init+0x64>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ef8:	4b12      	ldr	r3, [pc, #72]	@ (8000f44 <MX_SPI2_Init+0x64>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000efe:	4b11      	ldr	r3, [pc, #68]	@ (8000f44 <MX_SPI2_Init+0x64>)
 8000f00:	2202      	movs	r2, #2
 8000f02:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000f04:	4b0f      	ldr	r3, [pc, #60]	@ (8000f44 <MX_SPI2_Init+0x64>)
 8000f06:	2201      	movs	r2, #1
 8000f08:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f44 <MX_SPI2_Init+0x64>)
 8000f0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f10:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000f12:	4b0c      	ldr	r3, [pc, #48]	@ (8000f44 <MX_SPI2_Init+0x64>)
 8000f14:	2208      	movs	r2, #8
 8000f16:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f18:	4b0a      	ldr	r3, [pc, #40]	@ (8000f44 <MX_SPI2_Init+0x64>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f1e:	4b09      	ldr	r3, [pc, #36]	@ (8000f44 <MX_SPI2_Init+0x64>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f24:	4b07      	ldr	r3, [pc, #28]	@ (8000f44 <MX_SPI2_Init+0x64>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000f2a:	4b06      	ldr	r3, [pc, #24]	@ (8000f44 <MX_SPI2_Init+0x64>)
 8000f2c:	220a      	movs	r2, #10
 8000f2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000f30:	4804      	ldr	r0, [pc, #16]	@ (8000f44 <MX_SPI2_Init+0x64>)
 8000f32:	f001 fb27 	bl	8002584 <HAL_SPI_Init>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d001      	beq.n	8000f40 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000f3c:	f000 f8fc 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000f40:	bf00      	nop
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	20000090 	.word	0x20000090
 8000f48:	40003800 	.word	0x40003800

08000f4c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b086      	sub	sp, #24
 8000f50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f52:	f107 0308 	add.w	r3, r7, #8
 8000f56:	2200      	movs	r2, #0
 8000f58:	601a      	str	r2, [r3, #0]
 8000f5a:	605a      	str	r2, [r3, #4]
 8000f5c:	609a      	str	r2, [r3, #8]
 8000f5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f60:	463b      	mov	r3, r7
 8000f62:	2200      	movs	r2, #0
 8000f64:	601a      	str	r2, [r3, #0]
 8000f66:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000f68:	4b1d      	ldr	r3, [pc, #116]	@ (8000fe0 <MX_TIM3_Init+0x94>)
 8000f6a:	4a1e      	ldr	r2, [pc, #120]	@ (8000fe4 <MX_TIM3_Init+0x98>)
 8000f6c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9599;
 8000f6e:	4b1c      	ldr	r3, [pc, #112]	@ (8000fe0 <MX_TIM3_Init+0x94>)
 8000f70:	f242 527f 	movw	r2, #9599	@ 0x257f
 8000f74:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f76:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe0 <MX_TIM3_Init+0x94>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1999;
 8000f7c:	4b18      	ldr	r3, [pc, #96]	@ (8000fe0 <MX_TIM3_Init+0x94>)
 8000f7e:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8000f82:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f84:	4b16      	ldr	r3, [pc, #88]	@ (8000fe0 <MX_TIM3_Init+0x94>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f8a:	4b15      	ldr	r3, [pc, #84]	@ (8000fe0 <MX_TIM3_Init+0x94>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000f90:	4813      	ldr	r0, [pc, #76]	@ (8000fe0 <MX_TIM3_Init+0x94>)
 8000f92:	f001 fda1 	bl	8002ad8 <HAL_TIM_Base_Init>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000f9c:	f000 f8cc 	bl	8001138 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fa0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fa4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000fa6:	f107 0308 	add.w	r3, r7, #8
 8000faa:	4619      	mov	r1, r3
 8000fac:	480c      	ldr	r0, [pc, #48]	@ (8000fe0 <MX_TIM3_Init+0x94>)
 8000fae:	f001 ff35 	bl	8002e1c <HAL_TIM_ConfigClockSource>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000fb8:	f000 f8be 	bl	8001138 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000fc4:	463b      	mov	r3, r7
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	4805      	ldr	r0, [pc, #20]	@ (8000fe0 <MX_TIM3_Init+0x94>)
 8000fca:	f002 f937 	bl	800323c <HAL_TIMEx_MasterConfigSynchronization>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000fd4:	f000 f8b0 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000fd8:	bf00      	nop
 8000fda:	3718      	adds	r7, #24
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	200000e8 	.word	0x200000e8
 8000fe4:	40000400 	.word	0x40000400

08000fe8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000fec:	4b11      	ldr	r3, [pc, #68]	@ (8001034 <MX_USART2_UART_Init+0x4c>)
 8000fee:	4a12      	ldr	r2, [pc, #72]	@ (8001038 <MX_USART2_UART_Init+0x50>)
 8000ff0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ff2:	4b10      	ldr	r3, [pc, #64]	@ (8001034 <MX_USART2_UART_Init+0x4c>)
 8000ff4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ff8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ffa:	4b0e      	ldr	r3, [pc, #56]	@ (8001034 <MX_USART2_UART_Init+0x4c>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001000:	4b0c      	ldr	r3, [pc, #48]	@ (8001034 <MX_USART2_UART_Init+0x4c>)
 8001002:	2200      	movs	r2, #0
 8001004:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001006:	4b0b      	ldr	r3, [pc, #44]	@ (8001034 <MX_USART2_UART_Init+0x4c>)
 8001008:	2200      	movs	r2, #0
 800100a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800100c:	4b09      	ldr	r3, [pc, #36]	@ (8001034 <MX_USART2_UART_Init+0x4c>)
 800100e:	220c      	movs	r2, #12
 8001010:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001012:	4b08      	ldr	r3, [pc, #32]	@ (8001034 <MX_USART2_UART_Init+0x4c>)
 8001014:	2200      	movs	r2, #0
 8001016:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001018:	4b06      	ldr	r3, [pc, #24]	@ (8001034 <MX_USART2_UART_Init+0x4c>)
 800101a:	2200      	movs	r2, #0
 800101c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800101e:	4805      	ldr	r0, [pc, #20]	@ (8001034 <MX_USART2_UART_Init+0x4c>)
 8001020:	f002 f98e 	bl	8003340 <HAL_UART_Init>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800102a:	f000 f885 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	20000130 	.word	0x20000130
 8001038:	40004400 	.word	0x40004400

0800103c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b08a      	sub	sp, #40	@ 0x28
 8001040:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001042:	f107 0314 	add.w	r3, r7, #20
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	605a      	str	r2, [r3, #4]
 800104c:	609a      	str	r2, [r3, #8]
 800104e:	60da      	str	r2, [r3, #12]
 8001050:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001052:	2300      	movs	r3, #0
 8001054:	613b      	str	r3, [r7, #16]
 8001056:	4b27      	ldr	r3, [pc, #156]	@ (80010f4 <MX_GPIO_Init+0xb8>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	4a26      	ldr	r2, [pc, #152]	@ (80010f4 <MX_GPIO_Init+0xb8>)
 800105c:	f043 0304 	orr.w	r3, r3, #4
 8001060:	6313      	str	r3, [r2, #48]	@ 0x30
 8001062:	4b24      	ldr	r3, [pc, #144]	@ (80010f4 <MX_GPIO_Init+0xb8>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001066:	f003 0304 	and.w	r3, r3, #4
 800106a:	613b      	str	r3, [r7, #16]
 800106c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800106e:	2300      	movs	r3, #0
 8001070:	60fb      	str	r3, [r7, #12]
 8001072:	4b20      	ldr	r3, [pc, #128]	@ (80010f4 <MX_GPIO_Init+0xb8>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001076:	4a1f      	ldr	r2, [pc, #124]	@ (80010f4 <MX_GPIO_Init+0xb8>)
 8001078:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800107c:	6313      	str	r3, [r2, #48]	@ 0x30
 800107e:	4b1d      	ldr	r3, [pc, #116]	@ (80010f4 <MX_GPIO_Init+0xb8>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800108a:	2300      	movs	r3, #0
 800108c:	60bb      	str	r3, [r7, #8]
 800108e:	4b19      	ldr	r3, [pc, #100]	@ (80010f4 <MX_GPIO_Init+0xb8>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001092:	4a18      	ldr	r2, [pc, #96]	@ (80010f4 <MX_GPIO_Init+0xb8>)
 8001094:	f043 0301 	orr.w	r3, r3, #1
 8001098:	6313      	str	r3, [r2, #48]	@ 0x30
 800109a:	4b16      	ldr	r3, [pc, #88]	@ (80010f4 <MX_GPIO_Init+0xb8>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109e:	f003 0301 	and.w	r3, r3, #1
 80010a2:	60bb      	str	r3, [r7, #8]
 80010a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010a6:	2300      	movs	r3, #0
 80010a8:	607b      	str	r3, [r7, #4]
 80010aa:	4b12      	ldr	r3, [pc, #72]	@ (80010f4 <MX_GPIO_Init+0xb8>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ae:	4a11      	ldr	r2, [pc, #68]	@ (80010f4 <MX_GPIO_Init+0xb8>)
 80010b0:	f043 0302 	orr.w	r3, r3, #2
 80010b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010b6:	4b0f      	ldr	r3, [pc, #60]	@ (80010f4 <MX_GPIO_Init+0xb8>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ba:	f003 0302 	and.w	r3, r3, #2
 80010be:	607b      	str	r3, [r7, #4]
 80010c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Display_DC_Pin|Display_Res_Pin, GPIO_PIN_RESET);
 80010c2:	2200      	movs	r2, #0
 80010c4:	f44f 41a0 	mov.w	r1, #20480	@ 0x5000
 80010c8:	480b      	ldr	r0, [pc, #44]	@ (80010f8 <MX_GPIO_Init+0xbc>)
 80010ca:	f000 fde9 	bl	8001ca0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Display_DC_Pin Display_Res_Pin */
  GPIO_InitStruct.Pin = Display_DC_Pin|Display_Res_Pin;
 80010ce:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 80010d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d4:	2301      	movs	r3, #1
 80010d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d8:	2300      	movs	r3, #0
 80010da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010dc:	2302      	movs	r3, #2
 80010de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e0:	f107 0314 	add.w	r3, r7, #20
 80010e4:	4619      	mov	r1, r3
 80010e6:	4804      	ldr	r0, [pc, #16]	@ (80010f8 <MX_GPIO_Init+0xbc>)
 80010e8:	f000 fc56 	bl	8001998 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80010ec:	bf00      	nop
 80010ee:	3728      	adds	r7, #40	@ 0x28
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	40023800 	.word	0x40023800
 80010f8:	40020400 	.word	0x40020400

080010fc <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  // Check if the interrupt is from the correct UART peripheral
  if (huart->Instance == USART2)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a07      	ldr	r2, [pc, #28]	@ (8001128 <HAL_UART_RxCpltCallback+0x2c>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d107      	bne.n	800111e <HAL_UART_RxCpltCallback+0x22>
  {
    // Set the flag to indicate new data is available
    data_ready = 1;
 800110e:	4b07      	ldr	r3, [pc, #28]	@ (800112c <HAL_UART_RxCpltCallback+0x30>)
 8001110:	2201      	movs	r2, #1
 8001112:	701a      	strb	r2, [r3, #0]

    // Re-arm the interrupt to receive the next character
    HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8001114:	2201      	movs	r2, #1
 8001116:	4906      	ldr	r1, [pc, #24]	@ (8001130 <HAL_UART_RxCpltCallback+0x34>)
 8001118:	4806      	ldr	r0, [pc, #24]	@ (8001134 <HAL_UART_RxCpltCallback+0x38>)
 800111a:	f002 f9ec 	bl	80034f6 <HAL_UART_Receive_IT>
  }
}
 800111e:	bf00      	nop
 8001120:	3708      	adds	r7, #8
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	40004400 	.word	0x40004400
 800112c:	20000179 	.word	0x20000179
 8001130:	20000178 	.word	0x20000178
 8001134:	20000130 	.word	0x20000130

08001138 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800113c:	b672      	cpsid	i
}
 800113e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001140:	bf00      	nop
 8001142:	e7fd      	b.n	8001140 <Error_Handler+0x8>

08001144 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800114a:	2300      	movs	r3, #0
 800114c:	607b      	str	r3, [r7, #4]
 800114e:	4b10      	ldr	r3, [pc, #64]	@ (8001190 <HAL_MspInit+0x4c>)
 8001150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001152:	4a0f      	ldr	r2, [pc, #60]	@ (8001190 <HAL_MspInit+0x4c>)
 8001154:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001158:	6453      	str	r3, [r2, #68]	@ 0x44
 800115a:	4b0d      	ldr	r3, [pc, #52]	@ (8001190 <HAL_MspInit+0x4c>)
 800115c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800115e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001162:	607b      	str	r3, [r7, #4]
 8001164:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001166:	2300      	movs	r3, #0
 8001168:	603b      	str	r3, [r7, #0]
 800116a:	4b09      	ldr	r3, [pc, #36]	@ (8001190 <HAL_MspInit+0x4c>)
 800116c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800116e:	4a08      	ldr	r2, [pc, #32]	@ (8001190 <HAL_MspInit+0x4c>)
 8001170:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001174:	6413      	str	r3, [r2, #64]	@ 0x40
 8001176:	4b06      	ldr	r3, [pc, #24]	@ (8001190 <HAL_MspInit+0x4c>)
 8001178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800117a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800117e:	603b      	str	r3, [r7, #0]
 8001180:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001182:	bf00      	nop
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	40023800 	.word	0x40023800

08001194 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b08a      	sub	sp, #40	@ 0x28
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119c:	f107 0314 	add.w	r3, r7, #20
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	605a      	str	r2, [r3, #4]
 80011a6:	609a      	str	r2, [r3, #8]
 80011a8:	60da      	str	r2, [r3, #12]
 80011aa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a19      	ldr	r2, [pc, #100]	@ (8001218 <HAL_SPI_MspInit+0x84>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d12c      	bne.n	8001210 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80011b6:	2300      	movs	r3, #0
 80011b8:	613b      	str	r3, [r7, #16]
 80011ba:	4b18      	ldr	r3, [pc, #96]	@ (800121c <HAL_SPI_MspInit+0x88>)
 80011bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011be:	4a17      	ldr	r2, [pc, #92]	@ (800121c <HAL_SPI_MspInit+0x88>)
 80011c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80011c6:	4b15      	ldr	r3, [pc, #84]	@ (800121c <HAL_SPI_MspInit+0x88>)
 80011c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011ce:	613b      	str	r3, [r7, #16]
 80011d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011d2:	2300      	movs	r3, #0
 80011d4:	60fb      	str	r3, [r7, #12]
 80011d6:	4b11      	ldr	r3, [pc, #68]	@ (800121c <HAL_SPI_MspInit+0x88>)
 80011d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011da:	4a10      	ldr	r2, [pc, #64]	@ (800121c <HAL_SPI_MspInit+0x88>)
 80011dc:	f043 0302 	orr.w	r3, r3, #2
 80011e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011e2:	4b0e      	ldr	r3, [pc, #56]	@ (800121c <HAL_SPI_MspInit+0x88>)
 80011e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e6:	f003 0302 	and.w	r3, r3, #2
 80011ea:	60fb      	str	r3, [r7, #12]
 80011ec:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80011ee:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80011f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f4:	2302      	movs	r3, #2
 80011f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f8:	2300      	movs	r3, #0
 80011fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011fc:	2303      	movs	r3, #3
 80011fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001200:	2305      	movs	r3, #5
 8001202:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001204:	f107 0314 	add.w	r3, r7, #20
 8001208:	4619      	mov	r1, r3
 800120a:	4805      	ldr	r0, [pc, #20]	@ (8001220 <HAL_SPI_MspInit+0x8c>)
 800120c:	f000 fbc4 	bl	8001998 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001210:	bf00      	nop
 8001212:	3728      	adds	r7, #40	@ 0x28
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	40003800 	.word	0x40003800
 800121c:	40023800 	.word	0x40023800
 8001220:	40020400 	.word	0x40020400

08001224 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a0e      	ldr	r2, [pc, #56]	@ (800126c <HAL_TIM_Base_MspInit+0x48>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d115      	bne.n	8001262 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001236:	2300      	movs	r3, #0
 8001238:	60fb      	str	r3, [r7, #12]
 800123a:	4b0d      	ldr	r3, [pc, #52]	@ (8001270 <HAL_TIM_Base_MspInit+0x4c>)
 800123c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800123e:	4a0c      	ldr	r2, [pc, #48]	@ (8001270 <HAL_TIM_Base_MspInit+0x4c>)
 8001240:	f043 0302 	orr.w	r3, r3, #2
 8001244:	6413      	str	r3, [r2, #64]	@ 0x40
 8001246:	4b0a      	ldr	r3, [pc, #40]	@ (8001270 <HAL_TIM_Base_MspInit+0x4c>)
 8001248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800124a:	f003 0302 	and.w	r3, r3, #2
 800124e:	60fb      	str	r3, [r7, #12]
 8001250:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001252:	2200      	movs	r2, #0
 8001254:	2100      	movs	r1, #0
 8001256:	201d      	movs	r0, #29
 8001258:	f000 fad5 	bl	8001806 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800125c:	201d      	movs	r0, #29
 800125e:	f000 faee 	bl	800183e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001262:	bf00      	nop
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	40000400 	.word	0x40000400
 8001270:	40023800 	.word	0x40023800

08001274 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b08a      	sub	sp, #40	@ 0x28
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800127c:	f107 0314 	add.w	r3, r7, #20
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
 8001284:	605a      	str	r2, [r3, #4]
 8001286:	609a      	str	r2, [r3, #8]
 8001288:	60da      	str	r2, [r3, #12]
 800128a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a1d      	ldr	r2, [pc, #116]	@ (8001308 <HAL_UART_MspInit+0x94>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d133      	bne.n	80012fe <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001296:	2300      	movs	r3, #0
 8001298:	613b      	str	r3, [r7, #16]
 800129a:	4b1c      	ldr	r3, [pc, #112]	@ (800130c <HAL_UART_MspInit+0x98>)
 800129c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800129e:	4a1b      	ldr	r2, [pc, #108]	@ (800130c <HAL_UART_MspInit+0x98>)
 80012a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80012a6:	4b19      	ldr	r3, [pc, #100]	@ (800130c <HAL_UART_MspInit+0x98>)
 80012a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012ae:	613b      	str	r3, [r7, #16]
 80012b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b2:	2300      	movs	r3, #0
 80012b4:	60fb      	str	r3, [r7, #12]
 80012b6:	4b15      	ldr	r3, [pc, #84]	@ (800130c <HAL_UART_MspInit+0x98>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ba:	4a14      	ldr	r2, [pc, #80]	@ (800130c <HAL_UART_MspInit+0x98>)
 80012bc:	f043 0301 	orr.w	r3, r3, #1
 80012c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012c2:	4b12      	ldr	r3, [pc, #72]	@ (800130c <HAL_UART_MspInit+0x98>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80012ce:	230c      	movs	r3, #12
 80012d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d2:	2302      	movs	r3, #2
 80012d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d6:	2300      	movs	r3, #0
 80012d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012da:	2303      	movs	r3, #3
 80012dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012de:	2307      	movs	r3, #7
 80012e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e2:	f107 0314 	add.w	r3, r7, #20
 80012e6:	4619      	mov	r1, r3
 80012e8:	4809      	ldr	r0, [pc, #36]	@ (8001310 <HAL_UART_MspInit+0x9c>)
 80012ea:	f000 fb55 	bl	8001998 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80012ee:	2200      	movs	r2, #0
 80012f0:	2100      	movs	r1, #0
 80012f2:	2026      	movs	r0, #38	@ 0x26
 80012f4:	f000 fa87 	bl	8001806 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80012f8:	2026      	movs	r0, #38	@ 0x26
 80012fa:	f000 faa0 	bl	800183e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80012fe:	bf00      	nop
 8001300:	3728      	adds	r7, #40	@ 0x28
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	40004400 	.word	0x40004400
 800130c:	40023800 	.word	0x40023800
 8001310:	40020000 	.word	0x40020000

08001314 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001318:	bf00      	nop
 800131a:	e7fd      	b.n	8001318 <NMI_Handler+0x4>

0800131c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001320:	bf00      	nop
 8001322:	e7fd      	b.n	8001320 <HardFault_Handler+0x4>

08001324 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001328:	bf00      	nop
 800132a:	e7fd      	b.n	8001328 <MemManage_Handler+0x4>

0800132c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001330:	bf00      	nop
 8001332:	e7fd      	b.n	8001330 <BusFault_Handler+0x4>

08001334 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001338:	bf00      	nop
 800133a:	e7fd      	b.n	8001338 <UsageFault_Handler+0x4>

0800133c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr

0800134a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800134a:	b480      	push	{r7}
 800134c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800134e:	bf00      	nop
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr

08001358 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800135c:	bf00      	nop
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr

08001366 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001366:	b580      	push	{r7, lr}
 8001368:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800136a:	f000 f92d 	bl	80015c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
	...

08001374 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001378:	4802      	ldr	r0, [pc, #8]	@ (8001384 <TIM3_IRQHandler+0x10>)
 800137a:	f001 fc5f 	bl	8002c3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800137e:	bf00      	nop
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	200000e8 	.word	0x200000e8

08001388 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800138c:	4802      	ldr	r0, [pc, #8]	@ (8001398 <USART2_IRQHandler+0x10>)
 800138e:	f002 f8d7 	bl	8003540 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000130 	.word	0x20000130

0800139c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b086      	sub	sp, #24
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	60f8      	str	r0, [r7, #12]
 80013a4:	60b9      	str	r1, [r7, #8]
 80013a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013a8:	2300      	movs	r3, #0
 80013aa:	617b      	str	r3, [r7, #20]
 80013ac:	e00a      	b.n	80013c4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013ae:	f3af 8000 	nop.w
 80013b2:	4601      	mov	r1, r0
 80013b4:	68bb      	ldr	r3, [r7, #8]
 80013b6:	1c5a      	adds	r2, r3, #1
 80013b8:	60ba      	str	r2, [r7, #8]
 80013ba:	b2ca      	uxtb	r2, r1
 80013bc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	3301      	adds	r3, #1
 80013c2:	617b      	str	r3, [r7, #20]
 80013c4:	697a      	ldr	r2, [r7, #20]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	dbf0      	blt.n	80013ae <_read+0x12>
  }

  return len;
 80013cc:	687b      	ldr	r3, [r7, #4]
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3718      	adds	r7, #24
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}

080013d6 <_close>:
  }
  return len;
}

int _close(int file)
{
 80013d6:	b480      	push	{r7}
 80013d8:	b083      	sub	sp, #12
 80013da:	af00      	add	r7, sp, #0
 80013dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80013de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr

080013ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013ee:	b480      	push	{r7}
 80013f0:	b083      	sub	sp, #12
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
 80013f6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013fe:	605a      	str	r2, [r3, #4]
  return 0;
 8001400:	2300      	movs	r3, #0
}
 8001402:	4618      	mov	r0, r3
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr

0800140e <_isatty>:

int _isatty(int file)
{
 800140e:	b480      	push	{r7}
 8001410:	b083      	sub	sp, #12
 8001412:	af00      	add	r7, sp, #0
 8001414:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001416:	2301      	movs	r3, #1
}
 8001418:	4618      	mov	r0, r3
 800141a:	370c      	adds	r7, #12
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr

08001424 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001424:	b480      	push	{r7}
 8001426:	b085      	sub	sp, #20
 8001428:	af00      	add	r7, sp, #0
 800142a:	60f8      	str	r0, [r7, #12]
 800142c:	60b9      	str	r1, [r7, #8]
 800142e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001430:	2300      	movs	r3, #0
}
 8001432:	4618      	mov	r0, r3
 8001434:	3714      	adds	r7, #20
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
	...

08001440 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001448:	4a14      	ldr	r2, [pc, #80]	@ (800149c <_sbrk+0x5c>)
 800144a:	4b15      	ldr	r3, [pc, #84]	@ (80014a0 <_sbrk+0x60>)
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001454:	4b13      	ldr	r3, [pc, #76]	@ (80014a4 <_sbrk+0x64>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d102      	bne.n	8001462 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800145c:	4b11      	ldr	r3, [pc, #68]	@ (80014a4 <_sbrk+0x64>)
 800145e:	4a12      	ldr	r2, [pc, #72]	@ (80014a8 <_sbrk+0x68>)
 8001460:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001462:	4b10      	ldr	r3, [pc, #64]	@ (80014a4 <_sbrk+0x64>)
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4413      	add	r3, r2
 800146a:	693a      	ldr	r2, [r7, #16]
 800146c:	429a      	cmp	r2, r3
 800146e:	d207      	bcs.n	8001480 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001470:	f003 fa12 	bl	8004898 <__errno>
 8001474:	4603      	mov	r3, r0
 8001476:	220c      	movs	r2, #12
 8001478:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800147a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800147e:	e009      	b.n	8001494 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001480:	4b08      	ldr	r3, [pc, #32]	@ (80014a4 <_sbrk+0x64>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001486:	4b07      	ldr	r3, [pc, #28]	@ (80014a4 <_sbrk+0x64>)
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4413      	add	r3, r2
 800148e:	4a05      	ldr	r2, [pc, #20]	@ (80014a4 <_sbrk+0x64>)
 8001490:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001492:	68fb      	ldr	r3, [r7, #12]
}
 8001494:	4618      	mov	r0, r3
 8001496:	3718      	adds	r7, #24
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	20020000 	.word	0x20020000
 80014a0:	00000400 	.word	0x00000400
 80014a4:	200001b8 	.word	0x200001b8
 80014a8:	20000310 	.word	0x20000310

080014ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014b0:	4b06      	ldr	r3, [pc, #24]	@ (80014cc <SystemInit+0x20>)
 80014b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014b6:	4a05      	ldr	r2, [pc, #20]	@ (80014cc <SystemInit+0x20>)
 80014b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014c0:	bf00      	nop
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	e000ed00 	.word	0xe000ed00

080014d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80014d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001508 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80014d4:	f7ff ffea 	bl	80014ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014d8:	480c      	ldr	r0, [pc, #48]	@ (800150c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014da:	490d      	ldr	r1, [pc, #52]	@ (8001510 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001514 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014e0:	e002      	b.n	80014e8 <LoopCopyDataInit>

080014e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014e6:	3304      	adds	r3, #4

080014e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014ec:	d3f9      	bcc.n	80014e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001518 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014f0:	4c0a      	ldr	r4, [pc, #40]	@ (800151c <LoopFillZerobss+0x22>)
  movs r3, #0
 80014f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014f4:	e001      	b.n	80014fa <LoopFillZerobss>

080014f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014f8:	3204      	adds	r2, #4

080014fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014fc:	d3fb      	bcc.n	80014f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014fe:	f003 f9d1 	bl	80048a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001502:	f7ff fb6d 	bl	8000be0 <main>
  bx  lr    
 8001506:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001508:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800150c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001510:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001514:	080064c8 	.word	0x080064c8
  ldr r2, =_sbss
 8001518:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800151c:	2000030c 	.word	0x2000030c

08001520 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001520:	e7fe      	b.n	8001520 <ADC_IRQHandler>
	...

08001524 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001528:	4b0e      	ldr	r3, [pc, #56]	@ (8001564 <HAL_Init+0x40>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a0d      	ldr	r2, [pc, #52]	@ (8001564 <HAL_Init+0x40>)
 800152e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001532:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001534:	4b0b      	ldr	r3, [pc, #44]	@ (8001564 <HAL_Init+0x40>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a0a      	ldr	r2, [pc, #40]	@ (8001564 <HAL_Init+0x40>)
 800153a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800153e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001540:	4b08      	ldr	r3, [pc, #32]	@ (8001564 <HAL_Init+0x40>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a07      	ldr	r2, [pc, #28]	@ (8001564 <HAL_Init+0x40>)
 8001546:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800154a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800154c:	2003      	movs	r0, #3
 800154e:	f000 f94f 	bl	80017f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001552:	200f      	movs	r0, #15
 8001554:	f000 f808 	bl	8001568 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001558:	f7ff fdf4 	bl	8001144 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800155c:	2300      	movs	r3, #0
}
 800155e:	4618      	mov	r0, r3
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	40023c00 	.word	0x40023c00

08001568 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001570:	4b12      	ldr	r3, [pc, #72]	@ (80015bc <HAL_InitTick+0x54>)
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	4b12      	ldr	r3, [pc, #72]	@ (80015c0 <HAL_InitTick+0x58>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	4619      	mov	r1, r3
 800157a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800157e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001582:	fbb2 f3f3 	udiv	r3, r2, r3
 8001586:	4618      	mov	r0, r3
 8001588:	f000 f967 	bl	800185a <HAL_SYSTICK_Config>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	e00e      	b.n	80015b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2b0f      	cmp	r3, #15
 800159a:	d80a      	bhi.n	80015b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800159c:	2200      	movs	r2, #0
 800159e:	6879      	ldr	r1, [r7, #4]
 80015a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015a4:	f000 f92f 	bl	8001806 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015a8:	4a06      	ldr	r2, [pc, #24]	@ (80015c4 <HAL_InitTick+0x5c>)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015ae:	2300      	movs	r3, #0
 80015b0:	e000      	b.n	80015b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	3708      	adds	r7, #8
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	2000000c 	.word	0x2000000c
 80015c0:	20000014 	.word	0x20000014
 80015c4:	20000010 	.word	0x20000010

080015c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015cc:	4b06      	ldr	r3, [pc, #24]	@ (80015e8 <HAL_IncTick+0x20>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	461a      	mov	r2, r3
 80015d2:	4b06      	ldr	r3, [pc, #24]	@ (80015ec <HAL_IncTick+0x24>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4413      	add	r3, r2
 80015d8:	4a04      	ldr	r2, [pc, #16]	@ (80015ec <HAL_IncTick+0x24>)
 80015da:	6013      	str	r3, [r2, #0]
}
 80015dc:	bf00      	nop
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	20000014 	.word	0x20000014
 80015ec:	200001bc 	.word	0x200001bc

080015f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  return uwTick;
 80015f4:	4b03      	ldr	r3, [pc, #12]	@ (8001604 <HAL_GetTick+0x14>)
 80015f6:	681b      	ldr	r3, [r3, #0]
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	200001bc 	.word	0x200001bc

08001608 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001610:	f7ff ffee 	bl	80015f0 <HAL_GetTick>
 8001614:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001620:	d005      	beq.n	800162e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001622:	4b0a      	ldr	r3, [pc, #40]	@ (800164c <HAL_Delay+0x44>)
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	461a      	mov	r2, r3
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	4413      	add	r3, r2
 800162c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800162e:	bf00      	nop
 8001630:	f7ff ffde 	bl	80015f0 <HAL_GetTick>
 8001634:	4602      	mov	r2, r0
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	68fa      	ldr	r2, [r7, #12]
 800163c:	429a      	cmp	r2, r3
 800163e:	d8f7      	bhi.n	8001630 <HAL_Delay+0x28>
  {
  }
}
 8001640:	bf00      	nop
 8001642:	bf00      	nop
 8001644:	3710      	adds	r7, #16
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	20000014 	.word	0x20000014

08001650 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001650:	b480      	push	{r7}
 8001652:	b085      	sub	sp, #20
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	f003 0307 	and.w	r3, r3, #7
 800165e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001660:	4b0c      	ldr	r3, [pc, #48]	@ (8001694 <__NVIC_SetPriorityGrouping+0x44>)
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001666:	68ba      	ldr	r2, [r7, #8]
 8001668:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800166c:	4013      	ands	r3, r2
 800166e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001678:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800167c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001680:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001682:	4a04      	ldr	r2, [pc, #16]	@ (8001694 <__NVIC_SetPriorityGrouping+0x44>)
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	60d3      	str	r3, [r2, #12]
}
 8001688:	bf00      	nop
 800168a:	3714      	adds	r7, #20
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr
 8001694:	e000ed00 	.word	0xe000ed00

08001698 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800169c:	4b04      	ldr	r3, [pc, #16]	@ (80016b0 <__NVIC_GetPriorityGrouping+0x18>)
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	0a1b      	lsrs	r3, r3, #8
 80016a2:	f003 0307 	and.w	r3, r3, #7
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr
 80016b0:	e000ed00 	.word	0xe000ed00

080016b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	db0b      	blt.n	80016de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016c6:	79fb      	ldrb	r3, [r7, #7]
 80016c8:	f003 021f 	and.w	r2, r3, #31
 80016cc:	4907      	ldr	r1, [pc, #28]	@ (80016ec <__NVIC_EnableIRQ+0x38>)
 80016ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d2:	095b      	lsrs	r3, r3, #5
 80016d4:	2001      	movs	r0, #1
 80016d6:	fa00 f202 	lsl.w	r2, r0, r2
 80016da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016de:	bf00      	nop
 80016e0:	370c      	adds	r7, #12
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	e000e100 	.word	0xe000e100

080016f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	4603      	mov	r3, r0
 80016f8:	6039      	str	r1, [r7, #0]
 80016fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001700:	2b00      	cmp	r3, #0
 8001702:	db0a      	blt.n	800171a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	b2da      	uxtb	r2, r3
 8001708:	490c      	ldr	r1, [pc, #48]	@ (800173c <__NVIC_SetPriority+0x4c>)
 800170a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800170e:	0112      	lsls	r2, r2, #4
 8001710:	b2d2      	uxtb	r2, r2
 8001712:	440b      	add	r3, r1
 8001714:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001718:	e00a      	b.n	8001730 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	b2da      	uxtb	r2, r3
 800171e:	4908      	ldr	r1, [pc, #32]	@ (8001740 <__NVIC_SetPriority+0x50>)
 8001720:	79fb      	ldrb	r3, [r7, #7]
 8001722:	f003 030f 	and.w	r3, r3, #15
 8001726:	3b04      	subs	r3, #4
 8001728:	0112      	lsls	r2, r2, #4
 800172a:	b2d2      	uxtb	r2, r2
 800172c:	440b      	add	r3, r1
 800172e:	761a      	strb	r2, [r3, #24]
}
 8001730:	bf00      	nop
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr
 800173c:	e000e100 	.word	0xe000e100
 8001740:	e000ed00 	.word	0xe000ed00

08001744 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001744:	b480      	push	{r7}
 8001746:	b089      	sub	sp, #36	@ 0x24
 8001748:	af00      	add	r7, sp, #0
 800174a:	60f8      	str	r0, [r7, #12]
 800174c:	60b9      	str	r1, [r7, #8]
 800174e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	f003 0307 	and.w	r3, r3, #7
 8001756:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001758:	69fb      	ldr	r3, [r7, #28]
 800175a:	f1c3 0307 	rsb	r3, r3, #7
 800175e:	2b04      	cmp	r3, #4
 8001760:	bf28      	it	cs
 8001762:	2304      	movcs	r3, #4
 8001764:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	3304      	adds	r3, #4
 800176a:	2b06      	cmp	r3, #6
 800176c:	d902      	bls.n	8001774 <NVIC_EncodePriority+0x30>
 800176e:	69fb      	ldr	r3, [r7, #28]
 8001770:	3b03      	subs	r3, #3
 8001772:	e000      	b.n	8001776 <NVIC_EncodePriority+0x32>
 8001774:	2300      	movs	r3, #0
 8001776:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001778:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800177c:	69bb      	ldr	r3, [r7, #24]
 800177e:	fa02 f303 	lsl.w	r3, r2, r3
 8001782:	43da      	mvns	r2, r3
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	401a      	ands	r2, r3
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800178c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	fa01 f303 	lsl.w	r3, r1, r3
 8001796:	43d9      	mvns	r1, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800179c:	4313      	orrs	r3, r2
         );
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3724      	adds	r7, #36	@ 0x24
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr
	...

080017ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	3b01      	subs	r3, #1
 80017b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017bc:	d301      	bcc.n	80017c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017be:	2301      	movs	r3, #1
 80017c0:	e00f      	b.n	80017e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017c2:	4a0a      	ldr	r2, [pc, #40]	@ (80017ec <SysTick_Config+0x40>)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	3b01      	subs	r3, #1
 80017c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017ca:	210f      	movs	r1, #15
 80017cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80017d0:	f7ff ff8e 	bl	80016f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017d4:	4b05      	ldr	r3, [pc, #20]	@ (80017ec <SysTick_Config+0x40>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017da:	4b04      	ldr	r3, [pc, #16]	@ (80017ec <SysTick_Config+0x40>)
 80017dc:	2207      	movs	r2, #7
 80017de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017e0:	2300      	movs	r3, #0
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3708      	adds	r7, #8
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	e000e010 	.word	0xe000e010

080017f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f7ff ff29 	bl	8001650 <__NVIC_SetPriorityGrouping>
}
 80017fe:	bf00      	nop
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}

08001806 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001806:	b580      	push	{r7, lr}
 8001808:	b086      	sub	sp, #24
 800180a:	af00      	add	r7, sp, #0
 800180c:	4603      	mov	r3, r0
 800180e:	60b9      	str	r1, [r7, #8]
 8001810:	607a      	str	r2, [r7, #4]
 8001812:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001814:	2300      	movs	r3, #0
 8001816:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001818:	f7ff ff3e 	bl	8001698 <__NVIC_GetPriorityGrouping>
 800181c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800181e:	687a      	ldr	r2, [r7, #4]
 8001820:	68b9      	ldr	r1, [r7, #8]
 8001822:	6978      	ldr	r0, [r7, #20]
 8001824:	f7ff ff8e 	bl	8001744 <NVIC_EncodePriority>
 8001828:	4602      	mov	r2, r0
 800182a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800182e:	4611      	mov	r1, r2
 8001830:	4618      	mov	r0, r3
 8001832:	f7ff ff5d 	bl	80016f0 <__NVIC_SetPriority>
}
 8001836:	bf00      	nop
 8001838:	3718      	adds	r7, #24
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}

0800183e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800183e:	b580      	push	{r7, lr}
 8001840:	b082      	sub	sp, #8
 8001842:	af00      	add	r7, sp, #0
 8001844:	4603      	mov	r3, r0
 8001846:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff ff31 	bl	80016b4 <__NVIC_EnableIRQ>
}
 8001852:	bf00      	nop
 8001854:	3708      	adds	r7, #8
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}

0800185a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800185a:	b580      	push	{r7, lr}
 800185c:	b082      	sub	sp, #8
 800185e:	af00      	add	r7, sp, #0
 8001860:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	f7ff ffa2 	bl	80017ac <SysTick_Config>
 8001868:	4603      	mov	r3, r0
}
 800186a:	4618      	mov	r0, r3
 800186c:	3708      	adds	r7, #8
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}

08001872 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001872:	b580      	push	{r7, lr}
 8001874:	b084      	sub	sp, #16
 8001876:	af00      	add	r7, sp, #0
 8001878:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800187e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001880:	f7ff feb6 	bl	80015f0 <HAL_GetTick>
 8001884:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800188c:	b2db      	uxtb	r3, r3
 800188e:	2b02      	cmp	r3, #2
 8001890:	d008      	beq.n	80018a4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2280      	movs	r2, #128	@ 0x80
 8001896:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2200      	movs	r2, #0
 800189c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	e052      	b.n	800194a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f022 0216 	bic.w	r2, r2, #22
 80018b2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	695a      	ldr	r2, [r3, #20]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80018c2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d103      	bne.n	80018d4 <HAL_DMA_Abort+0x62>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d007      	beq.n	80018e4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f022 0208 	bic.w	r2, r2, #8
 80018e2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f022 0201 	bic.w	r2, r2, #1
 80018f2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80018f4:	e013      	b.n	800191e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80018f6:	f7ff fe7b 	bl	80015f0 <HAL_GetTick>
 80018fa:	4602      	mov	r2, r0
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	1ad3      	subs	r3, r2, r3
 8001900:	2b05      	cmp	r3, #5
 8001902:	d90c      	bls.n	800191e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2220      	movs	r2, #32
 8001908:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2203      	movs	r2, #3
 800190e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2200      	movs	r2, #0
 8001916:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e015      	b.n	800194a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f003 0301 	and.w	r3, r3, #1
 8001928:	2b00      	cmp	r3, #0
 800192a:	d1e4      	bne.n	80018f6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001930:	223f      	movs	r2, #63	@ 0x3f
 8001932:	409a      	lsls	r2, r3
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2201      	movs	r2, #1
 800193c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2200      	movs	r2, #0
 8001944:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001948:	2300      	movs	r3, #0
}
 800194a:	4618      	mov	r0, r3
 800194c:	3710      	adds	r7, #16
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}

08001952 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001952:	b480      	push	{r7}
 8001954:	b083      	sub	sp, #12
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001960:	b2db      	uxtb	r3, r3
 8001962:	2b02      	cmp	r3, #2
 8001964:	d004      	beq.n	8001970 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2280      	movs	r2, #128	@ 0x80
 800196a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800196c:	2301      	movs	r3, #1
 800196e:	e00c      	b.n	800198a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2205      	movs	r2, #5
 8001974:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	681a      	ldr	r2, [r3, #0]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f022 0201 	bic.w	r2, r2, #1
 8001986:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001988:	2300      	movs	r3, #0
}
 800198a:	4618      	mov	r0, r3
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
	...

08001998 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001998:	b480      	push	{r7}
 800199a:	b089      	sub	sp, #36	@ 0x24
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019a2:	2300      	movs	r3, #0
 80019a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019a6:	2300      	movs	r3, #0
 80019a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019aa:	2300      	movs	r3, #0
 80019ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019ae:	2300      	movs	r3, #0
 80019b0:	61fb      	str	r3, [r7, #28]
 80019b2:	e159      	b.n	8001c68 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80019b4:	2201      	movs	r2, #1
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	fa02 f303 	lsl.w	r3, r2, r3
 80019bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	697a      	ldr	r2, [r7, #20]
 80019c4:	4013      	ands	r3, r2
 80019c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80019c8:	693a      	ldr	r2, [r7, #16]
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	429a      	cmp	r2, r3
 80019ce:	f040 8148 	bne.w	8001c62 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	f003 0303 	and.w	r3, r3, #3
 80019da:	2b01      	cmp	r3, #1
 80019dc:	d005      	beq.n	80019ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d130      	bne.n	8001a4c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	689b      	ldr	r3, [r3, #8]
 80019ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019f0:	69fb      	ldr	r3, [r7, #28]
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	2203      	movs	r2, #3
 80019f6:	fa02 f303 	lsl.w	r3, r2, r3
 80019fa:	43db      	mvns	r3, r3
 80019fc:	69ba      	ldr	r2, [r7, #24]
 80019fe:	4013      	ands	r3, r2
 8001a00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	68da      	ldr	r2, [r3, #12]
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	005b      	lsls	r3, r3, #1
 8001a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0e:	69ba      	ldr	r2, [r7, #24]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	69ba      	ldr	r2, [r7, #24]
 8001a18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a20:	2201      	movs	r2, #1
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	fa02 f303 	lsl.w	r3, r2, r3
 8001a28:	43db      	mvns	r3, r3
 8001a2a:	69ba      	ldr	r2, [r7, #24]
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	091b      	lsrs	r3, r3, #4
 8001a36:	f003 0201 	and.w	r2, r3, #1
 8001a3a:	69fb      	ldr	r3, [r7, #28]
 8001a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a40:	69ba      	ldr	r2, [r7, #24]
 8001a42:	4313      	orrs	r3, r2
 8001a44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	69ba      	ldr	r2, [r7, #24]
 8001a4a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f003 0303 	and.w	r3, r3, #3
 8001a54:	2b03      	cmp	r3, #3
 8001a56:	d017      	beq.n	8001a88 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	68db      	ldr	r3, [r3, #12]
 8001a5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	2203      	movs	r2, #3
 8001a64:	fa02 f303 	lsl.w	r3, r2, r3
 8001a68:	43db      	mvns	r3, r3
 8001a6a:	69ba      	ldr	r2, [r7, #24]
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	689a      	ldr	r2, [r3, #8]
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	005b      	lsls	r3, r3, #1
 8001a78:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7c:	69ba      	ldr	r2, [r7, #24]
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	69ba      	ldr	r2, [r7, #24]
 8001a86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f003 0303 	and.w	r3, r3, #3
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d123      	bne.n	8001adc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a94:	69fb      	ldr	r3, [r7, #28]
 8001a96:	08da      	lsrs	r2, r3, #3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	3208      	adds	r2, #8
 8001a9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001aa0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	f003 0307 	and.w	r3, r3, #7
 8001aa8:	009b      	lsls	r3, r3, #2
 8001aaa:	220f      	movs	r2, #15
 8001aac:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab0:	43db      	mvns	r3, r3
 8001ab2:	69ba      	ldr	r2, [r7, #24]
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	691a      	ldr	r2, [r3, #16]
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	f003 0307 	and.w	r3, r3, #7
 8001ac2:	009b      	lsls	r3, r3, #2
 8001ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac8:	69ba      	ldr	r2, [r7, #24]
 8001aca:	4313      	orrs	r3, r2
 8001acc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ace:	69fb      	ldr	r3, [r7, #28]
 8001ad0:	08da      	lsrs	r2, r3, #3
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	3208      	adds	r2, #8
 8001ad6:	69b9      	ldr	r1, [r7, #24]
 8001ad8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	005b      	lsls	r3, r3, #1
 8001ae6:	2203      	movs	r2, #3
 8001ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aec:	43db      	mvns	r3, r3
 8001aee:	69ba      	ldr	r2, [r7, #24]
 8001af0:	4013      	ands	r3, r2
 8001af2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f003 0203 	and.w	r2, r3, #3
 8001afc:	69fb      	ldr	r3, [r7, #28]
 8001afe:	005b      	lsls	r3, r3, #1
 8001b00:	fa02 f303 	lsl.w	r3, r2, r3
 8001b04:	69ba      	ldr	r2, [r7, #24]
 8001b06:	4313      	orrs	r3, r2
 8001b08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	69ba      	ldr	r2, [r7, #24]
 8001b0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	f000 80a2 	beq.w	8001c62 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	60fb      	str	r3, [r7, #12]
 8001b22:	4b57      	ldr	r3, [pc, #348]	@ (8001c80 <HAL_GPIO_Init+0x2e8>)
 8001b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b26:	4a56      	ldr	r2, [pc, #344]	@ (8001c80 <HAL_GPIO_Init+0x2e8>)
 8001b28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b2e:	4b54      	ldr	r3, [pc, #336]	@ (8001c80 <HAL_GPIO_Init+0x2e8>)
 8001b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b36:	60fb      	str	r3, [r7, #12]
 8001b38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b3a:	4a52      	ldr	r2, [pc, #328]	@ (8001c84 <HAL_GPIO_Init+0x2ec>)
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	089b      	lsrs	r3, r3, #2
 8001b40:	3302      	adds	r3, #2
 8001b42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b48:	69fb      	ldr	r3, [r7, #28]
 8001b4a:	f003 0303 	and.w	r3, r3, #3
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	220f      	movs	r2, #15
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	43db      	mvns	r3, r3
 8001b58:	69ba      	ldr	r2, [r7, #24]
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4a49      	ldr	r2, [pc, #292]	@ (8001c88 <HAL_GPIO_Init+0x2f0>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d019      	beq.n	8001b9a <HAL_GPIO_Init+0x202>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4a48      	ldr	r2, [pc, #288]	@ (8001c8c <HAL_GPIO_Init+0x2f4>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d013      	beq.n	8001b96 <HAL_GPIO_Init+0x1fe>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4a47      	ldr	r2, [pc, #284]	@ (8001c90 <HAL_GPIO_Init+0x2f8>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d00d      	beq.n	8001b92 <HAL_GPIO_Init+0x1fa>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4a46      	ldr	r2, [pc, #280]	@ (8001c94 <HAL_GPIO_Init+0x2fc>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d007      	beq.n	8001b8e <HAL_GPIO_Init+0x1f6>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4a45      	ldr	r2, [pc, #276]	@ (8001c98 <HAL_GPIO_Init+0x300>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d101      	bne.n	8001b8a <HAL_GPIO_Init+0x1f2>
 8001b86:	2304      	movs	r3, #4
 8001b88:	e008      	b.n	8001b9c <HAL_GPIO_Init+0x204>
 8001b8a:	2307      	movs	r3, #7
 8001b8c:	e006      	b.n	8001b9c <HAL_GPIO_Init+0x204>
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e004      	b.n	8001b9c <HAL_GPIO_Init+0x204>
 8001b92:	2302      	movs	r3, #2
 8001b94:	e002      	b.n	8001b9c <HAL_GPIO_Init+0x204>
 8001b96:	2301      	movs	r3, #1
 8001b98:	e000      	b.n	8001b9c <HAL_GPIO_Init+0x204>
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	69fa      	ldr	r2, [r7, #28]
 8001b9e:	f002 0203 	and.w	r2, r2, #3
 8001ba2:	0092      	lsls	r2, r2, #2
 8001ba4:	4093      	lsls	r3, r2
 8001ba6:	69ba      	ldr	r2, [r7, #24]
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bac:	4935      	ldr	r1, [pc, #212]	@ (8001c84 <HAL_GPIO_Init+0x2ec>)
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	089b      	lsrs	r3, r3, #2
 8001bb2:	3302      	adds	r3, #2
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bba:	4b38      	ldr	r3, [pc, #224]	@ (8001c9c <HAL_GPIO_Init+0x304>)
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	43db      	mvns	r3, r3
 8001bc4:	69ba      	ldr	r2, [r7, #24]
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d003      	beq.n	8001bde <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001bd6:	69ba      	ldr	r2, [r7, #24]
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001bde:	4a2f      	ldr	r2, [pc, #188]	@ (8001c9c <HAL_GPIO_Init+0x304>)
 8001be0:	69bb      	ldr	r3, [r7, #24]
 8001be2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001be4:	4b2d      	ldr	r3, [pc, #180]	@ (8001c9c <HAL_GPIO_Init+0x304>)
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	43db      	mvns	r3, r3
 8001bee:	69ba      	ldr	r2, [r7, #24]
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d003      	beq.n	8001c08 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001c00:	69ba      	ldr	r2, [r7, #24]
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	4313      	orrs	r3, r2
 8001c06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c08:	4a24      	ldr	r2, [pc, #144]	@ (8001c9c <HAL_GPIO_Init+0x304>)
 8001c0a:	69bb      	ldr	r3, [r7, #24]
 8001c0c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c0e:	4b23      	ldr	r3, [pc, #140]	@ (8001c9c <HAL_GPIO_Init+0x304>)
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	43db      	mvns	r3, r3
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d003      	beq.n	8001c32 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001c2a:	69ba      	ldr	r2, [r7, #24]
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c32:	4a1a      	ldr	r2, [pc, #104]	@ (8001c9c <HAL_GPIO_Init+0x304>)
 8001c34:	69bb      	ldr	r3, [r7, #24]
 8001c36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c38:	4b18      	ldr	r3, [pc, #96]	@ (8001c9c <HAL_GPIO_Init+0x304>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	43db      	mvns	r3, r3
 8001c42:	69ba      	ldr	r2, [r7, #24]
 8001c44:	4013      	ands	r3, r2
 8001c46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d003      	beq.n	8001c5c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001c54:	69ba      	ldr	r2, [r7, #24]
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c5c:	4a0f      	ldr	r2, [pc, #60]	@ (8001c9c <HAL_GPIO_Init+0x304>)
 8001c5e:	69bb      	ldr	r3, [r7, #24]
 8001c60:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	3301      	adds	r3, #1
 8001c66:	61fb      	str	r3, [r7, #28]
 8001c68:	69fb      	ldr	r3, [r7, #28]
 8001c6a:	2b0f      	cmp	r3, #15
 8001c6c:	f67f aea2 	bls.w	80019b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c70:	bf00      	nop
 8001c72:	bf00      	nop
 8001c74:	3724      	adds	r7, #36	@ 0x24
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	40023800 	.word	0x40023800
 8001c84:	40013800 	.word	0x40013800
 8001c88:	40020000 	.word	0x40020000
 8001c8c:	40020400 	.word	0x40020400
 8001c90:	40020800 	.word	0x40020800
 8001c94:	40020c00 	.word	0x40020c00
 8001c98:	40021000 	.word	0x40021000
 8001c9c:	40013c00 	.word	0x40013c00

08001ca0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	460b      	mov	r3, r1
 8001caa:	807b      	strh	r3, [r7, #2]
 8001cac:	4613      	mov	r3, r2
 8001cae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001cb0:	787b      	ldrb	r3, [r7, #1]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d003      	beq.n	8001cbe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cb6:	887a      	ldrh	r2, [r7, #2]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001cbc:	e003      	b.n	8001cc6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001cbe:	887b      	ldrh	r3, [r7, #2]
 8001cc0:	041a      	lsls	r2, r3, #16
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	619a      	str	r2, [r3, #24]
}
 8001cc6:	bf00      	nop
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
	...

08001cd4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b086      	sub	sp, #24
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d101      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e267      	b.n	80021b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 0301 	and.w	r3, r3, #1
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d075      	beq.n	8001dde <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001cf2:	4b88      	ldr	r3, [pc, #544]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	f003 030c 	and.w	r3, r3, #12
 8001cfa:	2b04      	cmp	r3, #4
 8001cfc:	d00c      	beq.n	8001d18 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cfe:	4b85      	ldr	r3, [pc, #532]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001d06:	2b08      	cmp	r3, #8
 8001d08:	d112      	bne.n	8001d30 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d0a:	4b82      	ldr	r3, [pc, #520]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d12:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001d16:	d10b      	bne.n	8001d30 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d18:	4b7e      	ldr	r3, [pc, #504]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d05b      	beq.n	8001ddc <HAL_RCC_OscConfig+0x108>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d157      	bne.n	8001ddc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e242      	b.n	80021b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d38:	d106      	bne.n	8001d48 <HAL_RCC_OscConfig+0x74>
 8001d3a:	4b76      	ldr	r3, [pc, #472]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a75      	ldr	r2, [pc, #468]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001d40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d44:	6013      	str	r3, [r2, #0]
 8001d46:	e01d      	b.n	8001d84 <HAL_RCC_OscConfig+0xb0>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d50:	d10c      	bne.n	8001d6c <HAL_RCC_OscConfig+0x98>
 8001d52:	4b70      	ldr	r3, [pc, #448]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a6f      	ldr	r2, [pc, #444]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001d58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d5c:	6013      	str	r3, [r2, #0]
 8001d5e:	4b6d      	ldr	r3, [pc, #436]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a6c      	ldr	r2, [pc, #432]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001d64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d68:	6013      	str	r3, [r2, #0]
 8001d6a:	e00b      	b.n	8001d84 <HAL_RCC_OscConfig+0xb0>
 8001d6c:	4b69      	ldr	r3, [pc, #420]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a68      	ldr	r2, [pc, #416]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001d72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d76:	6013      	str	r3, [r2, #0]
 8001d78:	4b66      	ldr	r3, [pc, #408]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a65      	ldr	r2, [pc, #404]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001d7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d013      	beq.n	8001db4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d8c:	f7ff fc30 	bl	80015f0 <HAL_GetTick>
 8001d90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d92:	e008      	b.n	8001da6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d94:	f7ff fc2c 	bl	80015f0 <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	2b64      	cmp	r3, #100	@ 0x64
 8001da0:	d901      	bls.n	8001da6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001da2:	2303      	movs	r3, #3
 8001da4:	e207      	b.n	80021b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001da6:	4b5b      	ldr	r3, [pc, #364]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d0f0      	beq.n	8001d94 <HAL_RCC_OscConfig+0xc0>
 8001db2:	e014      	b.n	8001dde <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db4:	f7ff fc1c 	bl	80015f0 <HAL_GetTick>
 8001db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dba:	e008      	b.n	8001dce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dbc:	f7ff fc18 	bl	80015f0 <HAL_GetTick>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	2b64      	cmp	r3, #100	@ 0x64
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e1f3      	b.n	80021b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dce:	4b51      	ldr	r3, [pc, #324]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d1f0      	bne.n	8001dbc <HAL_RCC_OscConfig+0xe8>
 8001dda:	e000      	b.n	8001dde <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ddc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 0302 	and.w	r3, r3, #2
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d063      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001dea:	4b4a      	ldr	r3, [pc, #296]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	f003 030c 	and.w	r3, r3, #12
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d00b      	beq.n	8001e0e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001df6:	4b47      	ldr	r3, [pc, #284]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001df8:	689b      	ldr	r3, [r3, #8]
 8001dfa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001dfe:	2b08      	cmp	r3, #8
 8001e00:	d11c      	bne.n	8001e3c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e02:	4b44      	ldr	r3, [pc, #272]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d116      	bne.n	8001e3c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e0e:	4b41      	ldr	r3, [pc, #260]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 0302 	and.w	r3, r3, #2
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d005      	beq.n	8001e26 <HAL_RCC_OscConfig+0x152>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	68db      	ldr	r3, [r3, #12]
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d001      	beq.n	8001e26 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e1c7      	b.n	80021b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e26:	4b3b      	ldr	r3, [pc, #236]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	691b      	ldr	r3, [r3, #16]
 8001e32:	00db      	lsls	r3, r3, #3
 8001e34:	4937      	ldr	r1, [pc, #220]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001e36:	4313      	orrs	r3, r2
 8001e38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e3a:	e03a      	b.n	8001eb2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d020      	beq.n	8001e86 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e44:	4b34      	ldr	r3, [pc, #208]	@ (8001f18 <HAL_RCC_OscConfig+0x244>)
 8001e46:	2201      	movs	r2, #1
 8001e48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e4a:	f7ff fbd1 	bl	80015f0 <HAL_GetTick>
 8001e4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e50:	e008      	b.n	8001e64 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e52:	f7ff fbcd 	bl	80015f0 <HAL_GetTick>
 8001e56:	4602      	mov	r2, r0
 8001e58:	693b      	ldr	r3, [r7, #16]
 8001e5a:	1ad3      	subs	r3, r2, r3
 8001e5c:	2b02      	cmp	r3, #2
 8001e5e:	d901      	bls.n	8001e64 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001e60:	2303      	movs	r3, #3
 8001e62:	e1a8      	b.n	80021b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e64:	4b2b      	ldr	r3, [pc, #172]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f003 0302 	and.w	r3, r3, #2
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d0f0      	beq.n	8001e52 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e70:	4b28      	ldr	r3, [pc, #160]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	691b      	ldr	r3, [r3, #16]
 8001e7c:	00db      	lsls	r3, r3, #3
 8001e7e:	4925      	ldr	r1, [pc, #148]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001e80:	4313      	orrs	r3, r2
 8001e82:	600b      	str	r3, [r1, #0]
 8001e84:	e015      	b.n	8001eb2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e86:	4b24      	ldr	r3, [pc, #144]	@ (8001f18 <HAL_RCC_OscConfig+0x244>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e8c:	f7ff fbb0 	bl	80015f0 <HAL_GetTick>
 8001e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e92:	e008      	b.n	8001ea6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e94:	f7ff fbac 	bl	80015f0 <HAL_GetTick>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d901      	bls.n	8001ea6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	e187      	b.n	80021b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ea6:	4b1b      	ldr	r3, [pc, #108]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 0302 	and.w	r3, r3, #2
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d1f0      	bne.n	8001e94 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0308 	and.w	r3, r3, #8
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d036      	beq.n	8001f2c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	695b      	ldr	r3, [r3, #20]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d016      	beq.n	8001ef4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ec6:	4b15      	ldr	r3, [pc, #84]	@ (8001f1c <HAL_RCC_OscConfig+0x248>)
 8001ec8:	2201      	movs	r2, #1
 8001eca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ecc:	f7ff fb90 	bl	80015f0 <HAL_GetTick>
 8001ed0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ed2:	e008      	b.n	8001ee6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ed4:	f7ff fb8c 	bl	80015f0 <HAL_GetTick>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	d901      	bls.n	8001ee6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e167      	b.n	80021b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ee6:	4b0b      	ldr	r3, [pc, #44]	@ (8001f14 <HAL_RCC_OscConfig+0x240>)
 8001ee8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001eea:	f003 0302 	and.w	r3, r3, #2
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d0f0      	beq.n	8001ed4 <HAL_RCC_OscConfig+0x200>
 8001ef2:	e01b      	b.n	8001f2c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ef4:	4b09      	ldr	r3, [pc, #36]	@ (8001f1c <HAL_RCC_OscConfig+0x248>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001efa:	f7ff fb79 	bl	80015f0 <HAL_GetTick>
 8001efe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f00:	e00e      	b.n	8001f20 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f02:	f7ff fb75 	bl	80015f0 <HAL_GetTick>
 8001f06:	4602      	mov	r2, r0
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	1ad3      	subs	r3, r2, r3
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d907      	bls.n	8001f20 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e150      	b.n	80021b6 <HAL_RCC_OscConfig+0x4e2>
 8001f14:	40023800 	.word	0x40023800
 8001f18:	42470000 	.word	0x42470000
 8001f1c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f20:	4b88      	ldr	r3, [pc, #544]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 8001f22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f24:	f003 0302 	and.w	r3, r3, #2
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d1ea      	bne.n	8001f02 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0304 	and.w	r3, r3, #4
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	f000 8097 	beq.w	8002068 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f3e:	4b81      	ldr	r3, [pc, #516]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 8001f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d10f      	bne.n	8001f6a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	60bb      	str	r3, [r7, #8]
 8001f4e:	4b7d      	ldr	r3, [pc, #500]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 8001f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f52:	4a7c      	ldr	r2, [pc, #496]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 8001f54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f58:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f5a:	4b7a      	ldr	r3, [pc, #488]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f62:	60bb      	str	r3, [r7, #8]
 8001f64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f66:	2301      	movs	r3, #1
 8001f68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f6a:	4b77      	ldr	r3, [pc, #476]	@ (8002148 <HAL_RCC_OscConfig+0x474>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d118      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f76:	4b74      	ldr	r3, [pc, #464]	@ (8002148 <HAL_RCC_OscConfig+0x474>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a73      	ldr	r2, [pc, #460]	@ (8002148 <HAL_RCC_OscConfig+0x474>)
 8001f7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f82:	f7ff fb35 	bl	80015f0 <HAL_GetTick>
 8001f86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f88:	e008      	b.n	8001f9c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f8a:	f7ff fb31 	bl	80015f0 <HAL_GetTick>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	1ad3      	subs	r3, r2, r3
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d901      	bls.n	8001f9c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	e10c      	b.n	80021b6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f9c:	4b6a      	ldr	r3, [pc, #424]	@ (8002148 <HAL_RCC_OscConfig+0x474>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d0f0      	beq.n	8001f8a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d106      	bne.n	8001fbe <HAL_RCC_OscConfig+0x2ea>
 8001fb0:	4b64      	ldr	r3, [pc, #400]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 8001fb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fb4:	4a63      	ldr	r2, [pc, #396]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 8001fb6:	f043 0301 	orr.w	r3, r3, #1
 8001fba:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fbc:	e01c      	b.n	8001ff8 <HAL_RCC_OscConfig+0x324>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	2b05      	cmp	r3, #5
 8001fc4:	d10c      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x30c>
 8001fc6:	4b5f      	ldr	r3, [pc, #380]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 8001fc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fca:	4a5e      	ldr	r2, [pc, #376]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 8001fcc:	f043 0304 	orr.w	r3, r3, #4
 8001fd0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fd2:	4b5c      	ldr	r3, [pc, #368]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 8001fd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fd6:	4a5b      	ldr	r2, [pc, #364]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 8001fd8:	f043 0301 	orr.w	r3, r3, #1
 8001fdc:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fde:	e00b      	b.n	8001ff8 <HAL_RCC_OscConfig+0x324>
 8001fe0:	4b58      	ldr	r3, [pc, #352]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 8001fe2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fe4:	4a57      	ldr	r2, [pc, #348]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 8001fe6:	f023 0301 	bic.w	r3, r3, #1
 8001fea:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fec:	4b55      	ldr	r3, [pc, #340]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 8001fee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ff0:	4a54      	ldr	r2, [pc, #336]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 8001ff2:	f023 0304 	bic.w	r3, r3, #4
 8001ff6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d015      	beq.n	800202c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002000:	f7ff faf6 	bl	80015f0 <HAL_GetTick>
 8002004:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002006:	e00a      	b.n	800201e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002008:	f7ff faf2 	bl	80015f0 <HAL_GetTick>
 800200c:	4602      	mov	r2, r0
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002016:	4293      	cmp	r3, r2
 8002018:	d901      	bls.n	800201e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e0cb      	b.n	80021b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800201e:	4b49      	ldr	r3, [pc, #292]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 8002020:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	2b00      	cmp	r3, #0
 8002028:	d0ee      	beq.n	8002008 <HAL_RCC_OscConfig+0x334>
 800202a:	e014      	b.n	8002056 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800202c:	f7ff fae0 	bl	80015f0 <HAL_GetTick>
 8002030:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002032:	e00a      	b.n	800204a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002034:	f7ff fadc 	bl	80015f0 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002042:	4293      	cmp	r3, r2
 8002044:	d901      	bls.n	800204a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e0b5      	b.n	80021b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800204a:	4b3e      	ldr	r3, [pc, #248]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 800204c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800204e:	f003 0302 	and.w	r3, r3, #2
 8002052:	2b00      	cmp	r3, #0
 8002054:	d1ee      	bne.n	8002034 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002056:	7dfb      	ldrb	r3, [r7, #23]
 8002058:	2b01      	cmp	r3, #1
 800205a:	d105      	bne.n	8002068 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800205c:	4b39      	ldr	r3, [pc, #228]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 800205e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002060:	4a38      	ldr	r2, [pc, #224]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 8002062:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002066:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	699b      	ldr	r3, [r3, #24]
 800206c:	2b00      	cmp	r3, #0
 800206e:	f000 80a1 	beq.w	80021b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002072:	4b34      	ldr	r3, [pc, #208]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	f003 030c 	and.w	r3, r3, #12
 800207a:	2b08      	cmp	r3, #8
 800207c:	d05c      	beq.n	8002138 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	699b      	ldr	r3, [r3, #24]
 8002082:	2b02      	cmp	r3, #2
 8002084:	d141      	bne.n	800210a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002086:	4b31      	ldr	r3, [pc, #196]	@ (800214c <HAL_RCC_OscConfig+0x478>)
 8002088:	2200      	movs	r2, #0
 800208a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800208c:	f7ff fab0 	bl	80015f0 <HAL_GetTick>
 8002090:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002092:	e008      	b.n	80020a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002094:	f7ff faac 	bl	80015f0 <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d901      	bls.n	80020a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e087      	b.n	80021b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020a6:	4b27      	ldr	r3, [pc, #156]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d1f0      	bne.n	8002094 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	69da      	ldr	r2, [r3, #28]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6a1b      	ldr	r3, [r3, #32]
 80020ba:	431a      	orrs	r2, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c0:	019b      	lsls	r3, r3, #6
 80020c2:	431a      	orrs	r2, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020c8:	085b      	lsrs	r3, r3, #1
 80020ca:	3b01      	subs	r3, #1
 80020cc:	041b      	lsls	r3, r3, #16
 80020ce:	431a      	orrs	r2, r3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020d4:	061b      	lsls	r3, r3, #24
 80020d6:	491b      	ldr	r1, [pc, #108]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 80020d8:	4313      	orrs	r3, r2
 80020da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020dc:	4b1b      	ldr	r3, [pc, #108]	@ (800214c <HAL_RCC_OscConfig+0x478>)
 80020de:	2201      	movs	r2, #1
 80020e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020e2:	f7ff fa85 	bl	80015f0 <HAL_GetTick>
 80020e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020e8:	e008      	b.n	80020fc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020ea:	f7ff fa81 	bl	80015f0 <HAL_GetTick>
 80020ee:	4602      	mov	r2, r0
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	1ad3      	subs	r3, r2, r3
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d901      	bls.n	80020fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80020f8:	2303      	movs	r3, #3
 80020fa:	e05c      	b.n	80021b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020fc:	4b11      	ldr	r3, [pc, #68]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002104:	2b00      	cmp	r3, #0
 8002106:	d0f0      	beq.n	80020ea <HAL_RCC_OscConfig+0x416>
 8002108:	e054      	b.n	80021b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800210a:	4b10      	ldr	r3, [pc, #64]	@ (800214c <HAL_RCC_OscConfig+0x478>)
 800210c:	2200      	movs	r2, #0
 800210e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002110:	f7ff fa6e 	bl	80015f0 <HAL_GetTick>
 8002114:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002116:	e008      	b.n	800212a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002118:	f7ff fa6a 	bl	80015f0 <HAL_GetTick>
 800211c:	4602      	mov	r2, r0
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	2b02      	cmp	r3, #2
 8002124:	d901      	bls.n	800212a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002126:	2303      	movs	r3, #3
 8002128:	e045      	b.n	80021b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800212a:	4b06      	ldr	r3, [pc, #24]	@ (8002144 <HAL_RCC_OscConfig+0x470>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002132:	2b00      	cmp	r3, #0
 8002134:	d1f0      	bne.n	8002118 <HAL_RCC_OscConfig+0x444>
 8002136:	e03d      	b.n	80021b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	699b      	ldr	r3, [r3, #24]
 800213c:	2b01      	cmp	r3, #1
 800213e:	d107      	bne.n	8002150 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e038      	b.n	80021b6 <HAL_RCC_OscConfig+0x4e2>
 8002144:	40023800 	.word	0x40023800
 8002148:	40007000 	.word	0x40007000
 800214c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002150:	4b1b      	ldr	r3, [pc, #108]	@ (80021c0 <HAL_RCC_OscConfig+0x4ec>)
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	699b      	ldr	r3, [r3, #24]
 800215a:	2b01      	cmp	r3, #1
 800215c:	d028      	beq.n	80021b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002168:	429a      	cmp	r2, r3
 800216a:	d121      	bne.n	80021b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002176:	429a      	cmp	r2, r3
 8002178:	d11a      	bne.n	80021b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002180:	4013      	ands	r3, r2
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002186:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002188:	4293      	cmp	r3, r2
 800218a:	d111      	bne.n	80021b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002196:	085b      	lsrs	r3, r3, #1
 8002198:	3b01      	subs	r3, #1
 800219a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800219c:	429a      	cmp	r2, r3
 800219e:	d107      	bne.n	80021b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d001      	beq.n	80021b4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e000      	b.n	80021b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80021b4:	2300      	movs	r3, #0
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3718      	adds	r7, #24
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	40023800 	.word	0x40023800

080021c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b084      	sub	sp, #16
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d101      	bne.n	80021d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021d4:	2301      	movs	r3, #1
 80021d6:	e0cc      	b.n	8002372 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021d8:	4b68      	ldr	r3, [pc, #416]	@ (800237c <HAL_RCC_ClockConfig+0x1b8>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f003 0307 	and.w	r3, r3, #7
 80021e0:	683a      	ldr	r2, [r7, #0]
 80021e2:	429a      	cmp	r2, r3
 80021e4:	d90c      	bls.n	8002200 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021e6:	4b65      	ldr	r3, [pc, #404]	@ (800237c <HAL_RCC_ClockConfig+0x1b8>)
 80021e8:	683a      	ldr	r2, [r7, #0]
 80021ea:	b2d2      	uxtb	r2, r2
 80021ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ee:	4b63      	ldr	r3, [pc, #396]	@ (800237c <HAL_RCC_ClockConfig+0x1b8>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 0307 	and.w	r3, r3, #7
 80021f6:	683a      	ldr	r2, [r7, #0]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d001      	beq.n	8002200 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e0b8      	b.n	8002372 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0302 	and.w	r3, r3, #2
 8002208:	2b00      	cmp	r3, #0
 800220a:	d020      	beq.n	800224e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0304 	and.w	r3, r3, #4
 8002214:	2b00      	cmp	r3, #0
 8002216:	d005      	beq.n	8002224 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002218:	4b59      	ldr	r3, [pc, #356]	@ (8002380 <HAL_RCC_ClockConfig+0x1bc>)
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	4a58      	ldr	r2, [pc, #352]	@ (8002380 <HAL_RCC_ClockConfig+0x1bc>)
 800221e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002222:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0308 	and.w	r3, r3, #8
 800222c:	2b00      	cmp	r3, #0
 800222e:	d005      	beq.n	800223c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002230:	4b53      	ldr	r3, [pc, #332]	@ (8002380 <HAL_RCC_ClockConfig+0x1bc>)
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	4a52      	ldr	r2, [pc, #328]	@ (8002380 <HAL_RCC_ClockConfig+0x1bc>)
 8002236:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800223a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800223c:	4b50      	ldr	r3, [pc, #320]	@ (8002380 <HAL_RCC_ClockConfig+0x1bc>)
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	494d      	ldr	r1, [pc, #308]	@ (8002380 <HAL_RCC_ClockConfig+0x1bc>)
 800224a:	4313      	orrs	r3, r2
 800224c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0301 	and.w	r3, r3, #1
 8002256:	2b00      	cmp	r3, #0
 8002258:	d044      	beq.n	80022e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	2b01      	cmp	r3, #1
 8002260:	d107      	bne.n	8002272 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002262:	4b47      	ldr	r3, [pc, #284]	@ (8002380 <HAL_RCC_ClockConfig+0x1bc>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d119      	bne.n	80022a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e07f      	b.n	8002372 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	2b02      	cmp	r3, #2
 8002278:	d003      	beq.n	8002282 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800227e:	2b03      	cmp	r3, #3
 8002280:	d107      	bne.n	8002292 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002282:	4b3f      	ldr	r3, [pc, #252]	@ (8002380 <HAL_RCC_ClockConfig+0x1bc>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d109      	bne.n	80022a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e06f      	b.n	8002372 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002292:	4b3b      	ldr	r3, [pc, #236]	@ (8002380 <HAL_RCC_ClockConfig+0x1bc>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0302 	and.w	r3, r3, #2
 800229a:	2b00      	cmp	r3, #0
 800229c:	d101      	bne.n	80022a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e067      	b.n	8002372 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022a2:	4b37      	ldr	r3, [pc, #220]	@ (8002380 <HAL_RCC_ClockConfig+0x1bc>)
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f023 0203 	bic.w	r2, r3, #3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	4934      	ldr	r1, [pc, #208]	@ (8002380 <HAL_RCC_ClockConfig+0x1bc>)
 80022b0:	4313      	orrs	r3, r2
 80022b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022b4:	f7ff f99c 	bl	80015f0 <HAL_GetTick>
 80022b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ba:	e00a      	b.n	80022d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022bc:	f7ff f998 	bl	80015f0 <HAL_GetTick>
 80022c0:	4602      	mov	r2, r0
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d901      	bls.n	80022d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	e04f      	b.n	8002372 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022d2:	4b2b      	ldr	r3, [pc, #172]	@ (8002380 <HAL_RCC_ClockConfig+0x1bc>)
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	f003 020c 	and.w	r2, r3, #12
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d1eb      	bne.n	80022bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022e4:	4b25      	ldr	r3, [pc, #148]	@ (800237c <HAL_RCC_ClockConfig+0x1b8>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 0307 	and.w	r3, r3, #7
 80022ec:	683a      	ldr	r2, [r7, #0]
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d20c      	bcs.n	800230c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022f2:	4b22      	ldr	r3, [pc, #136]	@ (800237c <HAL_RCC_ClockConfig+0x1b8>)
 80022f4:	683a      	ldr	r2, [r7, #0]
 80022f6:	b2d2      	uxtb	r2, r2
 80022f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022fa:	4b20      	ldr	r3, [pc, #128]	@ (800237c <HAL_RCC_ClockConfig+0x1b8>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f003 0307 	and.w	r3, r3, #7
 8002302:	683a      	ldr	r2, [r7, #0]
 8002304:	429a      	cmp	r2, r3
 8002306:	d001      	beq.n	800230c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002308:	2301      	movs	r3, #1
 800230a:	e032      	b.n	8002372 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 0304 	and.w	r3, r3, #4
 8002314:	2b00      	cmp	r3, #0
 8002316:	d008      	beq.n	800232a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002318:	4b19      	ldr	r3, [pc, #100]	@ (8002380 <HAL_RCC_ClockConfig+0x1bc>)
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	4916      	ldr	r1, [pc, #88]	@ (8002380 <HAL_RCC_ClockConfig+0x1bc>)
 8002326:	4313      	orrs	r3, r2
 8002328:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 0308 	and.w	r3, r3, #8
 8002332:	2b00      	cmp	r3, #0
 8002334:	d009      	beq.n	800234a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002336:	4b12      	ldr	r3, [pc, #72]	@ (8002380 <HAL_RCC_ClockConfig+0x1bc>)
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	691b      	ldr	r3, [r3, #16]
 8002342:	00db      	lsls	r3, r3, #3
 8002344:	490e      	ldr	r1, [pc, #56]	@ (8002380 <HAL_RCC_ClockConfig+0x1bc>)
 8002346:	4313      	orrs	r3, r2
 8002348:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800234a:	f000 f821 	bl	8002390 <HAL_RCC_GetSysClockFreq>
 800234e:	4602      	mov	r2, r0
 8002350:	4b0b      	ldr	r3, [pc, #44]	@ (8002380 <HAL_RCC_ClockConfig+0x1bc>)
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	091b      	lsrs	r3, r3, #4
 8002356:	f003 030f 	and.w	r3, r3, #15
 800235a:	490a      	ldr	r1, [pc, #40]	@ (8002384 <HAL_RCC_ClockConfig+0x1c0>)
 800235c:	5ccb      	ldrb	r3, [r1, r3]
 800235e:	fa22 f303 	lsr.w	r3, r2, r3
 8002362:	4a09      	ldr	r2, [pc, #36]	@ (8002388 <HAL_RCC_ClockConfig+0x1c4>)
 8002364:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002366:	4b09      	ldr	r3, [pc, #36]	@ (800238c <HAL_RCC_ClockConfig+0x1c8>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4618      	mov	r0, r3
 800236c:	f7ff f8fc 	bl	8001568 <HAL_InitTick>

  return HAL_OK;
 8002370:	2300      	movs	r3, #0
}
 8002372:	4618      	mov	r0, r3
 8002374:	3710      	adds	r7, #16
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	40023c00 	.word	0x40023c00
 8002380:	40023800 	.word	0x40023800
 8002384:	0800646c 	.word	0x0800646c
 8002388:	2000000c 	.word	0x2000000c
 800238c:	20000010 	.word	0x20000010

08002390 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002390:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002394:	b090      	sub	sp, #64	@ 0x40
 8002396:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002398:	2300      	movs	r3, #0
 800239a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800239c:	2300      	movs	r3, #0
 800239e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80023a0:	2300      	movs	r3, #0
 80023a2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80023a4:	2300      	movs	r3, #0
 80023a6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80023a8:	4b59      	ldr	r3, [pc, #356]	@ (8002510 <HAL_RCC_GetSysClockFreq+0x180>)
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	f003 030c 	and.w	r3, r3, #12
 80023b0:	2b08      	cmp	r3, #8
 80023b2:	d00d      	beq.n	80023d0 <HAL_RCC_GetSysClockFreq+0x40>
 80023b4:	2b08      	cmp	r3, #8
 80023b6:	f200 80a1 	bhi.w	80024fc <HAL_RCC_GetSysClockFreq+0x16c>
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d002      	beq.n	80023c4 <HAL_RCC_GetSysClockFreq+0x34>
 80023be:	2b04      	cmp	r3, #4
 80023c0:	d003      	beq.n	80023ca <HAL_RCC_GetSysClockFreq+0x3a>
 80023c2:	e09b      	b.n	80024fc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80023c4:	4b53      	ldr	r3, [pc, #332]	@ (8002514 <HAL_RCC_GetSysClockFreq+0x184>)
 80023c6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80023c8:	e09b      	b.n	8002502 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80023ca:	4b53      	ldr	r3, [pc, #332]	@ (8002518 <HAL_RCC_GetSysClockFreq+0x188>)
 80023cc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80023ce:	e098      	b.n	8002502 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80023d0:	4b4f      	ldr	r3, [pc, #316]	@ (8002510 <HAL_RCC_GetSysClockFreq+0x180>)
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80023d8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80023da:	4b4d      	ldr	r3, [pc, #308]	@ (8002510 <HAL_RCC_GetSysClockFreq+0x180>)
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d028      	beq.n	8002438 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023e6:	4b4a      	ldr	r3, [pc, #296]	@ (8002510 <HAL_RCC_GetSysClockFreq+0x180>)
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	099b      	lsrs	r3, r3, #6
 80023ec:	2200      	movs	r2, #0
 80023ee:	623b      	str	r3, [r7, #32]
 80023f0:	627a      	str	r2, [r7, #36]	@ 0x24
 80023f2:	6a3b      	ldr	r3, [r7, #32]
 80023f4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80023f8:	2100      	movs	r1, #0
 80023fa:	4b47      	ldr	r3, [pc, #284]	@ (8002518 <HAL_RCC_GetSysClockFreq+0x188>)
 80023fc:	fb03 f201 	mul.w	r2, r3, r1
 8002400:	2300      	movs	r3, #0
 8002402:	fb00 f303 	mul.w	r3, r0, r3
 8002406:	4413      	add	r3, r2
 8002408:	4a43      	ldr	r2, [pc, #268]	@ (8002518 <HAL_RCC_GetSysClockFreq+0x188>)
 800240a:	fba0 1202 	umull	r1, r2, r0, r2
 800240e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002410:	460a      	mov	r2, r1
 8002412:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002414:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002416:	4413      	add	r3, r2
 8002418:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800241a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800241c:	2200      	movs	r2, #0
 800241e:	61bb      	str	r3, [r7, #24]
 8002420:	61fa      	str	r2, [r7, #28]
 8002422:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002426:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800242a:	f7fd ff31 	bl	8000290 <__aeabi_uldivmod>
 800242e:	4602      	mov	r2, r0
 8002430:	460b      	mov	r3, r1
 8002432:	4613      	mov	r3, r2
 8002434:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002436:	e053      	b.n	80024e0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002438:	4b35      	ldr	r3, [pc, #212]	@ (8002510 <HAL_RCC_GetSysClockFreq+0x180>)
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	099b      	lsrs	r3, r3, #6
 800243e:	2200      	movs	r2, #0
 8002440:	613b      	str	r3, [r7, #16]
 8002442:	617a      	str	r2, [r7, #20]
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800244a:	f04f 0b00 	mov.w	fp, #0
 800244e:	4652      	mov	r2, sl
 8002450:	465b      	mov	r3, fp
 8002452:	f04f 0000 	mov.w	r0, #0
 8002456:	f04f 0100 	mov.w	r1, #0
 800245a:	0159      	lsls	r1, r3, #5
 800245c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002460:	0150      	lsls	r0, r2, #5
 8002462:	4602      	mov	r2, r0
 8002464:	460b      	mov	r3, r1
 8002466:	ebb2 080a 	subs.w	r8, r2, sl
 800246a:	eb63 090b 	sbc.w	r9, r3, fp
 800246e:	f04f 0200 	mov.w	r2, #0
 8002472:	f04f 0300 	mov.w	r3, #0
 8002476:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800247a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800247e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002482:	ebb2 0408 	subs.w	r4, r2, r8
 8002486:	eb63 0509 	sbc.w	r5, r3, r9
 800248a:	f04f 0200 	mov.w	r2, #0
 800248e:	f04f 0300 	mov.w	r3, #0
 8002492:	00eb      	lsls	r3, r5, #3
 8002494:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002498:	00e2      	lsls	r2, r4, #3
 800249a:	4614      	mov	r4, r2
 800249c:	461d      	mov	r5, r3
 800249e:	eb14 030a 	adds.w	r3, r4, sl
 80024a2:	603b      	str	r3, [r7, #0]
 80024a4:	eb45 030b 	adc.w	r3, r5, fp
 80024a8:	607b      	str	r3, [r7, #4]
 80024aa:	f04f 0200 	mov.w	r2, #0
 80024ae:	f04f 0300 	mov.w	r3, #0
 80024b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80024b6:	4629      	mov	r1, r5
 80024b8:	028b      	lsls	r3, r1, #10
 80024ba:	4621      	mov	r1, r4
 80024bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80024c0:	4621      	mov	r1, r4
 80024c2:	028a      	lsls	r2, r1, #10
 80024c4:	4610      	mov	r0, r2
 80024c6:	4619      	mov	r1, r3
 80024c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024ca:	2200      	movs	r2, #0
 80024cc:	60bb      	str	r3, [r7, #8]
 80024ce:	60fa      	str	r2, [r7, #12]
 80024d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80024d4:	f7fd fedc 	bl	8000290 <__aeabi_uldivmod>
 80024d8:	4602      	mov	r2, r0
 80024da:	460b      	mov	r3, r1
 80024dc:	4613      	mov	r3, r2
 80024de:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80024e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002510 <HAL_RCC_GetSysClockFreq+0x180>)
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	0c1b      	lsrs	r3, r3, #16
 80024e6:	f003 0303 	and.w	r3, r3, #3
 80024ea:	3301      	adds	r3, #1
 80024ec:	005b      	lsls	r3, r3, #1
 80024ee:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80024f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80024f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80024f8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80024fa:	e002      	b.n	8002502 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80024fc:	4b05      	ldr	r3, [pc, #20]	@ (8002514 <HAL_RCC_GetSysClockFreq+0x184>)
 80024fe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002500:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002504:	4618      	mov	r0, r3
 8002506:	3740      	adds	r7, #64	@ 0x40
 8002508:	46bd      	mov	sp, r7
 800250a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800250e:	bf00      	nop
 8002510:	40023800 	.word	0x40023800
 8002514:	00f42400 	.word	0x00f42400
 8002518:	017d7840 	.word	0x017d7840

0800251c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002520:	4b03      	ldr	r3, [pc, #12]	@ (8002530 <HAL_RCC_GetHCLKFreq+0x14>)
 8002522:	681b      	ldr	r3, [r3, #0]
}
 8002524:	4618      	mov	r0, r3
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	2000000c 	.word	0x2000000c

08002534 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002538:	f7ff fff0 	bl	800251c <HAL_RCC_GetHCLKFreq>
 800253c:	4602      	mov	r2, r0
 800253e:	4b05      	ldr	r3, [pc, #20]	@ (8002554 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	0a9b      	lsrs	r3, r3, #10
 8002544:	f003 0307 	and.w	r3, r3, #7
 8002548:	4903      	ldr	r1, [pc, #12]	@ (8002558 <HAL_RCC_GetPCLK1Freq+0x24>)
 800254a:	5ccb      	ldrb	r3, [r1, r3]
 800254c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002550:	4618      	mov	r0, r3
 8002552:	bd80      	pop	{r7, pc}
 8002554:	40023800 	.word	0x40023800
 8002558:	0800647c 	.word	0x0800647c

0800255c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002560:	f7ff ffdc 	bl	800251c <HAL_RCC_GetHCLKFreq>
 8002564:	4602      	mov	r2, r0
 8002566:	4b05      	ldr	r3, [pc, #20]	@ (800257c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	0b5b      	lsrs	r3, r3, #13
 800256c:	f003 0307 	and.w	r3, r3, #7
 8002570:	4903      	ldr	r1, [pc, #12]	@ (8002580 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002572:	5ccb      	ldrb	r3, [r1, r3]
 8002574:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002578:	4618      	mov	r0, r3
 800257a:	bd80      	pop	{r7, pc}
 800257c:	40023800 	.word	0x40023800
 8002580:	0800647c 	.word	0x0800647c

08002584 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d101      	bne.n	8002596 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e07b      	b.n	800268e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800259a:	2b00      	cmp	r3, #0
 800259c:	d108      	bne.n	80025b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80025a6:	d009      	beq.n	80025bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	61da      	str	r2, [r3, #28]
 80025ae:	e005      	b.n	80025bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2200      	movs	r2, #0
 80025ba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2200      	movs	r2, #0
 80025c0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d106      	bne.n	80025dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f7fe fddc 	bl	8001194 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2202      	movs	r2, #2
 80025e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80025f2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002604:	431a      	orrs	r2, r3
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	68db      	ldr	r3, [r3, #12]
 800260a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800260e:	431a      	orrs	r2, r3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	691b      	ldr	r3, [r3, #16]
 8002614:	f003 0302 	and.w	r3, r3, #2
 8002618:	431a      	orrs	r2, r3
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	695b      	ldr	r3, [r3, #20]
 800261e:	f003 0301 	and.w	r3, r3, #1
 8002622:	431a      	orrs	r2, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	699b      	ldr	r3, [r3, #24]
 8002628:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800262c:	431a      	orrs	r2, r3
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	69db      	ldr	r3, [r3, #28]
 8002632:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002636:	431a      	orrs	r2, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6a1b      	ldr	r3, [r3, #32]
 800263c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002640:	ea42 0103 	orr.w	r1, r2, r3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002648:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	430a      	orrs	r2, r1
 8002652:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	699b      	ldr	r3, [r3, #24]
 8002658:	0c1b      	lsrs	r3, r3, #16
 800265a:	f003 0104 	and.w	r1, r3, #4
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002662:	f003 0210 	and.w	r2, r3, #16
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	430a      	orrs	r2, r1
 800266c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	69da      	ldr	r2, [r3, #28]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800267c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2200      	movs	r2, #0
 8002682:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2201      	movs	r2, #1
 8002688:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800268c:	2300      	movs	r3, #0
}
 800268e:	4618      	mov	r0, r3
 8002690:	3708      	adds	r7, #8
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}

08002696 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002696:	b580      	push	{r7, lr}
 8002698:	b088      	sub	sp, #32
 800269a:	af00      	add	r7, sp, #0
 800269c:	60f8      	str	r0, [r7, #12]
 800269e:	60b9      	str	r1, [r7, #8]
 80026a0:	603b      	str	r3, [r7, #0]
 80026a2:	4613      	mov	r3, r2
 80026a4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80026a6:	f7fe ffa3 	bl	80015f0 <HAL_GetTick>
 80026aa:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80026ac:	88fb      	ldrh	r3, [r7, #6]
 80026ae:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d001      	beq.n	80026c0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80026bc:	2302      	movs	r3, #2
 80026be:	e12a      	b.n	8002916 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d002      	beq.n	80026cc <HAL_SPI_Transmit+0x36>
 80026c6:	88fb      	ldrh	r3, [r7, #6]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d101      	bne.n	80026d0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e122      	b.n	8002916 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d101      	bne.n	80026de <HAL_SPI_Transmit+0x48>
 80026da:	2302      	movs	r3, #2
 80026dc:	e11b      	b.n	8002916 <HAL_SPI_Transmit+0x280>
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2201      	movs	r2, #1
 80026e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2203      	movs	r2, #3
 80026ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2200      	movs	r2, #0
 80026f2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	68ba      	ldr	r2, [r7, #8]
 80026f8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	88fa      	ldrh	r2, [r7, #6]
 80026fe:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	88fa      	ldrh	r2, [r7, #6]
 8002704:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2200      	movs	r2, #0
 800270a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2200      	movs	r2, #0
 8002710:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2200      	movs	r2, #0
 8002716:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2200      	movs	r2, #0
 800271c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2200      	movs	r2, #0
 8002722:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800272c:	d10f      	bne.n	800274e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800273c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800274c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002758:	2b40      	cmp	r3, #64	@ 0x40
 800275a:	d007      	beq.n	800276c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800276a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002774:	d152      	bne.n	800281c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d002      	beq.n	8002784 <HAL_SPI_Transmit+0xee>
 800277e:	8b7b      	ldrh	r3, [r7, #26]
 8002780:	2b01      	cmp	r3, #1
 8002782:	d145      	bne.n	8002810 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002788:	881a      	ldrh	r2, [r3, #0]
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002794:	1c9a      	adds	r2, r3, #2
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800279e:	b29b      	uxth	r3, r3
 80027a0:	3b01      	subs	r3, #1
 80027a2:	b29a      	uxth	r2, r3
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80027a8:	e032      	b.n	8002810 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	f003 0302 	and.w	r3, r3, #2
 80027b4:	2b02      	cmp	r3, #2
 80027b6:	d112      	bne.n	80027de <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027bc:	881a      	ldrh	r2, [r3, #0]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c8:	1c9a      	adds	r2, r3, #2
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80027d2:	b29b      	uxth	r3, r3
 80027d4:	3b01      	subs	r3, #1
 80027d6:	b29a      	uxth	r2, r3
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	86da      	strh	r2, [r3, #54]	@ 0x36
 80027dc:	e018      	b.n	8002810 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80027de:	f7fe ff07 	bl	80015f0 <HAL_GetTick>
 80027e2:	4602      	mov	r2, r0
 80027e4:	69fb      	ldr	r3, [r7, #28]
 80027e6:	1ad3      	subs	r3, r2, r3
 80027e8:	683a      	ldr	r2, [r7, #0]
 80027ea:	429a      	cmp	r2, r3
 80027ec:	d803      	bhi.n	80027f6 <HAL_SPI_Transmit+0x160>
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80027f4:	d102      	bne.n	80027fc <HAL_SPI_Transmit+0x166>
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d109      	bne.n	8002810 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2201      	movs	r2, #1
 8002800:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2200      	movs	r2, #0
 8002808:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800280c:	2303      	movs	r3, #3
 800280e:	e082      	b.n	8002916 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002814:	b29b      	uxth	r3, r3
 8002816:	2b00      	cmp	r3, #0
 8002818:	d1c7      	bne.n	80027aa <HAL_SPI_Transmit+0x114>
 800281a:	e053      	b.n	80028c4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d002      	beq.n	800282a <HAL_SPI_Transmit+0x194>
 8002824:	8b7b      	ldrh	r3, [r7, #26]
 8002826:	2b01      	cmp	r3, #1
 8002828:	d147      	bne.n	80028ba <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	330c      	adds	r3, #12
 8002834:	7812      	ldrb	r2, [r2, #0]
 8002836:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800283c:	1c5a      	adds	r2, r3, #1
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002846:	b29b      	uxth	r3, r3
 8002848:	3b01      	subs	r3, #1
 800284a:	b29a      	uxth	r2, r3
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002850:	e033      	b.n	80028ba <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	f003 0302 	and.w	r3, r3, #2
 800285c:	2b02      	cmp	r3, #2
 800285e:	d113      	bne.n	8002888 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	330c      	adds	r3, #12
 800286a:	7812      	ldrb	r2, [r2, #0]
 800286c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002872:	1c5a      	adds	r2, r3, #1
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800287c:	b29b      	uxth	r3, r3
 800287e:	3b01      	subs	r3, #1
 8002880:	b29a      	uxth	r2, r3
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002886:	e018      	b.n	80028ba <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002888:	f7fe feb2 	bl	80015f0 <HAL_GetTick>
 800288c:	4602      	mov	r2, r0
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	683a      	ldr	r2, [r7, #0]
 8002894:	429a      	cmp	r2, r3
 8002896:	d803      	bhi.n	80028a0 <HAL_SPI_Transmit+0x20a>
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800289e:	d102      	bne.n	80028a6 <HAL_SPI_Transmit+0x210>
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d109      	bne.n	80028ba <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2201      	movs	r2, #1
 80028aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2200      	movs	r2, #0
 80028b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e02d      	b.n	8002916 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80028be:	b29b      	uxth	r3, r3
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d1c6      	bne.n	8002852 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80028c4:	69fa      	ldr	r2, [r7, #28]
 80028c6:	6839      	ldr	r1, [r7, #0]
 80028c8:	68f8      	ldr	r0, [r7, #12]
 80028ca:	f000 f8b1 	bl	8002a30 <SPI_EndRxTxTransaction>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d002      	beq.n	80028da <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2220      	movs	r2, #32
 80028d8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d10a      	bne.n	80028f8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80028e2:	2300      	movs	r3, #0
 80028e4:	617b      	str	r3, [r7, #20]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	617b      	str	r3, [r7, #20]
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	617b      	str	r3, [r7, #20]
 80028f6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2200      	movs	r2, #0
 8002904:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800290c:	2b00      	cmp	r3, #0
 800290e:	d001      	beq.n	8002914 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	e000      	b.n	8002916 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002914:	2300      	movs	r3, #0
  }
}
 8002916:	4618      	mov	r0, r3
 8002918:	3720      	adds	r7, #32
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
	...

08002920 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b088      	sub	sp, #32
 8002924:	af00      	add	r7, sp, #0
 8002926:	60f8      	str	r0, [r7, #12]
 8002928:	60b9      	str	r1, [r7, #8]
 800292a:	603b      	str	r3, [r7, #0]
 800292c:	4613      	mov	r3, r2
 800292e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002930:	f7fe fe5e 	bl	80015f0 <HAL_GetTick>
 8002934:	4602      	mov	r2, r0
 8002936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002938:	1a9b      	subs	r3, r3, r2
 800293a:	683a      	ldr	r2, [r7, #0]
 800293c:	4413      	add	r3, r2
 800293e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002940:	f7fe fe56 	bl	80015f0 <HAL_GetTick>
 8002944:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002946:	4b39      	ldr	r3, [pc, #228]	@ (8002a2c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	015b      	lsls	r3, r3, #5
 800294c:	0d1b      	lsrs	r3, r3, #20
 800294e:	69fa      	ldr	r2, [r7, #28]
 8002950:	fb02 f303 	mul.w	r3, r2, r3
 8002954:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002956:	e055      	b.n	8002a04 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800295e:	d051      	beq.n	8002a04 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002960:	f7fe fe46 	bl	80015f0 <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	69fa      	ldr	r2, [r7, #28]
 800296c:	429a      	cmp	r2, r3
 800296e:	d902      	bls.n	8002976 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002970:	69fb      	ldr	r3, [r7, #28]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d13d      	bne.n	80029f2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	685a      	ldr	r2, [r3, #4]
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002984:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800298e:	d111      	bne.n	80029b4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002998:	d004      	beq.n	80029a4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029a2:	d107      	bne.n	80029b4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80029b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029bc:	d10f      	bne.n	80029de <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80029cc:	601a      	str	r2, [r3, #0]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80029dc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2201      	movs	r2, #1
 80029e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2200      	movs	r2, #0
 80029ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e018      	b.n	8002a24 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d102      	bne.n	80029fe <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80029f8:	2300      	movs	r3, #0
 80029fa:	61fb      	str	r3, [r7, #28]
 80029fc:	e002      	b.n	8002a04 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	3b01      	subs	r3, #1
 8002a02:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	689a      	ldr	r2, [r3, #8]
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	68ba      	ldr	r2, [r7, #8]
 8002a10:	429a      	cmp	r2, r3
 8002a12:	bf0c      	ite	eq
 8002a14:	2301      	moveq	r3, #1
 8002a16:	2300      	movne	r3, #0
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	79fb      	ldrb	r3, [r7, #7]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d19a      	bne.n	8002958 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8002a22:	2300      	movs	r3, #0
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3720      	adds	r7, #32
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}
 8002a2c:	2000000c 	.word	0x2000000c

08002a30 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b088      	sub	sp, #32
 8002a34:	af02      	add	r7, sp, #8
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	9300      	str	r3, [sp, #0]
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	2201      	movs	r2, #1
 8002a44:	2102      	movs	r1, #2
 8002a46:	68f8      	ldr	r0, [r7, #12]
 8002a48:	f7ff ff6a 	bl	8002920 <SPI_WaitFlagStateUntilTimeout>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d007      	beq.n	8002a62 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a56:	f043 0220 	orr.w	r2, r3, #32
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	e032      	b.n	8002ac8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002a62:	4b1b      	ldr	r3, [pc, #108]	@ (8002ad0 <SPI_EndRxTxTransaction+0xa0>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a1b      	ldr	r2, [pc, #108]	@ (8002ad4 <SPI_EndRxTxTransaction+0xa4>)
 8002a68:	fba2 2303 	umull	r2, r3, r2, r3
 8002a6c:	0d5b      	lsrs	r3, r3, #21
 8002a6e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002a72:	fb02 f303 	mul.w	r3, r2, r3
 8002a76:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002a80:	d112      	bne.n	8002aa8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	9300      	str	r3, [sp, #0]
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	2180      	movs	r1, #128	@ 0x80
 8002a8c:	68f8      	ldr	r0, [r7, #12]
 8002a8e:	f7ff ff47 	bl	8002920 <SPI_WaitFlagStateUntilTimeout>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d016      	beq.n	8002ac6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a9c:	f043 0220 	orr.w	r2, r3, #32
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	e00f      	b.n	8002ac8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d00a      	beq.n	8002ac4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002abe:	2b80      	cmp	r3, #128	@ 0x80
 8002ac0:	d0f2      	beq.n	8002aa8 <SPI_EndRxTxTransaction+0x78>
 8002ac2:	e000      	b.n	8002ac6 <SPI_EndRxTxTransaction+0x96>
        break;
 8002ac4:	bf00      	nop
  }

  return HAL_OK;
 8002ac6:	2300      	movs	r3, #0
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3718      	adds	r7, #24
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	2000000c 	.word	0x2000000c
 8002ad4:	165e9f81 	.word	0x165e9f81

08002ad8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d101      	bne.n	8002aea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e041      	b.n	8002b6e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d106      	bne.n	8002b04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2200      	movs	r2, #0
 8002afa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f7fe fb90 	bl	8001224 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2202      	movs	r2, #2
 8002b08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	3304      	adds	r3, #4
 8002b14:	4619      	mov	r1, r3
 8002b16:	4610      	mov	r0, r2
 8002b18:	f000 fa70 	bl	8002ffc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2201      	movs	r2, #1
 8002b28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2201      	movs	r2, #1
 8002b38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2201      	movs	r2, #1
 8002b48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2201      	movs	r2, #1
 8002b58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2201      	movs	r2, #1
 8002b68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3708      	adds	r7, #8
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
	...

08002b78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b085      	sub	sp, #20
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d001      	beq.n	8002b90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e044      	b.n	8002c1a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2202      	movs	r2, #2
 8002b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	68da      	ldr	r2, [r3, #12]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f042 0201 	orr.w	r2, r2, #1
 8002ba6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a1e      	ldr	r2, [pc, #120]	@ (8002c28 <HAL_TIM_Base_Start_IT+0xb0>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d018      	beq.n	8002be4 <HAL_TIM_Base_Start_IT+0x6c>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002bba:	d013      	beq.n	8002be4 <HAL_TIM_Base_Start_IT+0x6c>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a1a      	ldr	r2, [pc, #104]	@ (8002c2c <HAL_TIM_Base_Start_IT+0xb4>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d00e      	beq.n	8002be4 <HAL_TIM_Base_Start_IT+0x6c>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a19      	ldr	r2, [pc, #100]	@ (8002c30 <HAL_TIM_Base_Start_IT+0xb8>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d009      	beq.n	8002be4 <HAL_TIM_Base_Start_IT+0x6c>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a17      	ldr	r2, [pc, #92]	@ (8002c34 <HAL_TIM_Base_Start_IT+0xbc>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d004      	beq.n	8002be4 <HAL_TIM_Base_Start_IT+0x6c>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a16      	ldr	r2, [pc, #88]	@ (8002c38 <HAL_TIM_Base_Start_IT+0xc0>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d111      	bne.n	8002c08 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f003 0307 	and.w	r3, r3, #7
 8002bee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2b06      	cmp	r3, #6
 8002bf4:	d010      	beq.n	8002c18 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f042 0201 	orr.w	r2, r2, #1
 8002c04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c06:	e007      	b.n	8002c18 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f042 0201 	orr.w	r2, r2, #1
 8002c16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c18:	2300      	movs	r3, #0
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3714      	adds	r7, #20
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
 8002c26:	bf00      	nop
 8002c28:	40010000 	.word	0x40010000
 8002c2c:	40000400 	.word	0x40000400
 8002c30:	40000800 	.word	0x40000800
 8002c34:	40000c00 	.word	0x40000c00
 8002c38:	40014000 	.word	0x40014000

08002c3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	691b      	ldr	r3, [r3, #16]
 8002c52:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d020      	beq.n	8002ca0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	f003 0302 	and.w	r3, r3, #2
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d01b      	beq.n	8002ca0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f06f 0202 	mvn.w	r2, #2
 8002c70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2201      	movs	r2, #1
 8002c76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	699b      	ldr	r3, [r3, #24]
 8002c7e:	f003 0303 	and.w	r3, r3, #3
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d003      	beq.n	8002c8e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f000 f999 	bl	8002fbe <HAL_TIM_IC_CaptureCallback>
 8002c8c:	e005      	b.n	8002c9a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	f000 f98b 	bl	8002faa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	f000 f99c 	bl	8002fd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	f003 0304 	and.w	r3, r3, #4
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d020      	beq.n	8002cec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f003 0304 	and.w	r3, r3, #4
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d01b      	beq.n	8002cec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f06f 0204 	mvn.w	r2, #4
 8002cbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2202      	movs	r2, #2
 8002cc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	699b      	ldr	r3, [r3, #24]
 8002cca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d003      	beq.n	8002cda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	f000 f973 	bl	8002fbe <HAL_TIM_IC_CaptureCallback>
 8002cd8:	e005      	b.n	8002ce6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f000 f965 	bl	8002faa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	f000 f976 	bl	8002fd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	f003 0308 	and.w	r3, r3, #8
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d020      	beq.n	8002d38 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	f003 0308 	and.w	r3, r3, #8
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d01b      	beq.n	8002d38 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f06f 0208 	mvn.w	r2, #8
 8002d08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2204      	movs	r2, #4
 8002d0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	69db      	ldr	r3, [r3, #28]
 8002d16:	f003 0303 	and.w	r3, r3, #3
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d003      	beq.n	8002d26 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f000 f94d 	bl	8002fbe <HAL_TIM_IC_CaptureCallback>
 8002d24:	e005      	b.n	8002d32 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f000 f93f 	bl	8002faa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f000 f950 	bl	8002fd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2200      	movs	r2, #0
 8002d36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	f003 0310 	and.w	r3, r3, #16
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d020      	beq.n	8002d84 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	f003 0310 	and.w	r3, r3, #16
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d01b      	beq.n	8002d84 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f06f 0210 	mvn.w	r2, #16
 8002d54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2208      	movs	r2, #8
 8002d5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	69db      	ldr	r3, [r3, #28]
 8002d62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d003      	beq.n	8002d72 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f000 f927 	bl	8002fbe <HAL_TIM_IC_CaptureCallback>
 8002d70:	e005      	b.n	8002d7e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f000 f919 	bl	8002faa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f000 f92a 	bl	8002fd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	f003 0301 	and.w	r3, r3, #1
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d00c      	beq.n	8002da8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f003 0301 	and.w	r3, r3, #1
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d007      	beq.n	8002da8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f06f 0201 	mvn.w	r2, #1
 8002da0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f7fd fed6 	bl	8000b54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d00c      	beq.n	8002dcc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d007      	beq.n	8002dcc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002dc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f000 fab0 	bl	800332c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d00c      	beq.n	8002df0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d007      	beq.n	8002df0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002de8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f000 f8fb 	bl	8002fe6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	f003 0320 	and.w	r3, r3, #32
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d00c      	beq.n	8002e14 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f003 0320 	and.w	r3, r3, #32
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d007      	beq.n	8002e14 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f06f 0220 	mvn.w	r2, #32
 8002e0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	f000 fa82 	bl	8003318 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e14:	bf00      	nop
 8002e16:	3710      	adds	r7, #16
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b084      	sub	sp, #16
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e26:	2300      	movs	r3, #0
 8002e28:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d101      	bne.n	8002e38 <HAL_TIM_ConfigClockSource+0x1c>
 8002e34:	2302      	movs	r3, #2
 8002e36:	e0b4      	b.n	8002fa2 <HAL_TIM_ConfigClockSource+0x186>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2202      	movs	r2, #2
 8002e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002e56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002e5e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	68ba      	ldr	r2, [r7, #8]
 8002e66:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e70:	d03e      	beq.n	8002ef0 <HAL_TIM_ConfigClockSource+0xd4>
 8002e72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e76:	f200 8087 	bhi.w	8002f88 <HAL_TIM_ConfigClockSource+0x16c>
 8002e7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e7e:	f000 8086 	beq.w	8002f8e <HAL_TIM_ConfigClockSource+0x172>
 8002e82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e86:	d87f      	bhi.n	8002f88 <HAL_TIM_ConfigClockSource+0x16c>
 8002e88:	2b70      	cmp	r3, #112	@ 0x70
 8002e8a:	d01a      	beq.n	8002ec2 <HAL_TIM_ConfigClockSource+0xa6>
 8002e8c:	2b70      	cmp	r3, #112	@ 0x70
 8002e8e:	d87b      	bhi.n	8002f88 <HAL_TIM_ConfigClockSource+0x16c>
 8002e90:	2b60      	cmp	r3, #96	@ 0x60
 8002e92:	d050      	beq.n	8002f36 <HAL_TIM_ConfigClockSource+0x11a>
 8002e94:	2b60      	cmp	r3, #96	@ 0x60
 8002e96:	d877      	bhi.n	8002f88 <HAL_TIM_ConfigClockSource+0x16c>
 8002e98:	2b50      	cmp	r3, #80	@ 0x50
 8002e9a:	d03c      	beq.n	8002f16 <HAL_TIM_ConfigClockSource+0xfa>
 8002e9c:	2b50      	cmp	r3, #80	@ 0x50
 8002e9e:	d873      	bhi.n	8002f88 <HAL_TIM_ConfigClockSource+0x16c>
 8002ea0:	2b40      	cmp	r3, #64	@ 0x40
 8002ea2:	d058      	beq.n	8002f56 <HAL_TIM_ConfigClockSource+0x13a>
 8002ea4:	2b40      	cmp	r3, #64	@ 0x40
 8002ea6:	d86f      	bhi.n	8002f88 <HAL_TIM_ConfigClockSource+0x16c>
 8002ea8:	2b30      	cmp	r3, #48	@ 0x30
 8002eaa:	d064      	beq.n	8002f76 <HAL_TIM_ConfigClockSource+0x15a>
 8002eac:	2b30      	cmp	r3, #48	@ 0x30
 8002eae:	d86b      	bhi.n	8002f88 <HAL_TIM_ConfigClockSource+0x16c>
 8002eb0:	2b20      	cmp	r3, #32
 8002eb2:	d060      	beq.n	8002f76 <HAL_TIM_ConfigClockSource+0x15a>
 8002eb4:	2b20      	cmp	r3, #32
 8002eb6:	d867      	bhi.n	8002f88 <HAL_TIM_ConfigClockSource+0x16c>
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d05c      	beq.n	8002f76 <HAL_TIM_ConfigClockSource+0x15a>
 8002ebc:	2b10      	cmp	r3, #16
 8002ebe:	d05a      	beq.n	8002f76 <HAL_TIM_ConfigClockSource+0x15a>
 8002ec0:	e062      	b.n	8002f88 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002ed2:	f000 f993 	bl	80031fc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002ee4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	68ba      	ldr	r2, [r7, #8]
 8002eec:	609a      	str	r2, [r3, #8]
      break;
 8002eee:	e04f      	b.n	8002f90 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f00:	f000 f97c 	bl	80031fc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	689a      	ldr	r2, [r3, #8]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002f12:	609a      	str	r2, [r3, #8]
      break;
 8002f14:	e03c      	b.n	8002f90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f22:	461a      	mov	r2, r3
 8002f24:	f000 f8f0 	bl	8003108 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2150      	movs	r1, #80	@ 0x50
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f000 f949 	bl	80031c6 <TIM_ITRx_SetConfig>
      break;
 8002f34:	e02c      	b.n	8002f90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f42:	461a      	mov	r2, r3
 8002f44:	f000 f90f 	bl	8003166 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2160      	movs	r1, #96	@ 0x60
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f000 f939 	bl	80031c6 <TIM_ITRx_SetConfig>
      break;
 8002f54:	e01c      	b.n	8002f90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f62:	461a      	mov	r2, r3
 8002f64:	f000 f8d0 	bl	8003108 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	2140      	movs	r1, #64	@ 0x40
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f000 f929 	bl	80031c6 <TIM_ITRx_SetConfig>
      break;
 8002f74:	e00c      	b.n	8002f90 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4619      	mov	r1, r3
 8002f80:	4610      	mov	r0, r2
 8002f82:	f000 f920 	bl	80031c6 <TIM_ITRx_SetConfig>
      break;
 8002f86:	e003      	b.n	8002f90 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	73fb      	strb	r3, [r7, #15]
      break;
 8002f8c:	e000      	b.n	8002f90 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002f8e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3710      	adds	r7, #16
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}

08002faa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002faa:	b480      	push	{r7}
 8002fac:	b083      	sub	sp, #12
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002fb2:	bf00      	nop
 8002fb4:	370c      	adds	r7, #12
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr

08002fbe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002fbe:	b480      	push	{r7}
 8002fc0:	b083      	sub	sp, #12
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002fc6:	bf00      	nop
 8002fc8:	370c      	adds	r7, #12
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr

08002fd2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002fd2:	b480      	push	{r7}
 8002fd4:	b083      	sub	sp, #12
 8002fd6:	af00      	add	r7, sp, #0
 8002fd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002fda:	bf00      	nop
 8002fdc:	370c      	adds	r7, #12
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr

08002fe6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002fe6:	b480      	push	{r7}
 8002fe8:	b083      	sub	sp, #12
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002fee:	bf00      	nop
 8002ff0:	370c      	adds	r7, #12
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr
	...

08002ffc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b085      	sub	sp, #20
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	4a37      	ldr	r2, [pc, #220]	@ (80030ec <TIM_Base_SetConfig+0xf0>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d00f      	beq.n	8003034 <TIM_Base_SetConfig+0x38>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800301a:	d00b      	beq.n	8003034 <TIM_Base_SetConfig+0x38>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	4a34      	ldr	r2, [pc, #208]	@ (80030f0 <TIM_Base_SetConfig+0xf4>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d007      	beq.n	8003034 <TIM_Base_SetConfig+0x38>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4a33      	ldr	r2, [pc, #204]	@ (80030f4 <TIM_Base_SetConfig+0xf8>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d003      	beq.n	8003034 <TIM_Base_SetConfig+0x38>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	4a32      	ldr	r2, [pc, #200]	@ (80030f8 <TIM_Base_SetConfig+0xfc>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d108      	bne.n	8003046 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800303a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	68fa      	ldr	r2, [r7, #12]
 8003042:	4313      	orrs	r3, r2
 8003044:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a28      	ldr	r2, [pc, #160]	@ (80030ec <TIM_Base_SetConfig+0xf0>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d01b      	beq.n	8003086 <TIM_Base_SetConfig+0x8a>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003054:	d017      	beq.n	8003086 <TIM_Base_SetConfig+0x8a>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4a25      	ldr	r2, [pc, #148]	@ (80030f0 <TIM_Base_SetConfig+0xf4>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d013      	beq.n	8003086 <TIM_Base_SetConfig+0x8a>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4a24      	ldr	r2, [pc, #144]	@ (80030f4 <TIM_Base_SetConfig+0xf8>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d00f      	beq.n	8003086 <TIM_Base_SetConfig+0x8a>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a23      	ldr	r2, [pc, #140]	@ (80030f8 <TIM_Base_SetConfig+0xfc>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d00b      	beq.n	8003086 <TIM_Base_SetConfig+0x8a>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4a22      	ldr	r2, [pc, #136]	@ (80030fc <TIM_Base_SetConfig+0x100>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d007      	beq.n	8003086 <TIM_Base_SetConfig+0x8a>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	4a21      	ldr	r2, [pc, #132]	@ (8003100 <TIM_Base_SetConfig+0x104>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d003      	beq.n	8003086 <TIM_Base_SetConfig+0x8a>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	4a20      	ldr	r2, [pc, #128]	@ (8003104 <TIM_Base_SetConfig+0x108>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d108      	bne.n	8003098 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800308c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	68db      	ldr	r3, [r3, #12]
 8003092:	68fa      	ldr	r2, [r7, #12]
 8003094:	4313      	orrs	r3, r2
 8003096:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	695b      	ldr	r3, [r3, #20]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	689a      	ldr	r2, [r3, #8]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a0c      	ldr	r2, [pc, #48]	@ (80030ec <TIM_Base_SetConfig+0xf0>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d103      	bne.n	80030c6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	691a      	ldr	r2, [r3, #16]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f043 0204 	orr.w	r2, r3, #4
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2201      	movs	r2, #1
 80030d6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	68fa      	ldr	r2, [r7, #12]
 80030dc:	601a      	str	r2, [r3, #0]
}
 80030de:	bf00      	nop
 80030e0:	3714      	adds	r7, #20
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop
 80030ec:	40010000 	.word	0x40010000
 80030f0:	40000400 	.word	0x40000400
 80030f4:	40000800 	.word	0x40000800
 80030f8:	40000c00 	.word	0x40000c00
 80030fc:	40014000 	.word	0x40014000
 8003100:	40014400 	.word	0x40014400
 8003104:	40014800 	.word	0x40014800

08003108 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003108:	b480      	push	{r7}
 800310a:	b087      	sub	sp, #28
 800310c:	af00      	add	r7, sp, #0
 800310e:	60f8      	str	r0, [r7, #12]
 8003110:	60b9      	str	r1, [r7, #8]
 8003112:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6a1b      	ldr	r3, [r3, #32]
 8003118:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	6a1b      	ldr	r3, [r3, #32]
 800311e:	f023 0201 	bic.w	r2, r3, #1
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	699b      	ldr	r3, [r3, #24]
 800312a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003132:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	011b      	lsls	r3, r3, #4
 8003138:	693a      	ldr	r2, [r7, #16]
 800313a:	4313      	orrs	r3, r2
 800313c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	f023 030a 	bic.w	r3, r3, #10
 8003144:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003146:	697a      	ldr	r2, [r7, #20]
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	4313      	orrs	r3, r2
 800314c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	693a      	ldr	r2, [r7, #16]
 8003152:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	697a      	ldr	r2, [r7, #20]
 8003158:	621a      	str	r2, [r3, #32]
}
 800315a:	bf00      	nop
 800315c:	371c      	adds	r7, #28
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr

08003166 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003166:	b480      	push	{r7}
 8003168:	b087      	sub	sp, #28
 800316a:	af00      	add	r7, sp, #0
 800316c:	60f8      	str	r0, [r7, #12]
 800316e:	60b9      	str	r1, [r7, #8]
 8003170:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	6a1b      	ldr	r3, [r3, #32]
 8003176:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6a1b      	ldr	r3, [r3, #32]
 800317c:	f023 0210 	bic.w	r2, r3, #16
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	699b      	ldr	r3, [r3, #24]
 8003188:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003190:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	031b      	lsls	r3, r3, #12
 8003196:	693a      	ldr	r2, [r7, #16]
 8003198:	4313      	orrs	r3, r2
 800319a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80031a2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	011b      	lsls	r3, r3, #4
 80031a8:	697a      	ldr	r2, [r7, #20]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	693a      	ldr	r2, [r7, #16]
 80031b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	697a      	ldr	r2, [r7, #20]
 80031b8:	621a      	str	r2, [r3, #32]
}
 80031ba:	bf00      	nop
 80031bc:	371c      	adds	r7, #28
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr

080031c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80031c6:	b480      	push	{r7}
 80031c8:	b085      	sub	sp, #20
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
 80031ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80031de:	683a      	ldr	r2, [r7, #0]
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	f043 0307 	orr.w	r3, r3, #7
 80031e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	68fa      	ldr	r2, [r7, #12]
 80031ee:	609a      	str	r2, [r3, #8]
}
 80031f0:	bf00      	nop
 80031f2:	3714      	adds	r7, #20
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr

080031fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b087      	sub	sp, #28
 8003200:	af00      	add	r7, sp, #0
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	60b9      	str	r1, [r7, #8]
 8003206:	607a      	str	r2, [r7, #4]
 8003208:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003216:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	021a      	lsls	r2, r3, #8
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	431a      	orrs	r2, r3
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	4313      	orrs	r3, r2
 8003224:	697a      	ldr	r2, [r7, #20]
 8003226:	4313      	orrs	r3, r2
 8003228:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	697a      	ldr	r2, [r7, #20]
 800322e:	609a      	str	r2, [r3, #8]
}
 8003230:	bf00      	nop
 8003232:	371c      	adds	r7, #28
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800323c:	b480      	push	{r7}
 800323e:	b085      	sub	sp, #20
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800324c:	2b01      	cmp	r3, #1
 800324e:	d101      	bne.n	8003254 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003250:	2302      	movs	r3, #2
 8003252:	e050      	b.n	80032f6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2201      	movs	r2, #1
 8003258:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2202      	movs	r2, #2
 8003260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800327a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	68fa      	ldr	r2, [r7, #12]
 8003282:	4313      	orrs	r3, r2
 8003284:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	68fa      	ldr	r2, [r7, #12]
 800328c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a1c      	ldr	r2, [pc, #112]	@ (8003304 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d018      	beq.n	80032ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032a0:	d013      	beq.n	80032ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a18      	ldr	r2, [pc, #96]	@ (8003308 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d00e      	beq.n	80032ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a16      	ldr	r2, [pc, #88]	@ (800330c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d009      	beq.n	80032ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a15      	ldr	r2, [pc, #84]	@ (8003310 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d004      	beq.n	80032ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a13      	ldr	r2, [pc, #76]	@ (8003314 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d10c      	bne.n	80032e4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80032d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	68ba      	ldr	r2, [r7, #8]
 80032d8:	4313      	orrs	r3, r2
 80032da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	68ba      	ldr	r2, [r7, #8]
 80032e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2201      	movs	r2, #1
 80032e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80032f4:	2300      	movs	r3, #0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3714      	adds	r7, #20
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop
 8003304:	40010000 	.word	0x40010000
 8003308:	40000400 	.word	0x40000400
 800330c:	40000800 	.word	0x40000800
 8003310:	40000c00 	.word	0x40000c00
 8003314:	40014000 	.word	0x40014000

08003318 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003318:	b480      	push	{r7}
 800331a:	b083      	sub	sp, #12
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003320:	bf00      	nop
 8003322:	370c      	adds	r7, #12
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr

0800332c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003334:	bf00      	nop
 8003336:	370c      	adds	r7, #12
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr

08003340 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b082      	sub	sp, #8
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d101      	bne.n	8003352 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	e042      	b.n	80033d8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003358:	b2db      	uxtb	r3, r3
 800335a:	2b00      	cmp	r3, #0
 800335c:	d106      	bne.n	800336c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f7fd ff84 	bl	8001274 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2224      	movs	r2, #36	@ 0x24
 8003370:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	68da      	ldr	r2, [r3, #12]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003382:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003384:	6878      	ldr	r0, [r7, #4]
 8003386:	f000 fdd3 	bl	8003f30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	691a      	ldr	r2, [r3, #16]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003398:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	695a      	ldr	r2, [r3, #20]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80033a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	68da      	ldr	r2, [r3, #12]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80033b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2220      	movs	r2, #32
 80033c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2220      	movs	r2, #32
 80033cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80033d6:	2300      	movs	r3, #0
}
 80033d8:	4618      	mov	r0, r3
 80033da:	3708      	adds	r7, #8
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}

080033e0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b08a      	sub	sp, #40	@ 0x28
 80033e4:	af02      	add	r7, sp, #8
 80033e6:	60f8      	str	r0, [r7, #12]
 80033e8:	60b9      	str	r1, [r7, #8]
 80033ea:	603b      	str	r3, [r7, #0]
 80033ec:	4613      	mov	r3, r2
 80033ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80033f0:	2300      	movs	r3, #0
 80033f2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	2b20      	cmp	r3, #32
 80033fe:	d175      	bne.n	80034ec <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d002      	beq.n	800340c <HAL_UART_Transmit+0x2c>
 8003406:	88fb      	ldrh	r3, [r7, #6]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d101      	bne.n	8003410 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e06e      	b.n	80034ee <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2200      	movs	r2, #0
 8003414:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2221      	movs	r2, #33	@ 0x21
 800341a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800341e:	f7fe f8e7 	bl	80015f0 <HAL_GetTick>
 8003422:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	88fa      	ldrh	r2, [r7, #6]
 8003428:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	88fa      	ldrh	r2, [r7, #6]
 800342e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003438:	d108      	bne.n	800344c <HAL_UART_Transmit+0x6c>
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d104      	bne.n	800344c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003442:	2300      	movs	r3, #0
 8003444:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	61bb      	str	r3, [r7, #24]
 800344a:	e003      	b.n	8003454 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003450:	2300      	movs	r3, #0
 8003452:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003454:	e02e      	b.n	80034b4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	9300      	str	r3, [sp, #0]
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	2200      	movs	r2, #0
 800345e:	2180      	movs	r1, #128	@ 0x80
 8003460:	68f8      	ldr	r0, [r7, #12]
 8003462:	f000 fb37 	bl	8003ad4 <UART_WaitOnFlagUntilTimeout>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d005      	beq.n	8003478 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2220      	movs	r2, #32
 8003470:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e03a      	b.n	80034ee <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d10b      	bne.n	8003496 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800347e:	69bb      	ldr	r3, [r7, #24]
 8003480:	881b      	ldrh	r3, [r3, #0]
 8003482:	461a      	mov	r2, r3
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800348c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800348e:	69bb      	ldr	r3, [r7, #24]
 8003490:	3302      	adds	r3, #2
 8003492:	61bb      	str	r3, [r7, #24]
 8003494:	e007      	b.n	80034a6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003496:	69fb      	ldr	r3, [r7, #28]
 8003498:	781a      	ldrb	r2, [r3, #0]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80034a0:	69fb      	ldr	r3, [r7, #28]
 80034a2:	3301      	adds	r3, #1
 80034a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	3b01      	subs	r3, #1
 80034ae:	b29a      	uxth	r2, r3
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80034b8:	b29b      	uxth	r3, r3
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d1cb      	bne.n	8003456 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	9300      	str	r3, [sp, #0]
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	2200      	movs	r2, #0
 80034c6:	2140      	movs	r1, #64	@ 0x40
 80034c8:	68f8      	ldr	r0, [r7, #12]
 80034ca:	f000 fb03 	bl	8003ad4 <UART_WaitOnFlagUntilTimeout>
 80034ce:	4603      	mov	r3, r0
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d005      	beq.n	80034e0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2220      	movs	r2, #32
 80034d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80034dc:	2303      	movs	r3, #3
 80034de:	e006      	b.n	80034ee <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2220      	movs	r2, #32
 80034e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80034e8:	2300      	movs	r3, #0
 80034ea:	e000      	b.n	80034ee <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80034ec:	2302      	movs	r3, #2
  }
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3720      	adds	r7, #32
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}

080034f6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80034f6:	b580      	push	{r7, lr}
 80034f8:	b084      	sub	sp, #16
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	60f8      	str	r0, [r7, #12]
 80034fe:	60b9      	str	r1, [r7, #8]
 8003500:	4613      	mov	r3, r2
 8003502:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800350a:	b2db      	uxtb	r3, r3
 800350c:	2b20      	cmp	r3, #32
 800350e:	d112      	bne.n	8003536 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d002      	beq.n	800351c <HAL_UART_Receive_IT+0x26>
 8003516:	88fb      	ldrh	r3, [r7, #6]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d101      	bne.n	8003520 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	e00b      	b.n	8003538 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2200      	movs	r2, #0
 8003524:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003526:	88fb      	ldrh	r3, [r7, #6]
 8003528:	461a      	mov	r2, r3
 800352a:	68b9      	ldr	r1, [r7, #8]
 800352c:	68f8      	ldr	r0, [r7, #12]
 800352e:	f000 fb2a 	bl	8003b86 <UART_Start_Receive_IT>
 8003532:	4603      	mov	r3, r0
 8003534:	e000      	b.n	8003538 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003536:	2302      	movs	r3, #2
  }
}
 8003538:	4618      	mov	r0, r3
 800353a:	3710      	adds	r7, #16
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}

08003540 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b0ba      	sub	sp, #232	@ 0xe8
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	695b      	ldr	r3, [r3, #20]
 8003562:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003566:	2300      	movs	r3, #0
 8003568:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800356c:	2300      	movs	r3, #0
 800356e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003572:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003576:	f003 030f 	and.w	r3, r3, #15
 800357a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800357e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003582:	2b00      	cmp	r3, #0
 8003584:	d10f      	bne.n	80035a6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003586:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800358a:	f003 0320 	and.w	r3, r3, #32
 800358e:	2b00      	cmp	r3, #0
 8003590:	d009      	beq.n	80035a6 <HAL_UART_IRQHandler+0x66>
 8003592:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003596:	f003 0320 	and.w	r3, r3, #32
 800359a:	2b00      	cmp	r3, #0
 800359c:	d003      	beq.n	80035a6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 fc07 	bl	8003db2 <UART_Receive_IT>
      return;
 80035a4:	e273      	b.n	8003a8e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80035a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	f000 80de 	beq.w	800376c <HAL_UART_IRQHandler+0x22c>
 80035b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80035b4:	f003 0301 	and.w	r3, r3, #1
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d106      	bne.n	80035ca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80035bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035c0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	f000 80d1 	beq.w	800376c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80035ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035ce:	f003 0301 	and.w	r3, r3, #1
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d00b      	beq.n	80035ee <HAL_UART_IRQHandler+0xae>
 80035d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d005      	beq.n	80035ee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035e6:	f043 0201 	orr.w	r2, r3, #1
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035f2:	f003 0304 	and.w	r3, r3, #4
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00b      	beq.n	8003612 <HAL_UART_IRQHandler+0xd2>
 80035fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80035fe:	f003 0301 	and.w	r3, r3, #1
 8003602:	2b00      	cmp	r3, #0
 8003604:	d005      	beq.n	8003612 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800360a:	f043 0202 	orr.w	r2, r3, #2
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003612:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003616:	f003 0302 	and.w	r3, r3, #2
 800361a:	2b00      	cmp	r3, #0
 800361c:	d00b      	beq.n	8003636 <HAL_UART_IRQHandler+0xf6>
 800361e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003622:	f003 0301 	and.w	r3, r3, #1
 8003626:	2b00      	cmp	r3, #0
 8003628:	d005      	beq.n	8003636 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800362e:	f043 0204 	orr.w	r2, r3, #4
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003636:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800363a:	f003 0308 	and.w	r3, r3, #8
 800363e:	2b00      	cmp	r3, #0
 8003640:	d011      	beq.n	8003666 <HAL_UART_IRQHandler+0x126>
 8003642:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003646:	f003 0320 	and.w	r3, r3, #32
 800364a:	2b00      	cmp	r3, #0
 800364c:	d105      	bne.n	800365a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800364e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003652:	f003 0301 	and.w	r3, r3, #1
 8003656:	2b00      	cmp	r3, #0
 8003658:	d005      	beq.n	8003666 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800365e:	f043 0208 	orr.w	r2, r3, #8
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800366a:	2b00      	cmp	r3, #0
 800366c:	f000 820a 	beq.w	8003a84 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003670:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003674:	f003 0320 	and.w	r3, r3, #32
 8003678:	2b00      	cmp	r3, #0
 800367a:	d008      	beq.n	800368e <HAL_UART_IRQHandler+0x14e>
 800367c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003680:	f003 0320 	and.w	r3, r3, #32
 8003684:	2b00      	cmp	r3, #0
 8003686:	d002      	beq.n	800368e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f000 fb92 	bl	8003db2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	695b      	ldr	r3, [r3, #20]
 8003694:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003698:	2b40      	cmp	r3, #64	@ 0x40
 800369a:	bf0c      	ite	eq
 800369c:	2301      	moveq	r3, #1
 800369e:	2300      	movne	r3, #0
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036aa:	f003 0308 	and.w	r3, r3, #8
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d103      	bne.n	80036ba <HAL_UART_IRQHandler+0x17a>
 80036b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d04f      	beq.n	800375a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f000 fa9d 	bl	8003bfa <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	695b      	ldr	r3, [r3, #20]
 80036c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036ca:	2b40      	cmp	r3, #64	@ 0x40
 80036cc:	d141      	bne.n	8003752 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	3314      	adds	r3, #20
 80036d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80036dc:	e853 3f00 	ldrex	r3, [r3]
 80036e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80036e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80036e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80036ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	3314      	adds	r3, #20
 80036f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80036fa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80036fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003702:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003706:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800370a:	e841 2300 	strex	r3, r2, [r1]
 800370e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003712:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003716:	2b00      	cmp	r3, #0
 8003718:	d1d9      	bne.n	80036ce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800371e:	2b00      	cmp	r3, #0
 8003720:	d013      	beq.n	800374a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003726:	4a8a      	ldr	r2, [pc, #552]	@ (8003950 <HAL_UART_IRQHandler+0x410>)
 8003728:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800372e:	4618      	mov	r0, r3
 8003730:	f7fe f90f 	bl	8001952 <HAL_DMA_Abort_IT>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d016      	beq.n	8003768 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800373e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003740:	687a      	ldr	r2, [r7, #4]
 8003742:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003744:	4610      	mov	r0, r2
 8003746:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003748:	e00e      	b.n	8003768 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f000 f9ac 	bl	8003aa8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003750:	e00a      	b.n	8003768 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f000 f9a8 	bl	8003aa8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003758:	e006      	b.n	8003768 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f000 f9a4 	bl	8003aa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003766:	e18d      	b.n	8003a84 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003768:	bf00      	nop
    return;
 800376a:	e18b      	b.n	8003a84 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003770:	2b01      	cmp	r3, #1
 8003772:	f040 8167 	bne.w	8003a44 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003776:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800377a:	f003 0310 	and.w	r3, r3, #16
 800377e:	2b00      	cmp	r3, #0
 8003780:	f000 8160 	beq.w	8003a44 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003784:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003788:	f003 0310 	and.w	r3, r3, #16
 800378c:	2b00      	cmp	r3, #0
 800378e:	f000 8159 	beq.w	8003a44 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003792:	2300      	movs	r3, #0
 8003794:	60bb      	str	r3, [r7, #8]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	60bb      	str	r3, [r7, #8]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	60bb      	str	r3, [r7, #8]
 80037a6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	695b      	ldr	r3, [r3, #20]
 80037ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037b2:	2b40      	cmp	r3, #64	@ 0x40
 80037b4:	f040 80ce 	bne.w	8003954 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80037c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	f000 80a9 	beq.w	8003920 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80037d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80037d6:	429a      	cmp	r2, r3
 80037d8:	f080 80a2 	bcs.w	8003920 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80037e2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037e8:	69db      	ldr	r3, [r3, #28]
 80037ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037ee:	f000 8088 	beq.w	8003902 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	330c      	adds	r3, #12
 80037f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003800:	e853 3f00 	ldrex	r3, [r3]
 8003804:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003808:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800380c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003810:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	330c      	adds	r3, #12
 800381a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800381e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003822:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003826:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800382a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800382e:	e841 2300 	strex	r3, r2, [r1]
 8003832:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003836:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800383a:	2b00      	cmp	r3, #0
 800383c:	d1d9      	bne.n	80037f2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	3314      	adds	r3, #20
 8003844:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003846:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003848:	e853 3f00 	ldrex	r3, [r3]
 800384c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800384e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003850:	f023 0301 	bic.w	r3, r3, #1
 8003854:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	3314      	adds	r3, #20
 800385e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003862:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003866:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003868:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800386a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800386e:	e841 2300 	strex	r3, r2, [r1]
 8003872:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003874:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1e1      	bne.n	800383e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	3314      	adds	r3, #20
 8003880:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003882:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003884:	e853 3f00 	ldrex	r3, [r3]
 8003888:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800388a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800388c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003890:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	3314      	adds	r3, #20
 800389a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800389e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80038a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038a2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80038a4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80038a6:	e841 2300 	strex	r3, r2, [r1]
 80038aa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80038ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d1e3      	bne.n	800387a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2220      	movs	r2, #32
 80038b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	330c      	adds	r3, #12
 80038c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80038ca:	e853 3f00 	ldrex	r3, [r3]
 80038ce:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80038d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80038d2:	f023 0310 	bic.w	r3, r3, #16
 80038d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	330c      	adds	r3, #12
 80038e0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80038e4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80038e6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038e8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80038ea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80038ec:	e841 2300 	strex	r3, r2, [r1]
 80038f0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80038f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d1e3      	bne.n	80038c0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038fc:	4618      	mov	r0, r3
 80038fe:	f7fd ffb8 	bl	8001872 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2202      	movs	r2, #2
 8003906:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003910:	b29b      	uxth	r3, r3
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	b29b      	uxth	r3, r3
 8003916:	4619      	mov	r1, r3
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	f000 f8cf 	bl	8003abc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800391e:	e0b3      	b.n	8003a88 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003924:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003928:	429a      	cmp	r2, r3
 800392a:	f040 80ad 	bne.w	8003a88 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003932:	69db      	ldr	r3, [r3, #28]
 8003934:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003938:	f040 80a6 	bne.w	8003a88 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2202      	movs	r2, #2
 8003940:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003946:	4619      	mov	r1, r3
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	f000 f8b7 	bl	8003abc <HAL_UARTEx_RxEventCallback>
      return;
 800394e:	e09b      	b.n	8003a88 <HAL_UART_IRQHandler+0x548>
 8003950:	08003cc1 	.word	0x08003cc1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800395c:	b29b      	uxth	r3, r3
 800395e:	1ad3      	subs	r3, r2, r3
 8003960:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003968:	b29b      	uxth	r3, r3
 800396a:	2b00      	cmp	r3, #0
 800396c:	f000 808e 	beq.w	8003a8c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003970:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003974:	2b00      	cmp	r3, #0
 8003976:	f000 8089 	beq.w	8003a8c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	330c      	adds	r3, #12
 8003980:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003984:	e853 3f00 	ldrex	r3, [r3]
 8003988:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800398a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800398c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003990:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	330c      	adds	r3, #12
 800399a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800399e:	647a      	str	r2, [r7, #68]	@ 0x44
 80039a0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80039a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80039a6:	e841 2300 	strex	r3, r2, [r1]
 80039aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80039ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d1e3      	bne.n	800397a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	3314      	adds	r3, #20
 80039b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039bc:	e853 3f00 	ldrex	r3, [r3]
 80039c0:	623b      	str	r3, [r7, #32]
   return(result);
 80039c2:	6a3b      	ldr	r3, [r7, #32]
 80039c4:	f023 0301 	bic.w	r3, r3, #1
 80039c8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	3314      	adds	r3, #20
 80039d2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80039d6:	633a      	str	r2, [r7, #48]	@ 0x30
 80039d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80039dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039de:	e841 2300 	strex	r3, r2, [r1]
 80039e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80039e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d1e3      	bne.n	80039b2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2220      	movs	r2, #32
 80039ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	330c      	adds	r3, #12
 80039fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	e853 3f00 	ldrex	r3, [r3]
 8003a06:	60fb      	str	r3, [r7, #12]
   return(result);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f023 0310 	bic.w	r3, r3, #16
 8003a0e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	330c      	adds	r3, #12
 8003a18:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003a1c:	61fa      	str	r2, [r7, #28]
 8003a1e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a20:	69b9      	ldr	r1, [r7, #24]
 8003a22:	69fa      	ldr	r2, [r7, #28]
 8003a24:	e841 2300 	strex	r3, r2, [r1]
 8003a28:	617b      	str	r3, [r7, #20]
   return(result);
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d1e3      	bne.n	80039f8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2202      	movs	r2, #2
 8003a34:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003a36:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003a3a:	4619      	mov	r1, r3
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f000 f83d 	bl	8003abc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003a42:	e023      	b.n	8003a8c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003a44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d009      	beq.n	8003a64 <HAL_UART_IRQHandler+0x524>
 8003a50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d003      	beq.n	8003a64 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003a5c:	6878      	ldr	r0, [r7, #4]
 8003a5e:	f000 f940 	bl	8003ce2 <UART_Transmit_IT>
    return;
 8003a62:	e014      	b.n	8003a8e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003a64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d00e      	beq.n	8003a8e <HAL_UART_IRQHandler+0x54e>
 8003a70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d008      	beq.n	8003a8e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003a7c:	6878      	ldr	r0, [r7, #4]
 8003a7e:	f000 f980 	bl	8003d82 <UART_EndTransmit_IT>
    return;
 8003a82:	e004      	b.n	8003a8e <HAL_UART_IRQHandler+0x54e>
    return;
 8003a84:	bf00      	nop
 8003a86:	e002      	b.n	8003a8e <HAL_UART_IRQHandler+0x54e>
      return;
 8003a88:	bf00      	nop
 8003a8a:	e000      	b.n	8003a8e <HAL_UART_IRQHandler+0x54e>
      return;
 8003a8c:	bf00      	nop
  }
}
 8003a8e:	37e8      	adds	r7, #232	@ 0xe8
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003a9c:	bf00      	nop
 8003a9e:	370c      	adds	r7, #12
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr

08003aa8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003ab0:	bf00      	nop
 8003ab2:	370c      	adds	r7, #12
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr

08003abc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	460b      	mov	r3, r1
 8003ac6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003ac8:	bf00      	nop
 8003aca:	370c      	adds	r7, #12
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr

08003ad4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b086      	sub	sp, #24
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	60f8      	str	r0, [r7, #12]
 8003adc:	60b9      	str	r1, [r7, #8]
 8003ade:	603b      	str	r3, [r7, #0]
 8003ae0:	4613      	mov	r3, r2
 8003ae2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ae4:	e03b      	b.n	8003b5e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ae6:	6a3b      	ldr	r3, [r7, #32]
 8003ae8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003aec:	d037      	beq.n	8003b5e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aee:	f7fd fd7f 	bl	80015f0 <HAL_GetTick>
 8003af2:	4602      	mov	r2, r0
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	1ad3      	subs	r3, r2, r3
 8003af8:	6a3a      	ldr	r2, [r7, #32]
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d302      	bcc.n	8003b04 <UART_WaitOnFlagUntilTimeout+0x30>
 8003afe:	6a3b      	ldr	r3, [r7, #32]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d101      	bne.n	8003b08 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e03a      	b.n	8003b7e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	f003 0304 	and.w	r3, r3, #4
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d023      	beq.n	8003b5e <UART_WaitOnFlagUntilTimeout+0x8a>
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	2b80      	cmp	r3, #128	@ 0x80
 8003b1a:	d020      	beq.n	8003b5e <UART_WaitOnFlagUntilTimeout+0x8a>
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	2b40      	cmp	r3, #64	@ 0x40
 8003b20:	d01d      	beq.n	8003b5e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f003 0308 	and.w	r3, r3, #8
 8003b2c:	2b08      	cmp	r3, #8
 8003b2e:	d116      	bne.n	8003b5e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003b30:	2300      	movs	r3, #0
 8003b32:	617b      	str	r3, [r7, #20]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	617b      	str	r3, [r7, #20]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	617b      	str	r3, [r7, #20]
 8003b44:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b46:	68f8      	ldr	r0, [r7, #12]
 8003b48:	f000 f857 	bl	8003bfa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2208      	movs	r2, #8
 8003b50:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e00f      	b.n	8003b7e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681a      	ldr	r2, [r3, #0]
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	4013      	ands	r3, r2
 8003b68:	68ba      	ldr	r2, [r7, #8]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	bf0c      	ite	eq
 8003b6e:	2301      	moveq	r3, #1
 8003b70:	2300      	movne	r3, #0
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	461a      	mov	r2, r3
 8003b76:	79fb      	ldrb	r3, [r7, #7]
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d0b4      	beq.n	8003ae6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b7c:	2300      	movs	r3, #0
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3718      	adds	r7, #24
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}

08003b86 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b86:	b480      	push	{r7}
 8003b88:	b085      	sub	sp, #20
 8003b8a:	af00      	add	r7, sp, #0
 8003b8c:	60f8      	str	r0, [r7, #12]
 8003b8e:	60b9      	str	r1, [r7, #8]
 8003b90:	4613      	mov	r3, r2
 8003b92:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	68ba      	ldr	r2, [r7, #8]
 8003b98:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	88fa      	ldrh	r2, [r7, #6]
 8003b9e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	88fa      	ldrh	r2, [r7, #6]
 8003ba4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2222      	movs	r2, #34	@ 0x22
 8003bb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	691b      	ldr	r3, [r3, #16]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d007      	beq.n	8003bcc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	68da      	ldr	r2, [r3, #12]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bca:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	695a      	ldr	r2, [r3, #20]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f042 0201 	orr.w	r2, r2, #1
 8003bda:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	68da      	ldr	r2, [r3, #12]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f042 0220 	orr.w	r2, r2, #32
 8003bea:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3714      	adds	r7, #20
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr

08003bfa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003bfa:	b480      	push	{r7}
 8003bfc:	b095      	sub	sp, #84	@ 0x54
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	330c      	adds	r3, #12
 8003c08:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c0c:	e853 3f00 	ldrex	r3, [r3]
 8003c10:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	330c      	adds	r3, #12
 8003c20:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003c22:	643a      	str	r2, [r7, #64]	@ 0x40
 8003c24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c26:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003c28:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003c2a:	e841 2300 	strex	r3, r2, [r1]
 8003c2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d1e5      	bne.n	8003c02 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	3314      	adds	r3, #20
 8003c3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c3e:	6a3b      	ldr	r3, [r7, #32]
 8003c40:	e853 3f00 	ldrex	r3, [r3]
 8003c44:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	f023 0301 	bic.w	r3, r3, #1
 8003c4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	3314      	adds	r3, #20
 8003c54:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003c56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c58:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c5a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c5e:	e841 2300 	strex	r3, r2, [r1]
 8003c62:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d1e5      	bne.n	8003c36 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d119      	bne.n	8003ca6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	330c      	adds	r3, #12
 8003c78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	e853 3f00 	ldrex	r3, [r3]
 8003c80:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	f023 0310 	bic.w	r3, r3, #16
 8003c88:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	330c      	adds	r3, #12
 8003c90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003c92:	61ba      	str	r2, [r7, #24]
 8003c94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c96:	6979      	ldr	r1, [r7, #20]
 8003c98:	69ba      	ldr	r2, [r7, #24]
 8003c9a:	e841 2300 	strex	r3, r2, [r1]
 8003c9e:	613b      	str	r3, [r7, #16]
   return(result);
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d1e5      	bne.n	8003c72 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2220      	movs	r2, #32
 8003caa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003cb4:	bf00      	nop
 8003cb6:	3754      	adds	r7, #84	@ 0x54
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b084      	sub	sp, #16
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ccc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003cd4:	68f8      	ldr	r0, [r7, #12]
 8003cd6:	f7ff fee7 	bl	8003aa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003cda:	bf00      	nop
 8003cdc:	3710      	adds	r7, #16
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}

08003ce2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003ce2:	b480      	push	{r7}
 8003ce4:	b085      	sub	sp, #20
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	2b21      	cmp	r3, #33	@ 0x21
 8003cf4:	d13e      	bne.n	8003d74 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cfe:	d114      	bne.n	8003d2a <UART_Transmit_IT+0x48>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	691b      	ldr	r3, [r3, #16]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d110      	bne.n	8003d2a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6a1b      	ldr	r3, [r3, #32]
 8003d0c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	881b      	ldrh	r3, [r3, #0]
 8003d12:	461a      	mov	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d1c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6a1b      	ldr	r3, [r3, #32]
 8003d22:	1c9a      	adds	r2, r3, #2
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	621a      	str	r2, [r3, #32]
 8003d28:	e008      	b.n	8003d3c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a1b      	ldr	r3, [r3, #32]
 8003d2e:	1c59      	adds	r1, r3, #1
 8003d30:	687a      	ldr	r2, [r7, #4]
 8003d32:	6211      	str	r1, [r2, #32]
 8003d34:	781a      	ldrb	r2, [r3, #0]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d40:	b29b      	uxth	r3, r3
 8003d42:	3b01      	subs	r3, #1
 8003d44:	b29b      	uxth	r3, r3
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	4619      	mov	r1, r3
 8003d4a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d10f      	bne.n	8003d70 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	68da      	ldr	r2, [r3, #12]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003d5e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	68da      	ldr	r2, [r3, #12]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d6e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003d70:	2300      	movs	r3, #0
 8003d72:	e000      	b.n	8003d76 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003d74:	2302      	movs	r3, #2
  }
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3714      	adds	r7, #20
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d80:	4770      	bx	lr

08003d82 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003d82:	b580      	push	{r7, lr}
 8003d84:	b082      	sub	sp, #8
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	68da      	ldr	r2, [r3, #12]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d98:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2220      	movs	r2, #32
 8003d9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f7ff fe76 	bl	8003a94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003da8:	2300      	movs	r3, #0
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	3708      	adds	r7, #8
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}

08003db2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003db2:	b580      	push	{r7, lr}
 8003db4:	b08c      	sub	sp, #48	@ 0x30
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	2b22      	cmp	r3, #34	@ 0x22
 8003dcc:	f040 80aa 	bne.w	8003f24 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003dd8:	d115      	bne.n	8003e06 <UART_Receive_IT+0x54>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	691b      	ldr	r3, [r3, #16]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d111      	bne.n	8003e06 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003de6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003df4:	b29a      	uxth	r2, r3
 8003df6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003df8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dfe:	1c9a      	adds	r2, r3, #2
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	629a      	str	r2, [r3, #40]	@ 0x28
 8003e04:	e024      	b.n	8003e50 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e14:	d007      	beq.n	8003e26 <UART_Receive_IT+0x74>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d10a      	bne.n	8003e34 <UART_Receive_IT+0x82>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	691b      	ldr	r3, [r3, #16]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d106      	bne.n	8003e34 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	b2da      	uxtb	r2, r3
 8003e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e30:	701a      	strb	r2, [r3, #0]
 8003e32:	e008      	b.n	8003e46 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e40:	b2da      	uxtb	r2, r3
 8003e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e44:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e4a:	1c5a      	adds	r2, r3, #1
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e54:	b29b      	uxth	r3, r3
 8003e56:	3b01      	subs	r3, #1
 8003e58:	b29b      	uxth	r3, r3
 8003e5a:	687a      	ldr	r2, [r7, #4]
 8003e5c:	4619      	mov	r1, r3
 8003e5e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d15d      	bne.n	8003f20 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	68da      	ldr	r2, [r3, #12]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f022 0220 	bic.w	r2, r2, #32
 8003e72:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	68da      	ldr	r2, [r3, #12]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003e82:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	695a      	ldr	r2, [r3, #20]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f022 0201 	bic.w	r2, r2, #1
 8003e92:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2220      	movs	r2, #32
 8003e98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d135      	bne.n	8003f16 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	330c      	adds	r3, #12
 8003eb6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	e853 3f00 	ldrex	r3, [r3]
 8003ebe:	613b      	str	r3, [r7, #16]
   return(result);
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	f023 0310 	bic.w	r3, r3, #16
 8003ec6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	330c      	adds	r3, #12
 8003ece:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ed0:	623a      	str	r2, [r7, #32]
 8003ed2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ed4:	69f9      	ldr	r1, [r7, #28]
 8003ed6:	6a3a      	ldr	r2, [r7, #32]
 8003ed8:	e841 2300 	strex	r3, r2, [r1]
 8003edc:	61bb      	str	r3, [r7, #24]
   return(result);
 8003ede:	69bb      	ldr	r3, [r7, #24]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d1e5      	bne.n	8003eb0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 0310 	and.w	r3, r3, #16
 8003eee:	2b10      	cmp	r3, #16
 8003ef0:	d10a      	bne.n	8003f08 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	60fb      	str	r3, [r7, #12]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	60fb      	str	r3, [r7, #12]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	60fb      	str	r3, [r7, #12]
 8003f06:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003f0c:	4619      	mov	r1, r3
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f7ff fdd4 	bl	8003abc <HAL_UARTEx_RxEventCallback>
 8003f14:	e002      	b.n	8003f1c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f7fd f8f0 	bl	80010fc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	e002      	b.n	8003f26 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003f20:	2300      	movs	r3, #0
 8003f22:	e000      	b.n	8003f26 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003f24:	2302      	movs	r3, #2
  }
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3730      	adds	r7, #48	@ 0x30
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}
	...

08003f30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f34:	b0c0      	sub	sp, #256	@ 0x100
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	691b      	ldr	r3, [r3, #16]
 8003f44:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f4c:	68d9      	ldr	r1, [r3, #12]
 8003f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	ea40 0301 	orr.w	r3, r0, r1
 8003f58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003f5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f5e:	689a      	ldr	r2, [r3, #8]
 8003f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f64:	691b      	ldr	r3, [r3, #16]
 8003f66:	431a      	orrs	r2, r3
 8003f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f6c:	695b      	ldr	r3, [r3, #20]
 8003f6e:	431a      	orrs	r2, r3
 8003f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f74:	69db      	ldr	r3, [r3, #28]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003f88:	f021 010c 	bic.w	r1, r1, #12
 8003f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003f96:	430b      	orrs	r3, r1
 8003f98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	695b      	ldr	r3, [r3, #20]
 8003fa2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003fa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003faa:	6999      	ldr	r1, [r3, #24]
 8003fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	ea40 0301 	orr.w	r3, r0, r1
 8003fb6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	4b8f      	ldr	r3, [pc, #572]	@ (80041fc <UART_SetConfig+0x2cc>)
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d005      	beq.n	8003fd0 <UART_SetConfig+0xa0>
 8003fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	4b8d      	ldr	r3, [pc, #564]	@ (8004200 <UART_SetConfig+0x2d0>)
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d104      	bne.n	8003fda <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003fd0:	f7fe fac4 	bl	800255c <HAL_RCC_GetPCLK2Freq>
 8003fd4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003fd8:	e003      	b.n	8003fe2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003fda:	f7fe faab 	bl	8002534 <HAL_RCC_GetPCLK1Freq>
 8003fde:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003fe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fe6:	69db      	ldr	r3, [r3, #28]
 8003fe8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fec:	f040 810c 	bne.w	8004208 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ff0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003ffa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003ffe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004002:	4622      	mov	r2, r4
 8004004:	462b      	mov	r3, r5
 8004006:	1891      	adds	r1, r2, r2
 8004008:	65b9      	str	r1, [r7, #88]	@ 0x58
 800400a:	415b      	adcs	r3, r3
 800400c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800400e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004012:	4621      	mov	r1, r4
 8004014:	eb12 0801 	adds.w	r8, r2, r1
 8004018:	4629      	mov	r1, r5
 800401a:	eb43 0901 	adc.w	r9, r3, r1
 800401e:	f04f 0200 	mov.w	r2, #0
 8004022:	f04f 0300 	mov.w	r3, #0
 8004026:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800402a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800402e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004032:	4690      	mov	r8, r2
 8004034:	4699      	mov	r9, r3
 8004036:	4623      	mov	r3, r4
 8004038:	eb18 0303 	adds.w	r3, r8, r3
 800403c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004040:	462b      	mov	r3, r5
 8004042:	eb49 0303 	adc.w	r3, r9, r3
 8004046:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800404a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004056:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800405a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800405e:	460b      	mov	r3, r1
 8004060:	18db      	adds	r3, r3, r3
 8004062:	653b      	str	r3, [r7, #80]	@ 0x50
 8004064:	4613      	mov	r3, r2
 8004066:	eb42 0303 	adc.w	r3, r2, r3
 800406a:	657b      	str	r3, [r7, #84]	@ 0x54
 800406c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004070:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004074:	f7fc f90c 	bl	8000290 <__aeabi_uldivmod>
 8004078:	4602      	mov	r2, r0
 800407a:	460b      	mov	r3, r1
 800407c:	4b61      	ldr	r3, [pc, #388]	@ (8004204 <UART_SetConfig+0x2d4>)
 800407e:	fba3 2302 	umull	r2, r3, r3, r2
 8004082:	095b      	lsrs	r3, r3, #5
 8004084:	011c      	lsls	r4, r3, #4
 8004086:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800408a:	2200      	movs	r2, #0
 800408c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004090:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004094:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004098:	4642      	mov	r2, r8
 800409a:	464b      	mov	r3, r9
 800409c:	1891      	adds	r1, r2, r2
 800409e:	64b9      	str	r1, [r7, #72]	@ 0x48
 80040a0:	415b      	adcs	r3, r3
 80040a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80040a8:	4641      	mov	r1, r8
 80040aa:	eb12 0a01 	adds.w	sl, r2, r1
 80040ae:	4649      	mov	r1, r9
 80040b0:	eb43 0b01 	adc.w	fp, r3, r1
 80040b4:	f04f 0200 	mov.w	r2, #0
 80040b8:	f04f 0300 	mov.w	r3, #0
 80040bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80040c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80040c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80040c8:	4692      	mov	sl, r2
 80040ca:	469b      	mov	fp, r3
 80040cc:	4643      	mov	r3, r8
 80040ce:	eb1a 0303 	adds.w	r3, sl, r3
 80040d2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80040d6:	464b      	mov	r3, r9
 80040d8:	eb4b 0303 	adc.w	r3, fp, r3
 80040dc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80040e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	2200      	movs	r2, #0
 80040e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80040ec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80040f0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80040f4:	460b      	mov	r3, r1
 80040f6:	18db      	adds	r3, r3, r3
 80040f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80040fa:	4613      	mov	r3, r2
 80040fc:	eb42 0303 	adc.w	r3, r2, r3
 8004100:	647b      	str	r3, [r7, #68]	@ 0x44
 8004102:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004106:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800410a:	f7fc f8c1 	bl	8000290 <__aeabi_uldivmod>
 800410e:	4602      	mov	r2, r0
 8004110:	460b      	mov	r3, r1
 8004112:	4611      	mov	r1, r2
 8004114:	4b3b      	ldr	r3, [pc, #236]	@ (8004204 <UART_SetConfig+0x2d4>)
 8004116:	fba3 2301 	umull	r2, r3, r3, r1
 800411a:	095b      	lsrs	r3, r3, #5
 800411c:	2264      	movs	r2, #100	@ 0x64
 800411e:	fb02 f303 	mul.w	r3, r2, r3
 8004122:	1acb      	subs	r3, r1, r3
 8004124:	00db      	lsls	r3, r3, #3
 8004126:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800412a:	4b36      	ldr	r3, [pc, #216]	@ (8004204 <UART_SetConfig+0x2d4>)
 800412c:	fba3 2302 	umull	r2, r3, r3, r2
 8004130:	095b      	lsrs	r3, r3, #5
 8004132:	005b      	lsls	r3, r3, #1
 8004134:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004138:	441c      	add	r4, r3
 800413a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800413e:	2200      	movs	r2, #0
 8004140:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004144:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004148:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800414c:	4642      	mov	r2, r8
 800414e:	464b      	mov	r3, r9
 8004150:	1891      	adds	r1, r2, r2
 8004152:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004154:	415b      	adcs	r3, r3
 8004156:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004158:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800415c:	4641      	mov	r1, r8
 800415e:	1851      	adds	r1, r2, r1
 8004160:	6339      	str	r1, [r7, #48]	@ 0x30
 8004162:	4649      	mov	r1, r9
 8004164:	414b      	adcs	r3, r1
 8004166:	637b      	str	r3, [r7, #52]	@ 0x34
 8004168:	f04f 0200 	mov.w	r2, #0
 800416c:	f04f 0300 	mov.w	r3, #0
 8004170:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004174:	4659      	mov	r1, fp
 8004176:	00cb      	lsls	r3, r1, #3
 8004178:	4651      	mov	r1, sl
 800417a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800417e:	4651      	mov	r1, sl
 8004180:	00ca      	lsls	r2, r1, #3
 8004182:	4610      	mov	r0, r2
 8004184:	4619      	mov	r1, r3
 8004186:	4603      	mov	r3, r0
 8004188:	4642      	mov	r2, r8
 800418a:	189b      	adds	r3, r3, r2
 800418c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004190:	464b      	mov	r3, r9
 8004192:	460a      	mov	r2, r1
 8004194:	eb42 0303 	adc.w	r3, r2, r3
 8004198:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800419c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80041a8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80041ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80041b0:	460b      	mov	r3, r1
 80041b2:	18db      	adds	r3, r3, r3
 80041b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041b6:	4613      	mov	r3, r2
 80041b8:	eb42 0303 	adc.w	r3, r2, r3
 80041bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80041c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80041c6:	f7fc f863 	bl	8000290 <__aeabi_uldivmod>
 80041ca:	4602      	mov	r2, r0
 80041cc:	460b      	mov	r3, r1
 80041ce:	4b0d      	ldr	r3, [pc, #52]	@ (8004204 <UART_SetConfig+0x2d4>)
 80041d0:	fba3 1302 	umull	r1, r3, r3, r2
 80041d4:	095b      	lsrs	r3, r3, #5
 80041d6:	2164      	movs	r1, #100	@ 0x64
 80041d8:	fb01 f303 	mul.w	r3, r1, r3
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	00db      	lsls	r3, r3, #3
 80041e0:	3332      	adds	r3, #50	@ 0x32
 80041e2:	4a08      	ldr	r2, [pc, #32]	@ (8004204 <UART_SetConfig+0x2d4>)
 80041e4:	fba2 2303 	umull	r2, r3, r2, r3
 80041e8:	095b      	lsrs	r3, r3, #5
 80041ea:	f003 0207 	and.w	r2, r3, #7
 80041ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4422      	add	r2, r4
 80041f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80041f8:	e106      	b.n	8004408 <UART_SetConfig+0x4d8>
 80041fa:	bf00      	nop
 80041fc:	40011000 	.word	0x40011000
 8004200:	40011400 	.word	0x40011400
 8004204:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004208:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800420c:	2200      	movs	r2, #0
 800420e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004212:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004216:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800421a:	4642      	mov	r2, r8
 800421c:	464b      	mov	r3, r9
 800421e:	1891      	adds	r1, r2, r2
 8004220:	6239      	str	r1, [r7, #32]
 8004222:	415b      	adcs	r3, r3
 8004224:	627b      	str	r3, [r7, #36]	@ 0x24
 8004226:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800422a:	4641      	mov	r1, r8
 800422c:	1854      	adds	r4, r2, r1
 800422e:	4649      	mov	r1, r9
 8004230:	eb43 0501 	adc.w	r5, r3, r1
 8004234:	f04f 0200 	mov.w	r2, #0
 8004238:	f04f 0300 	mov.w	r3, #0
 800423c:	00eb      	lsls	r3, r5, #3
 800423e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004242:	00e2      	lsls	r2, r4, #3
 8004244:	4614      	mov	r4, r2
 8004246:	461d      	mov	r5, r3
 8004248:	4643      	mov	r3, r8
 800424a:	18e3      	adds	r3, r4, r3
 800424c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004250:	464b      	mov	r3, r9
 8004252:	eb45 0303 	adc.w	r3, r5, r3
 8004256:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800425a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004266:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800426a:	f04f 0200 	mov.w	r2, #0
 800426e:	f04f 0300 	mov.w	r3, #0
 8004272:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004276:	4629      	mov	r1, r5
 8004278:	008b      	lsls	r3, r1, #2
 800427a:	4621      	mov	r1, r4
 800427c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004280:	4621      	mov	r1, r4
 8004282:	008a      	lsls	r2, r1, #2
 8004284:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004288:	f7fc f802 	bl	8000290 <__aeabi_uldivmod>
 800428c:	4602      	mov	r2, r0
 800428e:	460b      	mov	r3, r1
 8004290:	4b60      	ldr	r3, [pc, #384]	@ (8004414 <UART_SetConfig+0x4e4>)
 8004292:	fba3 2302 	umull	r2, r3, r3, r2
 8004296:	095b      	lsrs	r3, r3, #5
 8004298:	011c      	lsls	r4, r3, #4
 800429a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800429e:	2200      	movs	r2, #0
 80042a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80042a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80042a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80042ac:	4642      	mov	r2, r8
 80042ae:	464b      	mov	r3, r9
 80042b0:	1891      	adds	r1, r2, r2
 80042b2:	61b9      	str	r1, [r7, #24]
 80042b4:	415b      	adcs	r3, r3
 80042b6:	61fb      	str	r3, [r7, #28]
 80042b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80042bc:	4641      	mov	r1, r8
 80042be:	1851      	adds	r1, r2, r1
 80042c0:	6139      	str	r1, [r7, #16]
 80042c2:	4649      	mov	r1, r9
 80042c4:	414b      	adcs	r3, r1
 80042c6:	617b      	str	r3, [r7, #20]
 80042c8:	f04f 0200 	mov.w	r2, #0
 80042cc:	f04f 0300 	mov.w	r3, #0
 80042d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80042d4:	4659      	mov	r1, fp
 80042d6:	00cb      	lsls	r3, r1, #3
 80042d8:	4651      	mov	r1, sl
 80042da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80042de:	4651      	mov	r1, sl
 80042e0:	00ca      	lsls	r2, r1, #3
 80042e2:	4610      	mov	r0, r2
 80042e4:	4619      	mov	r1, r3
 80042e6:	4603      	mov	r3, r0
 80042e8:	4642      	mov	r2, r8
 80042ea:	189b      	adds	r3, r3, r2
 80042ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80042f0:	464b      	mov	r3, r9
 80042f2:	460a      	mov	r2, r1
 80042f4:	eb42 0303 	adc.w	r3, r2, r3
 80042f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80042fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004306:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004308:	f04f 0200 	mov.w	r2, #0
 800430c:	f04f 0300 	mov.w	r3, #0
 8004310:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004314:	4649      	mov	r1, r9
 8004316:	008b      	lsls	r3, r1, #2
 8004318:	4641      	mov	r1, r8
 800431a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800431e:	4641      	mov	r1, r8
 8004320:	008a      	lsls	r2, r1, #2
 8004322:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004326:	f7fb ffb3 	bl	8000290 <__aeabi_uldivmod>
 800432a:	4602      	mov	r2, r0
 800432c:	460b      	mov	r3, r1
 800432e:	4611      	mov	r1, r2
 8004330:	4b38      	ldr	r3, [pc, #224]	@ (8004414 <UART_SetConfig+0x4e4>)
 8004332:	fba3 2301 	umull	r2, r3, r3, r1
 8004336:	095b      	lsrs	r3, r3, #5
 8004338:	2264      	movs	r2, #100	@ 0x64
 800433a:	fb02 f303 	mul.w	r3, r2, r3
 800433e:	1acb      	subs	r3, r1, r3
 8004340:	011b      	lsls	r3, r3, #4
 8004342:	3332      	adds	r3, #50	@ 0x32
 8004344:	4a33      	ldr	r2, [pc, #204]	@ (8004414 <UART_SetConfig+0x4e4>)
 8004346:	fba2 2303 	umull	r2, r3, r2, r3
 800434a:	095b      	lsrs	r3, r3, #5
 800434c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004350:	441c      	add	r4, r3
 8004352:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004356:	2200      	movs	r2, #0
 8004358:	673b      	str	r3, [r7, #112]	@ 0x70
 800435a:	677a      	str	r2, [r7, #116]	@ 0x74
 800435c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004360:	4642      	mov	r2, r8
 8004362:	464b      	mov	r3, r9
 8004364:	1891      	adds	r1, r2, r2
 8004366:	60b9      	str	r1, [r7, #8]
 8004368:	415b      	adcs	r3, r3
 800436a:	60fb      	str	r3, [r7, #12]
 800436c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004370:	4641      	mov	r1, r8
 8004372:	1851      	adds	r1, r2, r1
 8004374:	6039      	str	r1, [r7, #0]
 8004376:	4649      	mov	r1, r9
 8004378:	414b      	adcs	r3, r1
 800437a:	607b      	str	r3, [r7, #4]
 800437c:	f04f 0200 	mov.w	r2, #0
 8004380:	f04f 0300 	mov.w	r3, #0
 8004384:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004388:	4659      	mov	r1, fp
 800438a:	00cb      	lsls	r3, r1, #3
 800438c:	4651      	mov	r1, sl
 800438e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004392:	4651      	mov	r1, sl
 8004394:	00ca      	lsls	r2, r1, #3
 8004396:	4610      	mov	r0, r2
 8004398:	4619      	mov	r1, r3
 800439a:	4603      	mov	r3, r0
 800439c:	4642      	mov	r2, r8
 800439e:	189b      	adds	r3, r3, r2
 80043a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80043a2:	464b      	mov	r3, r9
 80043a4:	460a      	mov	r2, r1
 80043a6:	eb42 0303 	adc.w	r3, r2, r3
 80043aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80043ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	2200      	movs	r2, #0
 80043b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80043b6:	667a      	str	r2, [r7, #100]	@ 0x64
 80043b8:	f04f 0200 	mov.w	r2, #0
 80043bc:	f04f 0300 	mov.w	r3, #0
 80043c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80043c4:	4649      	mov	r1, r9
 80043c6:	008b      	lsls	r3, r1, #2
 80043c8:	4641      	mov	r1, r8
 80043ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80043ce:	4641      	mov	r1, r8
 80043d0:	008a      	lsls	r2, r1, #2
 80043d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80043d6:	f7fb ff5b 	bl	8000290 <__aeabi_uldivmod>
 80043da:	4602      	mov	r2, r0
 80043dc:	460b      	mov	r3, r1
 80043de:	4b0d      	ldr	r3, [pc, #52]	@ (8004414 <UART_SetConfig+0x4e4>)
 80043e0:	fba3 1302 	umull	r1, r3, r3, r2
 80043e4:	095b      	lsrs	r3, r3, #5
 80043e6:	2164      	movs	r1, #100	@ 0x64
 80043e8:	fb01 f303 	mul.w	r3, r1, r3
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	011b      	lsls	r3, r3, #4
 80043f0:	3332      	adds	r3, #50	@ 0x32
 80043f2:	4a08      	ldr	r2, [pc, #32]	@ (8004414 <UART_SetConfig+0x4e4>)
 80043f4:	fba2 2303 	umull	r2, r3, r2, r3
 80043f8:	095b      	lsrs	r3, r3, #5
 80043fa:	f003 020f 	and.w	r2, r3, #15
 80043fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4422      	add	r2, r4
 8004406:	609a      	str	r2, [r3, #8]
}
 8004408:	bf00      	nop
 800440a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800440e:	46bd      	mov	sp, r7
 8004410:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004414:	51eb851f 	.word	0x51eb851f

08004418 <__sflush_r>:
 8004418:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800441c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004420:	0716      	lsls	r6, r2, #28
 8004422:	4605      	mov	r5, r0
 8004424:	460c      	mov	r4, r1
 8004426:	d454      	bmi.n	80044d2 <__sflush_r+0xba>
 8004428:	684b      	ldr	r3, [r1, #4]
 800442a:	2b00      	cmp	r3, #0
 800442c:	dc02      	bgt.n	8004434 <__sflush_r+0x1c>
 800442e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004430:	2b00      	cmp	r3, #0
 8004432:	dd48      	ble.n	80044c6 <__sflush_r+0xae>
 8004434:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004436:	2e00      	cmp	r6, #0
 8004438:	d045      	beq.n	80044c6 <__sflush_r+0xae>
 800443a:	2300      	movs	r3, #0
 800443c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004440:	682f      	ldr	r7, [r5, #0]
 8004442:	6a21      	ldr	r1, [r4, #32]
 8004444:	602b      	str	r3, [r5, #0]
 8004446:	d030      	beq.n	80044aa <__sflush_r+0x92>
 8004448:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800444a:	89a3      	ldrh	r3, [r4, #12]
 800444c:	0759      	lsls	r1, r3, #29
 800444e:	d505      	bpl.n	800445c <__sflush_r+0x44>
 8004450:	6863      	ldr	r3, [r4, #4]
 8004452:	1ad2      	subs	r2, r2, r3
 8004454:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004456:	b10b      	cbz	r3, 800445c <__sflush_r+0x44>
 8004458:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800445a:	1ad2      	subs	r2, r2, r3
 800445c:	2300      	movs	r3, #0
 800445e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004460:	6a21      	ldr	r1, [r4, #32]
 8004462:	4628      	mov	r0, r5
 8004464:	47b0      	blx	r6
 8004466:	1c43      	adds	r3, r0, #1
 8004468:	89a3      	ldrh	r3, [r4, #12]
 800446a:	d106      	bne.n	800447a <__sflush_r+0x62>
 800446c:	6829      	ldr	r1, [r5, #0]
 800446e:	291d      	cmp	r1, #29
 8004470:	d82b      	bhi.n	80044ca <__sflush_r+0xb2>
 8004472:	4a2a      	ldr	r2, [pc, #168]	@ (800451c <__sflush_r+0x104>)
 8004474:	40ca      	lsrs	r2, r1
 8004476:	07d6      	lsls	r6, r2, #31
 8004478:	d527      	bpl.n	80044ca <__sflush_r+0xb2>
 800447a:	2200      	movs	r2, #0
 800447c:	6062      	str	r2, [r4, #4]
 800447e:	04d9      	lsls	r1, r3, #19
 8004480:	6922      	ldr	r2, [r4, #16]
 8004482:	6022      	str	r2, [r4, #0]
 8004484:	d504      	bpl.n	8004490 <__sflush_r+0x78>
 8004486:	1c42      	adds	r2, r0, #1
 8004488:	d101      	bne.n	800448e <__sflush_r+0x76>
 800448a:	682b      	ldr	r3, [r5, #0]
 800448c:	b903      	cbnz	r3, 8004490 <__sflush_r+0x78>
 800448e:	6560      	str	r0, [r4, #84]	@ 0x54
 8004490:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004492:	602f      	str	r7, [r5, #0]
 8004494:	b1b9      	cbz	r1, 80044c6 <__sflush_r+0xae>
 8004496:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800449a:	4299      	cmp	r1, r3
 800449c:	d002      	beq.n	80044a4 <__sflush_r+0x8c>
 800449e:	4628      	mov	r0, r5
 80044a0:	f000 fa28 	bl	80048f4 <_free_r>
 80044a4:	2300      	movs	r3, #0
 80044a6:	6363      	str	r3, [r4, #52]	@ 0x34
 80044a8:	e00d      	b.n	80044c6 <__sflush_r+0xae>
 80044aa:	2301      	movs	r3, #1
 80044ac:	4628      	mov	r0, r5
 80044ae:	47b0      	blx	r6
 80044b0:	4602      	mov	r2, r0
 80044b2:	1c50      	adds	r0, r2, #1
 80044b4:	d1c9      	bne.n	800444a <__sflush_r+0x32>
 80044b6:	682b      	ldr	r3, [r5, #0]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d0c6      	beq.n	800444a <__sflush_r+0x32>
 80044bc:	2b1d      	cmp	r3, #29
 80044be:	d001      	beq.n	80044c4 <__sflush_r+0xac>
 80044c0:	2b16      	cmp	r3, #22
 80044c2:	d11e      	bne.n	8004502 <__sflush_r+0xea>
 80044c4:	602f      	str	r7, [r5, #0]
 80044c6:	2000      	movs	r0, #0
 80044c8:	e022      	b.n	8004510 <__sflush_r+0xf8>
 80044ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80044ce:	b21b      	sxth	r3, r3
 80044d0:	e01b      	b.n	800450a <__sflush_r+0xf2>
 80044d2:	690f      	ldr	r7, [r1, #16]
 80044d4:	2f00      	cmp	r7, #0
 80044d6:	d0f6      	beq.n	80044c6 <__sflush_r+0xae>
 80044d8:	0793      	lsls	r3, r2, #30
 80044da:	680e      	ldr	r6, [r1, #0]
 80044dc:	bf08      	it	eq
 80044de:	694b      	ldreq	r3, [r1, #20]
 80044e0:	600f      	str	r7, [r1, #0]
 80044e2:	bf18      	it	ne
 80044e4:	2300      	movne	r3, #0
 80044e6:	eba6 0807 	sub.w	r8, r6, r7
 80044ea:	608b      	str	r3, [r1, #8]
 80044ec:	f1b8 0f00 	cmp.w	r8, #0
 80044f0:	dde9      	ble.n	80044c6 <__sflush_r+0xae>
 80044f2:	6a21      	ldr	r1, [r4, #32]
 80044f4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80044f6:	4643      	mov	r3, r8
 80044f8:	463a      	mov	r2, r7
 80044fa:	4628      	mov	r0, r5
 80044fc:	47b0      	blx	r6
 80044fe:	2800      	cmp	r0, #0
 8004500:	dc08      	bgt.n	8004514 <__sflush_r+0xfc>
 8004502:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004506:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800450a:	81a3      	strh	r3, [r4, #12]
 800450c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004514:	4407      	add	r7, r0
 8004516:	eba8 0800 	sub.w	r8, r8, r0
 800451a:	e7e7      	b.n	80044ec <__sflush_r+0xd4>
 800451c:	20400001 	.word	0x20400001

08004520 <_fflush_r>:
 8004520:	b538      	push	{r3, r4, r5, lr}
 8004522:	690b      	ldr	r3, [r1, #16]
 8004524:	4605      	mov	r5, r0
 8004526:	460c      	mov	r4, r1
 8004528:	b913      	cbnz	r3, 8004530 <_fflush_r+0x10>
 800452a:	2500      	movs	r5, #0
 800452c:	4628      	mov	r0, r5
 800452e:	bd38      	pop	{r3, r4, r5, pc}
 8004530:	b118      	cbz	r0, 800453a <_fflush_r+0x1a>
 8004532:	6a03      	ldr	r3, [r0, #32]
 8004534:	b90b      	cbnz	r3, 800453a <_fflush_r+0x1a>
 8004536:	f000 f8bb 	bl	80046b0 <__sinit>
 800453a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d0f3      	beq.n	800452a <_fflush_r+0xa>
 8004542:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004544:	07d0      	lsls	r0, r2, #31
 8004546:	d404      	bmi.n	8004552 <_fflush_r+0x32>
 8004548:	0599      	lsls	r1, r3, #22
 800454a:	d402      	bmi.n	8004552 <_fflush_r+0x32>
 800454c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800454e:	f000 f9ce 	bl	80048ee <__retarget_lock_acquire_recursive>
 8004552:	4628      	mov	r0, r5
 8004554:	4621      	mov	r1, r4
 8004556:	f7ff ff5f 	bl	8004418 <__sflush_r>
 800455a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800455c:	07da      	lsls	r2, r3, #31
 800455e:	4605      	mov	r5, r0
 8004560:	d4e4      	bmi.n	800452c <_fflush_r+0xc>
 8004562:	89a3      	ldrh	r3, [r4, #12]
 8004564:	059b      	lsls	r3, r3, #22
 8004566:	d4e1      	bmi.n	800452c <_fflush_r+0xc>
 8004568:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800456a:	f000 f9c1 	bl	80048f0 <__retarget_lock_release_recursive>
 800456e:	e7dd      	b.n	800452c <_fflush_r+0xc>

08004570 <fflush>:
 8004570:	4601      	mov	r1, r0
 8004572:	b920      	cbnz	r0, 800457e <fflush+0xe>
 8004574:	4a04      	ldr	r2, [pc, #16]	@ (8004588 <fflush+0x18>)
 8004576:	4905      	ldr	r1, [pc, #20]	@ (800458c <fflush+0x1c>)
 8004578:	4805      	ldr	r0, [pc, #20]	@ (8004590 <fflush+0x20>)
 800457a:	f000 b8b1 	b.w	80046e0 <_fwalk_sglue>
 800457e:	4b05      	ldr	r3, [pc, #20]	@ (8004594 <fflush+0x24>)
 8004580:	6818      	ldr	r0, [r3, #0]
 8004582:	f7ff bfcd 	b.w	8004520 <_fflush_r>
 8004586:	bf00      	nop
 8004588:	20000018 	.word	0x20000018
 800458c:	08004521 	.word	0x08004521
 8004590:	20000028 	.word	0x20000028
 8004594:	20000024 	.word	0x20000024

08004598 <std>:
 8004598:	2300      	movs	r3, #0
 800459a:	b510      	push	{r4, lr}
 800459c:	4604      	mov	r4, r0
 800459e:	e9c0 3300 	strd	r3, r3, [r0]
 80045a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80045a6:	6083      	str	r3, [r0, #8]
 80045a8:	8181      	strh	r1, [r0, #12]
 80045aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80045ac:	81c2      	strh	r2, [r0, #14]
 80045ae:	6183      	str	r3, [r0, #24]
 80045b0:	4619      	mov	r1, r3
 80045b2:	2208      	movs	r2, #8
 80045b4:	305c      	adds	r0, #92	@ 0x5c
 80045b6:	f000 f921 	bl	80047fc <memset>
 80045ba:	4b0d      	ldr	r3, [pc, #52]	@ (80045f0 <std+0x58>)
 80045bc:	6263      	str	r3, [r4, #36]	@ 0x24
 80045be:	4b0d      	ldr	r3, [pc, #52]	@ (80045f4 <std+0x5c>)
 80045c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80045c2:	4b0d      	ldr	r3, [pc, #52]	@ (80045f8 <std+0x60>)
 80045c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80045c6:	4b0d      	ldr	r3, [pc, #52]	@ (80045fc <std+0x64>)
 80045c8:	6323      	str	r3, [r4, #48]	@ 0x30
 80045ca:	4b0d      	ldr	r3, [pc, #52]	@ (8004600 <std+0x68>)
 80045cc:	6224      	str	r4, [r4, #32]
 80045ce:	429c      	cmp	r4, r3
 80045d0:	d006      	beq.n	80045e0 <std+0x48>
 80045d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80045d6:	4294      	cmp	r4, r2
 80045d8:	d002      	beq.n	80045e0 <std+0x48>
 80045da:	33d0      	adds	r3, #208	@ 0xd0
 80045dc:	429c      	cmp	r4, r3
 80045de:	d105      	bne.n	80045ec <std+0x54>
 80045e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80045e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045e8:	f000 b980 	b.w	80048ec <__retarget_lock_init_recursive>
 80045ec:	bd10      	pop	{r4, pc}
 80045ee:	bf00      	nop
 80045f0:	08004761 	.word	0x08004761
 80045f4:	08004783 	.word	0x08004783
 80045f8:	080047bb 	.word	0x080047bb
 80045fc:	080047df 	.word	0x080047df
 8004600:	200001c0 	.word	0x200001c0

08004604 <stdio_exit_handler>:
 8004604:	4a02      	ldr	r2, [pc, #8]	@ (8004610 <stdio_exit_handler+0xc>)
 8004606:	4903      	ldr	r1, [pc, #12]	@ (8004614 <stdio_exit_handler+0x10>)
 8004608:	4803      	ldr	r0, [pc, #12]	@ (8004618 <stdio_exit_handler+0x14>)
 800460a:	f000 b869 	b.w	80046e0 <_fwalk_sglue>
 800460e:	bf00      	nop
 8004610:	20000018 	.word	0x20000018
 8004614:	08004521 	.word	0x08004521
 8004618:	20000028 	.word	0x20000028

0800461c <cleanup_stdio>:
 800461c:	6841      	ldr	r1, [r0, #4]
 800461e:	4b0c      	ldr	r3, [pc, #48]	@ (8004650 <cleanup_stdio+0x34>)
 8004620:	4299      	cmp	r1, r3
 8004622:	b510      	push	{r4, lr}
 8004624:	4604      	mov	r4, r0
 8004626:	d001      	beq.n	800462c <cleanup_stdio+0x10>
 8004628:	f7ff ff7a 	bl	8004520 <_fflush_r>
 800462c:	68a1      	ldr	r1, [r4, #8]
 800462e:	4b09      	ldr	r3, [pc, #36]	@ (8004654 <cleanup_stdio+0x38>)
 8004630:	4299      	cmp	r1, r3
 8004632:	d002      	beq.n	800463a <cleanup_stdio+0x1e>
 8004634:	4620      	mov	r0, r4
 8004636:	f7ff ff73 	bl	8004520 <_fflush_r>
 800463a:	68e1      	ldr	r1, [r4, #12]
 800463c:	4b06      	ldr	r3, [pc, #24]	@ (8004658 <cleanup_stdio+0x3c>)
 800463e:	4299      	cmp	r1, r3
 8004640:	d004      	beq.n	800464c <cleanup_stdio+0x30>
 8004642:	4620      	mov	r0, r4
 8004644:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004648:	f7ff bf6a 	b.w	8004520 <_fflush_r>
 800464c:	bd10      	pop	{r4, pc}
 800464e:	bf00      	nop
 8004650:	200001c0 	.word	0x200001c0
 8004654:	20000228 	.word	0x20000228
 8004658:	20000290 	.word	0x20000290

0800465c <global_stdio_init.part.0>:
 800465c:	b510      	push	{r4, lr}
 800465e:	4b0b      	ldr	r3, [pc, #44]	@ (800468c <global_stdio_init.part.0+0x30>)
 8004660:	4c0b      	ldr	r4, [pc, #44]	@ (8004690 <global_stdio_init.part.0+0x34>)
 8004662:	4a0c      	ldr	r2, [pc, #48]	@ (8004694 <global_stdio_init.part.0+0x38>)
 8004664:	601a      	str	r2, [r3, #0]
 8004666:	4620      	mov	r0, r4
 8004668:	2200      	movs	r2, #0
 800466a:	2104      	movs	r1, #4
 800466c:	f7ff ff94 	bl	8004598 <std>
 8004670:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004674:	2201      	movs	r2, #1
 8004676:	2109      	movs	r1, #9
 8004678:	f7ff ff8e 	bl	8004598 <std>
 800467c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004680:	2202      	movs	r2, #2
 8004682:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004686:	2112      	movs	r1, #18
 8004688:	f7ff bf86 	b.w	8004598 <std>
 800468c:	200002f8 	.word	0x200002f8
 8004690:	200001c0 	.word	0x200001c0
 8004694:	08004605 	.word	0x08004605

08004698 <__sfp_lock_acquire>:
 8004698:	4801      	ldr	r0, [pc, #4]	@ (80046a0 <__sfp_lock_acquire+0x8>)
 800469a:	f000 b928 	b.w	80048ee <__retarget_lock_acquire_recursive>
 800469e:	bf00      	nop
 80046a0:	20000301 	.word	0x20000301

080046a4 <__sfp_lock_release>:
 80046a4:	4801      	ldr	r0, [pc, #4]	@ (80046ac <__sfp_lock_release+0x8>)
 80046a6:	f000 b923 	b.w	80048f0 <__retarget_lock_release_recursive>
 80046aa:	bf00      	nop
 80046ac:	20000301 	.word	0x20000301

080046b0 <__sinit>:
 80046b0:	b510      	push	{r4, lr}
 80046b2:	4604      	mov	r4, r0
 80046b4:	f7ff fff0 	bl	8004698 <__sfp_lock_acquire>
 80046b8:	6a23      	ldr	r3, [r4, #32]
 80046ba:	b11b      	cbz	r3, 80046c4 <__sinit+0x14>
 80046bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046c0:	f7ff bff0 	b.w	80046a4 <__sfp_lock_release>
 80046c4:	4b04      	ldr	r3, [pc, #16]	@ (80046d8 <__sinit+0x28>)
 80046c6:	6223      	str	r3, [r4, #32]
 80046c8:	4b04      	ldr	r3, [pc, #16]	@ (80046dc <__sinit+0x2c>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d1f5      	bne.n	80046bc <__sinit+0xc>
 80046d0:	f7ff ffc4 	bl	800465c <global_stdio_init.part.0>
 80046d4:	e7f2      	b.n	80046bc <__sinit+0xc>
 80046d6:	bf00      	nop
 80046d8:	0800461d 	.word	0x0800461d
 80046dc:	200002f8 	.word	0x200002f8

080046e0 <_fwalk_sglue>:
 80046e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046e4:	4607      	mov	r7, r0
 80046e6:	4688      	mov	r8, r1
 80046e8:	4614      	mov	r4, r2
 80046ea:	2600      	movs	r6, #0
 80046ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80046f0:	f1b9 0901 	subs.w	r9, r9, #1
 80046f4:	d505      	bpl.n	8004702 <_fwalk_sglue+0x22>
 80046f6:	6824      	ldr	r4, [r4, #0]
 80046f8:	2c00      	cmp	r4, #0
 80046fa:	d1f7      	bne.n	80046ec <_fwalk_sglue+0xc>
 80046fc:	4630      	mov	r0, r6
 80046fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004702:	89ab      	ldrh	r3, [r5, #12]
 8004704:	2b01      	cmp	r3, #1
 8004706:	d907      	bls.n	8004718 <_fwalk_sglue+0x38>
 8004708:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800470c:	3301      	adds	r3, #1
 800470e:	d003      	beq.n	8004718 <_fwalk_sglue+0x38>
 8004710:	4629      	mov	r1, r5
 8004712:	4638      	mov	r0, r7
 8004714:	47c0      	blx	r8
 8004716:	4306      	orrs	r6, r0
 8004718:	3568      	adds	r5, #104	@ 0x68
 800471a:	e7e9      	b.n	80046f0 <_fwalk_sglue+0x10>

0800471c <siprintf>:
 800471c:	b40e      	push	{r1, r2, r3}
 800471e:	b510      	push	{r4, lr}
 8004720:	b09d      	sub	sp, #116	@ 0x74
 8004722:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004724:	9002      	str	r0, [sp, #8]
 8004726:	9006      	str	r0, [sp, #24]
 8004728:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800472c:	480a      	ldr	r0, [pc, #40]	@ (8004758 <siprintf+0x3c>)
 800472e:	9107      	str	r1, [sp, #28]
 8004730:	9104      	str	r1, [sp, #16]
 8004732:	490a      	ldr	r1, [pc, #40]	@ (800475c <siprintf+0x40>)
 8004734:	f853 2b04 	ldr.w	r2, [r3], #4
 8004738:	9105      	str	r1, [sp, #20]
 800473a:	2400      	movs	r4, #0
 800473c:	a902      	add	r1, sp, #8
 800473e:	6800      	ldr	r0, [r0, #0]
 8004740:	9301      	str	r3, [sp, #4]
 8004742:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004744:	f000 fa2a 	bl	8004b9c <_svfiprintf_r>
 8004748:	9b02      	ldr	r3, [sp, #8]
 800474a:	701c      	strb	r4, [r3, #0]
 800474c:	b01d      	add	sp, #116	@ 0x74
 800474e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004752:	b003      	add	sp, #12
 8004754:	4770      	bx	lr
 8004756:	bf00      	nop
 8004758:	20000024 	.word	0x20000024
 800475c:	ffff0208 	.word	0xffff0208

08004760 <__sread>:
 8004760:	b510      	push	{r4, lr}
 8004762:	460c      	mov	r4, r1
 8004764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004768:	f000 f872 	bl	8004850 <_read_r>
 800476c:	2800      	cmp	r0, #0
 800476e:	bfab      	itete	ge
 8004770:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004772:	89a3      	ldrhlt	r3, [r4, #12]
 8004774:	181b      	addge	r3, r3, r0
 8004776:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800477a:	bfac      	ite	ge
 800477c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800477e:	81a3      	strhlt	r3, [r4, #12]
 8004780:	bd10      	pop	{r4, pc}

08004782 <__swrite>:
 8004782:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004786:	461f      	mov	r7, r3
 8004788:	898b      	ldrh	r3, [r1, #12]
 800478a:	05db      	lsls	r3, r3, #23
 800478c:	4605      	mov	r5, r0
 800478e:	460c      	mov	r4, r1
 8004790:	4616      	mov	r6, r2
 8004792:	d505      	bpl.n	80047a0 <__swrite+0x1e>
 8004794:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004798:	2302      	movs	r3, #2
 800479a:	2200      	movs	r2, #0
 800479c:	f000 f846 	bl	800482c <_lseek_r>
 80047a0:	89a3      	ldrh	r3, [r4, #12]
 80047a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80047a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80047aa:	81a3      	strh	r3, [r4, #12]
 80047ac:	4632      	mov	r2, r6
 80047ae:	463b      	mov	r3, r7
 80047b0:	4628      	mov	r0, r5
 80047b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80047b6:	f000 b85d 	b.w	8004874 <_write_r>

080047ba <__sseek>:
 80047ba:	b510      	push	{r4, lr}
 80047bc:	460c      	mov	r4, r1
 80047be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047c2:	f000 f833 	bl	800482c <_lseek_r>
 80047c6:	1c43      	adds	r3, r0, #1
 80047c8:	89a3      	ldrh	r3, [r4, #12]
 80047ca:	bf15      	itete	ne
 80047cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80047ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80047d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80047d6:	81a3      	strheq	r3, [r4, #12]
 80047d8:	bf18      	it	ne
 80047da:	81a3      	strhne	r3, [r4, #12]
 80047dc:	bd10      	pop	{r4, pc}

080047de <__sclose>:
 80047de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047e2:	f000 b813 	b.w	800480c <_close_r>
	...

080047e8 <viprintf>:
 80047e8:	460b      	mov	r3, r1
 80047ea:	4903      	ldr	r1, [pc, #12]	@ (80047f8 <viprintf+0x10>)
 80047ec:	4602      	mov	r2, r0
 80047ee:	6808      	ldr	r0, [r1, #0]
 80047f0:	6881      	ldr	r1, [r0, #8]
 80047f2:	f000 baf9 	b.w	8004de8 <_vfiprintf_r>
 80047f6:	bf00      	nop
 80047f8:	20000024 	.word	0x20000024

080047fc <memset>:
 80047fc:	4402      	add	r2, r0
 80047fe:	4603      	mov	r3, r0
 8004800:	4293      	cmp	r3, r2
 8004802:	d100      	bne.n	8004806 <memset+0xa>
 8004804:	4770      	bx	lr
 8004806:	f803 1b01 	strb.w	r1, [r3], #1
 800480a:	e7f9      	b.n	8004800 <memset+0x4>

0800480c <_close_r>:
 800480c:	b538      	push	{r3, r4, r5, lr}
 800480e:	4d06      	ldr	r5, [pc, #24]	@ (8004828 <_close_r+0x1c>)
 8004810:	2300      	movs	r3, #0
 8004812:	4604      	mov	r4, r0
 8004814:	4608      	mov	r0, r1
 8004816:	602b      	str	r3, [r5, #0]
 8004818:	f7fc fddd 	bl	80013d6 <_close>
 800481c:	1c43      	adds	r3, r0, #1
 800481e:	d102      	bne.n	8004826 <_close_r+0x1a>
 8004820:	682b      	ldr	r3, [r5, #0]
 8004822:	b103      	cbz	r3, 8004826 <_close_r+0x1a>
 8004824:	6023      	str	r3, [r4, #0]
 8004826:	bd38      	pop	{r3, r4, r5, pc}
 8004828:	200002fc 	.word	0x200002fc

0800482c <_lseek_r>:
 800482c:	b538      	push	{r3, r4, r5, lr}
 800482e:	4d07      	ldr	r5, [pc, #28]	@ (800484c <_lseek_r+0x20>)
 8004830:	4604      	mov	r4, r0
 8004832:	4608      	mov	r0, r1
 8004834:	4611      	mov	r1, r2
 8004836:	2200      	movs	r2, #0
 8004838:	602a      	str	r2, [r5, #0]
 800483a:	461a      	mov	r2, r3
 800483c:	f7fc fdf2 	bl	8001424 <_lseek>
 8004840:	1c43      	adds	r3, r0, #1
 8004842:	d102      	bne.n	800484a <_lseek_r+0x1e>
 8004844:	682b      	ldr	r3, [r5, #0]
 8004846:	b103      	cbz	r3, 800484a <_lseek_r+0x1e>
 8004848:	6023      	str	r3, [r4, #0]
 800484a:	bd38      	pop	{r3, r4, r5, pc}
 800484c:	200002fc 	.word	0x200002fc

08004850 <_read_r>:
 8004850:	b538      	push	{r3, r4, r5, lr}
 8004852:	4d07      	ldr	r5, [pc, #28]	@ (8004870 <_read_r+0x20>)
 8004854:	4604      	mov	r4, r0
 8004856:	4608      	mov	r0, r1
 8004858:	4611      	mov	r1, r2
 800485a:	2200      	movs	r2, #0
 800485c:	602a      	str	r2, [r5, #0]
 800485e:	461a      	mov	r2, r3
 8004860:	f7fc fd9c 	bl	800139c <_read>
 8004864:	1c43      	adds	r3, r0, #1
 8004866:	d102      	bne.n	800486e <_read_r+0x1e>
 8004868:	682b      	ldr	r3, [r5, #0]
 800486a:	b103      	cbz	r3, 800486e <_read_r+0x1e>
 800486c:	6023      	str	r3, [r4, #0]
 800486e:	bd38      	pop	{r3, r4, r5, pc}
 8004870:	200002fc 	.word	0x200002fc

08004874 <_write_r>:
 8004874:	b538      	push	{r3, r4, r5, lr}
 8004876:	4d07      	ldr	r5, [pc, #28]	@ (8004894 <_write_r+0x20>)
 8004878:	4604      	mov	r4, r0
 800487a:	4608      	mov	r0, r1
 800487c:	4611      	mov	r1, r2
 800487e:	2200      	movs	r2, #0
 8004880:	602a      	str	r2, [r5, #0]
 8004882:	461a      	mov	r2, r3
 8004884:	f7fc f97c 	bl	8000b80 <_write>
 8004888:	1c43      	adds	r3, r0, #1
 800488a:	d102      	bne.n	8004892 <_write_r+0x1e>
 800488c:	682b      	ldr	r3, [r5, #0]
 800488e:	b103      	cbz	r3, 8004892 <_write_r+0x1e>
 8004890:	6023      	str	r3, [r4, #0]
 8004892:	bd38      	pop	{r3, r4, r5, pc}
 8004894:	200002fc 	.word	0x200002fc

08004898 <__errno>:
 8004898:	4b01      	ldr	r3, [pc, #4]	@ (80048a0 <__errno+0x8>)
 800489a:	6818      	ldr	r0, [r3, #0]
 800489c:	4770      	bx	lr
 800489e:	bf00      	nop
 80048a0:	20000024 	.word	0x20000024

080048a4 <__libc_init_array>:
 80048a4:	b570      	push	{r4, r5, r6, lr}
 80048a6:	4d0d      	ldr	r5, [pc, #52]	@ (80048dc <__libc_init_array+0x38>)
 80048a8:	4c0d      	ldr	r4, [pc, #52]	@ (80048e0 <__libc_init_array+0x3c>)
 80048aa:	1b64      	subs	r4, r4, r5
 80048ac:	10a4      	asrs	r4, r4, #2
 80048ae:	2600      	movs	r6, #0
 80048b0:	42a6      	cmp	r6, r4
 80048b2:	d109      	bne.n	80048c8 <__libc_init_array+0x24>
 80048b4:	4d0b      	ldr	r5, [pc, #44]	@ (80048e4 <__libc_init_array+0x40>)
 80048b6:	4c0c      	ldr	r4, [pc, #48]	@ (80048e8 <__libc_init_array+0x44>)
 80048b8:	f000 fec0 	bl	800563c <_init>
 80048bc:	1b64      	subs	r4, r4, r5
 80048be:	10a4      	asrs	r4, r4, #2
 80048c0:	2600      	movs	r6, #0
 80048c2:	42a6      	cmp	r6, r4
 80048c4:	d105      	bne.n	80048d2 <__libc_init_array+0x2e>
 80048c6:	bd70      	pop	{r4, r5, r6, pc}
 80048c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80048cc:	4798      	blx	r3
 80048ce:	3601      	adds	r6, #1
 80048d0:	e7ee      	b.n	80048b0 <__libc_init_array+0xc>
 80048d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80048d6:	4798      	blx	r3
 80048d8:	3601      	adds	r6, #1
 80048da:	e7f2      	b.n	80048c2 <__libc_init_array+0x1e>
 80048dc:	080064c0 	.word	0x080064c0
 80048e0:	080064c0 	.word	0x080064c0
 80048e4:	080064c0 	.word	0x080064c0
 80048e8:	080064c4 	.word	0x080064c4

080048ec <__retarget_lock_init_recursive>:
 80048ec:	4770      	bx	lr

080048ee <__retarget_lock_acquire_recursive>:
 80048ee:	4770      	bx	lr

080048f0 <__retarget_lock_release_recursive>:
 80048f0:	4770      	bx	lr
	...

080048f4 <_free_r>:
 80048f4:	b538      	push	{r3, r4, r5, lr}
 80048f6:	4605      	mov	r5, r0
 80048f8:	2900      	cmp	r1, #0
 80048fa:	d041      	beq.n	8004980 <_free_r+0x8c>
 80048fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004900:	1f0c      	subs	r4, r1, #4
 8004902:	2b00      	cmp	r3, #0
 8004904:	bfb8      	it	lt
 8004906:	18e4      	addlt	r4, r4, r3
 8004908:	f000 f8e0 	bl	8004acc <__malloc_lock>
 800490c:	4a1d      	ldr	r2, [pc, #116]	@ (8004984 <_free_r+0x90>)
 800490e:	6813      	ldr	r3, [r2, #0]
 8004910:	b933      	cbnz	r3, 8004920 <_free_r+0x2c>
 8004912:	6063      	str	r3, [r4, #4]
 8004914:	6014      	str	r4, [r2, #0]
 8004916:	4628      	mov	r0, r5
 8004918:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800491c:	f000 b8dc 	b.w	8004ad8 <__malloc_unlock>
 8004920:	42a3      	cmp	r3, r4
 8004922:	d908      	bls.n	8004936 <_free_r+0x42>
 8004924:	6820      	ldr	r0, [r4, #0]
 8004926:	1821      	adds	r1, r4, r0
 8004928:	428b      	cmp	r3, r1
 800492a:	bf01      	itttt	eq
 800492c:	6819      	ldreq	r1, [r3, #0]
 800492e:	685b      	ldreq	r3, [r3, #4]
 8004930:	1809      	addeq	r1, r1, r0
 8004932:	6021      	streq	r1, [r4, #0]
 8004934:	e7ed      	b.n	8004912 <_free_r+0x1e>
 8004936:	461a      	mov	r2, r3
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	b10b      	cbz	r3, 8004940 <_free_r+0x4c>
 800493c:	42a3      	cmp	r3, r4
 800493e:	d9fa      	bls.n	8004936 <_free_r+0x42>
 8004940:	6811      	ldr	r1, [r2, #0]
 8004942:	1850      	adds	r0, r2, r1
 8004944:	42a0      	cmp	r0, r4
 8004946:	d10b      	bne.n	8004960 <_free_r+0x6c>
 8004948:	6820      	ldr	r0, [r4, #0]
 800494a:	4401      	add	r1, r0
 800494c:	1850      	adds	r0, r2, r1
 800494e:	4283      	cmp	r3, r0
 8004950:	6011      	str	r1, [r2, #0]
 8004952:	d1e0      	bne.n	8004916 <_free_r+0x22>
 8004954:	6818      	ldr	r0, [r3, #0]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	6053      	str	r3, [r2, #4]
 800495a:	4408      	add	r0, r1
 800495c:	6010      	str	r0, [r2, #0]
 800495e:	e7da      	b.n	8004916 <_free_r+0x22>
 8004960:	d902      	bls.n	8004968 <_free_r+0x74>
 8004962:	230c      	movs	r3, #12
 8004964:	602b      	str	r3, [r5, #0]
 8004966:	e7d6      	b.n	8004916 <_free_r+0x22>
 8004968:	6820      	ldr	r0, [r4, #0]
 800496a:	1821      	adds	r1, r4, r0
 800496c:	428b      	cmp	r3, r1
 800496e:	bf04      	itt	eq
 8004970:	6819      	ldreq	r1, [r3, #0]
 8004972:	685b      	ldreq	r3, [r3, #4]
 8004974:	6063      	str	r3, [r4, #4]
 8004976:	bf04      	itt	eq
 8004978:	1809      	addeq	r1, r1, r0
 800497a:	6021      	streq	r1, [r4, #0]
 800497c:	6054      	str	r4, [r2, #4]
 800497e:	e7ca      	b.n	8004916 <_free_r+0x22>
 8004980:	bd38      	pop	{r3, r4, r5, pc}
 8004982:	bf00      	nop
 8004984:	20000308 	.word	0x20000308

08004988 <sbrk_aligned>:
 8004988:	b570      	push	{r4, r5, r6, lr}
 800498a:	4e0f      	ldr	r6, [pc, #60]	@ (80049c8 <sbrk_aligned+0x40>)
 800498c:	460c      	mov	r4, r1
 800498e:	6831      	ldr	r1, [r6, #0]
 8004990:	4605      	mov	r5, r0
 8004992:	b911      	cbnz	r1, 800499a <sbrk_aligned+0x12>
 8004994:	f000 fd7a 	bl	800548c <_sbrk_r>
 8004998:	6030      	str	r0, [r6, #0]
 800499a:	4621      	mov	r1, r4
 800499c:	4628      	mov	r0, r5
 800499e:	f000 fd75 	bl	800548c <_sbrk_r>
 80049a2:	1c43      	adds	r3, r0, #1
 80049a4:	d103      	bne.n	80049ae <sbrk_aligned+0x26>
 80049a6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80049aa:	4620      	mov	r0, r4
 80049ac:	bd70      	pop	{r4, r5, r6, pc}
 80049ae:	1cc4      	adds	r4, r0, #3
 80049b0:	f024 0403 	bic.w	r4, r4, #3
 80049b4:	42a0      	cmp	r0, r4
 80049b6:	d0f8      	beq.n	80049aa <sbrk_aligned+0x22>
 80049b8:	1a21      	subs	r1, r4, r0
 80049ba:	4628      	mov	r0, r5
 80049bc:	f000 fd66 	bl	800548c <_sbrk_r>
 80049c0:	3001      	adds	r0, #1
 80049c2:	d1f2      	bne.n	80049aa <sbrk_aligned+0x22>
 80049c4:	e7ef      	b.n	80049a6 <sbrk_aligned+0x1e>
 80049c6:	bf00      	nop
 80049c8:	20000304 	.word	0x20000304

080049cc <_malloc_r>:
 80049cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80049d0:	1ccd      	adds	r5, r1, #3
 80049d2:	f025 0503 	bic.w	r5, r5, #3
 80049d6:	3508      	adds	r5, #8
 80049d8:	2d0c      	cmp	r5, #12
 80049da:	bf38      	it	cc
 80049dc:	250c      	movcc	r5, #12
 80049de:	2d00      	cmp	r5, #0
 80049e0:	4606      	mov	r6, r0
 80049e2:	db01      	blt.n	80049e8 <_malloc_r+0x1c>
 80049e4:	42a9      	cmp	r1, r5
 80049e6:	d904      	bls.n	80049f2 <_malloc_r+0x26>
 80049e8:	230c      	movs	r3, #12
 80049ea:	6033      	str	r3, [r6, #0]
 80049ec:	2000      	movs	r0, #0
 80049ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80049f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004ac8 <_malloc_r+0xfc>
 80049f6:	f000 f869 	bl	8004acc <__malloc_lock>
 80049fa:	f8d8 3000 	ldr.w	r3, [r8]
 80049fe:	461c      	mov	r4, r3
 8004a00:	bb44      	cbnz	r4, 8004a54 <_malloc_r+0x88>
 8004a02:	4629      	mov	r1, r5
 8004a04:	4630      	mov	r0, r6
 8004a06:	f7ff ffbf 	bl	8004988 <sbrk_aligned>
 8004a0a:	1c43      	adds	r3, r0, #1
 8004a0c:	4604      	mov	r4, r0
 8004a0e:	d158      	bne.n	8004ac2 <_malloc_r+0xf6>
 8004a10:	f8d8 4000 	ldr.w	r4, [r8]
 8004a14:	4627      	mov	r7, r4
 8004a16:	2f00      	cmp	r7, #0
 8004a18:	d143      	bne.n	8004aa2 <_malloc_r+0xd6>
 8004a1a:	2c00      	cmp	r4, #0
 8004a1c:	d04b      	beq.n	8004ab6 <_malloc_r+0xea>
 8004a1e:	6823      	ldr	r3, [r4, #0]
 8004a20:	4639      	mov	r1, r7
 8004a22:	4630      	mov	r0, r6
 8004a24:	eb04 0903 	add.w	r9, r4, r3
 8004a28:	f000 fd30 	bl	800548c <_sbrk_r>
 8004a2c:	4581      	cmp	r9, r0
 8004a2e:	d142      	bne.n	8004ab6 <_malloc_r+0xea>
 8004a30:	6821      	ldr	r1, [r4, #0]
 8004a32:	1a6d      	subs	r5, r5, r1
 8004a34:	4629      	mov	r1, r5
 8004a36:	4630      	mov	r0, r6
 8004a38:	f7ff ffa6 	bl	8004988 <sbrk_aligned>
 8004a3c:	3001      	adds	r0, #1
 8004a3e:	d03a      	beq.n	8004ab6 <_malloc_r+0xea>
 8004a40:	6823      	ldr	r3, [r4, #0]
 8004a42:	442b      	add	r3, r5
 8004a44:	6023      	str	r3, [r4, #0]
 8004a46:	f8d8 3000 	ldr.w	r3, [r8]
 8004a4a:	685a      	ldr	r2, [r3, #4]
 8004a4c:	bb62      	cbnz	r2, 8004aa8 <_malloc_r+0xdc>
 8004a4e:	f8c8 7000 	str.w	r7, [r8]
 8004a52:	e00f      	b.n	8004a74 <_malloc_r+0xa8>
 8004a54:	6822      	ldr	r2, [r4, #0]
 8004a56:	1b52      	subs	r2, r2, r5
 8004a58:	d420      	bmi.n	8004a9c <_malloc_r+0xd0>
 8004a5a:	2a0b      	cmp	r2, #11
 8004a5c:	d917      	bls.n	8004a8e <_malloc_r+0xc2>
 8004a5e:	1961      	adds	r1, r4, r5
 8004a60:	42a3      	cmp	r3, r4
 8004a62:	6025      	str	r5, [r4, #0]
 8004a64:	bf18      	it	ne
 8004a66:	6059      	strne	r1, [r3, #4]
 8004a68:	6863      	ldr	r3, [r4, #4]
 8004a6a:	bf08      	it	eq
 8004a6c:	f8c8 1000 	streq.w	r1, [r8]
 8004a70:	5162      	str	r2, [r4, r5]
 8004a72:	604b      	str	r3, [r1, #4]
 8004a74:	4630      	mov	r0, r6
 8004a76:	f000 f82f 	bl	8004ad8 <__malloc_unlock>
 8004a7a:	f104 000b 	add.w	r0, r4, #11
 8004a7e:	1d23      	adds	r3, r4, #4
 8004a80:	f020 0007 	bic.w	r0, r0, #7
 8004a84:	1ac2      	subs	r2, r0, r3
 8004a86:	bf1c      	itt	ne
 8004a88:	1a1b      	subne	r3, r3, r0
 8004a8a:	50a3      	strne	r3, [r4, r2]
 8004a8c:	e7af      	b.n	80049ee <_malloc_r+0x22>
 8004a8e:	6862      	ldr	r2, [r4, #4]
 8004a90:	42a3      	cmp	r3, r4
 8004a92:	bf0c      	ite	eq
 8004a94:	f8c8 2000 	streq.w	r2, [r8]
 8004a98:	605a      	strne	r2, [r3, #4]
 8004a9a:	e7eb      	b.n	8004a74 <_malloc_r+0xa8>
 8004a9c:	4623      	mov	r3, r4
 8004a9e:	6864      	ldr	r4, [r4, #4]
 8004aa0:	e7ae      	b.n	8004a00 <_malloc_r+0x34>
 8004aa2:	463c      	mov	r4, r7
 8004aa4:	687f      	ldr	r7, [r7, #4]
 8004aa6:	e7b6      	b.n	8004a16 <_malloc_r+0x4a>
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	42a3      	cmp	r3, r4
 8004aae:	d1fb      	bne.n	8004aa8 <_malloc_r+0xdc>
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	6053      	str	r3, [r2, #4]
 8004ab4:	e7de      	b.n	8004a74 <_malloc_r+0xa8>
 8004ab6:	230c      	movs	r3, #12
 8004ab8:	6033      	str	r3, [r6, #0]
 8004aba:	4630      	mov	r0, r6
 8004abc:	f000 f80c 	bl	8004ad8 <__malloc_unlock>
 8004ac0:	e794      	b.n	80049ec <_malloc_r+0x20>
 8004ac2:	6005      	str	r5, [r0, #0]
 8004ac4:	e7d6      	b.n	8004a74 <_malloc_r+0xa8>
 8004ac6:	bf00      	nop
 8004ac8:	20000308 	.word	0x20000308

08004acc <__malloc_lock>:
 8004acc:	4801      	ldr	r0, [pc, #4]	@ (8004ad4 <__malloc_lock+0x8>)
 8004ace:	f7ff bf0e 	b.w	80048ee <__retarget_lock_acquire_recursive>
 8004ad2:	bf00      	nop
 8004ad4:	20000300 	.word	0x20000300

08004ad8 <__malloc_unlock>:
 8004ad8:	4801      	ldr	r0, [pc, #4]	@ (8004ae0 <__malloc_unlock+0x8>)
 8004ada:	f7ff bf09 	b.w	80048f0 <__retarget_lock_release_recursive>
 8004ade:	bf00      	nop
 8004ae0:	20000300 	.word	0x20000300

08004ae4 <__ssputs_r>:
 8004ae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ae8:	688e      	ldr	r6, [r1, #8]
 8004aea:	461f      	mov	r7, r3
 8004aec:	42be      	cmp	r6, r7
 8004aee:	680b      	ldr	r3, [r1, #0]
 8004af0:	4682      	mov	sl, r0
 8004af2:	460c      	mov	r4, r1
 8004af4:	4690      	mov	r8, r2
 8004af6:	d82d      	bhi.n	8004b54 <__ssputs_r+0x70>
 8004af8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004afc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004b00:	d026      	beq.n	8004b50 <__ssputs_r+0x6c>
 8004b02:	6965      	ldr	r5, [r4, #20]
 8004b04:	6909      	ldr	r1, [r1, #16]
 8004b06:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004b0a:	eba3 0901 	sub.w	r9, r3, r1
 8004b0e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004b12:	1c7b      	adds	r3, r7, #1
 8004b14:	444b      	add	r3, r9
 8004b16:	106d      	asrs	r5, r5, #1
 8004b18:	429d      	cmp	r5, r3
 8004b1a:	bf38      	it	cc
 8004b1c:	461d      	movcc	r5, r3
 8004b1e:	0553      	lsls	r3, r2, #21
 8004b20:	d527      	bpl.n	8004b72 <__ssputs_r+0x8e>
 8004b22:	4629      	mov	r1, r5
 8004b24:	f7ff ff52 	bl	80049cc <_malloc_r>
 8004b28:	4606      	mov	r6, r0
 8004b2a:	b360      	cbz	r0, 8004b86 <__ssputs_r+0xa2>
 8004b2c:	6921      	ldr	r1, [r4, #16]
 8004b2e:	464a      	mov	r2, r9
 8004b30:	f000 fcbc 	bl	80054ac <memcpy>
 8004b34:	89a3      	ldrh	r3, [r4, #12]
 8004b36:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004b3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b3e:	81a3      	strh	r3, [r4, #12]
 8004b40:	6126      	str	r6, [r4, #16]
 8004b42:	6165      	str	r5, [r4, #20]
 8004b44:	444e      	add	r6, r9
 8004b46:	eba5 0509 	sub.w	r5, r5, r9
 8004b4a:	6026      	str	r6, [r4, #0]
 8004b4c:	60a5      	str	r5, [r4, #8]
 8004b4e:	463e      	mov	r6, r7
 8004b50:	42be      	cmp	r6, r7
 8004b52:	d900      	bls.n	8004b56 <__ssputs_r+0x72>
 8004b54:	463e      	mov	r6, r7
 8004b56:	6820      	ldr	r0, [r4, #0]
 8004b58:	4632      	mov	r2, r6
 8004b5a:	4641      	mov	r1, r8
 8004b5c:	f000 fc7c 	bl	8005458 <memmove>
 8004b60:	68a3      	ldr	r3, [r4, #8]
 8004b62:	1b9b      	subs	r3, r3, r6
 8004b64:	60a3      	str	r3, [r4, #8]
 8004b66:	6823      	ldr	r3, [r4, #0]
 8004b68:	4433      	add	r3, r6
 8004b6a:	6023      	str	r3, [r4, #0]
 8004b6c:	2000      	movs	r0, #0
 8004b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b72:	462a      	mov	r2, r5
 8004b74:	f000 fca8 	bl	80054c8 <_realloc_r>
 8004b78:	4606      	mov	r6, r0
 8004b7a:	2800      	cmp	r0, #0
 8004b7c:	d1e0      	bne.n	8004b40 <__ssputs_r+0x5c>
 8004b7e:	6921      	ldr	r1, [r4, #16]
 8004b80:	4650      	mov	r0, sl
 8004b82:	f7ff feb7 	bl	80048f4 <_free_r>
 8004b86:	230c      	movs	r3, #12
 8004b88:	f8ca 3000 	str.w	r3, [sl]
 8004b8c:	89a3      	ldrh	r3, [r4, #12]
 8004b8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b92:	81a3      	strh	r3, [r4, #12]
 8004b94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004b98:	e7e9      	b.n	8004b6e <__ssputs_r+0x8a>
	...

08004b9c <_svfiprintf_r>:
 8004b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ba0:	4698      	mov	r8, r3
 8004ba2:	898b      	ldrh	r3, [r1, #12]
 8004ba4:	061b      	lsls	r3, r3, #24
 8004ba6:	b09d      	sub	sp, #116	@ 0x74
 8004ba8:	4607      	mov	r7, r0
 8004baa:	460d      	mov	r5, r1
 8004bac:	4614      	mov	r4, r2
 8004bae:	d510      	bpl.n	8004bd2 <_svfiprintf_r+0x36>
 8004bb0:	690b      	ldr	r3, [r1, #16]
 8004bb2:	b973      	cbnz	r3, 8004bd2 <_svfiprintf_r+0x36>
 8004bb4:	2140      	movs	r1, #64	@ 0x40
 8004bb6:	f7ff ff09 	bl	80049cc <_malloc_r>
 8004bba:	6028      	str	r0, [r5, #0]
 8004bbc:	6128      	str	r0, [r5, #16]
 8004bbe:	b930      	cbnz	r0, 8004bce <_svfiprintf_r+0x32>
 8004bc0:	230c      	movs	r3, #12
 8004bc2:	603b      	str	r3, [r7, #0]
 8004bc4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004bc8:	b01d      	add	sp, #116	@ 0x74
 8004bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bce:	2340      	movs	r3, #64	@ 0x40
 8004bd0:	616b      	str	r3, [r5, #20]
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8004bd6:	2320      	movs	r3, #32
 8004bd8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004bdc:	f8cd 800c 	str.w	r8, [sp, #12]
 8004be0:	2330      	movs	r3, #48	@ 0x30
 8004be2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004d80 <_svfiprintf_r+0x1e4>
 8004be6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004bea:	f04f 0901 	mov.w	r9, #1
 8004bee:	4623      	mov	r3, r4
 8004bf0:	469a      	mov	sl, r3
 8004bf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004bf6:	b10a      	cbz	r2, 8004bfc <_svfiprintf_r+0x60>
 8004bf8:	2a25      	cmp	r2, #37	@ 0x25
 8004bfa:	d1f9      	bne.n	8004bf0 <_svfiprintf_r+0x54>
 8004bfc:	ebba 0b04 	subs.w	fp, sl, r4
 8004c00:	d00b      	beq.n	8004c1a <_svfiprintf_r+0x7e>
 8004c02:	465b      	mov	r3, fp
 8004c04:	4622      	mov	r2, r4
 8004c06:	4629      	mov	r1, r5
 8004c08:	4638      	mov	r0, r7
 8004c0a:	f7ff ff6b 	bl	8004ae4 <__ssputs_r>
 8004c0e:	3001      	adds	r0, #1
 8004c10:	f000 80a7 	beq.w	8004d62 <_svfiprintf_r+0x1c6>
 8004c14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004c16:	445a      	add	r2, fp
 8004c18:	9209      	str	r2, [sp, #36]	@ 0x24
 8004c1a:	f89a 3000 	ldrb.w	r3, [sl]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	f000 809f 	beq.w	8004d62 <_svfiprintf_r+0x1c6>
 8004c24:	2300      	movs	r3, #0
 8004c26:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004c2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004c2e:	f10a 0a01 	add.w	sl, sl, #1
 8004c32:	9304      	str	r3, [sp, #16]
 8004c34:	9307      	str	r3, [sp, #28]
 8004c36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004c3a:	931a      	str	r3, [sp, #104]	@ 0x68
 8004c3c:	4654      	mov	r4, sl
 8004c3e:	2205      	movs	r2, #5
 8004c40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c44:	484e      	ldr	r0, [pc, #312]	@ (8004d80 <_svfiprintf_r+0x1e4>)
 8004c46:	f7fb fad3 	bl	80001f0 <memchr>
 8004c4a:	9a04      	ldr	r2, [sp, #16]
 8004c4c:	b9d8      	cbnz	r0, 8004c86 <_svfiprintf_r+0xea>
 8004c4e:	06d0      	lsls	r0, r2, #27
 8004c50:	bf44      	itt	mi
 8004c52:	2320      	movmi	r3, #32
 8004c54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004c58:	0711      	lsls	r1, r2, #28
 8004c5a:	bf44      	itt	mi
 8004c5c:	232b      	movmi	r3, #43	@ 0x2b
 8004c5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004c62:	f89a 3000 	ldrb.w	r3, [sl]
 8004c66:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c68:	d015      	beq.n	8004c96 <_svfiprintf_r+0xfa>
 8004c6a:	9a07      	ldr	r2, [sp, #28]
 8004c6c:	4654      	mov	r4, sl
 8004c6e:	2000      	movs	r0, #0
 8004c70:	f04f 0c0a 	mov.w	ip, #10
 8004c74:	4621      	mov	r1, r4
 8004c76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c7a:	3b30      	subs	r3, #48	@ 0x30
 8004c7c:	2b09      	cmp	r3, #9
 8004c7e:	d94b      	bls.n	8004d18 <_svfiprintf_r+0x17c>
 8004c80:	b1b0      	cbz	r0, 8004cb0 <_svfiprintf_r+0x114>
 8004c82:	9207      	str	r2, [sp, #28]
 8004c84:	e014      	b.n	8004cb0 <_svfiprintf_r+0x114>
 8004c86:	eba0 0308 	sub.w	r3, r0, r8
 8004c8a:	fa09 f303 	lsl.w	r3, r9, r3
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	9304      	str	r3, [sp, #16]
 8004c92:	46a2      	mov	sl, r4
 8004c94:	e7d2      	b.n	8004c3c <_svfiprintf_r+0xa0>
 8004c96:	9b03      	ldr	r3, [sp, #12]
 8004c98:	1d19      	adds	r1, r3, #4
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	9103      	str	r1, [sp, #12]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	bfbb      	ittet	lt
 8004ca2:	425b      	neglt	r3, r3
 8004ca4:	f042 0202 	orrlt.w	r2, r2, #2
 8004ca8:	9307      	strge	r3, [sp, #28]
 8004caa:	9307      	strlt	r3, [sp, #28]
 8004cac:	bfb8      	it	lt
 8004cae:	9204      	strlt	r2, [sp, #16]
 8004cb0:	7823      	ldrb	r3, [r4, #0]
 8004cb2:	2b2e      	cmp	r3, #46	@ 0x2e
 8004cb4:	d10a      	bne.n	8004ccc <_svfiprintf_r+0x130>
 8004cb6:	7863      	ldrb	r3, [r4, #1]
 8004cb8:	2b2a      	cmp	r3, #42	@ 0x2a
 8004cba:	d132      	bne.n	8004d22 <_svfiprintf_r+0x186>
 8004cbc:	9b03      	ldr	r3, [sp, #12]
 8004cbe:	1d1a      	adds	r2, r3, #4
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	9203      	str	r2, [sp, #12]
 8004cc4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004cc8:	3402      	adds	r4, #2
 8004cca:	9305      	str	r3, [sp, #20]
 8004ccc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004d90 <_svfiprintf_r+0x1f4>
 8004cd0:	7821      	ldrb	r1, [r4, #0]
 8004cd2:	2203      	movs	r2, #3
 8004cd4:	4650      	mov	r0, sl
 8004cd6:	f7fb fa8b 	bl	80001f0 <memchr>
 8004cda:	b138      	cbz	r0, 8004cec <_svfiprintf_r+0x150>
 8004cdc:	9b04      	ldr	r3, [sp, #16]
 8004cde:	eba0 000a 	sub.w	r0, r0, sl
 8004ce2:	2240      	movs	r2, #64	@ 0x40
 8004ce4:	4082      	lsls	r2, r0
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	3401      	adds	r4, #1
 8004cea:	9304      	str	r3, [sp, #16]
 8004cec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004cf0:	4824      	ldr	r0, [pc, #144]	@ (8004d84 <_svfiprintf_r+0x1e8>)
 8004cf2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004cf6:	2206      	movs	r2, #6
 8004cf8:	f7fb fa7a 	bl	80001f0 <memchr>
 8004cfc:	2800      	cmp	r0, #0
 8004cfe:	d036      	beq.n	8004d6e <_svfiprintf_r+0x1d2>
 8004d00:	4b21      	ldr	r3, [pc, #132]	@ (8004d88 <_svfiprintf_r+0x1ec>)
 8004d02:	bb1b      	cbnz	r3, 8004d4c <_svfiprintf_r+0x1b0>
 8004d04:	9b03      	ldr	r3, [sp, #12]
 8004d06:	3307      	adds	r3, #7
 8004d08:	f023 0307 	bic.w	r3, r3, #7
 8004d0c:	3308      	adds	r3, #8
 8004d0e:	9303      	str	r3, [sp, #12]
 8004d10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d12:	4433      	add	r3, r6
 8004d14:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d16:	e76a      	b.n	8004bee <_svfiprintf_r+0x52>
 8004d18:	fb0c 3202 	mla	r2, ip, r2, r3
 8004d1c:	460c      	mov	r4, r1
 8004d1e:	2001      	movs	r0, #1
 8004d20:	e7a8      	b.n	8004c74 <_svfiprintf_r+0xd8>
 8004d22:	2300      	movs	r3, #0
 8004d24:	3401      	adds	r4, #1
 8004d26:	9305      	str	r3, [sp, #20]
 8004d28:	4619      	mov	r1, r3
 8004d2a:	f04f 0c0a 	mov.w	ip, #10
 8004d2e:	4620      	mov	r0, r4
 8004d30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d34:	3a30      	subs	r2, #48	@ 0x30
 8004d36:	2a09      	cmp	r2, #9
 8004d38:	d903      	bls.n	8004d42 <_svfiprintf_r+0x1a6>
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d0c6      	beq.n	8004ccc <_svfiprintf_r+0x130>
 8004d3e:	9105      	str	r1, [sp, #20]
 8004d40:	e7c4      	b.n	8004ccc <_svfiprintf_r+0x130>
 8004d42:	fb0c 2101 	mla	r1, ip, r1, r2
 8004d46:	4604      	mov	r4, r0
 8004d48:	2301      	movs	r3, #1
 8004d4a:	e7f0      	b.n	8004d2e <_svfiprintf_r+0x192>
 8004d4c:	ab03      	add	r3, sp, #12
 8004d4e:	9300      	str	r3, [sp, #0]
 8004d50:	462a      	mov	r2, r5
 8004d52:	4b0e      	ldr	r3, [pc, #56]	@ (8004d8c <_svfiprintf_r+0x1f0>)
 8004d54:	a904      	add	r1, sp, #16
 8004d56:	4638      	mov	r0, r7
 8004d58:	f3af 8000 	nop.w
 8004d5c:	1c42      	adds	r2, r0, #1
 8004d5e:	4606      	mov	r6, r0
 8004d60:	d1d6      	bne.n	8004d10 <_svfiprintf_r+0x174>
 8004d62:	89ab      	ldrh	r3, [r5, #12]
 8004d64:	065b      	lsls	r3, r3, #25
 8004d66:	f53f af2d 	bmi.w	8004bc4 <_svfiprintf_r+0x28>
 8004d6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004d6c:	e72c      	b.n	8004bc8 <_svfiprintf_r+0x2c>
 8004d6e:	ab03      	add	r3, sp, #12
 8004d70:	9300      	str	r3, [sp, #0]
 8004d72:	462a      	mov	r2, r5
 8004d74:	4b05      	ldr	r3, [pc, #20]	@ (8004d8c <_svfiprintf_r+0x1f0>)
 8004d76:	a904      	add	r1, sp, #16
 8004d78:	4638      	mov	r0, r7
 8004d7a:	f000 f9bb 	bl	80050f4 <_printf_i>
 8004d7e:	e7ed      	b.n	8004d5c <_svfiprintf_r+0x1c0>
 8004d80:	08006484 	.word	0x08006484
 8004d84:	0800648e 	.word	0x0800648e
 8004d88:	00000000 	.word	0x00000000
 8004d8c:	08004ae5 	.word	0x08004ae5
 8004d90:	0800648a 	.word	0x0800648a

08004d94 <__sfputc_r>:
 8004d94:	6893      	ldr	r3, [r2, #8]
 8004d96:	3b01      	subs	r3, #1
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	b410      	push	{r4}
 8004d9c:	6093      	str	r3, [r2, #8]
 8004d9e:	da08      	bge.n	8004db2 <__sfputc_r+0x1e>
 8004da0:	6994      	ldr	r4, [r2, #24]
 8004da2:	42a3      	cmp	r3, r4
 8004da4:	db01      	blt.n	8004daa <__sfputc_r+0x16>
 8004da6:	290a      	cmp	r1, #10
 8004da8:	d103      	bne.n	8004db2 <__sfputc_r+0x1e>
 8004daa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004dae:	f000 babf 	b.w	8005330 <__swbuf_r>
 8004db2:	6813      	ldr	r3, [r2, #0]
 8004db4:	1c58      	adds	r0, r3, #1
 8004db6:	6010      	str	r0, [r2, #0]
 8004db8:	7019      	strb	r1, [r3, #0]
 8004dba:	4608      	mov	r0, r1
 8004dbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004dc0:	4770      	bx	lr

08004dc2 <__sfputs_r>:
 8004dc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dc4:	4606      	mov	r6, r0
 8004dc6:	460f      	mov	r7, r1
 8004dc8:	4614      	mov	r4, r2
 8004dca:	18d5      	adds	r5, r2, r3
 8004dcc:	42ac      	cmp	r4, r5
 8004dce:	d101      	bne.n	8004dd4 <__sfputs_r+0x12>
 8004dd0:	2000      	movs	r0, #0
 8004dd2:	e007      	b.n	8004de4 <__sfputs_r+0x22>
 8004dd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004dd8:	463a      	mov	r2, r7
 8004dda:	4630      	mov	r0, r6
 8004ddc:	f7ff ffda 	bl	8004d94 <__sfputc_r>
 8004de0:	1c43      	adds	r3, r0, #1
 8004de2:	d1f3      	bne.n	8004dcc <__sfputs_r+0xa>
 8004de4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004de8 <_vfiprintf_r>:
 8004de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dec:	460d      	mov	r5, r1
 8004dee:	b09d      	sub	sp, #116	@ 0x74
 8004df0:	4614      	mov	r4, r2
 8004df2:	4698      	mov	r8, r3
 8004df4:	4606      	mov	r6, r0
 8004df6:	b118      	cbz	r0, 8004e00 <_vfiprintf_r+0x18>
 8004df8:	6a03      	ldr	r3, [r0, #32]
 8004dfa:	b90b      	cbnz	r3, 8004e00 <_vfiprintf_r+0x18>
 8004dfc:	f7ff fc58 	bl	80046b0 <__sinit>
 8004e00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e02:	07d9      	lsls	r1, r3, #31
 8004e04:	d405      	bmi.n	8004e12 <_vfiprintf_r+0x2a>
 8004e06:	89ab      	ldrh	r3, [r5, #12]
 8004e08:	059a      	lsls	r2, r3, #22
 8004e0a:	d402      	bmi.n	8004e12 <_vfiprintf_r+0x2a>
 8004e0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e0e:	f7ff fd6e 	bl	80048ee <__retarget_lock_acquire_recursive>
 8004e12:	89ab      	ldrh	r3, [r5, #12]
 8004e14:	071b      	lsls	r3, r3, #28
 8004e16:	d501      	bpl.n	8004e1c <_vfiprintf_r+0x34>
 8004e18:	692b      	ldr	r3, [r5, #16]
 8004e1a:	b99b      	cbnz	r3, 8004e44 <_vfiprintf_r+0x5c>
 8004e1c:	4629      	mov	r1, r5
 8004e1e:	4630      	mov	r0, r6
 8004e20:	f000 fac4 	bl	80053ac <__swsetup_r>
 8004e24:	b170      	cbz	r0, 8004e44 <_vfiprintf_r+0x5c>
 8004e26:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e28:	07dc      	lsls	r4, r3, #31
 8004e2a:	d504      	bpl.n	8004e36 <_vfiprintf_r+0x4e>
 8004e2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004e30:	b01d      	add	sp, #116	@ 0x74
 8004e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e36:	89ab      	ldrh	r3, [r5, #12]
 8004e38:	0598      	lsls	r0, r3, #22
 8004e3a:	d4f7      	bmi.n	8004e2c <_vfiprintf_r+0x44>
 8004e3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e3e:	f7ff fd57 	bl	80048f0 <__retarget_lock_release_recursive>
 8004e42:	e7f3      	b.n	8004e2c <_vfiprintf_r+0x44>
 8004e44:	2300      	movs	r3, #0
 8004e46:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e48:	2320      	movs	r3, #32
 8004e4a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004e4e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004e52:	2330      	movs	r3, #48	@ 0x30
 8004e54:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005004 <_vfiprintf_r+0x21c>
 8004e58:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004e5c:	f04f 0901 	mov.w	r9, #1
 8004e60:	4623      	mov	r3, r4
 8004e62:	469a      	mov	sl, r3
 8004e64:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e68:	b10a      	cbz	r2, 8004e6e <_vfiprintf_r+0x86>
 8004e6a:	2a25      	cmp	r2, #37	@ 0x25
 8004e6c:	d1f9      	bne.n	8004e62 <_vfiprintf_r+0x7a>
 8004e6e:	ebba 0b04 	subs.w	fp, sl, r4
 8004e72:	d00b      	beq.n	8004e8c <_vfiprintf_r+0xa4>
 8004e74:	465b      	mov	r3, fp
 8004e76:	4622      	mov	r2, r4
 8004e78:	4629      	mov	r1, r5
 8004e7a:	4630      	mov	r0, r6
 8004e7c:	f7ff ffa1 	bl	8004dc2 <__sfputs_r>
 8004e80:	3001      	adds	r0, #1
 8004e82:	f000 80a7 	beq.w	8004fd4 <_vfiprintf_r+0x1ec>
 8004e86:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e88:	445a      	add	r2, fp
 8004e8a:	9209      	str	r2, [sp, #36]	@ 0x24
 8004e8c:	f89a 3000 	ldrb.w	r3, [sl]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	f000 809f 	beq.w	8004fd4 <_vfiprintf_r+0x1ec>
 8004e96:	2300      	movs	r3, #0
 8004e98:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004e9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004ea0:	f10a 0a01 	add.w	sl, sl, #1
 8004ea4:	9304      	str	r3, [sp, #16]
 8004ea6:	9307      	str	r3, [sp, #28]
 8004ea8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004eac:	931a      	str	r3, [sp, #104]	@ 0x68
 8004eae:	4654      	mov	r4, sl
 8004eb0:	2205      	movs	r2, #5
 8004eb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004eb6:	4853      	ldr	r0, [pc, #332]	@ (8005004 <_vfiprintf_r+0x21c>)
 8004eb8:	f7fb f99a 	bl	80001f0 <memchr>
 8004ebc:	9a04      	ldr	r2, [sp, #16]
 8004ebe:	b9d8      	cbnz	r0, 8004ef8 <_vfiprintf_r+0x110>
 8004ec0:	06d1      	lsls	r1, r2, #27
 8004ec2:	bf44      	itt	mi
 8004ec4:	2320      	movmi	r3, #32
 8004ec6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004eca:	0713      	lsls	r3, r2, #28
 8004ecc:	bf44      	itt	mi
 8004ece:	232b      	movmi	r3, #43	@ 0x2b
 8004ed0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004ed4:	f89a 3000 	ldrb.w	r3, [sl]
 8004ed8:	2b2a      	cmp	r3, #42	@ 0x2a
 8004eda:	d015      	beq.n	8004f08 <_vfiprintf_r+0x120>
 8004edc:	9a07      	ldr	r2, [sp, #28]
 8004ede:	4654      	mov	r4, sl
 8004ee0:	2000      	movs	r0, #0
 8004ee2:	f04f 0c0a 	mov.w	ip, #10
 8004ee6:	4621      	mov	r1, r4
 8004ee8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004eec:	3b30      	subs	r3, #48	@ 0x30
 8004eee:	2b09      	cmp	r3, #9
 8004ef0:	d94b      	bls.n	8004f8a <_vfiprintf_r+0x1a2>
 8004ef2:	b1b0      	cbz	r0, 8004f22 <_vfiprintf_r+0x13a>
 8004ef4:	9207      	str	r2, [sp, #28]
 8004ef6:	e014      	b.n	8004f22 <_vfiprintf_r+0x13a>
 8004ef8:	eba0 0308 	sub.w	r3, r0, r8
 8004efc:	fa09 f303 	lsl.w	r3, r9, r3
 8004f00:	4313      	orrs	r3, r2
 8004f02:	9304      	str	r3, [sp, #16]
 8004f04:	46a2      	mov	sl, r4
 8004f06:	e7d2      	b.n	8004eae <_vfiprintf_r+0xc6>
 8004f08:	9b03      	ldr	r3, [sp, #12]
 8004f0a:	1d19      	adds	r1, r3, #4
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	9103      	str	r1, [sp, #12]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	bfbb      	ittet	lt
 8004f14:	425b      	neglt	r3, r3
 8004f16:	f042 0202 	orrlt.w	r2, r2, #2
 8004f1a:	9307      	strge	r3, [sp, #28]
 8004f1c:	9307      	strlt	r3, [sp, #28]
 8004f1e:	bfb8      	it	lt
 8004f20:	9204      	strlt	r2, [sp, #16]
 8004f22:	7823      	ldrb	r3, [r4, #0]
 8004f24:	2b2e      	cmp	r3, #46	@ 0x2e
 8004f26:	d10a      	bne.n	8004f3e <_vfiprintf_r+0x156>
 8004f28:	7863      	ldrb	r3, [r4, #1]
 8004f2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f2c:	d132      	bne.n	8004f94 <_vfiprintf_r+0x1ac>
 8004f2e:	9b03      	ldr	r3, [sp, #12]
 8004f30:	1d1a      	adds	r2, r3, #4
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	9203      	str	r2, [sp, #12]
 8004f36:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004f3a:	3402      	adds	r4, #2
 8004f3c:	9305      	str	r3, [sp, #20]
 8004f3e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005014 <_vfiprintf_r+0x22c>
 8004f42:	7821      	ldrb	r1, [r4, #0]
 8004f44:	2203      	movs	r2, #3
 8004f46:	4650      	mov	r0, sl
 8004f48:	f7fb f952 	bl	80001f0 <memchr>
 8004f4c:	b138      	cbz	r0, 8004f5e <_vfiprintf_r+0x176>
 8004f4e:	9b04      	ldr	r3, [sp, #16]
 8004f50:	eba0 000a 	sub.w	r0, r0, sl
 8004f54:	2240      	movs	r2, #64	@ 0x40
 8004f56:	4082      	lsls	r2, r0
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	3401      	adds	r4, #1
 8004f5c:	9304      	str	r3, [sp, #16]
 8004f5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f62:	4829      	ldr	r0, [pc, #164]	@ (8005008 <_vfiprintf_r+0x220>)
 8004f64:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004f68:	2206      	movs	r2, #6
 8004f6a:	f7fb f941 	bl	80001f0 <memchr>
 8004f6e:	2800      	cmp	r0, #0
 8004f70:	d03f      	beq.n	8004ff2 <_vfiprintf_r+0x20a>
 8004f72:	4b26      	ldr	r3, [pc, #152]	@ (800500c <_vfiprintf_r+0x224>)
 8004f74:	bb1b      	cbnz	r3, 8004fbe <_vfiprintf_r+0x1d6>
 8004f76:	9b03      	ldr	r3, [sp, #12]
 8004f78:	3307      	adds	r3, #7
 8004f7a:	f023 0307 	bic.w	r3, r3, #7
 8004f7e:	3308      	adds	r3, #8
 8004f80:	9303      	str	r3, [sp, #12]
 8004f82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f84:	443b      	add	r3, r7
 8004f86:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f88:	e76a      	b.n	8004e60 <_vfiprintf_r+0x78>
 8004f8a:	fb0c 3202 	mla	r2, ip, r2, r3
 8004f8e:	460c      	mov	r4, r1
 8004f90:	2001      	movs	r0, #1
 8004f92:	e7a8      	b.n	8004ee6 <_vfiprintf_r+0xfe>
 8004f94:	2300      	movs	r3, #0
 8004f96:	3401      	adds	r4, #1
 8004f98:	9305      	str	r3, [sp, #20]
 8004f9a:	4619      	mov	r1, r3
 8004f9c:	f04f 0c0a 	mov.w	ip, #10
 8004fa0:	4620      	mov	r0, r4
 8004fa2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004fa6:	3a30      	subs	r2, #48	@ 0x30
 8004fa8:	2a09      	cmp	r2, #9
 8004faa:	d903      	bls.n	8004fb4 <_vfiprintf_r+0x1cc>
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d0c6      	beq.n	8004f3e <_vfiprintf_r+0x156>
 8004fb0:	9105      	str	r1, [sp, #20]
 8004fb2:	e7c4      	b.n	8004f3e <_vfiprintf_r+0x156>
 8004fb4:	fb0c 2101 	mla	r1, ip, r1, r2
 8004fb8:	4604      	mov	r4, r0
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e7f0      	b.n	8004fa0 <_vfiprintf_r+0x1b8>
 8004fbe:	ab03      	add	r3, sp, #12
 8004fc0:	9300      	str	r3, [sp, #0]
 8004fc2:	462a      	mov	r2, r5
 8004fc4:	4b12      	ldr	r3, [pc, #72]	@ (8005010 <_vfiprintf_r+0x228>)
 8004fc6:	a904      	add	r1, sp, #16
 8004fc8:	4630      	mov	r0, r6
 8004fca:	f3af 8000 	nop.w
 8004fce:	4607      	mov	r7, r0
 8004fd0:	1c78      	adds	r0, r7, #1
 8004fd2:	d1d6      	bne.n	8004f82 <_vfiprintf_r+0x19a>
 8004fd4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004fd6:	07d9      	lsls	r1, r3, #31
 8004fd8:	d405      	bmi.n	8004fe6 <_vfiprintf_r+0x1fe>
 8004fda:	89ab      	ldrh	r3, [r5, #12]
 8004fdc:	059a      	lsls	r2, r3, #22
 8004fde:	d402      	bmi.n	8004fe6 <_vfiprintf_r+0x1fe>
 8004fe0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004fe2:	f7ff fc85 	bl	80048f0 <__retarget_lock_release_recursive>
 8004fe6:	89ab      	ldrh	r3, [r5, #12]
 8004fe8:	065b      	lsls	r3, r3, #25
 8004fea:	f53f af1f 	bmi.w	8004e2c <_vfiprintf_r+0x44>
 8004fee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004ff0:	e71e      	b.n	8004e30 <_vfiprintf_r+0x48>
 8004ff2:	ab03      	add	r3, sp, #12
 8004ff4:	9300      	str	r3, [sp, #0]
 8004ff6:	462a      	mov	r2, r5
 8004ff8:	4b05      	ldr	r3, [pc, #20]	@ (8005010 <_vfiprintf_r+0x228>)
 8004ffa:	a904      	add	r1, sp, #16
 8004ffc:	4630      	mov	r0, r6
 8004ffe:	f000 f879 	bl	80050f4 <_printf_i>
 8005002:	e7e4      	b.n	8004fce <_vfiprintf_r+0x1e6>
 8005004:	08006484 	.word	0x08006484
 8005008:	0800648e 	.word	0x0800648e
 800500c:	00000000 	.word	0x00000000
 8005010:	08004dc3 	.word	0x08004dc3
 8005014:	0800648a 	.word	0x0800648a

08005018 <_printf_common>:
 8005018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800501c:	4616      	mov	r6, r2
 800501e:	4698      	mov	r8, r3
 8005020:	688a      	ldr	r2, [r1, #8]
 8005022:	690b      	ldr	r3, [r1, #16]
 8005024:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005028:	4293      	cmp	r3, r2
 800502a:	bfb8      	it	lt
 800502c:	4613      	movlt	r3, r2
 800502e:	6033      	str	r3, [r6, #0]
 8005030:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005034:	4607      	mov	r7, r0
 8005036:	460c      	mov	r4, r1
 8005038:	b10a      	cbz	r2, 800503e <_printf_common+0x26>
 800503a:	3301      	adds	r3, #1
 800503c:	6033      	str	r3, [r6, #0]
 800503e:	6823      	ldr	r3, [r4, #0]
 8005040:	0699      	lsls	r1, r3, #26
 8005042:	bf42      	ittt	mi
 8005044:	6833      	ldrmi	r3, [r6, #0]
 8005046:	3302      	addmi	r3, #2
 8005048:	6033      	strmi	r3, [r6, #0]
 800504a:	6825      	ldr	r5, [r4, #0]
 800504c:	f015 0506 	ands.w	r5, r5, #6
 8005050:	d106      	bne.n	8005060 <_printf_common+0x48>
 8005052:	f104 0a19 	add.w	sl, r4, #25
 8005056:	68e3      	ldr	r3, [r4, #12]
 8005058:	6832      	ldr	r2, [r6, #0]
 800505a:	1a9b      	subs	r3, r3, r2
 800505c:	42ab      	cmp	r3, r5
 800505e:	dc26      	bgt.n	80050ae <_printf_common+0x96>
 8005060:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005064:	6822      	ldr	r2, [r4, #0]
 8005066:	3b00      	subs	r3, #0
 8005068:	bf18      	it	ne
 800506a:	2301      	movne	r3, #1
 800506c:	0692      	lsls	r2, r2, #26
 800506e:	d42b      	bmi.n	80050c8 <_printf_common+0xb0>
 8005070:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005074:	4641      	mov	r1, r8
 8005076:	4638      	mov	r0, r7
 8005078:	47c8      	blx	r9
 800507a:	3001      	adds	r0, #1
 800507c:	d01e      	beq.n	80050bc <_printf_common+0xa4>
 800507e:	6823      	ldr	r3, [r4, #0]
 8005080:	6922      	ldr	r2, [r4, #16]
 8005082:	f003 0306 	and.w	r3, r3, #6
 8005086:	2b04      	cmp	r3, #4
 8005088:	bf02      	ittt	eq
 800508a:	68e5      	ldreq	r5, [r4, #12]
 800508c:	6833      	ldreq	r3, [r6, #0]
 800508e:	1aed      	subeq	r5, r5, r3
 8005090:	68a3      	ldr	r3, [r4, #8]
 8005092:	bf0c      	ite	eq
 8005094:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005098:	2500      	movne	r5, #0
 800509a:	4293      	cmp	r3, r2
 800509c:	bfc4      	itt	gt
 800509e:	1a9b      	subgt	r3, r3, r2
 80050a0:	18ed      	addgt	r5, r5, r3
 80050a2:	2600      	movs	r6, #0
 80050a4:	341a      	adds	r4, #26
 80050a6:	42b5      	cmp	r5, r6
 80050a8:	d11a      	bne.n	80050e0 <_printf_common+0xc8>
 80050aa:	2000      	movs	r0, #0
 80050ac:	e008      	b.n	80050c0 <_printf_common+0xa8>
 80050ae:	2301      	movs	r3, #1
 80050b0:	4652      	mov	r2, sl
 80050b2:	4641      	mov	r1, r8
 80050b4:	4638      	mov	r0, r7
 80050b6:	47c8      	blx	r9
 80050b8:	3001      	adds	r0, #1
 80050ba:	d103      	bne.n	80050c4 <_printf_common+0xac>
 80050bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80050c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050c4:	3501      	adds	r5, #1
 80050c6:	e7c6      	b.n	8005056 <_printf_common+0x3e>
 80050c8:	18e1      	adds	r1, r4, r3
 80050ca:	1c5a      	adds	r2, r3, #1
 80050cc:	2030      	movs	r0, #48	@ 0x30
 80050ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80050d2:	4422      	add	r2, r4
 80050d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80050d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80050dc:	3302      	adds	r3, #2
 80050de:	e7c7      	b.n	8005070 <_printf_common+0x58>
 80050e0:	2301      	movs	r3, #1
 80050e2:	4622      	mov	r2, r4
 80050e4:	4641      	mov	r1, r8
 80050e6:	4638      	mov	r0, r7
 80050e8:	47c8      	blx	r9
 80050ea:	3001      	adds	r0, #1
 80050ec:	d0e6      	beq.n	80050bc <_printf_common+0xa4>
 80050ee:	3601      	adds	r6, #1
 80050f0:	e7d9      	b.n	80050a6 <_printf_common+0x8e>
	...

080050f4 <_printf_i>:
 80050f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80050f8:	7e0f      	ldrb	r7, [r1, #24]
 80050fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80050fc:	2f78      	cmp	r7, #120	@ 0x78
 80050fe:	4691      	mov	r9, r2
 8005100:	4680      	mov	r8, r0
 8005102:	460c      	mov	r4, r1
 8005104:	469a      	mov	sl, r3
 8005106:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800510a:	d807      	bhi.n	800511c <_printf_i+0x28>
 800510c:	2f62      	cmp	r7, #98	@ 0x62
 800510e:	d80a      	bhi.n	8005126 <_printf_i+0x32>
 8005110:	2f00      	cmp	r7, #0
 8005112:	f000 80d1 	beq.w	80052b8 <_printf_i+0x1c4>
 8005116:	2f58      	cmp	r7, #88	@ 0x58
 8005118:	f000 80b8 	beq.w	800528c <_printf_i+0x198>
 800511c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005120:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005124:	e03a      	b.n	800519c <_printf_i+0xa8>
 8005126:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800512a:	2b15      	cmp	r3, #21
 800512c:	d8f6      	bhi.n	800511c <_printf_i+0x28>
 800512e:	a101      	add	r1, pc, #4	@ (adr r1, 8005134 <_printf_i+0x40>)
 8005130:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005134:	0800518d 	.word	0x0800518d
 8005138:	080051a1 	.word	0x080051a1
 800513c:	0800511d 	.word	0x0800511d
 8005140:	0800511d 	.word	0x0800511d
 8005144:	0800511d 	.word	0x0800511d
 8005148:	0800511d 	.word	0x0800511d
 800514c:	080051a1 	.word	0x080051a1
 8005150:	0800511d 	.word	0x0800511d
 8005154:	0800511d 	.word	0x0800511d
 8005158:	0800511d 	.word	0x0800511d
 800515c:	0800511d 	.word	0x0800511d
 8005160:	0800529f 	.word	0x0800529f
 8005164:	080051cb 	.word	0x080051cb
 8005168:	08005259 	.word	0x08005259
 800516c:	0800511d 	.word	0x0800511d
 8005170:	0800511d 	.word	0x0800511d
 8005174:	080052c1 	.word	0x080052c1
 8005178:	0800511d 	.word	0x0800511d
 800517c:	080051cb 	.word	0x080051cb
 8005180:	0800511d 	.word	0x0800511d
 8005184:	0800511d 	.word	0x0800511d
 8005188:	08005261 	.word	0x08005261
 800518c:	6833      	ldr	r3, [r6, #0]
 800518e:	1d1a      	adds	r2, r3, #4
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	6032      	str	r2, [r6, #0]
 8005194:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005198:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800519c:	2301      	movs	r3, #1
 800519e:	e09c      	b.n	80052da <_printf_i+0x1e6>
 80051a0:	6833      	ldr	r3, [r6, #0]
 80051a2:	6820      	ldr	r0, [r4, #0]
 80051a4:	1d19      	adds	r1, r3, #4
 80051a6:	6031      	str	r1, [r6, #0]
 80051a8:	0606      	lsls	r6, r0, #24
 80051aa:	d501      	bpl.n	80051b0 <_printf_i+0xbc>
 80051ac:	681d      	ldr	r5, [r3, #0]
 80051ae:	e003      	b.n	80051b8 <_printf_i+0xc4>
 80051b0:	0645      	lsls	r5, r0, #25
 80051b2:	d5fb      	bpl.n	80051ac <_printf_i+0xb8>
 80051b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80051b8:	2d00      	cmp	r5, #0
 80051ba:	da03      	bge.n	80051c4 <_printf_i+0xd0>
 80051bc:	232d      	movs	r3, #45	@ 0x2d
 80051be:	426d      	negs	r5, r5
 80051c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051c4:	4858      	ldr	r0, [pc, #352]	@ (8005328 <_printf_i+0x234>)
 80051c6:	230a      	movs	r3, #10
 80051c8:	e011      	b.n	80051ee <_printf_i+0xfa>
 80051ca:	6821      	ldr	r1, [r4, #0]
 80051cc:	6833      	ldr	r3, [r6, #0]
 80051ce:	0608      	lsls	r0, r1, #24
 80051d0:	f853 5b04 	ldr.w	r5, [r3], #4
 80051d4:	d402      	bmi.n	80051dc <_printf_i+0xe8>
 80051d6:	0649      	lsls	r1, r1, #25
 80051d8:	bf48      	it	mi
 80051da:	b2ad      	uxthmi	r5, r5
 80051dc:	2f6f      	cmp	r7, #111	@ 0x6f
 80051de:	4852      	ldr	r0, [pc, #328]	@ (8005328 <_printf_i+0x234>)
 80051e0:	6033      	str	r3, [r6, #0]
 80051e2:	bf14      	ite	ne
 80051e4:	230a      	movne	r3, #10
 80051e6:	2308      	moveq	r3, #8
 80051e8:	2100      	movs	r1, #0
 80051ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80051ee:	6866      	ldr	r6, [r4, #4]
 80051f0:	60a6      	str	r6, [r4, #8]
 80051f2:	2e00      	cmp	r6, #0
 80051f4:	db05      	blt.n	8005202 <_printf_i+0x10e>
 80051f6:	6821      	ldr	r1, [r4, #0]
 80051f8:	432e      	orrs	r6, r5
 80051fa:	f021 0104 	bic.w	r1, r1, #4
 80051fe:	6021      	str	r1, [r4, #0]
 8005200:	d04b      	beq.n	800529a <_printf_i+0x1a6>
 8005202:	4616      	mov	r6, r2
 8005204:	fbb5 f1f3 	udiv	r1, r5, r3
 8005208:	fb03 5711 	mls	r7, r3, r1, r5
 800520c:	5dc7      	ldrb	r7, [r0, r7]
 800520e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005212:	462f      	mov	r7, r5
 8005214:	42bb      	cmp	r3, r7
 8005216:	460d      	mov	r5, r1
 8005218:	d9f4      	bls.n	8005204 <_printf_i+0x110>
 800521a:	2b08      	cmp	r3, #8
 800521c:	d10b      	bne.n	8005236 <_printf_i+0x142>
 800521e:	6823      	ldr	r3, [r4, #0]
 8005220:	07df      	lsls	r7, r3, #31
 8005222:	d508      	bpl.n	8005236 <_printf_i+0x142>
 8005224:	6923      	ldr	r3, [r4, #16]
 8005226:	6861      	ldr	r1, [r4, #4]
 8005228:	4299      	cmp	r1, r3
 800522a:	bfde      	ittt	le
 800522c:	2330      	movle	r3, #48	@ 0x30
 800522e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005232:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005236:	1b92      	subs	r2, r2, r6
 8005238:	6122      	str	r2, [r4, #16]
 800523a:	f8cd a000 	str.w	sl, [sp]
 800523e:	464b      	mov	r3, r9
 8005240:	aa03      	add	r2, sp, #12
 8005242:	4621      	mov	r1, r4
 8005244:	4640      	mov	r0, r8
 8005246:	f7ff fee7 	bl	8005018 <_printf_common>
 800524a:	3001      	adds	r0, #1
 800524c:	d14a      	bne.n	80052e4 <_printf_i+0x1f0>
 800524e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005252:	b004      	add	sp, #16
 8005254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005258:	6823      	ldr	r3, [r4, #0]
 800525a:	f043 0320 	orr.w	r3, r3, #32
 800525e:	6023      	str	r3, [r4, #0]
 8005260:	4832      	ldr	r0, [pc, #200]	@ (800532c <_printf_i+0x238>)
 8005262:	2778      	movs	r7, #120	@ 0x78
 8005264:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005268:	6823      	ldr	r3, [r4, #0]
 800526a:	6831      	ldr	r1, [r6, #0]
 800526c:	061f      	lsls	r7, r3, #24
 800526e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005272:	d402      	bmi.n	800527a <_printf_i+0x186>
 8005274:	065f      	lsls	r7, r3, #25
 8005276:	bf48      	it	mi
 8005278:	b2ad      	uxthmi	r5, r5
 800527a:	6031      	str	r1, [r6, #0]
 800527c:	07d9      	lsls	r1, r3, #31
 800527e:	bf44      	itt	mi
 8005280:	f043 0320 	orrmi.w	r3, r3, #32
 8005284:	6023      	strmi	r3, [r4, #0]
 8005286:	b11d      	cbz	r5, 8005290 <_printf_i+0x19c>
 8005288:	2310      	movs	r3, #16
 800528a:	e7ad      	b.n	80051e8 <_printf_i+0xf4>
 800528c:	4826      	ldr	r0, [pc, #152]	@ (8005328 <_printf_i+0x234>)
 800528e:	e7e9      	b.n	8005264 <_printf_i+0x170>
 8005290:	6823      	ldr	r3, [r4, #0]
 8005292:	f023 0320 	bic.w	r3, r3, #32
 8005296:	6023      	str	r3, [r4, #0]
 8005298:	e7f6      	b.n	8005288 <_printf_i+0x194>
 800529a:	4616      	mov	r6, r2
 800529c:	e7bd      	b.n	800521a <_printf_i+0x126>
 800529e:	6833      	ldr	r3, [r6, #0]
 80052a0:	6825      	ldr	r5, [r4, #0]
 80052a2:	6961      	ldr	r1, [r4, #20]
 80052a4:	1d18      	adds	r0, r3, #4
 80052a6:	6030      	str	r0, [r6, #0]
 80052a8:	062e      	lsls	r6, r5, #24
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	d501      	bpl.n	80052b2 <_printf_i+0x1be>
 80052ae:	6019      	str	r1, [r3, #0]
 80052b0:	e002      	b.n	80052b8 <_printf_i+0x1c4>
 80052b2:	0668      	lsls	r0, r5, #25
 80052b4:	d5fb      	bpl.n	80052ae <_printf_i+0x1ba>
 80052b6:	8019      	strh	r1, [r3, #0]
 80052b8:	2300      	movs	r3, #0
 80052ba:	6123      	str	r3, [r4, #16]
 80052bc:	4616      	mov	r6, r2
 80052be:	e7bc      	b.n	800523a <_printf_i+0x146>
 80052c0:	6833      	ldr	r3, [r6, #0]
 80052c2:	1d1a      	adds	r2, r3, #4
 80052c4:	6032      	str	r2, [r6, #0]
 80052c6:	681e      	ldr	r6, [r3, #0]
 80052c8:	6862      	ldr	r2, [r4, #4]
 80052ca:	2100      	movs	r1, #0
 80052cc:	4630      	mov	r0, r6
 80052ce:	f7fa ff8f 	bl	80001f0 <memchr>
 80052d2:	b108      	cbz	r0, 80052d8 <_printf_i+0x1e4>
 80052d4:	1b80      	subs	r0, r0, r6
 80052d6:	6060      	str	r0, [r4, #4]
 80052d8:	6863      	ldr	r3, [r4, #4]
 80052da:	6123      	str	r3, [r4, #16]
 80052dc:	2300      	movs	r3, #0
 80052de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052e2:	e7aa      	b.n	800523a <_printf_i+0x146>
 80052e4:	6923      	ldr	r3, [r4, #16]
 80052e6:	4632      	mov	r2, r6
 80052e8:	4649      	mov	r1, r9
 80052ea:	4640      	mov	r0, r8
 80052ec:	47d0      	blx	sl
 80052ee:	3001      	adds	r0, #1
 80052f0:	d0ad      	beq.n	800524e <_printf_i+0x15a>
 80052f2:	6823      	ldr	r3, [r4, #0]
 80052f4:	079b      	lsls	r3, r3, #30
 80052f6:	d413      	bmi.n	8005320 <_printf_i+0x22c>
 80052f8:	68e0      	ldr	r0, [r4, #12]
 80052fa:	9b03      	ldr	r3, [sp, #12]
 80052fc:	4298      	cmp	r0, r3
 80052fe:	bfb8      	it	lt
 8005300:	4618      	movlt	r0, r3
 8005302:	e7a6      	b.n	8005252 <_printf_i+0x15e>
 8005304:	2301      	movs	r3, #1
 8005306:	4632      	mov	r2, r6
 8005308:	4649      	mov	r1, r9
 800530a:	4640      	mov	r0, r8
 800530c:	47d0      	blx	sl
 800530e:	3001      	adds	r0, #1
 8005310:	d09d      	beq.n	800524e <_printf_i+0x15a>
 8005312:	3501      	adds	r5, #1
 8005314:	68e3      	ldr	r3, [r4, #12]
 8005316:	9903      	ldr	r1, [sp, #12]
 8005318:	1a5b      	subs	r3, r3, r1
 800531a:	42ab      	cmp	r3, r5
 800531c:	dcf2      	bgt.n	8005304 <_printf_i+0x210>
 800531e:	e7eb      	b.n	80052f8 <_printf_i+0x204>
 8005320:	2500      	movs	r5, #0
 8005322:	f104 0619 	add.w	r6, r4, #25
 8005326:	e7f5      	b.n	8005314 <_printf_i+0x220>
 8005328:	08006495 	.word	0x08006495
 800532c:	080064a6 	.word	0x080064a6

08005330 <__swbuf_r>:
 8005330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005332:	460e      	mov	r6, r1
 8005334:	4614      	mov	r4, r2
 8005336:	4605      	mov	r5, r0
 8005338:	b118      	cbz	r0, 8005342 <__swbuf_r+0x12>
 800533a:	6a03      	ldr	r3, [r0, #32]
 800533c:	b90b      	cbnz	r3, 8005342 <__swbuf_r+0x12>
 800533e:	f7ff f9b7 	bl	80046b0 <__sinit>
 8005342:	69a3      	ldr	r3, [r4, #24]
 8005344:	60a3      	str	r3, [r4, #8]
 8005346:	89a3      	ldrh	r3, [r4, #12]
 8005348:	071a      	lsls	r2, r3, #28
 800534a:	d501      	bpl.n	8005350 <__swbuf_r+0x20>
 800534c:	6923      	ldr	r3, [r4, #16]
 800534e:	b943      	cbnz	r3, 8005362 <__swbuf_r+0x32>
 8005350:	4621      	mov	r1, r4
 8005352:	4628      	mov	r0, r5
 8005354:	f000 f82a 	bl	80053ac <__swsetup_r>
 8005358:	b118      	cbz	r0, 8005362 <__swbuf_r+0x32>
 800535a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800535e:	4638      	mov	r0, r7
 8005360:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005362:	6823      	ldr	r3, [r4, #0]
 8005364:	6922      	ldr	r2, [r4, #16]
 8005366:	1a98      	subs	r0, r3, r2
 8005368:	6963      	ldr	r3, [r4, #20]
 800536a:	b2f6      	uxtb	r6, r6
 800536c:	4283      	cmp	r3, r0
 800536e:	4637      	mov	r7, r6
 8005370:	dc05      	bgt.n	800537e <__swbuf_r+0x4e>
 8005372:	4621      	mov	r1, r4
 8005374:	4628      	mov	r0, r5
 8005376:	f7ff f8d3 	bl	8004520 <_fflush_r>
 800537a:	2800      	cmp	r0, #0
 800537c:	d1ed      	bne.n	800535a <__swbuf_r+0x2a>
 800537e:	68a3      	ldr	r3, [r4, #8]
 8005380:	3b01      	subs	r3, #1
 8005382:	60a3      	str	r3, [r4, #8]
 8005384:	6823      	ldr	r3, [r4, #0]
 8005386:	1c5a      	adds	r2, r3, #1
 8005388:	6022      	str	r2, [r4, #0]
 800538a:	701e      	strb	r6, [r3, #0]
 800538c:	6962      	ldr	r2, [r4, #20]
 800538e:	1c43      	adds	r3, r0, #1
 8005390:	429a      	cmp	r2, r3
 8005392:	d004      	beq.n	800539e <__swbuf_r+0x6e>
 8005394:	89a3      	ldrh	r3, [r4, #12]
 8005396:	07db      	lsls	r3, r3, #31
 8005398:	d5e1      	bpl.n	800535e <__swbuf_r+0x2e>
 800539a:	2e0a      	cmp	r6, #10
 800539c:	d1df      	bne.n	800535e <__swbuf_r+0x2e>
 800539e:	4621      	mov	r1, r4
 80053a0:	4628      	mov	r0, r5
 80053a2:	f7ff f8bd 	bl	8004520 <_fflush_r>
 80053a6:	2800      	cmp	r0, #0
 80053a8:	d0d9      	beq.n	800535e <__swbuf_r+0x2e>
 80053aa:	e7d6      	b.n	800535a <__swbuf_r+0x2a>

080053ac <__swsetup_r>:
 80053ac:	b538      	push	{r3, r4, r5, lr}
 80053ae:	4b29      	ldr	r3, [pc, #164]	@ (8005454 <__swsetup_r+0xa8>)
 80053b0:	4605      	mov	r5, r0
 80053b2:	6818      	ldr	r0, [r3, #0]
 80053b4:	460c      	mov	r4, r1
 80053b6:	b118      	cbz	r0, 80053c0 <__swsetup_r+0x14>
 80053b8:	6a03      	ldr	r3, [r0, #32]
 80053ba:	b90b      	cbnz	r3, 80053c0 <__swsetup_r+0x14>
 80053bc:	f7ff f978 	bl	80046b0 <__sinit>
 80053c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053c4:	0719      	lsls	r1, r3, #28
 80053c6:	d422      	bmi.n	800540e <__swsetup_r+0x62>
 80053c8:	06da      	lsls	r2, r3, #27
 80053ca:	d407      	bmi.n	80053dc <__swsetup_r+0x30>
 80053cc:	2209      	movs	r2, #9
 80053ce:	602a      	str	r2, [r5, #0]
 80053d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80053d4:	81a3      	strh	r3, [r4, #12]
 80053d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80053da:	e033      	b.n	8005444 <__swsetup_r+0x98>
 80053dc:	0758      	lsls	r0, r3, #29
 80053de:	d512      	bpl.n	8005406 <__swsetup_r+0x5a>
 80053e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80053e2:	b141      	cbz	r1, 80053f6 <__swsetup_r+0x4a>
 80053e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80053e8:	4299      	cmp	r1, r3
 80053ea:	d002      	beq.n	80053f2 <__swsetup_r+0x46>
 80053ec:	4628      	mov	r0, r5
 80053ee:	f7ff fa81 	bl	80048f4 <_free_r>
 80053f2:	2300      	movs	r3, #0
 80053f4:	6363      	str	r3, [r4, #52]	@ 0x34
 80053f6:	89a3      	ldrh	r3, [r4, #12]
 80053f8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80053fc:	81a3      	strh	r3, [r4, #12]
 80053fe:	2300      	movs	r3, #0
 8005400:	6063      	str	r3, [r4, #4]
 8005402:	6923      	ldr	r3, [r4, #16]
 8005404:	6023      	str	r3, [r4, #0]
 8005406:	89a3      	ldrh	r3, [r4, #12]
 8005408:	f043 0308 	orr.w	r3, r3, #8
 800540c:	81a3      	strh	r3, [r4, #12]
 800540e:	6923      	ldr	r3, [r4, #16]
 8005410:	b94b      	cbnz	r3, 8005426 <__swsetup_r+0x7a>
 8005412:	89a3      	ldrh	r3, [r4, #12]
 8005414:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005418:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800541c:	d003      	beq.n	8005426 <__swsetup_r+0x7a>
 800541e:	4621      	mov	r1, r4
 8005420:	4628      	mov	r0, r5
 8005422:	f000 f8a5 	bl	8005570 <__smakebuf_r>
 8005426:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800542a:	f013 0201 	ands.w	r2, r3, #1
 800542e:	d00a      	beq.n	8005446 <__swsetup_r+0x9a>
 8005430:	2200      	movs	r2, #0
 8005432:	60a2      	str	r2, [r4, #8]
 8005434:	6962      	ldr	r2, [r4, #20]
 8005436:	4252      	negs	r2, r2
 8005438:	61a2      	str	r2, [r4, #24]
 800543a:	6922      	ldr	r2, [r4, #16]
 800543c:	b942      	cbnz	r2, 8005450 <__swsetup_r+0xa4>
 800543e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005442:	d1c5      	bne.n	80053d0 <__swsetup_r+0x24>
 8005444:	bd38      	pop	{r3, r4, r5, pc}
 8005446:	0799      	lsls	r1, r3, #30
 8005448:	bf58      	it	pl
 800544a:	6962      	ldrpl	r2, [r4, #20]
 800544c:	60a2      	str	r2, [r4, #8]
 800544e:	e7f4      	b.n	800543a <__swsetup_r+0x8e>
 8005450:	2000      	movs	r0, #0
 8005452:	e7f7      	b.n	8005444 <__swsetup_r+0x98>
 8005454:	20000024 	.word	0x20000024

08005458 <memmove>:
 8005458:	4288      	cmp	r0, r1
 800545a:	b510      	push	{r4, lr}
 800545c:	eb01 0402 	add.w	r4, r1, r2
 8005460:	d902      	bls.n	8005468 <memmove+0x10>
 8005462:	4284      	cmp	r4, r0
 8005464:	4623      	mov	r3, r4
 8005466:	d807      	bhi.n	8005478 <memmove+0x20>
 8005468:	1e43      	subs	r3, r0, #1
 800546a:	42a1      	cmp	r1, r4
 800546c:	d008      	beq.n	8005480 <memmove+0x28>
 800546e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005472:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005476:	e7f8      	b.n	800546a <memmove+0x12>
 8005478:	4402      	add	r2, r0
 800547a:	4601      	mov	r1, r0
 800547c:	428a      	cmp	r2, r1
 800547e:	d100      	bne.n	8005482 <memmove+0x2a>
 8005480:	bd10      	pop	{r4, pc}
 8005482:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005486:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800548a:	e7f7      	b.n	800547c <memmove+0x24>

0800548c <_sbrk_r>:
 800548c:	b538      	push	{r3, r4, r5, lr}
 800548e:	4d06      	ldr	r5, [pc, #24]	@ (80054a8 <_sbrk_r+0x1c>)
 8005490:	2300      	movs	r3, #0
 8005492:	4604      	mov	r4, r0
 8005494:	4608      	mov	r0, r1
 8005496:	602b      	str	r3, [r5, #0]
 8005498:	f7fb ffd2 	bl	8001440 <_sbrk>
 800549c:	1c43      	adds	r3, r0, #1
 800549e:	d102      	bne.n	80054a6 <_sbrk_r+0x1a>
 80054a0:	682b      	ldr	r3, [r5, #0]
 80054a2:	b103      	cbz	r3, 80054a6 <_sbrk_r+0x1a>
 80054a4:	6023      	str	r3, [r4, #0]
 80054a6:	bd38      	pop	{r3, r4, r5, pc}
 80054a8:	200002fc 	.word	0x200002fc

080054ac <memcpy>:
 80054ac:	440a      	add	r2, r1
 80054ae:	4291      	cmp	r1, r2
 80054b0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80054b4:	d100      	bne.n	80054b8 <memcpy+0xc>
 80054b6:	4770      	bx	lr
 80054b8:	b510      	push	{r4, lr}
 80054ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80054be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80054c2:	4291      	cmp	r1, r2
 80054c4:	d1f9      	bne.n	80054ba <memcpy+0xe>
 80054c6:	bd10      	pop	{r4, pc}

080054c8 <_realloc_r>:
 80054c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054cc:	4607      	mov	r7, r0
 80054ce:	4614      	mov	r4, r2
 80054d0:	460d      	mov	r5, r1
 80054d2:	b921      	cbnz	r1, 80054de <_realloc_r+0x16>
 80054d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80054d8:	4611      	mov	r1, r2
 80054da:	f7ff ba77 	b.w	80049cc <_malloc_r>
 80054de:	b92a      	cbnz	r2, 80054ec <_realloc_r+0x24>
 80054e0:	f7ff fa08 	bl	80048f4 <_free_r>
 80054e4:	4625      	mov	r5, r4
 80054e6:	4628      	mov	r0, r5
 80054e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054ec:	f000 f89e 	bl	800562c <_malloc_usable_size_r>
 80054f0:	4284      	cmp	r4, r0
 80054f2:	4606      	mov	r6, r0
 80054f4:	d802      	bhi.n	80054fc <_realloc_r+0x34>
 80054f6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80054fa:	d8f4      	bhi.n	80054e6 <_realloc_r+0x1e>
 80054fc:	4621      	mov	r1, r4
 80054fe:	4638      	mov	r0, r7
 8005500:	f7ff fa64 	bl	80049cc <_malloc_r>
 8005504:	4680      	mov	r8, r0
 8005506:	b908      	cbnz	r0, 800550c <_realloc_r+0x44>
 8005508:	4645      	mov	r5, r8
 800550a:	e7ec      	b.n	80054e6 <_realloc_r+0x1e>
 800550c:	42b4      	cmp	r4, r6
 800550e:	4622      	mov	r2, r4
 8005510:	4629      	mov	r1, r5
 8005512:	bf28      	it	cs
 8005514:	4632      	movcs	r2, r6
 8005516:	f7ff ffc9 	bl	80054ac <memcpy>
 800551a:	4629      	mov	r1, r5
 800551c:	4638      	mov	r0, r7
 800551e:	f7ff f9e9 	bl	80048f4 <_free_r>
 8005522:	e7f1      	b.n	8005508 <_realloc_r+0x40>

08005524 <__swhatbuf_r>:
 8005524:	b570      	push	{r4, r5, r6, lr}
 8005526:	460c      	mov	r4, r1
 8005528:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800552c:	2900      	cmp	r1, #0
 800552e:	b096      	sub	sp, #88	@ 0x58
 8005530:	4615      	mov	r5, r2
 8005532:	461e      	mov	r6, r3
 8005534:	da0d      	bge.n	8005552 <__swhatbuf_r+0x2e>
 8005536:	89a3      	ldrh	r3, [r4, #12]
 8005538:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800553c:	f04f 0100 	mov.w	r1, #0
 8005540:	bf14      	ite	ne
 8005542:	2340      	movne	r3, #64	@ 0x40
 8005544:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005548:	2000      	movs	r0, #0
 800554a:	6031      	str	r1, [r6, #0]
 800554c:	602b      	str	r3, [r5, #0]
 800554e:	b016      	add	sp, #88	@ 0x58
 8005550:	bd70      	pop	{r4, r5, r6, pc}
 8005552:	466a      	mov	r2, sp
 8005554:	f000 f848 	bl	80055e8 <_fstat_r>
 8005558:	2800      	cmp	r0, #0
 800555a:	dbec      	blt.n	8005536 <__swhatbuf_r+0x12>
 800555c:	9901      	ldr	r1, [sp, #4]
 800555e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005562:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005566:	4259      	negs	r1, r3
 8005568:	4159      	adcs	r1, r3
 800556a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800556e:	e7eb      	b.n	8005548 <__swhatbuf_r+0x24>

08005570 <__smakebuf_r>:
 8005570:	898b      	ldrh	r3, [r1, #12]
 8005572:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005574:	079d      	lsls	r5, r3, #30
 8005576:	4606      	mov	r6, r0
 8005578:	460c      	mov	r4, r1
 800557a:	d507      	bpl.n	800558c <__smakebuf_r+0x1c>
 800557c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005580:	6023      	str	r3, [r4, #0]
 8005582:	6123      	str	r3, [r4, #16]
 8005584:	2301      	movs	r3, #1
 8005586:	6163      	str	r3, [r4, #20]
 8005588:	b003      	add	sp, #12
 800558a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800558c:	ab01      	add	r3, sp, #4
 800558e:	466a      	mov	r2, sp
 8005590:	f7ff ffc8 	bl	8005524 <__swhatbuf_r>
 8005594:	9f00      	ldr	r7, [sp, #0]
 8005596:	4605      	mov	r5, r0
 8005598:	4639      	mov	r1, r7
 800559a:	4630      	mov	r0, r6
 800559c:	f7ff fa16 	bl	80049cc <_malloc_r>
 80055a0:	b948      	cbnz	r0, 80055b6 <__smakebuf_r+0x46>
 80055a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055a6:	059a      	lsls	r2, r3, #22
 80055a8:	d4ee      	bmi.n	8005588 <__smakebuf_r+0x18>
 80055aa:	f023 0303 	bic.w	r3, r3, #3
 80055ae:	f043 0302 	orr.w	r3, r3, #2
 80055b2:	81a3      	strh	r3, [r4, #12]
 80055b4:	e7e2      	b.n	800557c <__smakebuf_r+0xc>
 80055b6:	89a3      	ldrh	r3, [r4, #12]
 80055b8:	6020      	str	r0, [r4, #0]
 80055ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055be:	81a3      	strh	r3, [r4, #12]
 80055c0:	9b01      	ldr	r3, [sp, #4]
 80055c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80055c6:	b15b      	cbz	r3, 80055e0 <__smakebuf_r+0x70>
 80055c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80055cc:	4630      	mov	r0, r6
 80055ce:	f000 f81d 	bl	800560c <_isatty_r>
 80055d2:	b128      	cbz	r0, 80055e0 <__smakebuf_r+0x70>
 80055d4:	89a3      	ldrh	r3, [r4, #12]
 80055d6:	f023 0303 	bic.w	r3, r3, #3
 80055da:	f043 0301 	orr.w	r3, r3, #1
 80055de:	81a3      	strh	r3, [r4, #12]
 80055e0:	89a3      	ldrh	r3, [r4, #12]
 80055e2:	431d      	orrs	r5, r3
 80055e4:	81a5      	strh	r5, [r4, #12]
 80055e6:	e7cf      	b.n	8005588 <__smakebuf_r+0x18>

080055e8 <_fstat_r>:
 80055e8:	b538      	push	{r3, r4, r5, lr}
 80055ea:	4d07      	ldr	r5, [pc, #28]	@ (8005608 <_fstat_r+0x20>)
 80055ec:	2300      	movs	r3, #0
 80055ee:	4604      	mov	r4, r0
 80055f0:	4608      	mov	r0, r1
 80055f2:	4611      	mov	r1, r2
 80055f4:	602b      	str	r3, [r5, #0]
 80055f6:	f7fb fefa 	bl	80013ee <_fstat>
 80055fa:	1c43      	adds	r3, r0, #1
 80055fc:	d102      	bne.n	8005604 <_fstat_r+0x1c>
 80055fe:	682b      	ldr	r3, [r5, #0]
 8005600:	b103      	cbz	r3, 8005604 <_fstat_r+0x1c>
 8005602:	6023      	str	r3, [r4, #0]
 8005604:	bd38      	pop	{r3, r4, r5, pc}
 8005606:	bf00      	nop
 8005608:	200002fc 	.word	0x200002fc

0800560c <_isatty_r>:
 800560c:	b538      	push	{r3, r4, r5, lr}
 800560e:	4d06      	ldr	r5, [pc, #24]	@ (8005628 <_isatty_r+0x1c>)
 8005610:	2300      	movs	r3, #0
 8005612:	4604      	mov	r4, r0
 8005614:	4608      	mov	r0, r1
 8005616:	602b      	str	r3, [r5, #0]
 8005618:	f7fb fef9 	bl	800140e <_isatty>
 800561c:	1c43      	adds	r3, r0, #1
 800561e:	d102      	bne.n	8005626 <_isatty_r+0x1a>
 8005620:	682b      	ldr	r3, [r5, #0]
 8005622:	b103      	cbz	r3, 8005626 <_isatty_r+0x1a>
 8005624:	6023      	str	r3, [r4, #0]
 8005626:	bd38      	pop	{r3, r4, r5, pc}
 8005628:	200002fc 	.word	0x200002fc

0800562c <_malloc_usable_size_r>:
 800562c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005630:	1f18      	subs	r0, r3, #4
 8005632:	2b00      	cmp	r3, #0
 8005634:	bfbc      	itt	lt
 8005636:	580b      	ldrlt	r3, [r1, r0]
 8005638:	18c0      	addlt	r0, r0, r3
 800563a:	4770      	bx	lr

0800563c <_init>:
 800563c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800563e:	bf00      	nop
 8005640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005642:	bc08      	pop	{r3}
 8005644:	469e      	mov	lr, r3
 8005646:	4770      	bx	lr

08005648 <_fini>:
 8005648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800564a:	bf00      	nop
 800564c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800564e:	bc08      	pop	{r3}
 8005650:	469e      	mov	lr, r3
 8005652:	4770      	bx	lr
