Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 21 13:16:17 2025
| Host         : DESKTOP-7IUMTM5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.295        0.000                      0                 1096        0.154        0.000                      0                 1096        3.500        0.000                       0                   199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.295        0.000                      0                 1096        0.154        0.000                      0                 1096        3.500        0.000                       0                   199  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.200ns  (logic 2.956ns (41.058%)  route 4.244ns (58.942%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.349ns = ( 13.349 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.726     5.800    uut/clk_125mhz_IBUF_BUFG
    SLICE_X83Y20         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y20         FDCE (Prop_fdce_C_Q)         0.419     6.219 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.467     6.686    uut/counter_y_reg_n_0_[8]
    SLICE_X83Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.937     7.623 r  uut/addr_out_carry_i_11/O[3]
                         net (fo=1, routed)           0.478     8.101    uut/x_new00_in[10]
    SLICE_X82Y21         LUT6 (Prop_lut6_I3_O)        0.306     8.407 r  uut/addr_out_carry_i_8/O
                         net (fo=1, routed)           0.409     8.816    uut/C[10]
    SLICE_X84Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.940 r  uut/addr_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.940    uut/addr_out_carry_i_4_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.341 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.341    uut/addr_out_carry_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.563 r  uut/addr_out_carry__0/O[0]
                         net (fo=1, routed)           0.304     9.867    uut/addr_out[11]
    SLICE_X87Y21         LUT5 (Prop_lut5_I4_O)        0.299    10.166 r  uut/uuuut_i_6/O
                         net (fo=18, routed)          0.327    10.493    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[11]
    SLICE_X87Y21         LUT2 (Prop_lut2_I0_O)        0.124    10.617 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          1.748    12.365    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    SLICE_X59Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.489 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30/O
                         net (fo=1, routed)           0.510    12.999    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ramloop[14].ram.ram_ena
    RAMB36_X3Y2          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.585    13.349    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y2          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.424    13.773    
                         clock uncertainty           -0.035    13.738    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.295    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.295    
                         arrival time                         -12.999    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 uut/counter_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.200ns  (logic 2.803ns (38.931%)  route 4.397ns (61.069%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 13.352 - 8.000 ) 
    Source Clock Delay      (SCD):    5.795ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.721     5.795    uut/clk_125mhz_IBUF_BUFG
    SLICE_X78Y21         FDCE                                         r  uut/counter_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y21         FDCE (Prop_fdce_C_Q)         0.419     6.214 f  uut/counter_x_reg[9]/Q
                         net (fo=4, routed)           0.671     6.884    uut/counter_x_reg_n_0_[9]
    SLICE_X86Y23         LUT1 (Prop_lut1_I0_O)        0.297     7.181 r  uut/addr_out_carry_i_19/O
                         net (fo=1, routed)           0.000     7.181    uut/addr_out_carry_i_19_n_0
    SLICE_X86Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.561 r  uut/addr_out_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.561    uut/addr_out_carry_i_12_n_0
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.800 r  uut/addr_out_carry__0_i_14/O[2]
                         net (fo=1, routed)           0.573     8.373    uut/x_new0[13]
    SLICE_X85Y22         LUT6 (Prop_lut6_I5_O)        0.301     8.674 r  uut/addr_out_carry__0_i_10/O
                         net (fo=1, routed)           0.610     9.284    uut/C[13]
    SLICE_X84Y21         LUT5 (Prop_lut5_I4_O)        0.124     9.408 r  uut/addr_out_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.408    uut/addr_out_carry__0_i_6_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.806 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.806    uut/addr_out_carry__0_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.028 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.342    10.370    uut/addr_out[15]
    SLICE_X85Y22         LUT5 (Prop_lut5_I4_O)        0.299    10.669 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.646    12.315    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[15]
    SLICE_X60Y11         LUT6 (Prop_lut6_I2_O)        0.124    12.439 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29/O
                         net (fo=1, routed)           0.555    12.995    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ramloop[13].ram.ram_ena
    RAMB36_X3Y1          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.588    13.352    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y1          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.424    13.776    
                         clock uncertainty           -0.035    13.741    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.298    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.298    
                         arrival time                         -12.995    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 uut/counter_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.163ns  (logic 2.919ns (40.753%)  route 4.244ns (59.247%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 13.422 - 8.000 ) 
    Source Clock Delay      (SCD):    5.795ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.721     5.795    uut/clk_125mhz_IBUF_BUFG
    SLICE_X78Y21         FDCE                                         r  uut/counter_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y21         FDCE (Prop_fdce_C_Q)         0.419     6.214 f  uut/counter_x_reg[9]/Q
                         net (fo=4, routed)           0.671     6.884    uut/counter_x_reg_n_0_[9]
    SLICE_X86Y23         LUT1 (Prop_lut1_I0_O)        0.297     7.181 r  uut/addr_out_carry_i_19/O
                         net (fo=1, routed)           0.000     7.181    uut/addr_out_carry_i_19_n_0
    SLICE_X86Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.561 r  uut/addr_out_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.561    uut/addr_out_carry_i_12_n_0
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.884 r  uut/addr_out_carry__0_i_14/O[1]
                         net (fo=1, routed)           0.449     8.333    uut/x_new0[12]
    SLICE_X85Y23         LUT6 (Prop_lut6_I5_O)        0.306     8.639 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.423     9.062    uut/C[12]
    SLICE_X84Y21         LUT5 (Prop_lut5_I4_O)        0.124     9.186 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.186    uut/addr_out_carry__0_i_7_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.826 r  uut/addr_out_carry__0/O[3]
                         net (fo=1, routed)           0.302    10.129    uut/addr_out[14]
    SLICE_X83Y20         LUT5 (Prop_lut5_I4_O)        0.306    10.435 r  uut/uuuut_i_3/O
                         net (fo=16, routed)          1.293    11.728    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[14]
    SLICE_X87Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.852 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           1.106    12.957    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ramloop[4].ram.ram_ena
    RAMB36_X5Y2          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.658    13.422    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.424    13.846    
                         clock uncertainty           -0.035    13.811    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.368    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.957    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 2.956ns (41.990%)  route 4.084ns (58.010%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns = ( 13.343 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.726     5.800    uut/clk_125mhz_IBUF_BUFG
    SLICE_X83Y20         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y20         FDCE (Prop_fdce_C_Q)         0.419     6.219 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.467     6.686    uut/counter_y_reg_n_0_[8]
    SLICE_X83Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.937     7.623 r  uut/addr_out_carry_i_11/O[3]
                         net (fo=1, routed)           0.478     8.101    uut/x_new00_in[10]
    SLICE_X82Y21         LUT6 (Prop_lut6_I3_O)        0.306     8.407 r  uut/addr_out_carry_i_8/O
                         net (fo=1, routed)           0.409     8.816    uut/C[10]
    SLICE_X84Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.940 r  uut/addr_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.940    uut/addr_out_carry_i_4_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.341 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.341    uut/addr_out_carry_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.563 f  uut/addr_out_carry__0/O[0]
                         net (fo=1, routed)           0.304     9.867    uut/addr_out[11]
    SLICE_X87Y21         LUT5 (Prop_lut5_I4_O)        0.299    10.166 f  uut/uuuut_i_6/O
                         net (fo=18, routed)          0.501    10.667    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[11]
    SLICE_X87Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.791 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=15, routed)          0.699    11.490    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X87Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.614 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15/O
                         net (fo=1, routed)           1.225    12.839    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ramloop[2].ram.ram_ena
    RAMB36_X3Y5          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.579    13.343    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.424    13.767    
                         clock uncertainty           -0.035    13.732    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.289    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.289    
                         arrival time                         -12.839    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 uut/counter_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.076ns  (logic 2.979ns (42.101%)  route 4.097ns (57.899%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 13.417 - 8.000 ) 
    Source Clock Delay      (SCD):    5.795ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.721     5.795    uut/clk_125mhz_IBUF_BUFG
    SLICE_X78Y21         FDCE                                         r  uut/counter_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y21         FDCE (Prop_fdce_C_Q)         0.419     6.214 f  uut/counter_x_reg[9]/Q
                         net (fo=4, routed)           0.671     6.884    uut/counter_x_reg_n_0_[9]
    SLICE_X86Y23         LUT1 (Prop_lut1_I0_O)        0.297     7.181 r  uut/addr_out_carry_i_19/O
                         net (fo=1, routed)           0.000     7.181    uut/addr_out_carry_i_19_n_0
    SLICE_X86Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.561 r  uut/addr_out_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.561    uut/addr_out_carry_i_12_n_0
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.884 r  uut/addr_out_carry__0_i_14/O[1]
                         net (fo=1, routed)           0.449     8.333    uut/x_new0[12]
    SLICE_X85Y23         LUT6 (Prop_lut6_I5_O)        0.306     8.639 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.423     9.062    uut/C[12]
    SLICE_X84Y21         LUT5 (Prop_lut5_I4_O)        0.124     9.186 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.186    uut/addr_out_carry__0_i_7_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.766 f  uut/addr_out_carry__0/O[2]
                         net (fo=1, routed)           0.454    10.221    uut/addr_out[13]
    SLICE_X85Y20         LUT5 (Prop_lut5_I4_O)        0.302    10.523 f  uut/uuuut_i_4/O
                         net (fo=16, routed)          0.986    11.509    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[13]
    SLICE_X89Y23         LUT4 (Prop_lut4_I2_O)        0.124    11.633 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=1, routed)           0.563    12.195    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra_15_sn_1
    SLICE_X90Y25         LUT2 (Prop_lut2_I1_O)        0.124    12.319 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__62/O
                         net (fo=1, routed)           0.551    12.871    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ramloop[0].ram.ram_ena
    RAMB36_X4Y6          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.653    13.417    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.424    13.841    
                         clock uncertainty           -0.035    13.806    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.363    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.363    
                         arrival time                         -12.871    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 2.956ns (41.927%)  route 4.094ns (58.073%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.412ns = ( 13.412 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.726     5.800    uut/clk_125mhz_IBUF_BUFG
    SLICE_X83Y20         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y20         FDCE (Prop_fdce_C_Q)         0.419     6.219 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.467     6.686    uut/counter_y_reg_n_0_[8]
    SLICE_X83Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.937     7.623 r  uut/addr_out_carry_i_11/O[3]
                         net (fo=1, routed)           0.478     8.101    uut/x_new00_in[10]
    SLICE_X82Y21         LUT6 (Prop_lut6_I3_O)        0.306     8.407 r  uut/addr_out_carry_i_8/O
                         net (fo=1, routed)           0.409     8.816    uut/C[10]
    SLICE_X84Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.940 r  uut/addr_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.940    uut/addr_out_carry_i_4_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.341 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.341    uut/addr_out_carry_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.563 f  uut/addr_out_carry__0/O[0]
                         net (fo=1, routed)           0.304     9.867    uut/addr_out[11]
    SLICE_X87Y21         LUT5 (Prop_lut5_I4_O)        0.299    10.166 f  uut/uuuut_i_6/O
                         net (fo=18, routed)          0.501    10.667    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[11]
    SLICE_X87Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.791 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=15, routed)          1.185    11.975    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X89Y24         LUT6 (Prop_lut6_I0_O)        0.124    12.099 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28/O
                         net (fo=1, routed)           0.751    12.850    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ramloop[11].ram.ram_ena
    RAMB36_X4Y5          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.648    13.412    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y5          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.424    13.836    
                         clock uncertainty           -0.035    13.801    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.358    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.960ns  (logic 2.956ns (42.474%)  route 4.004ns (57.526%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 13.337 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.726     5.800    uut/clk_125mhz_IBUF_BUFG
    SLICE_X83Y20         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y20         FDCE (Prop_fdce_C_Q)         0.419     6.219 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.467     6.686    uut/counter_y_reg_n_0_[8]
    SLICE_X83Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.937     7.623 r  uut/addr_out_carry_i_11/O[3]
                         net (fo=1, routed)           0.478     8.101    uut/x_new00_in[10]
    SLICE_X82Y21         LUT6 (Prop_lut6_I3_O)        0.306     8.407 r  uut/addr_out_carry_i_8/O
                         net (fo=1, routed)           0.409     8.816    uut/C[10]
    SLICE_X84Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.940 r  uut/addr_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.940    uut/addr_out_carry_i_4_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.341 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.341    uut/addr_out_carry_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.563 f  uut/addr_out_carry__0/O[0]
                         net (fo=1, routed)           0.304     9.867    uut/addr_out[11]
    SLICE_X87Y21         LUT5 (Prop_lut5_I4_O)        0.299    10.166 f  uut/uuuut_i_6/O
                         net (fo=18, routed)          0.501    10.667    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[11]
    SLICE_X87Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.791 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=15, routed)          1.502    12.293    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.417 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27/O
                         net (fo=1, routed)           0.343    12.759    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ramloop[10].ram.ram_ena
    RAMB36_X3Y4          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.573    13.337    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y4          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.424    13.761    
                         clock uncertainty           -0.035    13.726    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.283    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.283    
                         arrival time                         -12.759    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 uut/counter_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.014ns  (logic 2.919ns (41.620%)  route 4.095ns (58.380%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 13.416 - 8.000 ) 
    Source Clock Delay      (SCD):    5.795ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.721     5.795    uut/clk_125mhz_IBUF_BUFG
    SLICE_X78Y21         FDCE                                         r  uut/counter_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y21         FDCE (Prop_fdce_C_Q)         0.419     6.214 f  uut/counter_x_reg[9]/Q
                         net (fo=4, routed)           0.671     6.884    uut/counter_x_reg_n_0_[9]
    SLICE_X86Y23         LUT1 (Prop_lut1_I0_O)        0.297     7.181 r  uut/addr_out_carry_i_19/O
                         net (fo=1, routed)           0.000     7.181    uut/addr_out_carry_i_19_n_0
    SLICE_X86Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.561 r  uut/addr_out_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.561    uut/addr_out_carry_i_12_n_0
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.884 r  uut/addr_out_carry__0_i_14/O[1]
                         net (fo=1, routed)           0.449     8.333    uut/x_new0[12]
    SLICE_X85Y23         LUT6 (Prop_lut6_I5_O)        0.306     8.639 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.423     9.062    uut/C[12]
    SLICE_X84Y21         LUT5 (Prop_lut5_I4_O)        0.124     9.186 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.186    uut/addr_out_carry__0_i_7_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.826 f  uut/addr_out_carry__0/O[3]
                         net (fo=1, routed)           0.302    10.129    uut/addr_out[14]
    SLICE_X83Y20         LUT5 (Prop_lut5_I4_O)        0.306    10.435 f  uut/uuuut_i_3/O
                         net (fo=16, routed)          1.258    11.693    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[14]
    SLICE_X87Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.817 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.991    12.808    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ramloop[8].ram.ram_ena
    RAMB36_X5Y5          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.652    13.416    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y5          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.424    13.840    
                         clock uncertainty           -0.035    13.805    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.362    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.362    
                         arrival time                         -12.808    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.002ns  (logic 2.956ns (42.219%)  route 4.046ns (57.781%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.423ns = ( 13.423 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.726     5.800    uut/clk_125mhz_IBUF_BUFG
    SLICE_X83Y20         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y20         FDCE (Prop_fdce_C_Q)         0.419     6.219 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.467     6.686    uut/counter_y_reg_n_0_[8]
    SLICE_X83Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.937     7.623 r  uut/addr_out_carry_i_11/O[3]
                         net (fo=1, routed)           0.478     8.101    uut/x_new00_in[10]
    SLICE_X82Y21         LUT6 (Prop_lut6_I3_O)        0.306     8.407 r  uut/addr_out_carry_i_8/O
                         net (fo=1, routed)           0.409     8.816    uut/C[10]
    SLICE_X84Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.940 r  uut/addr_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.940    uut/addr_out_carry_i_4_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.341 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.341    uut/addr_out_carry_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.563 f  uut/addr_out_carry__0/O[0]
                         net (fo=1, routed)           0.304     9.867    uut/addr_out[11]
    SLICE_X87Y21         LUT5 (Prop_lut5_I4_O)        0.299    10.166 f  uut/uuuut_i_6/O
                         net (fo=18, routed)          0.501    10.667    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[11]
    SLICE_X87Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.791 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=15, routed)          0.835    11.626    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra_17_sn_1
    SLICE_X86Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.750 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__31/O
                         net (fo=1, routed)           1.052    12.801    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ramloop[15].ram.ram_ena
    RAMB36_X4Y0          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.659    13.423    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.424    13.847    
                         clock uncertainty           -0.035    13.812    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.369    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.369    
                         arrival time                         -12.801    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 uut/counter_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 2.803ns (40.087%)  route 4.189ns (59.913%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 13.416 - 8.000 ) 
    Source Clock Delay      (SCD):    5.795ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.721     5.795    uut/clk_125mhz_IBUF_BUFG
    SLICE_X78Y21         FDCE                                         r  uut/counter_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y21         FDCE (Prop_fdce_C_Q)         0.419     6.214 f  uut/counter_x_reg[9]/Q
                         net (fo=4, routed)           0.671     6.884    uut/counter_x_reg_n_0_[9]
    SLICE_X86Y23         LUT1 (Prop_lut1_I0_O)        0.297     7.181 r  uut/addr_out_carry_i_19/O
                         net (fo=1, routed)           0.000     7.181    uut/addr_out_carry_i_19_n_0
    SLICE_X86Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.561 r  uut/addr_out_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.561    uut/addr_out_carry_i_12_n_0
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.800 r  uut/addr_out_carry__0_i_14/O[2]
                         net (fo=1, routed)           0.573     8.373    uut/x_new0[13]
    SLICE_X85Y22         LUT6 (Prop_lut6_I5_O)        0.301     8.674 r  uut/addr_out_carry__0_i_10/O
                         net (fo=1, routed)           0.610     9.284    uut/C[13]
    SLICE_X84Y21         LUT5 (Prop_lut5_I4_O)        0.124     9.408 r  uut/addr_out_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.408    uut/addr_out_carry__0_i_6_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.806 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.806    uut/addr_out_carry__0_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.028 f  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.342    10.370    uut/addr_out[15]
    SLICE_X85Y22         LUT5 (Prop_lut5_I4_O)        0.299    10.669 f  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.652    12.321    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[15]
    SLICE_X104Y17        LUT6 (Prop_lut6_I2_O)        0.124    12.445 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25/O
                         net (fo=1, routed)           0.342    12.787    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ramloop[7].ram.ram_ena
    RAMB36_X5Y3          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.652    13.416    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.424    13.840    
                         clock uncertainty           -0.035    13.805    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.362    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.362    
                         arrival time                         -12.787    
  -------------------------------------------------------------------
                         slack                                  0.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 tx_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.381%)  route 0.294ns (67.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.580     1.666    clk_125mhz_IBUF_BUFG
    SLICE_X89Y22         FDCE                                         r  tx_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y22         FDCE (Prop_fdce_C_Q)         0.141     1.807 r  tx_counter_reg[6]/Q
                         net (fo=19, routed)          0.294     2.102    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X4Y4          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.911     2.254    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y4          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.489     1.765    
    RAMB36_X4Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.948    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uut/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.581     1.667    uut/clk_125mhz_IBUF_BUFG
    SLICE_X79Y31         FDPE                                         r  uut/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.808 r  uut/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.108     1.916    uut/FSM_onehot_state_reg_n_0_[0]
    SLICE_X78Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.961 r  uut/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.961    uut/FSM_onehot_state[1]_i_1_n_0
    SLICE_X78Y31         FDCE                                         r  uut/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.848     2.190    uut/clk_125mhz_IBUF_BUFG
    SLICE_X78Y31         FDCE                                         r  uut/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.510     1.680    
    SLICE_X78Y31         FDCE (Hold_fdce_C_D)         0.091     1.771    uut/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 tx_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.061%)  route 0.344ns (70.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.580     1.666    clk_125mhz_IBUF_BUFG
    SLICE_X89Y21         FDCE                                         r  tx_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y21         FDCE (Prop_fdce_C_Q)         0.141     1.807 r  tx_counter_reg[4]/Q
                         net (fo=19, routed)          0.344     2.151    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X4Y4          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.911     2.254    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y4          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.489     1.765    
    RAMB36_X4Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.948    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 tx/ticks_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx/ticks_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.607     1.693    tx/clk_125mhz_IBUF_BUFG
    SLICE_X92Y52         FDCE                                         r  tx/ticks_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDCE (Prop_fdce_C_Q)         0.148     1.841 r  tx/ticks_counter_reg[3]/Q
                         net (fo=7, routed)           0.100     1.941    tx/ticks_counter_reg[3]
    SLICE_X92Y52         LUT6 (Prop_lut6_I4_O)        0.098     2.039 r  tx/ticks_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.039    tx/p_0_in__0[4]
    SLICE_X92Y52         FDCE                                         r  tx/ticks_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.877     2.219    tx/clk_125mhz_IBUF_BUFG
    SLICE_X92Y52         FDCE                                         r  tx/ticks_counter_reg[4]/C
                         clock pessimism             -0.526     1.693    
    SLICE_X92Y52         FDCE (Hold_fdce_C_D)         0.121     1.814    tx/ticks_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 tx_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx/tx_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.213ns (54.316%)  route 0.179ns (45.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.599     1.685    clk_125mhz_IBUF_BUFG
    SLICE_X90Y24         FDRE                                         r  tx_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y24         FDRE (Prop_fdre_C_Q)         0.164     1.849 r  tx_byte_reg[5]/Q
                         net (fo=1, routed)           0.179     2.028    tx/Q[5]
    SLICE_X90Y25         LUT3 (Prop_lut3_I2_O)        0.049     2.077 r  tx/tx_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.077    tx/tx_reg[5]
    SLICE_X90Y25         FDCE                                         r  tx/tx_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.865     2.207    tx/clk_125mhz_IBUF_BUFG
    SLICE_X90Y25         FDCE                                         r  tx/tx_reg_reg[5]/C
                         clock pessimism             -0.489     1.718    
    SLICE_X90Y25         FDCE (Hold_fdce_C_D)         0.131     1.849    tx/tx_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.509%)  route 0.149ns (44.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.588     1.674    clk_125mhz_IBUF_BUFG
    SLICE_X89Y38         FDCE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y38         FDCE (Prop_fdce_C_Q)         0.141     1.815 r  FSM_onehot_state_reg[2]/Q
                         net (fo=2, routed)           0.149     1.964    FSM_onehot_state_reg_n_0_[2]
    SLICE_X88Y38         LUT3 (Prop_lut3_I2_O)        0.045     2.009 r  FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.009    FSM_onehot_state[3]_i_1_n_0
    SLICE_X88Y38         FDCE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.856     2.198    clk_125mhz_IBUF_BUFG
    SLICE_X88Y38         FDCE                                         r  FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.511     1.687    
    SLICE_X88Y38         FDCE (Hold_fdce_C_D)         0.092     1.779    FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.227ns (70.458%)  route 0.095ns (29.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.588     1.674    clk_125mhz_IBUF_BUFG
    SLICE_X88Y39         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y39         FDCE (Prop_fdce_C_Q)         0.128     1.802 r  state_reg[1]/Q
                         net (fo=4, routed)           0.095     1.897    LD1_OBUF
    SLICE_X88Y39         LUT3 (Prop_lut3_I1_O)        0.099     1.996 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.996    state[2]_i_1_n_0
    SLICE_X88Y39         FDCE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.856     2.198    clk_125mhz_IBUF_BUFG
    SLICE_X88Y39         FDCE                                         r  state_reg[2]/C
                         clock pessimism             -0.524     1.674    
    SLICE_X88Y39         FDCE (Hold_fdce_C_D)         0.092     1.766    state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 tx/ticks_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx/ticks_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.607     1.693    tx/clk_125mhz_IBUF_BUFG
    SLICE_X92Y52         FDCE                                         r  tx/ticks_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDCE (Prop_fdce_C_Q)         0.164     1.857 r  tx/ticks_counter_reg[2]/Q
                         net (fo=8, routed)           0.128     1.985    tx/ticks_counter_reg[2]
    SLICE_X93Y52         LUT6 (Prop_lut6_I4_O)        0.045     2.030 r  tx/ticks_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.030    tx/p_0_in__0[5]
    SLICE_X93Y52         FDCE                                         r  tx/ticks_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.877     2.219    tx/clk_125mhz_IBUF_BUFG
    SLICE_X93Y52         FDCE                                         r  tx/ticks_counter_reg[5]/C
                         clock pessimism             -0.513     1.706    
    SLICE_X93Y52         FDCE (Hold_fdce_C_D)         0.091     1.797    tx/ticks_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 tx_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.128ns (27.431%)  route 0.339ns (72.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.580     1.666    clk_125mhz_IBUF_BUFG
    SLICE_X89Y21         FDCE                                         r  tx_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y21         FDCE (Prop_fdce_C_Q)         0.128     1.794 r  tx_counter_reg[5]/Q
                         net (fo=19, routed)          0.339     2.133    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X4Y4          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.911     2.254    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y4          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.489     1.765    
    RAMB36_X4Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.130     1.895    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rotate_start_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.203%)  route 0.201ns (58.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.588     1.674    clk_125mhz_IBUF_BUFG
    SLICE_X89Y38         FDCE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y38         FDCE (Prop_fdce_C_Q)         0.141     1.815 r  FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.201     2.016    rotate_start
    SLICE_X84Y37         FDCE                                         r  rotate_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.854     2.196    clk_125mhz_IBUF_BUFG
    SLICE_X84Y37         FDCE                                         r  rotate_start_reg/C
                         clock pessimism             -0.489     1.707    
    SLICE_X84Y37         FDCE (Hold_fdce_C_D)         0.070     1.777    rotate_start_reg
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_125mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y12  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y12  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y9   uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y9   uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y7   uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y7   uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y11  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y11  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y8   uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y8   uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X88Y38  FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X88Y38  FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X89Y38  FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X89Y38  FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X89Y38  FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X89Y38  FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X88Y38  FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X88Y38  FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X89Y38  FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X89Y38  FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X88Y38  FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X88Y38  FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X89Y38  FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X89Y38  FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X89Y38  FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X89Y38  FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X88Y38  FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X88Y38  FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X89Y38  FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X89Y38  FSM_onehot_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.372ns  (logic 4.343ns (46.339%)  route 5.029ns (53.661%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.736     5.810    clk_125mhz_IBUF_BUFG
    SLICE_X88Y38         FDPE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDPE (Prop_fdpe_C_Q)         0.456     6.266 f  FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.968     7.234    FSM_onehot_state_reg_n_0_[0]
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.154     7.388 r  LD0_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.061    11.449    LD0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.733    15.181 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000    15.181    LD0
    R14                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.961ns  (logic 4.339ns (48.422%)  route 4.622ns (51.578%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.798     5.872    tx/clk_125mhz_IBUF_BUFG
    SLICE_X90Y40         FDPE                                         r  tx/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y40         FDPE (Prop_fdpe_C_Q)         0.518     6.390 r  tx/currentState_reg[0]/Q
                         net (fo=7, routed)           0.710     7.100    tx/currentState[0]
    SLICE_X90Y40         LUT2 (Prop_lut2_I0_O)        0.124     7.224 r  tx/uart_tx_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.807     8.031    tx/uart_tx_OBUF_inst_i_2_n_0
    SLICE_X90Y41         LUT6 (Prop_lut6_I2_O)        0.124     8.155 r  tx/uart_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.105    11.260    uart_tx_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573    14.833 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.833    uart_tx
    Y19                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.125ns  (logic 4.151ns (51.092%)  route 3.974ns (48.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.737     5.811    clk_125mhz_IBUF_BUFG
    SLICE_X88Y39         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y39         FDCE (Prop_fdce_C_Q)         0.419     6.230 r  state_reg[1]/Q
                         net (fo=4, routed)           3.974    10.204    LD1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.732    13.936 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000    13.936    LD1
    P14                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/currentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.669ns  (logic 1.483ns (55.554%)  route 1.186ns (44.446%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.611     1.697    tx/clk_125mhz_IBUF_BUFG
    SLICE_X90Y40         FDCE                                         r  tx/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y40         FDCE (Prop_fdce_C_Q)         0.164     1.861 r  tx/currentState_reg[1]/Q
                         net (fo=8, routed)           0.172     2.034    tx/currentState[1]
    SLICE_X90Y41         LUT6 (Prop_lut6_I3_O)        0.045     2.079 r  tx/uart_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.014     3.092    uart_tx_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     4.366 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.366    uart_tx
    Y19                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.923ns  (logic 1.440ns (49.265%)  route 1.483ns (50.735%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.588     1.674    clk_125mhz_IBUF_BUFG
    SLICE_X88Y39         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y39         FDCE (Prop_fdce_C_Q)         0.128     1.802 r  state_reg[1]/Q
                         net (fo=4, routed)           1.483     3.285    LD1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.312     4.597 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000     4.597    LD1
    P14                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.305ns  (logic 1.480ns (44.775%)  route 1.825ns (55.225%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.588     1.674    clk_125mhz_IBUF_BUFG
    SLICE_X88Y38         FDPE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.815 f  FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.340     2.156    FSM_onehot_state_reg_n_0_[0]
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.043     2.199 r  LD0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.485     3.683    LD0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.296     4.979 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     4.979    LD0
    R14                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           329 Endpoints
Min Delay           329 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.893ns  (logic 3.109ns (26.143%)  route 8.784ns (73.857%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.349ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          5.475     7.017    uut/SW_IBUF[0]
    SLICE_X85Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.420     7.561    uut/C[8]
    SLICE_X84Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.685 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     7.685    uut/addr_out_carry_i_6_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.235 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.235    uut/addr_out_carry_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.457 r  uut/addr_out_carry__0/O[0]
                         net (fo=1, routed)           0.304     8.761    uut/addr_out[11]
    SLICE_X87Y21         LUT5 (Prop_lut5_I4_O)        0.299     9.060 r  uut/uuuut_i_6/O
                         net (fo=18, routed)          0.327     9.387    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[11]
    SLICE_X87Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.511 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          1.748    11.259    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    SLICE_X59Y13         LUT6 (Prop_lut6_I1_O)        0.124    11.383 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30/O
                         net (fo=1, routed)           0.510    11.893    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ramloop[14].ram.ram_ena
    RAMB36_X3Y2          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.585     5.349    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y2          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.821ns  (logic 3.109ns (26.302%)  route 8.712ns (73.698%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          5.475     7.017    uut/SW_IBUF[0]
    SLICE_X85Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.420     7.561    uut/C[8]
    SLICE_X84Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.685 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     7.685    uut/addr_out_carry_i_6_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.235 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.235    uut/addr_out_carry_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.457 f  uut/addr_out_carry__0/O[0]
                         net (fo=1, routed)           0.304     8.761    uut/addr_out[11]
    SLICE_X87Y21         LUT5 (Prop_lut5_I4_O)        0.299     9.060 f  uut/uuuut_i_6/O
                         net (fo=18, routed)          0.501     9.561    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[11]
    SLICE_X87Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.685 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=15, routed)          1.457    11.142    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X60Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.266 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29/O
                         net (fo=1, routed)           0.555    11.821    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ramloop[13].ram.ram_ena
    RAMB36_X3Y1          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.588     5.352    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y1          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.744ns  (logic 3.109ns (26.476%)  route 8.635ns (73.524%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          5.475     7.017    uut/SW_IBUF[0]
    SLICE_X85Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.420     7.561    uut/C[8]
    SLICE_X84Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.685 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     7.685    uut/addr_out_carry_i_6_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.235 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.235    uut/addr_out_carry_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.457 f  uut/addr_out_carry__0/O[0]
                         net (fo=1, routed)           0.304     8.761    uut/addr_out[11]
    SLICE_X87Y21         LUT5 (Prop_lut5_I4_O)        0.299     9.060 f  uut/uuuut_i_6/O
                         net (fo=18, routed)          0.501     9.561    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[11]
    SLICE_X87Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.685 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=15, routed)          1.185    10.869    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X89Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.993 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28/O
                         net (fo=1, routed)           0.751    11.744    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ramloop[11].ram.ram_ena
    RAMB36_X4Y5          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.648     5.412    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y5          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.733ns  (logic 3.109ns (26.499%)  route 8.624ns (73.501%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          5.475     7.017    uut/SW_IBUF[0]
    SLICE_X85Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.420     7.561    uut/C[8]
    SLICE_X84Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.685 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     7.685    uut/addr_out_carry_i_6_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.235 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.235    uut/addr_out_carry_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.457 f  uut/addr_out_carry__0/O[0]
                         net (fo=1, routed)           0.304     8.761    uut/addr_out[11]
    SLICE_X87Y21         LUT5 (Prop_lut5_I4_O)        0.299     9.060 f  uut/uuuut_i_6/O
                         net (fo=18, routed)          0.501     9.561    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[11]
    SLICE_X87Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.685 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=15, routed)          0.699    10.384    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X87Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.508 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15/O
                         net (fo=1, routed)           1.225    11.733    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ramloop[2].ram.ram_ena
    RAMB36_X3Y5          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.579     5.343    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.695ns  (logic 3.109ns (26.586%)  route 8.586ns (73.414%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          5.475     7.017    uut/SW_IBUF[0]
    SLICE_X85Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.420     7.561    uut/C[8]
    SLICE_X84Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.685 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     7.685    uut/addr_out_carry_i_6_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.235 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.235    uut/addr_out_carry_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.457 f  uut/addr_out_carry__0/O[0]
                         net (fo=1, routed)           0.304     8.761    uut/addr_out[11]
    SLICE_X87Y21         LUT5 (Prop_lut5_I4_O)        0.299     9.060 f  uut/uuuut_i_6/O
                         net (fo=18, routed)          0.501     9.561    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[11]
    SLICE_X87Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.685 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=15, routed)          0.835    10.520    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra_17_sn_1
    SLICE_X86Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.644 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__31/O
                         net (fo=1, routed)           1.052    11.695    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ramloop[15].ram.ram_ena
    RAMB36_X4Y0          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.659     5.423    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.679ns  (logic 3.083ns (26.400%)  route 8.596ns (73.600%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          5.475     7.017    uut/SW_IBUF[0]
    SLICE_X85Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.420     7.561    uut/C[8]
    SLICE_X84Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.685 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     7.685    uut/addr_out_carry_i_6_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.235 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.235    uut/addr_out_carry_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.548 r  uut/addr_out_carry__0/O[3]
                         net (fo=1, routed)           0.302     8.850    uut/addr_out[14]
    SLICE_X83Y20         LUT5 (Prop_lut5_I4_O)        0.306     9.156 r  uut/uuuut_i_3/O
                         net (fo=16, routed)          1.293    10.449    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[14]
    SLICE_X87Y19         LUT6 (Prop_lut6_I3_O)        0.124    10.573 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           1.106    11.679    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ramloop[4].ram.ram_ena
    RAMB36_X5Y2          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.658     5.422    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.653ns  (logic 3.109ns (26.682%)  route 8.544ns (73.318%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          5.475     7.017    uut/SW_IBUF[0]
    SLICE_X85Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.420     7.561    uut/C[8]
    SLICE_X84Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.685 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     7.685    uut/addr_out_carry_i_6_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.235 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.235    uut/addr_out_carry_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.457 f  uut/addr_out_carry__0/O[0]
                         net (fo=1, routed)           0.304     8.761    uut/addr_out[11]
    SLICE_X87Y21         LUT5 (Prop_lut5_I4_O)        0.299     9.060 f  uut/uuuut_i_6/O
                         net (fo=18, routed)          0.501     9.561    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[11]
    SLICE_X87Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.685 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=15, routed)          1.502    11.187    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.311 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27/O
                         net (fo=1, routed)           0.343    11.653    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ramloop[10].ram.ram_ena
    RAMB36_X3Y4          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.573     5.337    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y4          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.624ns  (logic 3.109ns (26.747%)  route 8.515ns (73.253%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          5.475     7.017    uut/SW_IBUF[0]
    SLICE_X85Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.420     7.561    uut/C[8]
    SLICE_X84Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.685 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     7.685    uut/addr_out_carry_i_6_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.235 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.235    uut/addr_out_carry_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.457 f  uut/addr_out_carry__0/O[0]
                         net (fo=1, routed)           0.304     8.761    uut/addr_out[11]
    SLICE_X87Y21         LUT5 (Prop_lut5_I4_O)        0.299     9.060 f  uut/uuuut_i_6/O
                         net (fo=18, routed)          0.501     9.561    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[11]
    SLICE_X87Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.685 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=15, routed)          1.277    10.962    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X96Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.086 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11/O
                         net (fo=1, routed)           0.539    11.624    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ramloop[1].ram.ram_ena
    RAMB36_X4Y3          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.648     5.412    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.578ns  (logic 3.129ns (27.027%)  route 8.449ns (72.973%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          5.475     7.017    uut/SW_IBUF[0]
    SLICE_X85Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.420     7.561    uut/C[8]
    SLICE_X84Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.685 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     7.685    uut/addr_out_carry_i_6_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.235 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.235    uut/addr_out_carry_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.474 f  uut/addr_out_carry__0/O[2]
                         net (fo=1, routed)           0.454     8.928    uut/addr_out[13]
    SLICE_X85Y20         LUT5 (Prop_lut5_I4_O)        0.302     9.230 f  uut/uuuut_i_4/O
                         net (fo=16, routed)          0.986    10.216    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[13]
    SLICE_X89Y23         LUT4 (Prop_lut4_I2_O)        0.124    10.340 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=1, routed)           0.563    10.903    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra_15_sn_1
    SLICE_X90Y25         LUT2 (Prop_lut2_I1_O)        0.124    11.027 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__62/O
                         net (fo=1, routed)           0.551    11.578    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ramloop[0].ram.ram_ena
    RAMB36_X4Y6          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.653     5.417    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.569ns  (logic 3.101ns (26.807%)  route 8.468ns (73.193%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          5.475     7.017    uut/SW_IBUF[0]
    SLICE_X85Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.420     7.561    uut/C[8]
    SLICE_X84Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.685 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     7.685    uut/addr_out_carry_i_6_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.235 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.235    uut/addr_out_carry_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.569 f  uut/addr_out_carry__0/O[1]
                         net (fo=1, routed)           0.304     8.874    uut/addr_out[12]
    SLICE_X85Y21         LUT5 (Prop_lut5_I4_O)        0.303     9.177 f  uut/uuuut_i_5/O
                         net (fo=16, routed)          1.277    10.454    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[12]
    SLICE_X87Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.991    11.569    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ramloop[8].ram.ram_ena
    RAMB36_X5Y5          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.652     5.416    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y5          RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            tx/ticks_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.232ns (14.284%)  route 1.392ns (85.716%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=103, routed)         1.392     1.623    tx/AR[0]
    SLICE_X94Y52         FDCE                                         f  tx/ticks_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.878     2.220    tx/clk_125mhz_IBUF_BUFG
    SLICE_X94Y52         FDCE                                         r  tx/ticks_counter_reg[10]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            tx/ticks_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.232ns (14.284%)  route 1.392ns (85.716%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=103, routed)         1.392     1.623    tx/AR[0]
    SLICE_X94Y52         FDCE                                         f  tx/ticks_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.878     2.220    tx/clk_125mhz_IBUF_BUFG
    SLICE_X94Y52         FDCE                                         r  tx/ticks_counter_reg[6]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            tx/ticks_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.232ns (14.284%)  route 1.392ns (85.716%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=103, routed)         1.392     1.623    tx/AR[0]
    SLICE_X94Y52         FDCE                                         f  tx/ticks_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.878     2.220    tx/clk_125mhz_IBUF_BUFG
    SLICE_X94Y52         FDCE                                         r  tx/ticks_counter_reg[7]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            tx/ticks_counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.232ns (14.284%)  route 1.392ns (85.716%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=103, routed)         1.392     1.623    tx/AR[0]
    SLICE_X94Y52         FDCE                                         f  tx/ticks_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.878     2.220    tx/clk_125mhz_IBUF_BUFG
    SLICE_X94Y52         FDCE                                         r  tx/ticks_counter_reg[8]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            tx/ticks_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.232ns (14.284%)  route 1.392ns (85.716%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=103, routed)         1.392     1.623    tx/AR[0]
    SLICE_X94Y52         FDCE                                         f  tx/ticks_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.878     2.220    tx/clk_125mhz_IBUF_BUFG
    SLICE_X94Y52         FDCE                                         r  tx/ticks_counter_reg[9]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            tx/ticks_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.232ns (13.474%)  route 1.489ns (86.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=103, routed)         1.489     1.721    tx/AR[0]
    SLICE_X92Y52         FDCE                                         f  tx/ticks_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.877     2.219    tx/clk_125mhz_IBUF_BUFG
    SLICE_X92Y52         FDCE                                         r  tx/ticks_counter_reg[0]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            tx/ticks_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.232ns (13.474%)  route 1.489ns (86.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=103, routed)         1.489     1.721    tx/AR[0]
    SLICE_X93Y52         FDCE                                         f  tx/ticks_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.877     2.219    tx/clk_125mhz_IBUF_BUFG
    SLICE_X93Y52         FDCE                                         r  tx/ticks_counter_reg[1]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            tx/ticks_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.232ns (13.474%)  route 1.489ns (86.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=103, routed)         1.489     1.721    tx/AR[0]
    SLICE_X92Y52         FDCE                                         f  tx/ticks_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.877     2.219    tx/clk_125mhz_IBUF_BUFG
    SLICE_X92Y52         FDCE                                         r  tx/ticks_counter_reg[2]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            tx/ticks_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.232ns (13.474%)  route 1.489ns (86.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=103, routed)         1.489     1.721    tx/AR[0]
    SLICE_X92Y52         FDCE                                         f  tx/ticks_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.877     2.219    tx/clk_125mhz_IBUF_BUFG
    SLICE_X92Y52         FDCE                                         r  tx/ticks_counter_reg[3]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            tx/ticks_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.232ns (13.474%)  route 1.489ns (86.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=103, routed)         1.489     1.721    tx/AR[0]
    SLICE_X92Y52         FDCE                                         f  tx/ticks_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.877     2.219    tx/clk_125mhz_IBUF_BUFG
    SLICE_X92Y52         FDCE                                         r  tx/ticks_counter_reg[4]/C





