{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651445161534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651445161534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 18:46:01 2022 " "Processing started: Sun May 01 18:46:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651445161534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651445161534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651445161535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651445161787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651445161787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "head.vhd 2 1 " "Found 2 design units, including 1 entities, in source file head.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEAD-mixed " "Found design unit 1: HEAD-mixed" {  } { { "HEAD.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/HEAD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651445168481 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEAD " "Found entity 1: HEAD" {  } { { "HEAD.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/HEAD.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651445168481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651445168481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rega.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rega.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGA-mixed " "Found design unit 1: REGA-mixed" {  } { { "REGA.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/REGA.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651445168482 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGA " "Found entity 1: REGA" {  } { { "REGA.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/REGA.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651445168482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651445168482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGB-mixed " "Found design unit 1: REGB-mixed" {  } { { "REGB.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/REGB.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651445168483 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGB " "Found entity 1: REGB" {  } { { "REGB.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/REGB.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651445168483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651445168483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGC-mixed " "Found design unit 1: REGC-mixed" {  } { { "REGC.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/REGC.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651445168484 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGC " "Found entity 1: REGC" {  } { { "REGC.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/REGC.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651445168484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651445168484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGD-mixed " "Found design unit 1: REGD-mixed" {  } { { "REGD.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/REGD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651445168485 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGD " "Found entity 1: REGD" {  } { { "REGD.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/REGD.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651445168485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651445168485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-mixed " "Found design unit 1: FSM-mixed" {  } { { "FSM.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/FSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651445168486 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/FSM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651445168486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651445168486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD-main " "Found design unit 1: ADD-main" {  } { { "ADD.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/ADD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651445168487 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/ADD.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651445168487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651445168487 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhd " "Entity \"MUX\" obtained from \"MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "MUX.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/MUX.vhd" 9 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1651445168488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-main " "Found design unit 1: MUX-main" {  } { { "MUX.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/MUX.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651445168488 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/MUX.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651445168488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651445168488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smallmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smallmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smallMUX-main " "Found design unit 1: smallMUX-main" {  } { { "smallMUX.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/smallMUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651445168489 ""} { "Info" "ISGN_ENTITY_NAME" "1 smallMUX " "Found entity 1: smallMUX" {  } { { "smallMUX.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/smallMUX.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651445168489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651445168489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HEAD " "Elaborating entity \"HEAD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651445168515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGA REGA:registerA " "Elaborating entity \"REGA\" for hierarchy \"REGA:registerA\"" {  } { { "HEAD.vhd" "registerA" { Text "N:/GitHub/ECE-3270/Lab 4/HEAD.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651445168516 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp REGA.vhd(42) " "VHDL Process Statement warning at REGA.vhd(42): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REGA.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/REGA.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651445168517 "|REGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGD REGD:registerD " "Elaborating entity \"REGD\" for hierarchy \"REGD:registerD\"" {  } { { "HEAD.vhd" "registerD" { Text "N:/GitHub/ECE-3270/Lab 4/HEAD.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651445168517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:MealyFSM " "Elaborating entity \"FSM\" for hierarchy \"FSM:MealyFSM\"" {  } { { "HEAD.vhd" "MealyFSM" { Text "N:/GitHub/ECE-3270/Lab 4/HEAD.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651445168518 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done FSM.vhd(47) " "VHDL Process Statement warning at FSM.vhd(47): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/FSM.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651445168519 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done FSM.vhd(47) " "Inferred latch for \"done\" at FSM.vhd(47)" {  } { { "FSM.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/FSM.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651445168519 "|FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGB REGB:registerB " "Elaborating entity \"REGB\" for hierarchy \"REGB:registerB\"" {  } { { "HEAD.vhd" "registerB" { Text "N:/GitHub/ECE-3270/Lab 4/HEAD.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651445168519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGC REGC:registerC " "Elaborating entity \"REGC\" for hierarchy \"REGC:registerC\"" {  } { { "HEAD.vhd" "registerC" { Text "N:/GitHub/ECE-3270/Lab 4/HEAD.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651445168520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smallMUX smallMUX:miniMUX " "Elaborating entity \"smallMUX\" for hierarchy \"smallMUX:miniMUX\"" {  } { { "HEAD.vhd" "miniMUX" { Text "N:/GitHub/ECE-3270/Lab 4/HEAD.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651445168521 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeroX smallMUX.vhd(20) " "VHDL Signal Declaration warning at smallMUX.vhd(20): used explicit default value for signal \"zeroX\" because signal was never assigned a value" {  } { { "smallMUX.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/smallMUX.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651445168521 "|HEAD|smallMUX:miniMUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ADD:Adder " "Elaborating entity \"ADD\" for hierarchy \"ADD:Adder\"" {  } { { "HEAD.vhd" "Adder" { Text "N:/GitHub/ECE-3270/Lab 4/HEAD.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651445168521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:multiplexer " "Elaborating entity \"MUX\" for hierarchy \"MUX:multiplexer\"" {  } { { "HEAD.vhd" "multiplexer" { Text "N:/GitHub/ECE-3270/Lab 4/HEAD.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651445168522 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeroX MUX.vhd(22) " "VHDL Signal Declaration warning at MUX.vhd(22): used explicit default value for signal \"zeroX\" because signal was never assigned a value" {  } { { "MUX.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 4/MUX.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651445168523 "|HEAD|MUX:multiplexer"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651445168944 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651445169289 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651445169289 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "194 " "Implemented 194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651445169318 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651445169318 ""} { "Info" "ICUT_CUT_TM_LCELLS" "157 " "Implemented 157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651445169318 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651445169318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651445169328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 18:46:09 2022 " "Processing ended: Sun May 01 18:46:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651445169328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651445169328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651445169328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651445169328 ""}
