Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec  2 23:31:59 2024
| Host         : LAPTOP-476JT8H0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cache_top_control_sets_placed.rpt
| Design       : cache_top
| Device       : xc7a200t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             609 |          237 |
| Yes          | No                    | No                     |             184 |           39 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             234 |           92 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------------------------+------------------+------------------+----------------+
|              Clock Signal             |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------------+---------------------------------+------------------+------------------+----------------+
|  cache/writebuf_nstate_reg[1]_i_2_n_0 |                                 |                  |                1 |              2 |
|  cache/next_state__0                  |                                 |                  |                2 |              5 |
|  clk_pll/inst/clk_out1                | cache/E[0]                      | cache/SR[0]      |                3 |              8 |
|  clk_pll/inst/clk_out1                |                                 |                  |                8 |             21 |
|  clk_pll/inst/clk_out1                | data[0][58]_i_1_n_0             | cache/SR[0]      |                9 |             23 |
|  clk_pll/inst/clk_out1                | data[1][58]_i_1_n_0             | cache/SR[0]      |                9 |             23 |
|  clk_pll/inst/clk_out1                | data[2][58]_i_1_n_0             | cache/SR[0]      |                9 |             23 |
|  clk_pll/inst/clk_out1                | tag                             | cache/SR[0]      |                9 |             23 |
|  clk_pll/inst/clk_out1                |                                 | wait_cnt0        |                7 |             27 |
|  clk_pll/inst/clk_out1                | cache/current_state_reg[4]_0[0] |                  |                8 |             28 |
|  clk_pll/inst/clk_out1                | cache/writebuf_nstate1          | cache/reset      |               27 |             57 |
|  clk_pll/inst/clk_out1                |                                 | cache/SR[0]      |               15 |             58 |
|  clk_pll/inst/clk_out1                | cache/lookup                    | cache/reset      |               26 |             77 |
|  clk_pll/inst/clk_out1                | cache/do_wr_reg[0]              |                  |               31 |            156 |
|  clk_pll/inst/clk_out1                |                                 | cache/reset      |              215 |            524 |
+---------------------------------------+---------------------------------+------------------+------------------+----------------+


