library ieee;
use ieee.std_logic_1164.all;

entity proc is
	port(
	`clk : in std_logic;
    rst : in std_logic;
	 
	 --write to imem
	 wr_en : in std_logic;
	 wr_data : in std_logic_vector(RAM_WIDTH - 1 downto 0);
	 
	 --read from dmem
	 rd_en : in std_logic;
    rd_valid : out std_logic;
    rd_data : out std_logic_vector(RAM_WIDTH - 1 downto 0);
	 
	);
end proc;