#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar 31 18:46:45 2020
# Process ID: 8340
# Current directory: D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.runs/synth_1
# Command line: vivado.exe -log ArchivoRegistro.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ArchivoRegistro.tcl
# Log file: D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.runs/synth_1/ArchivoRegistro.vds
# Journal file: D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ArchivoRegistro.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 424.641 ; gain = 125.395
Command: synth_design -top ArchivoRegistro -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2932 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 687.211 ; gain = 237.750
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ArchivoRegistro' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:20]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/ArchivoReg/ArchivoReg.srcs/sources_1/new/Registro.vhd:4' bound to instance 'Inst_Registro' of component 'Registro' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Registro' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/ArchivoReg/ArchivoReg.srcs/sources_1/new/Registro.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Registro' (1#1) [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/ArchivoReg/ArchivoReg.srcs/sources_1/new/Registro.vhd:10]
INFO: [Synth 8-3491] module 'Registro' declared at 'D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/ArchivoReg/ArchivoReg.srcs/sources_1/new/Registro.vhd:4' bound to instance 'Inst_Registro' of component 'Registro' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:83]
INFO: [Synth 8-3491] module 'Registro' declared at 'D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/ArchivoReg/ArchivoReg.srcs/sources_1/new/Registro.vhd:4' bound to instance 'Inst_Registro' of component 'Registro' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:83]
INFO: [Synth 8-3491] module 'Registro' declared at 'D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/ArchivoReg/ArchivoReg.srcs/sources_1/new/Registro.vhd:4' bound to instance 'Inst_Registro' of component 'Registro' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:83]
INFO: [Synth 8-3491] module 'Registro' declared at 'D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/ArchivoReg/ArchivoReg.srcs/sources_1/new/Registro.vhd:4' bound to instance 'Inst_Registro' of component 'Registro' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:83]
INFO: [Synth 8-3491] module 'Registro' declared at 'D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/ArchivoReg/ArchivoReg.srcs/sources_1/new/Registro.vhd:4' bound to instance 'Inst_Registro' of component 'Registro' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:83]
INFO: [Synth 8-3491] module 'Registro' declared at 'D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/ArchivoReg/ArchivoReg.srcs/sources_1/new/Registro.vhd:4' bound to instance 'Inst_Registro' of component 'Registro' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:83]
INFO: [Synth 8-3491] module 'Registro' declared at 'D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/ArchivoReg/ArchivoReg.srcs/sources_1/new/Registro.vhd:4' bound to instance 'Inst_Registro' of component 'Registro' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:83]
INFO: [Synth 8-3491] module 'Registro' declared at 'D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/ArchivoReg/ArchivoReg.srcs/sources_1/new/Registro.vhd:4' bound to instance 'Inst_Registro' of component 'Registro' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:83]
INFO: [Synth 8-3491] module 'Registro' declared at 'D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/ArchivoReg/ArchivoReg.srcs/sources_1/new/Registro.vhd:4' bound to instance 'Inst_Registro' of component 'Registro' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:83]
INFO: [Synth 8-3491] module 'Registro' declared at 'D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/ArchivoReg/ArchivoReg.srcs/sources_1/new/Registro.vhd:4' bound to instance 'Inst_Registro' of component 'Registro' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:83]
INFO: [Synth 8-3491] module 'Registro' declared at 'D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/ArchivoReg/ArchivoReg.srcs/sources_1/new/Registro.vhd:4' bound to instance 'Inst_Registro' of component 'Registro' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:83]
INFO: [Synth 8-3491] module 'Registro' declared at 'D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/ArchivoReg/ArchivoReg.srcs/sources_1/new/Registro.vhd:4' bound to instance 'Inst_Registro' of component 'Registro' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:83]
INFO: [Synth 8-3491] module 'Registro' declared at 'D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/ArchivoReg/ArchivoReg.srcs/sources_1/new/Registro.vhd:4' bound to instance 'Inst_Registro' of component 'Registro' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:83]
INFO: [Synth 8-3491] module 'Registro' declared at 'D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/ArchivoReg/ArchivoReg.srcs/sources_1/new/Registro.vhd:4' bound to instance 'Inst_Registro' of component 'Registro' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:83]
INFO: [Synth 8-3491] module 'Registro' declared at 'D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/ArchivoReg/ArchivoReg.srcs/sources_1/new/Registro.vhd:4' bound to instance 'Inst_Registro' of component 'Registro' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:83]
INFO: [Synth 8-3491] module 'mux16chan' declared at 'D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/mux16chan/mux16chan.srcs/sources_1/new/mux16chan.vhd:34' bound to instance 'Inst_muxUNO' of component 'mux16chan' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mux16chan' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/mux16chan/mux16chan.srcs/sources_1/new/mux16chan.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'mux16chan' (2#1) [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/mux16chan/mux16chan.srcs/sources_1/new/mux16chan.vhd:55]
INFO: [Synth 8-3491] module 'mux16chan' declared at 'D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/mux16chan/mux16chan.srcs/sources_1/new/mux16chan.vhd:34' bound to instance 'Inst_muxDOS' of component 'mux16chan' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:113]
INFO: [Synth 8-3491] module 'Demux' declared at 'D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/DEMUX/DEMUX.srcs/sources_1/new/Demux.vhd:34' bound to instance 'Inst_DEMUX' of component 'Demux' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:134]
INFO: [Synth 8-638] synthesizing module 'Demux' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/DEMUX/DEMUX.srcs/sources_1/new/Demux.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Demux' (3#1) [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/DEMUX/DEMUX.srcs/sources_1/new/Demux.vhd:40]
INFO: [Synth 8-3491] module 'barrelSh' declared at 'D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/BarrelShifter/BarrelShifter.srcs/sources_1/new/barrelSh.vhd:5' bound to instance 'Inst_BarrelSh' of component 'barrelSh' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:140]
INFO: [Synth 8-638] synthesizing module 'barrelSh' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/BarrelShifter/BarrelShifter.srcs/sources_1/new/barrelSh.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'barrelSh' (4#1) [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/BarrelShifter/BarrelShifter.srcs/sources_1/new/barrelSh.vhd:12]
INFO: [Synth 8-3491] module 'mux2chan' declared at 'D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/Mux2can/Mux2can.srcs/sources_1/new/mux2chan.vhd:34' bound to instance 'Inst_mux2a1' of component 'mux2chan' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:147]
INFO: [Synth 8-638] synthesizing module 'mux2chan' [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/Mux2can/Mux2can.srcs/sources_1/new/mux2chan.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mux2chan' (5#1) [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/imports/ARQUITECTURA/Mux2can/Mux2can.srcs/sources_1/new/mux2chan.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ArchivoRegistro' (6#1) [D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.srcs/sources_1/new/ArchivoRegistro.vhd:20]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 759.902 ; gain = 310.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 759.902 ; gain = 310.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 759.902 ; gain = 310.441
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 759.902 ; gain = 310.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 98    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Registro 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Demux 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
Module barrelSh 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 98    
Module mux2chan 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 984.188 ; gain = 534.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 984.188 ; gain = 534.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 984.188 ; gain = 534.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 984.188 ; gain = 534.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 984.188 ; gain = 534.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 984.188 ; gain = 534.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 984.188 ; gain = 534.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 984.188 ; gain = 534.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 984.188 ; gain = 534.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     2|
|3     |LUT3  |    74|
|4     |LUT4  |     4|
|5     |LUT5  |    32|
|6     |LUT6  |   160|
|7     |MUXF7 |    64|
|8     |FDCE  |   256|
|9     |IBUF  |    37|
|10    |OBUF  |    32|
+------+------+------+

Report Instance Areas: 
+------+----------------------------+------------+------+
|      |Instance                    |Module      |Cells |
+------+----------------------------+------------+------+
|1     |top                         |            |   662|
|2     |  \Ciclo[0].Inst_Registro   |Registro    |    17|
|3     |  \Ciclo[10].Inst_Registro  |Registro_0  |    17|
|4     |  \Ciclo[11].Inst_Registro  |Registro_1  |    81|
|5     |  \Ciclo[12].Inst_Registro  |Registro_2  |    17|
|6     |  \Ciclo[13].Inst_Registro  |Registro_3  |    17|
|7     |  \Ciclo[14].Inst_Registro  |Registro_4  |    17|
|8     |  \Ciclo[15].Inst_Registro  |Registro_5  |    49|
|9     |  \Ciclo[1].Inst_Registro   |Registro_6  |    17|
|10    |  \Ciclo[2].Inst_Registro   |Registro_7  |    17|
|11    |  \Ciclo[3].Inst_Registro   |Registro_8  |   209|
|12    |  \Ciclo[4].Inst_Registro   |Registro_9  |    17|
|13    |  \Ciclo[5].Inst_Registro   |Registro_10 |    17|
|14    |  \Ciclo[6].Inst_Registro   |Registro_11 |    17|
|15    |  \Ciclo[7].Inst_Registro   |Registro_12 |    49|
|16    |  \Ciclo[8].Inst_Registro   |Registro_13 |    17|
|17    |  \Ciclo[9].Inst_Registro   |Registro_14 |    17|
+------+----------------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 984.188 ; gain = 534.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 984.188 ; gain = 534.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 984.188 ; gain = 534.727
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 994.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1041.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1041.453 ; gain = 616.813
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1041.453 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/ESCOM/ARQUITECTURA/ArchivoRegistros/ArchivoRegistros.runs/synth_1/ArchivoRegistro.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ArchivoRegistro_utilization_synth.rpt -pb ArchivoRegistro_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 31 18:47:59 2020...
