Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/score_8.v" into library work
Parsing module <score_8>.
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/padB_7.v" into library work
Parsing module <paddleB_7>.
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/padA_6.v" into library work
Parsing module <paddleA_6>.
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/logic_4.v" into library work
Parsing module <logic_4>.
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/drawing_3.v" into library work
Parsing module <drawing_3>.
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/display_2.v" into library work
Parsing module <display_2>.
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/ball_5.v" into library work
Parsing module <ball_5>.
Analyzing Verilog file "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <display_2>.

Elaborating module <drawing_3>.
WARNING:HDLCompiler:1127 - "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/drawing_3.v" Line 43: Assignment to M_counter_q ignored, since the identifier is never used

Elaborating module <logic_4>.

Elaborating module <ball_5>.

Elaborating module <paddleA_6>.

Elaborating module <paddleB_7>.

Elaborating module <score_8>.
WARNING:Xst:2972 - "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/mojo_top_0.v" line 146. All outputs of instance <score> of block <score_8> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/mojo_top_0.v" line 146: Output port <scoreA> of the instance <score> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/mojo_top_0.v" line 146: Output port <scoreB> of the instance <score> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 153
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 153
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 153
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 153
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 153
    Found 1-bit tristate buffer for signal <avr_rx> created at line 153
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <display_2>.
    Related source file is "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/display_2.v".
    Found 4-bit register for signal <M_j_q>.
    Found 4-bit register for signal <M_k_q>.
    Found 16-bit register for signal <M_time_q>.
    Found 3-bit register for signal <M_state_q>.
    Found 4-bit register for signal <M_i_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 100                                            |
    | Power Up State     | 100                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <M_j_q[3]_GND_3_o_sub_3_OUT> created at line 54.
    Found 4-bit subtractor for signal <M_i_q[3]_GND_3_o_sub_16_OUT> created at line 86.
    Found 1-bit adder for signal <clk_GND_3_o_add_0_OUT<0>> created at line 37.
    Found 8-bit adder for signal <M_i_q[3]_GND_3_o_add_5_OUT> created at line 64.
    Found 16-bit adder for signal <M_time_q[15]_GND_3_o_add_12_OUT> created at line 80.
    Found 4-bit adder for signal <M_k_q[3]_GND_3_o_add_16_OUT> created at line 87.
    Found 511-bit shifter logical right for signal <n0060> created at line 64
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <display_2> synthesized.

Synthesizing Unit <drawing_3>.
    Related source file is "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/drawing_3.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit subtractor for signal <GND_4_o_GND_4_o_sub_4_OUT> created at line 30.
    Found 5-bit subtractor for signal <GND_4_o_GND_4_o_sub_9_OUT> created at line 33.
    Found 8-bit adder for signal <ballX[3]_GND_4_o_add_1_OUT> created at line 29.
    Found 5-bit adder for signal <n1369> created at line 32.
    Found 32-bit adder for signal <n1358> created at line 33.
    Found 8-bit adder for signal <PWR_5_o_GND_4_o_add_11_OUT> created at line 34.
    Found 5-bit adder for signal <n1385[4:0]> created at line 35.
    Found 8-bit adder for signal <PWR_5_o_GND_4_o_add_14_OUT> created at line 35.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 1072 Multiplexer(s).
Unit <drawing_3> synthesized.

Synthesizing Unit <logic_4>.
    Related source file is "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/logic_4.v".
WARNING:Xst:647 - Input <scoreA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <scoreB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btnStart> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logic_4> synthesized.

Synthesizing Unit <ball_5>.
    Related source file is "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/ball_5.v".
    Found 4-bit register for signal <M_ballXtemp_q>.
    Found 4-bit register for signal <M_ballYtemp_q>.
    Found 1-bit register for signal <M_speedX_q>.
    Found 1-bit register for signal <M_speedY_q>.
    Found 1-bit register for signal <M_state_q>.
    Found 23-bit register for signal <M_counter_q>.
    Found 4-bit subtractor for signal <padA[3]_GND_6_o_sub_6_OUT> created at line 55.
    Found 4-bit subtractor for signal <padB[3]_GND_6_o_sub_13_OUT> created at line 70.
    Found 4-bit subtractor for signal <M_ballXtemp_q[3]_GND_6_o_sub_25_OUT> created at line 97.
    Found 4-bit subtractor for signal <M_ballYtemp_q[3]_GND_6_o_sub_31_OUT> created at line 104.
    Found 23-bit adder for signal <M_counter_q[22]_GND_6_o_add_0_OUT> created at line 51.
    Found 4-bit adder for signal <padA[3]_GND_6_o_add_8_OUT> created at line 62.
    Found 4-bit adder for signal <padB[3]_GND_6_o_add_15_OUT> created at line 77.
    Found 4-bit adder for signal <M_ballXtemp_q[3]_GND_6_o_add_22_OUT> created at line 94.
    Found 4-bit adder for signal <M_ballYtemp_q[3]_GND_6_o_add_28_OUT> created at line 101.
    Found 23-bit comparator greater for signal <n0001> created at line 52
    Found 4-bit comparator equal for signal <M_ballXtemp_q[3]_padA[3]_equal_7_o> created at line 55
    Found 4-bit comparator equal for signal <M_ballXtemp_q[3]_padA[3]_equal_8_o> created at line 59
    Found 4-bit comparator not equal for signal <M_ballXtemp_q[3]_padA[3]_equal_10_o> created at line 62
    Found 4-bit comparator equal for signal <M_ballXtemp_q[3]_padB[3]_equal_14_o> created at line 70
    Found 4-bit comparator equal for signal <M_ballXtemp_q[3]_padB[3]_equal_15_o> created at line 74
    Found 4-bit comparator not equal for signal <M_ballXtemp_q[3]_padB[3]_equal_17_o> created at line 77
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <ball_5> synthesized.

Synthesizing Unit <paddleA_6>.
    Related source file is "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/padA_6.v".
    Found 4-bit register for signal <M_padAtemp_q>.
    Found 2-bit register for signal <M_state_q>.
    Found finite state machine <FSM_1> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 01                                             |
    | Power Up State     | 01                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <M_padAtemp_q[3]_GND_7_o_sub_4_OUT> created at line 40.
    Found 4-bit comparator greater for signal <GND_7_o_M_padAtemp_q[3]_LessThan_3_o> created at line 39
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <paddleA_6> synthesized.

Synthesizing Unit <paddleB_7>.
    Related source file is "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/TestLedMatrix/work/planAhead/TestLedMatrix/TestLedMatrix.srcs/sources_1/imports/verilog/padB_7.v".
    Found 4-bit register for signal <M_padBtemp_q>.
    Found 2-bit register for signal <M_state_q>.
    Found finite state machine <FSM_2> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 01                                             |
    | Power Up State     | 01                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <M_padBtemp_q[3]_GND_8_o_sub_4_OUT> created at line 40.
    Found 4-bit comparator greater for signal <GND_8_o_M_padBtemp_q[3]_LessThan_3_o> created at line 39
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <paddleB_7> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 24
 1-bit adder                                           : 1
 16-bit adder                                          : 1
 23-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 4
 4-bit addsub                                          : 1
 4-bit subtractor                                      : 7
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
 8-bit adder                                           : 4
# Registers                                            : 13
 1-bit register                                        : 3
 16-bit register                                       : 1
 23-bit register                                       : 1
 4-bit register                                        : 8
# Comparators                                          : 9
 23-bit comparator greater                             : 1
 4-bit comparator equal                                : 4
 4-bit comparator greater                              : 2
 4-bit comparator not equal                            : 2
# Multiplexers                                         : 1082
 1-bit 2-to-1 multiplexer                              : 1073
 16-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 8
# Logic shifters                                       : 1
 511-bit shifter logical right                         : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ball_5>.
The following registers are absorbed into counter <M_ballXtemp_q>: 1 register on signal <M_ballXtemp_q>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <ball_5> synthesized (advanced).

Synthesizing (advanced) Unit <paddleA_6>.
The following registers are absorbed into counter <M_padAtemp_q>: 1 register on signal <M_padAtemp_q>.
Unit <paddleA_6> synthesized (advanced).

Synthesizing (advanced) Unit <paddleB_7>.
The following registers are absorbed into counter <M_padBtemp_q>: 1 register on signal <M_padBtemp_q>.
Unit <paddleB_7> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 19
 1-bit adder                                           : 1
 16-bit adder                                          : 1
 4-bit adder                                           : 4
 4-bit subtractor                                      : 5
 5-bit adder                                           : 1
 5-bit subtractor                                      : 2
 8-bit adder                                           : 4
 8-bit adder carry in                                  : 1
# Counters                                             : 4
 23-bit up counter                                     : 1
 4-bit down counter                                    : 2
 4-bit updown counter                                  : 1
# Registers                                            : 39
 Flip-Flops                                            : 39
# Comparators                                          : 9
 23-bit comparator greater                             : 1
 4-bit comparator equal                                : 4
 4-bit comparator greater                              : 2
 4-bit comparator not equal                            : 2
# Multiplexers                                         : 1079
 1-bit 2-to-1 multiplexer                              : 1072
 16-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 6
# Logic shifters                                       : 1
 511-bit shifter logical right                         : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <M_state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 01    | 01
 10    | 10
 00    | 00
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <M_state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 01    | 01
 10    | 10
 00    | 00
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <disp/FSM_0> on signal <M_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 100   | 00
 000   | 01
 010   | 11
 011   | 10
-------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <display_2> ...

Optimizing unit <drawing_3> ...

Optimizing unit <ball_5> ...
WARNING:Xst:1293 - FF/Latch <paddleA/M_state_q_FSM_FFd1> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paddleA/M_padAtemp_q_1> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paddleA/M_padAtemp_q_2> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paddleA/M_padAtemp_q_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp/M_time_q_15> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <paddleA/M_state_q_FSM_FFd2> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <paddleB/M_state_q_FSM_FFd2> <ball/M_state_q> 
INFO:Xst:3203 - The FF/Latch <paddleA/M_state_q_FSM_FFd2> in Unit <mojo_top_0> is the opposite to the following FF/Latch, which will be removed : <paddleA/M_padAtemp_q_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 14.
FlipFlop ball/M_ballXtemp_q_0 has been replicated 2 time(s)
FlipFlop ball/M_ballXtemp_q_1 has been replicated 2 time(s)
FlipFlop ball/M_ballXtemp_q_2 has been replicated 3 time(s)
FlipFlop ball/M_ballXtemp_q_3 has been replicated 3 time(s)
FlipFlop paddleB/M_padBtemp_q_0 has been replicated 1 time(s)
FlipFlop paddleB/M_padBtemp_q_1 has been replicated 1 time(s)
FlipFlop paddleB/M_padBtemp_q_2 has been replicated 1 time(s)
FlipFlop paddleB/M_padBtemp_q_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 86
 Flip-Flops                                            : 86

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 428
#      GND                         : 5
#      INV                         : 5
#      LUT1                        : 36
#      LUT2                        : 14
#      LUT3                        : 17
#      LUT4                        : 44
#      LUT5                        : 43
#      LUT6                        : 180
#      MUXCY                       : 36
#      MUXF7                       : 7
#      VCC                         : 3
#      XORCY                       : 38
# FlipFlops/Latches                : 86
#      FDR                         : 36
#      FDRE                        : 45
#      FDS                         : 5
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 25
#      IBUF                        : 3
#      OBUF                        : 16
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              86  out of  11440     0%  
 Number of Slice LUTs:                  339  out of   5720     5%  
    Number used as Logic:               339  out of   5720     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    359
   Number with an unused Flip Flop:     273  out of    359    76%  
   Number with an unused LUT:            20  out of    359     5%  
   Number of fully used LUT-FF pairs:    66  out of    359    18%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  25  out of    102    24%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 86    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.179ns (Maximum Frequency: 161.838MHz)
   Minimum input arrival time before clock: 3.983ns
   Maximum output required time after clock: 13.225ns
   Maximum combinational path delay: 5.961ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.179ns (frequency: 161.838MHz)
  Total number of paths / destination ports: 1958 / 211
-------------------------------------------------------------------------
Delay:               6.179ns (Levels of Logic = 6)
  Source:            paddleB/M_padBtemp_q_3 (FF)
  Destination:       ball/M_speedX_q (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: paddleB/M_padBtemp_q_3 to ball/M_speedX_q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            20   0.525   1.394  M_padBtemp_q_3 (M_padBtemp_q_3)
     end scope: 'paddleB:padB<3>'
     begin scope: 'ball:padB<3>'
     LUT4:I2->O            2   0.250   0.726  M_ballXtemp_q[3]_padB[3]_equal_14_o411 (M_ballXtemp_q[3]_padB[3]_equal_14_o41)
     LUT5:I4->O            2   0.254   0.726  M_ballXtemp_q[3]_padB[3]_equal_15_o41 (M_ballXtemp_q[3]_padB[3]_equal_15_o)
     LUT6:I5->O            1   0.254   0.790  _n0147_inv1 (_n0147_inv1)
     LUT4:I2->O            1   0.250   0.682  _n0147_inv3 (_n0147_inv)
     LUT4:I3->O            1   0.254   0.000  M_speedX_q_glue_set (M_speedX_q_glue_set)
     FDR:D                     0.074          M_speedX_q
    ----------------------------------------
    Total                      6.179ns (1.861ns logic, 4.318ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              3.983ns (Levels of Logic = 3)
  Source:            btnLeft (PAD)
  Destination:       paddleB/M_padBtemp_q_0 (FF)
  Destination Clock: clk rising

  Data Path: btnLeft to paddleB/M_padBtemp_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   1.156  btnLeft_IBUF (btnLeft_IBUF)
     begin scope: 'paddleB:btnLeft'
     LUT6:I1->O            8   0.254   0.943  _n0051_inv11 (_n0051_inv)
     FDRE:CE                   0.302          M_padBtemp_q_0
    ----------------------------------------
    Total                      3.983ns (1.884ns logic, 2.099ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1291 / 8
-------------------------------------------------------------------------
Offset:              13.225ns (Levels of Logic = 12)
  Source:            ball/M_ballXtemp_q_0 (FF)
  Destination:       ledmatrix<5> (PAD)
  Source Clock:      clk rising

  Data Path: ball/M_ballXtemp_q_0 to ledmatrix<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           113   0.525   2.525  M_ballXtemp_q_0 (M_ballXtemp_q_0)
     end scope: 'ball:ballX<0>'
     begin scope: 'drawpong:ballX<0>'
     LUT4:I0->O            7   0.254   1.138  Mmux_ballX[3]_GND_4_o_MUX_4928_o1111 (Mmux_ballX[3]_GND_4_o_MUX_4928_o111)
     end scope: 'drawpong:Mmux_ballX[3]_GND_4_o_MUX_4928_o111'
     begin scope: 'disp:Mmux_ballX[3]_GND_4_o_MUX_4928_o111'
     LUT5:I2->O            1   0.235   1.137  _n0127<2>329_SW0 (N243)
     LUT6:I0->O            1   0.254   0.910  _n0127<2>329 (_n0127<2>328)
     LUT6:I3->O            1   0.235   0.000  _n0127<2>347_F (N263)
     MUXF7:I0->O           1   0.163   0.682  _n0127<2>347 (_n0127<2>346)
     LUT6:I5->O            1   0.254   0.000  _n0127<2>348_G (N266)
     MUXF7:I1->O           1   0.175   0.910  _n0127<2>348 (_n0127<2>347)
     LUT6:I3->O            1   0.235   0.681  _n0127<2>458 (ledmatrix<5>)
     end scope: 'disp:ledmatrix<5>'
     OBUF:I->O                 2.912          ledmatrix_5_OBUF (ledmatrix<5>)
    ----------------------------------------
    Total                     13.225ns (5.242ns logic, 7.983ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.961ns (Levels of Logic = 4)
  Source:            clk (PAD)
  Destination:       ledmatrix<6> (PAD)

  Data Path: clk to ledmatrix<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.790  clk_IBUF (clk_IBUF)
     begin scope: 'disp:clk_IBUF'
     LUT2:I0->O            1   0.250   0.681  ledmatrix<1>1 (ledmatrix<6>)
     end scope: 'disp:ledmatrix<6>'
     OBUF:I->O                 2.912          ledmatrix_6_OBUF (ledmatrix<6>)
    ----------------------------------------
    Total                      5.961ns (4.490ns logic, 1.471ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.179|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.65 secs
 
--> 

Total memory usage is 356796 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    5 (   0 filtered)

