{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 17:22:46 2015 " "Info: Processing started: Tue Dec 08 17:22:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processor EP2C35F484C7 " "Info: Selected device EP2C35F484C7 for design \"Processor\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C7 " "Info: Device EP2C20F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 900 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 901 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ W20 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 902 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "47 47 " "Critical Warning: No exact pin location assignment(s) for 47 pins of 47 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[0\] " "Info: Pin out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { out[0] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 359 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[1\] " "Info: Pin out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { out[1] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 360 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[2\] " "Info: Pin out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { out[2] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 361 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[3\] " "Info: Pin out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { out[3] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 362 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[4\] " "Info: Pin out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { out[4] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 363 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[5\] " "Info: Pin out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { out[5] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 364 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[6\] " "Info: Pin out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { out[6] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 365 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[7\] " "Info: Pin out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { out[7] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 366 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "halt " "Info: Pin halt not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { halt } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { halt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 397 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR40\[0\] " "Info: Pin IR40\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IR40[0] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR40[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 367 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR40\[1\] " "Info: Pin IR40\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IR40[1] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR40[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 368 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR40\[2\] " "Info: Pin IR40\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IR40[2] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR40[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 369 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR40\[3\] " "Info: Pin IR40\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IR40[3] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR40[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 370 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR40\[4\] " "Info: Pin IR40\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IR40[4] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR40[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 371 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MeminstOut\[0\] " "Info: Pin MeminstOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MeminstOut[0] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MeminstOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 372 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MeminstOut\[1\] " "Info: Pin MeminstOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MeminstOut[1] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MeminstOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 373 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MeminstOut\[2\] " "Info: Pin MeminstOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MeminstOut[2] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MeminstOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 374 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MeminstOut\[3\] " "Info: Pin MeminstOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MeminstOut[3] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MeminstOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 375 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MeminstOut\[4\] " "Info: Pin MeminstOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MeminstOut[4] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MeminstOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 376 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regAOut\[0\] " "Info: Pin regAOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { regAOut[0] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { regAOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 377 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regAOut\[1\] " "Info: Pin regAOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { regAOut[1] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { regAOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 378 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regAOut\[2\] " "Info: Pin regAOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { regAOut[2] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { regAOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 379 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regAOut\[3\] " "Info: Pin regAOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { regAOut[3] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { regAOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 380 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regAOut\[4\] " "Info: Pin regAOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { regAOut[4] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { regAOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 381 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regAOut\[5\] " "Info: Pin regAOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { regAOut[5] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { regAOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 382 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regAOut\[6\] " "Info: Pin regAOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { regAOut[6] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { regAOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 383 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regAOut\[7\] " "Info: Pin regAOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { regAOut[7] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { regAOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 384 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMout\[0\] " "Info: Pin RAMout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAMout[0] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 385 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMout\[1\] " "Info: Pin RAMout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAMout[1] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 386 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMout\[2\] " "Info: Pin RAMout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAMout[2] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 387 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMout\[3\] " "Info: Pin RAMout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAMout[3] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 388 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMout\[4\] " "Info: Pin RAMout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAMout[4] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 389 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMout\[5\] " "Info: Pin RAMout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAMout[5] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 390 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMout\[6\] " "Info: Pin RAMout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAMout[6] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 391 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMout\[7\] " "Info: Pin RAMout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RAMout[7] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 392 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[0\] " "Info: Pin in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { in[0] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 351 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[1\] " "Info: Pin in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { in[1] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 352 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[2\] " "Info: Pin in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { in[2] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 353 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[3\] " "Info: Pin in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { in[3] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 354 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[4\] " "Info: Pin in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { in[4] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 355 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[5\] " "Info: Pin in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { in[5] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 356 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[6\] " "Info: Pin in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { in[6] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 357 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[7\] " "Info: Pin in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { in[7] } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 358 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enter " "Info: Pin enter not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { enter } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { enter } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 396 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 393 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { reset } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 394 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "init " "Info: Pin init not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { init } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 395 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[0\] " "Info: Destination node DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[0\]" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 339 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[1\] " "Info: Destination node DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[1\]" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 344 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[2\] " "Info: Destination node DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[2\]" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 343 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[3\] " "Info: Destination node DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[3\]" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 342 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[4\] " "Info: Destination node DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\|A_Reg\[4\]" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Register.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 341 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:CU1\|CurrState.store " "Info: Destination node CU:CU1\|CurrState.store" {  } { { "CU.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/CU.v" 33 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:CU1|CurrState.store } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 20 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/Processor.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 393 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:CU1\|CurrState.store  " "Info: Automatically promoted node CU:CU1\|CurrState.store " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataPath:DP1\|InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[0\]~0 " "Info: Destination node DataPath:DP1\|InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[0\]~0" {  } { { "MUX_2_To_1.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/MUX_2_To_1.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 434 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataPath:DP1\|InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[1\]~1 " "Info: Destination node DataPath:DP1\|InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[1\]~1" {  } { { "MUX_2_To_1.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/MUX_2_To_1.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 435 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataPath:DP1\|InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[2\]~2 " "Info: Destination node DataPath:DP1\|InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[2\]~2" {  } { { "MUX_2_To_1.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/MUX_2_To_1.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 436 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataPath:DP1\|InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[3\]~3 " "Info: Destination node DataPath:DP1\|InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[3\]~3" {  } { { "MUX_2_To_1.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/MUX_2_To_1.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[3]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 437 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataPath:DP1\|InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[4\]~4 " "Info: Destination node DataPath:DP1\|InstructionCycleOperations:ICO\|MUX_2_To_1:Memi\|out\[4\]~4" {  } { { "MUX_2_To_1.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/MUX_2_To_1.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[4]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 438 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~376 " "Info: Destination node DataPath:DP1\|ROM:romA\|rom\[7\]\[0\]~376" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|rom[7][0]~376 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 707 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataPath:DP1\|ROM:romA\|rom\[1\]\[0\]~377 " "Info: Destination node DataPath:DP1\|ROM:romA\|rom\[1\]\[0\]~377" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|rom[1][0]~377 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 708 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataPath:DP1\|ROM:romA\|rom\[31\]\[0\]~380 " "Info: Destination node DataPath:DP1\|ROM:romA\|rom\[31\]\[0\]~380" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|rom[31][0]~380 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 711 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~383 " "Info: Destination node DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~383" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|rom[23][0]~383 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 715 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~394 " "Info: Destination node DataPath:DP1\|ROM:romA\|rom\[23\]\[0\]~394" {  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|rom[23][0]~394 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 733 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CU.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/CU.v" 33 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:CU1|CurrState.store } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 20 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DataPath:DP1\|ROM:romA\|rom\[0\]\[0\]~402  " "Info: Automatically promoted node DataPath:DP1\|ROM:romA\|rom\[0\]\[0\]~402 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|rom[0][0]~402 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 746 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DataPath:DP1\|ROM:romA\|rom\[10\]\[0\]~546  " "Info: Automatically promoted node DataPath:DP1\|ROM:romA\|rom\[10\]\[0\]~546 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|rom[10][0]~546 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 893 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DataPath:DP1\|ROM:romA\|rom\[11\]\[0\]~543  " "Info: Automatically promoted node DataPath:DP1\|ROM:romA\|rom\[11\]\[0\]~543 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|rom[11][0]~543 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 890 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DataPath:DP1\|ROM:romA\|rom\[12\]\[0\]~397  " "Info: Automatically promoted node DataPath:DP1\|ROM:romA\|rom\[12\]\[0\]~397 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|rom[12][0]~397 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 738 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DataPath:DP1\|ROM:romA\|rom\[13\]\[0\]~379  " "Info: Automatically promoted node DataPath:DP1\|ROM:romA\|rom\[13\]\[0\]~379 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|rom[13][0]~379 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 710 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DataPath:DP1\|ROM:romA\|rom\[14\]\[0\]~548  " "Info: Automatically promoted node DataPath:DP1\|ROM:romA\|rom\[14\]\[0\]~548 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|rom[14][0]~548 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 895 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DataPath:DP1\|ROM:romA\|rom\[15\]\[0\]~391  " "Info: Automatically promoted node DataPath:DP1\|ROM:romA\|rom\[15\]\[0\]~391 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|rom[15][0]~391 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 728 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DataPath:DP1\|ROM:romA\|rom\[16\]\[0\]~403  " "Info: Automatically promoted node DataPath:DP1\|ROM:romA\|rom\[16\]\[0\]~403 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|rom[16][0]~403 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 747 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DataPath:DP1\|ROM:romA\|rom\[17\]\[0\]~387  " "Info: Automatically promoted node DataPath:DP1\|ROM:romA\|rom\[17\]\[0\]~387 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|rom[17][0]~387 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 721 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DataPath:DP1\|ROM:romA\|rom\[18\]\[0\]~420  " "Info: Automatically promoted node DataPath:DP1\|ROM:romA\|rom\[18\]\[0\]~420 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|rom[18][0]~420 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 767 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DataPath:DP1\|ROM:romA\|rom\[19\]\[0\]~407  " "Info: Automatically promoted node DataPath:DP1\|ROM:romA\|rom\[19\]\[0\]~407 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|rom[19][0]~407 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 754 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DataPath:DP1\|ROM:romA\|rom\[1\]\[0\]~389  " "Info: Automatically promoted node DataPath:DP1\|ROM:romA\|rom\[1\]\[0\]~389 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|rom[1][0]~389 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 725 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DataPath:DP1\|ROM:romA\|rom\[20\]\[0\]~421  " "Info: Automatically promoted node DataPath:DP1\|ROM:romA\|rom\[20\]\[0\]~421 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|rom[20][0]~421 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 768 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DataPath:DP1\|ROM:romA\|rom\[21\]\[0\]~384  " "Info: Automatically promoted node DataPath:DP1\|ROM:romA\|rom\[21\]\[0\]~384 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|rom[21][0]~384 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/Enhanced Processor/Processor/" 0 { } { { 0 { 0 ""} 0 716 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "46 unused 3.3V 11 35 0 " "Info: Number of I/O pins in group: 46 (unused VREF, 3.3V VCCIO, 11 input, 35 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 45 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 37 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 39 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 36 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 39 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.949 ns register register " "Info: Estimated most critical path is register to register delay of 4.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DataPath:DP1\|ROM:romA\|rom\[12\]\[7\] 1 REG LAB_X27_Y17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X27_Y17; Fanout = 1; REG Node = 'DataPath:DP1\|ROM:romA\|rom\[12\]\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataPath:DP1|ROM:romA|rom[12][7] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.542 ns) 1.571 ns DataPath:DP1\|ROM:romA\|Mux0~19 2 COMB LAB_X31_Y18 1 " "Info: 2: + IC(1.029 ns) + CELL(0.542 ns) = 1.571 ns; Loc. = LAB_X31_Y18; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { DataPath:DP1|ROM:romA|rom[12][7] DataPath:DP1|ROM:romA|Mux0~19 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.521 ns) 2.247 ns DataPath:DP1\|ROM:romA\|Mux0~21 3 COMB LAB_X31_Y18 1 " "Info: 3: + IC(0.155 ns) + CELL(0.521 ns) = 2.247 ns; Loc. = LAB_X31_Y18; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux0~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { DataPath:DP1|ROM:romA|Mux0~19 DataPath:DP1|ROM:romA|Mux0~21 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.521 ns) 2.923 ns DataPath:DP1\|ROM:romA\|Mux0~25 4 COMB LAB_X31_Y18 1 " "Info: 4: + IC(0.155 ns) + CELL(0.521 ns) = 2.923 ns; Loc. = LAB_X31_Y18; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { DataPath:DP1|ROM:romA|Mux0~21 DataPath:DP1|ROM:romA|Mux0~25 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.319 ns) 3.597 ns DataPath:DP1\|ROM:romA\|Mux0~29 5 COMB LAB_X31_Y18 1 " "Info: 5: + IC(0.355 ns) + CELL(0.319 ns) = 3.597 ns; Loc. = LAB_X31_Y18; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux0~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { DataPath:DP1|ROM:romA|Mux0~25 DataPath:DP1|ROM:romA|Mux0~29 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.521 ns) 4.273 ns DataPath:DP1\|ROM:romA\|Mux0~30 6 COMB LAB_X31_Y18 1 " "Info: 6: + IC(0.155 ns) + CELL(0.521 ns) = 4.273 ns; Loc. = LAB_X31_Y18; Fanout = 1; COMB Node = 'DataPath:DP1\|ROM:romA\|Mux0~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { DataPath:DP1|ROM:romA|Mux0~29 DataPath:DP1|ROM:romA|Mux0~30 } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.521 ns) 4.949 ns DataPath:DP1\|ROM:romA\|Q\[7\] 7 REG LAB_X31_Y18 2 " "Info: 7: + IC(0.155 ns) + CELL(0.521 ns) = 4.949 ns; Loc. = LAB_X31_Y18; Fanout = 2; REG Node = 'DataPath:DP1\|ROM:romA\|Q\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { DataPath:DP1|ROM:romA|Mux0~30 DataPath:DP1|ROM:romA|Q[7] } "NODE_NAME" } } { "ROM.v" "" { Text "C:/Users/Student/Desktop/Enhanced Processor/Processor/ROM.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.945 ns ( 59.51 % ) " "Info: Total cell delay = 2.945 ns ( 59.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.004 ns ( 40.49 % ) " "Info: Total interconnect delay = 2.004 ns ( 40.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.949 ns" { DataPath:DP1|ROM:romA|rom[12][7] DataPath:DP1|ROM:romA|Mux0~19 DataPath:DP1|ROM:romA|Mux0~21 DataPath:DP1|ROM:romA|Mux0~25 DataPath:DP1|ROM:romA|Mux0~29 DataPath:DP1|ROM:romA|Mux0~30 DataPath:DP1|ROM:romA|Q[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 9% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Warning: Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[0\] 0 " "Info: Pin \"out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[1\] 0 " "Info: Pin \"out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[2\] 0 " "Info: Pin \"out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[3\] 0 " "Info: Pin \"out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[4\] 0 " "Info: Pin \"out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[5\] 0 " "Info: Pin \"out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[6\] 0 " "Info: Pin \"out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[7\] 0 " "Info: Pin \"out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "halt 0 " "Info: Pin \"halt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR40\[0\] 0 " "Info: Pin \"IR40\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR40\[1\] 0 " "Info: Pin \"IR40\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR40\[2\] 0 " "Info: Pin \"IR40\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR40\[3\] 0 " "Info: Pin \"IR40\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR40\[4\] 0 " "Info: Pin \"IR40\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MeminstOut\[0\] 0 " "Info: Pin \"MeminstOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MeminstOut\[1\] 0 " "Info: Pin \"MeminstOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MeminstOut\[2\] 0 " "Info: Pin \"MeminstOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MeminstOut\[3\] 0 " "Info: Pin \"MeminstOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MeminstOut\[4\] 0 " "Info: Pin \"MeminstOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regAOut\[0\] 0 " "Info: Pin \"regAOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regAOut\[1\] 0 " "Info: Pin \"regAOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regAOut\[2\] 0 " "Info: Pin \"regAOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regAOut\[3\] 0 " "Info: Pin \"regAOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regAOut\[4\] 0 " "Info: Pin \"regAOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regAOut\[5\] 0 " "Info: Pin \"regAOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regAOut\[6\] 0 " "Info: Pin \"regAOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regAOut\[7\] 0 " "Info: Pin \"regAOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMout\[0\] 0 " "Info: Pin \"RAMout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMout\[1\] 0 " "Info: Pin \"RAMout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMout\[2\] 0 " "Info: Pin \"RAMout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMout\[3\] 0 " "Info: Pin \"RAMout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMout\[4\] 0 " "Info: Pin \"RAMout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMout\[5\] 0 " "Info: Pin \"RAMout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMout\[6\] 0 " "Info: Pin \"RAMout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMout\[7\] 0 " "Info: Pin \"RAMout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 17:22:51 2015 " "Info: Processing ended: Tue Dec 08 17:22:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
