{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1695750652522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695750652522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 23:20:52 2023 " "Processing started: Tue Sep 26 23:20:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695750652522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1695750652522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ic_tester -c ic_tester " "Command: quartus_map --read_settings_files=on --write_settings_files=off ic_tester -c ic_tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1695750652522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1695750652823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_and.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_and " "Found entity 1: two_input_and" {  } { { "two_input_and.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_or.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_or " "Found entity 1: two_input_or" {  } { { "two_input_or.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652859 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "two_input_checker.v(73) " "Verilog HDL information at two_input_checker.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "two_input_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1695750652860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_checker " "Found entity 1: two_input_checker" {  } { { "two_input_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ic_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file ic_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 ic_tester " "Found entity 1: ic_tester" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "not_gate.v" "" { Text "D:/Projects/FPGA Test/ic_tester/not_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_and.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_and " "Found entity 1: three_input_and" {  } { { "three_input_and.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_or.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_or " "Found entity 1: three_input_or" {  } { { "three_input_or.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_nand.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_nand.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_nand " "Found entity 1: two_input_nand" {  } { { "two_input_nand.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_nand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_nor.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_nor.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_nor " "Found entity 1: two_input_nor" {  } { { "two_input_nor.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_nor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_nor.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_nor.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_nor " "Found entity 1: three_input_nor" {  } { { "three_input_nor.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_nor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_nand.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_nand.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_nand " "Found entity 1: three_input_nand" {  } { { "three_input_nand.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_nand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652871 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "three_input_checker.v(77) " "Verilog HDL information at three_input_checker.v(77): always construct contains both blocking and non-blocking assignments" {  } { { "three_input_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_checker.v" 77 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1695750652873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_checker " "Found entity 1: three_input_checker" {  } { { "three_input_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652873 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "not_gate_checker.v(65) " "Verilog HDL information at not_gate_checker.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "not_gate_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/not_gate_checker.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1695750652874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate_checker " "Found entity 1: not_gate_checker" {  } { { "not_gate_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/not_gate_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_xor " "Found entity 1: two_input_xor" {  } { { "two_input_xor.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_input_nand.v 1 1 " "Found 1 design units, including 1 entities, in source file four_input_nand.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_input_nand " "Found entity 1: four_input_nand" {  } { { "four_input_nand.v" "" { Text "D:/Projects/FPGA Test/ic_tester/four_input_nand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_input_and.v 1 1 " "Found 1 design units, including 1 entities, in source file four_input_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_input_and " "Found entity 1: four_input_and" {  } { { "four_input_and.v" "" { Text "D:/Projects/FPGA Test/ic_tester/four_input_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_input_nand.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_input_nand.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_input_nand " "Found entity 1: eight_input_nand" {  } { { "eight_input_nand.v" "" { Text "D:/Projects/FPGA Test/ic_tester/eight_input_nand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652880 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "four_input_checker.v(80) " "Verilog HDL information at four_input_checker.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "four_input_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/four_input_checker.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1695750652882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_input_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file four_input_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_input_checker " "Found entity 1: four_input_checker" {  } { { "four_input_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/four_input_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652882 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "eight_input_checker.v(103) " "Verilog HDL information at eight_input_checker.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "eight_input_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/eight_input_checker.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1695750652884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_input_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_input_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_input_checker " "Found entity 1: eight_input_checker" {  } { { "eight_input_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/eight_input_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gate " "Found entity 1: mux_gate" {  } { { "mux_gate.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_test.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_test " "Found entity 1: mux_test" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652887 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "logical_function_check.v(184) " "Verilog HDL information at logical_function_check.v(184): always construct contains both blocking and non-blocking assignments" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 184 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1695750652888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_function_check.v 1 1 " "Found 1 design units, including 1 entities, in source file logical_function_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_function_check " "Found entity 1: logical_function_check" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_xnor.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_xnor.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_xnor " "Found entity 1: two_input_xnor" {  } { { "two_input_xnor.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_xnor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_xor " "Found entity 1: three_input_xor" {  } { { "three_input_xor.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file input_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_decoder " "Found entity 1: input_decoder" {  } { { "input_decoder.v" "" { Text "D:/Projects/FPGA Test/ic_tester/input_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icnumber_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file icnumber_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 icNumber_decoder " "Found entity 1: icNumber_decoder" {  } { { "icNumber_decoder.v" "" { Text "D:/Projects/FPGA Test/ic_tester/icNumber_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file testing_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 testing_logic " "Found entity 1: testing_logic" {  } { { "testing_logic.v" "" { Text "D:/Projects/FPGA Test/ic_tester/testing_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "D:/Projects/FPGA Test/ic_tester/pll1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652897 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IR_RECEIVE.v(172) " "Verilog HDL information at IR_RECEIVE.v(172): always construct contains both blocking and non-blocking assignments" {  } { { "IR_RECEIVE.v" "" { Text "D:/Projects/FPGA Test/ic_tester/IR_RECEIVE.v" 172 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1695750652898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file ir_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR_RECEIVE " "Found entity 1: IR_RECEIVE" {  } { { "IR_RECEIVE.v" "" { Text "D:/Projects/FPGA Test/ic_tester/IR_RECEIVE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652899 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "State_machine.v(87) " "Verilog HDL information at State_machine.v(87): always construct contains both blocking and non-blocking assignments" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1695750652900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 State_machine " "Found entity 1: State_machine" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652901 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Input_Reciver Input_Reciver.v(12) " "Verilog Module Declaration warning at Input_Reciver.v(12): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Input_Reciver\"" {  } { { "Input_Reciver.v" "" { Text "D:/Projects/FPGA Test/ic_tester/Input_Reciver.v" 12 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695750652902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_reciver.v 1 1 " "Found 1 design units, including 1 entities, in source file input_reciver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Reciver " "Found entity 1: Input_Reciver" {  } { { "Input_Reciver.v" "" { Text "D:/Projects/FPGA Test/ic_tester/Input_Reciver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_ic_number.v 1 1 " "Found 1 design units, including 1 entities, in source file generate_ic_number.v" { { "Info" "ISGN_ENTITY_NAME" "1 generate_ic_number " "Found entity 1: generate_ic_number" {  } { { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_MUX " "Found entity 1: LCD_MUX" {  } { { "LCD_MUX.v" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750652905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750652905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display_nty.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display_nty.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DISPLAY_nty-LCD_DISPLAY_arch " "Found design unit 1: LCD_DISPLAY_nty-LCD_DISPLAY_arch" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750653156 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DISPLAY_nty " "Found entity 1: LCD_DISPLAY_nty" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750653156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750653156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display1.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_DISPLAY1 " "Found entity 1: LCD_DISPLAY1" {  } { { "LCD_DISPLAY1.v" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750653158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750653158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_DISPLAY " "Found entity 1: LCD_DISPLAY" {  } { { "LCD_DISPLAY.v" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750653159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750653159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pfcount.v 1 1 " "Found 1 design units, including 1 entities, in source file pfcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 PFCount " "Found entity 1: PFCount" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750653161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750653161 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "State_machine.v(100) " "Verilog HDL or VHDL warning at State_machine.v(100): conditional expression evaluates to a constant" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 100 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1695750653163 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ic_tester.v(68) " "Verilog HDL Instantiation warning at ic_tester.v(68): instance has no name" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1695750653164 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ic_tester " "Elaborating entity \"ic_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1695750653235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Reciver Input_Reciver:comb_3 " "Elaborating entity \"Input_Reciver\" for hierarchy \"Input_Reciver:comb_3\"" {  } { { "ic_tester.v" "comb_3" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653237 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4\] Input_Reciver.v(24) " "Output port \"LEDR\[4\]\" at Input_Reciver.v(24) has no driver" {  } { { "Input_Reciver.v" "" { Text "D:/Projects/FPGA Test/ic_tester/Input_Reciver.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1695750653238 "|ic_tester|Input_Reciver:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 Input_Reciver:comb_3\|pll1:u0 " "Elaborating entity \"pll1\" for hierarchy \"Input_Reciver:comb_3\|pll1:u0\"" {  } { { "Input_Reciver.v" "u0" { Text "D:/Projects/FPGA Test/ic_tester/Input_Reciver.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\"" {  } { { "pll1.v" "altpll_component" { Text "D:/Projects/FPGA Test/ic_tester/pll1.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component " "Elaborated megafunction instantiation \"Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\"" {  } { { "pll1.v" "" { Text "D:/Projects/FPGA Test/ic_tester/pll1.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component " "Instantiated megafunction \"Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653270 ""}  } { { "pll1.v" "" { Text "D:/Projects/FPGA Test/ic_tester/pll1.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695750653270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "D:/Projects/FPGA Test/ic_tester/db/pll1_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695750653325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695750653325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated " "Elaborating entity \"pll1_altpll\" for hierarchy \"Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_RECEIVE Input_Reciver:comb_3\|IR_RECEIVE:u1 " "Elaborating entity \"IR_RECEIVE\" for hierarchy \"Input_Reciver:comb_3\|IR_RECEIVE:u1\"" {  } { { "Input_Reciver.v" "u1" { Text "D:/Projects/FPGA Test/ic_tester/Input_Reciver.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_machine Input_Reciver:comb_3\|State_machine:u2 " "Elaborating entity \"State_machine\" for hierarchy \"Input_Reciver:comb_3\|State_machine:u2\"" {  } { { "Input_Reciver.v" "u2" { Text "D:/Projects/FPGA Test/ic_tester/Input_Reciver.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653330 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter State_machine.v(42) " "Verilog HDL or VHDL warning at State_machine.v(42): object \"counter\" assigned a value but never read" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1695750653331 "|ic_tester|Input_Reciver:comb_3|State_machine:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clutter_counter State_machine.v(43) " "Verilog HDL or VHDL warning at State_machine.v(43): object \"clutter_counter\" assigned a value but never read" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1695750653331 "|ic_tester|Input_Reciver:comb_3|State_machine:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_ready_delayed State_machine.v(44) " "Verilog HDL or VHDL warning at State_machine.v(44): object \"data_ready_delayed\" assigned a value but never read" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1695750653331 "|ic_tester|Input_Reciver:comb_3|State_machine:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 State_machine.v(138) " "Verilog HDL assignment warning at State_machine.v(138): truncated value with size 8 to match size of target (7)" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1695750653331 "|ic_tester|Input_Reciver:comb_3|State_machine:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 State_machine.v(164) " "Verilog HDL assignment warning at State_machine.v(164): truncated value with size 8 to match size of target (7)" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1695750653331 "|ic_tester|Input_Reciver:comb_3|State_machine:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 State_machine.v(190) " "Verilog HDL assignment warning at State_machine.v(190): truncated value with size 8 to match size of target (7)" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1695750653331 "|ic_tester|Input_Reciver:comb_3|State_machine:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 State_machine.v(216) " "Verilog HDL assignment warning at State_machine.v(216): truncated value with size 8 to match size of target (7)" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1695750653332 "|ic_tester|Input_Reciver:comb_3|State_machine:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_ic_number Input_Reciver:comb_3\|generate_ic_number:gin1 " "Elaborating entity \"generate_ic_number\" for hierarchy \"Input_Reciver:comb_3\|generate_ic_number:gin1\"" {  } { { "Input_Reciver.v" "gin1" { Text "D:/Projects/FPGA Test/ic_tester/Input_Reciver.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testing_logic testing_logic:tl1 " "Elaborating entity \"testing_logic\" for hierarchy \"testing_logic:tl1\"" {  } { { "ic_tester.v" "tl1" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "icNumber_decoder testing_logic:tl1\|icNumber_decoder:icd1 " "Elaborating entity \"icNumber_decoder\" for hierarchy \"testing_logic:tl1\|icNumber_decoder:icd1\"" {  } { { "testing_logic.v" "icd1" { Text "D:/Projects/FPGA Test/ic_tester/testing_logic.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_function_check testing_logic:tl1\|logical_function_check:lfc1 " "Elaborating entity \"logical_function_check\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\"" {  } { { "testing_logic.v" "lfc1" { Text "D:/Projects/FPGA Test/ic_tester/testing_logic.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653337 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mode logical_function_check.v(24) " "Verilog HDL or VHDL warning at logical_function_check.v(24): object \"mode\" assigned a value but never read" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1695750653338 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN3_WIRE2 logical_function_check.v(27) " "Verilog HDL warning at logical_function_check.v(27): object IN3_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 27 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653338 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN6_WIRE2 logical_function_check.v(27) " "Verilog HDL warning at logical_function_check.v(27): object IN6_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 27 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653338 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN8_WIRE2 logical_function_check.v(27) " "Verilog HDL warning at logical_function_check.v(27): object IN8_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 27 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653338 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN11_WIRE2 logical_function_check.v(27) " "Verilog HDL warning at logical_function_check.v(27): object IN11_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 27 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653338 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS5_WIRE2 logical_function_check.v(28) " "Verilog HDL warning at logical_function_check.v(28): object PASS5_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653338 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS6_WIRE2 logical_function_check.v(28) " "Verilog HDL warning at logical_function_check.v(28): object PASS6_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653338 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL5_WIRE2 logical_function_check.v(28) " "Verilog HDL warning at logical_function_check.v(28): object FAIL5_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL6_WIRE2 logical_function_check.v(28) " "Verilog HDL warning at logical_function_check.v(28): object FAIL6_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN6_WIRE3 logical_function_check.v(30) " "Verilog HDL warning at logical_function_check.v(30): object IN6_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 30 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN8_WIRE3 logical_function_check.v(30) " "Verilog HDL warning at logical_function_check.v(30): object IN8_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 30 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN12_WIRE3 logical_function_check.v(30) " "Verilog HDL warning at logical_function_check.v(30): object IN12_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 30 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS4_WIRE3 logical_function_check.v(31) " "Verilog HDL warning at logical_function_check.v(31): object PASS4_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS5_WIRE3 logical_function_check.v(31) " "Verilog HDL warning at logical_function_check.v(31): object PASS5_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS6_WIRE3 logical_function_check.v(31) " "Verilog HDL warning at logical_function_check.v(31): object PASS6_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL4_WIRE3 logical_function_check.v(31) " "Verilog HDL warning at logical_function_check.v(31): object FAIL4_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL5_WIRE3 logical_function_check.v(31) " "Verilog HDL warning at logical_function_check.v(31): object FAIL5_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL6_WIRE3 logical_function_check.v(31) " "Verilog HDL warning at logical_function_check.v(31): object FAIL6_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN3_WIRE4 logical_function_check.v(33) " "Verilog HDL warning at logical_function_check.v(33): object IN3_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN6_WIRE4 logical_function_check.v(33) " "Verilog HDL warning at logical_function_check.v(33): object IN6_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN8_WIRE4 logical_function_check.v(33) " "Verilog HDL warning at logical_function_check.v(33): object IN8_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN11_WIRE4 logical_function_check.v(33) " "Verilog HDL warning at logical_function_check.v(33): object IN11_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS3_WIRE4 logical_function_check.v(34) " "Verilog HDL warning at logical_function_check.v(34): object PASS3_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS4_WIRE4 logical_function_check.v(34) " "Verilog HDL warning at logical_function_check.v(34): object PASS4_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS5_WIRE4 logical_function_check.v(34) " "Verilog HDL warning at logical_function_check.v(34): object PASS5_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS6_WIRE4 logical_function_check.v(34) " "Verilog HDL warning at logical_function_check.v(34): object PASS6_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL3_WIRE4 logical_function_check.v(34) " "Verilog HDL warning at logical_function_check.v(34): object FAIL3_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL4_WIRE4 logical_function_check.v(34) " "Verilog HDL warning at logical_function_check.v(34): object FAIL4_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL5_WIRE4 logical_function_check.v(34) " "Verilog HDL warning at logical_function_check.v(34): object FAIL5_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL6_WIRE4 logical_function_check.v(34) " "Verilog HDL warning at logical_function_check.v(34): object FAIL6_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN8_WIRE8 logical_function_check.v(36) " "Verilog HDL warning at logical_function_check.v(36): object IN8_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 36 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN9_WIRE8 logical_function_check.v(36) " "Verilog HDL warning at logical_function_check.v(36): object IN9_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 36 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN10_WIRE8 logical_function_check.v(36) " "Verilog HDL warning at logical_function_check.v(36): object IN10_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 36 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN13_WIRE8 logical_function_check.v(36) " "Verilog HDL warning at logical_function_check.v(36): object IN13_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 36 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653339 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS2_WIRE8 logical_function_check.v(37) " "Verilog HDL warning at logical_function_check.v(37): object PASS2_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS3_WIRE8 logical_function_check.v(37) " "Verilog HDL warning at logical_function_check.v(37): object PASS3_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS4_WIRE8 logical_function_check.v(37) " "Verilog HDL warning at logical_function_check.v(37): object PASS4_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS5_WIRE8 logical_function_check.v(37) " "Verilog HDL warning at logical_function_check.v(37): object PASS5_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS6_WIRE8 logical_function_check.v(37) " "Verilog HDL warning at logical_function_check.v(37): object PASS6_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL2_WIRE8 logical_function_check.v(37) " "Verilog HDL warning at logical_function_check.v(37): object FAIL2_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL3_WIRE8 logical_function_check.v(37) " "Verilog HDL warning at logical_function_check.v(37): object FAIL3_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL4_WIRE8 logical_function_check.v(37) " "Verilog HDL warning at logical_function_check.v(37): object FAIL4_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL5_WIRE8 logical_function_check.v(37) " "Verilog HDL warning at logical_function_check.v(37): object FAIL5_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL6_WIRE8 logical_function_check.v(37) " "Verilog HDL warning at logical_function_check.v(37): object FAIL6_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN2_WIRE_NOT logical_function_check.v(39) " "Verilog HDL warning at logical_function_check.v(39): object IN2_WIRE_NOT used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN4_WIRE_NOT logical_function_check.v(39) " "Verilog HDL warning at logical_function_check.v(39): object IN4_WIRE_NOT used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN6_WIRE_NOT logical_function_check.v(39) " "Verilog HDL warning at logical_function_check.v(39): object IN6_WIRE_NOT used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN8_WIRE_NOT logical_function_check.v(39) " "Verilog HDL warning at logical_function_check.v(39): object IN8_WIRE_NOT used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN10_WIRE_NOT logical_function_check.v(39) " "Verilog HDL warning at logical_function_check.v(39): object IN10_WIRE_NOT used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN12_WIRE_NOT logical_function_check.v(39) " "Verilog HDL warning at logical_function_check.v(39): object IN12_WIRE_NOT used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 logical_function_check.v(24) " "Verilog HDL assignment warning at logical_function_check.v(24): truncated value with size 3 to match size of target (1)" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN3_WIRE2 0 logical_function_check.v(27) " "Net \"IN3_WIRE2\" at logical_function_check.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN6_WIRE2 0 logical_function_check.v(27) " "Net \"IN6_WIRE2\" at logical_function_check.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN8_WIRE2 0 logical_function_check.v(27) " "Net \"IN8_WIRE2\" at logical_function_check.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN11_WIRE2 0 logical_function_check.v(27) " "Net \"IN11_WIRE2\" at logical_function_check.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS5_WIRE2 0 logical_function_check.v(28) " "Net \"PASS5_WIRE2\" at logical_function_check.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS6_WIRE2 0 logical_function_check.v(28) " "Net \"PASS6_WIRE2\" at logical_function_check.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL5_WIRE2 0 logical_function_check.v(28) " "Net \"FAIL5_WIRE2\" at logical_function_check.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653340 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL6_WIRE2 0 logical_function_check.v(28) " "Net \"FAIL6_WIRE2\" at logical_function_check.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN6_WIRE3 0 logical_function_check.v(30) " "Net \"IN6_WIRE3\" at logical_function_check.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN8_WIRE3 0 logical_function_check.v(30) " "Net \"IN8_WIRE3\" at logical_function_check.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN12_WIRE3 0 logical_function_check.v(30) " "Net \"IN12_WIRE3\" at logical_function_check.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS4_WIRE3 0 logical_function_check.v(31) " "Net \"PASS4_WIRE3\" at logical_function_check.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS5_WIRE3 0 logical_function_check.v(31) " "Net \"PASS5_WIRE3\" at logical_function_check.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS6_WIRE3 0 logical_function_check.v(31) " "Net \"PASS6_WIRE3\" at logical_function_check.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL4_WIRE3 0 logical_function_check.v(31) " "Net \"FAIL4_WIRE3\" at logical_function_check.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL5_WIRE3 0 logical_function_check.v(31) " "Net \"FAIL5_WIRE3\" at logical_function_check.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL6_WIRE3 0 logical_function_check.v(31) " "Net \"FAIL6_WIRE3\" at logical_function_check.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN3_WIRE4 0 logical_function_check.v(33) " "Net \"IN3_WIRE4\" at logical_function_check.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN6_WIRE4 0 logical_function_check.v(33) " "Net \"IN6_WIRE4\" at logical_function_check.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN8_WIRE4 0 logical_function_check.v(33) " "Net \"IN8_WIRE4\" at logical_function_check.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN11_WIRE4 0 logical_function_check.v(33) " "Net \"IN11_WIRE4\" at logical_function_check.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS3_WIRE4 0 logical_function_check.v(34) " "Net \"PASS3_WIRE4\" at logical_function_check.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS4_WIRE4 0 logical_function_check.v(34) " "Net \"PASS4_WIRE4\" at logical_function_check.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS5_WIRE4 0 logical_function_check.v(34) " "Net \"PASS5_WIRE4\" at logical_function_check.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS6_WIRE4 0 logical_function_check.v(34) " "Net \"PASS6_WIRE4\" at logical_function_check.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL3_WIRE4 0 logical_function_check.v(34) " "Net \"FAIL3_WIRE4\" at logical_function_check.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL4_WIRE4 0 logical_function_check.v(34) " "Net \"FAIL4_WIRE4\" at logical_function_check.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL5_WIRE4 0 logical_function_check.v(34) " "Net \"FAIL5_WIRE4\" at logical_function_check.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL6_WIRE4 0 logical_function_check.v(34) " "Net \"FAIL6_WIRE4\" at logical_function_check.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN8_WIRE8 0 logical_function_check.v(36) " "Net \"IN8_WIRE8\" at logical_function_check.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN9_WIRE8 0 logical_function_check.v(36) " "Net \"IN9_WIRE8\" at logical_function_check.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN10_WIRE8 0 logical_function_check.v(36) " "Net \"IN10_WIRE8\" at logical_function_check.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN13_WIRE8 0 logical_function_check.v(36) " "Net \"IN13_WIRE8\" at logical_function_check.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653341 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS2_WIRE8 0 logical_function_check.v(37) " "Net \"PASS2_WIRE8\" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653342 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS3_WIRE8 0 logical_function_check.v(37) " "Net \"PASS3_WIRE8\" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653342 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS4_WIRE8 0 logical_function_check.v(37) " "Net \"PASS4_WIRE8\" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653342 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS5_WIRE8 0 logical_function_check.v(37) " "Net \"PASS5_WIRE8\" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653342 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS6_WIRE8 0 logical_function_check.v(37) " "Net \"PASS6_WIRE8\" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653342 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL2_WIRE8 0 logical_function_check.v(37) " "Net \"FAIL2_WIRE8\" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653342 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL3_WIRE8 0 logical_function_check.v(37) " "Net \"FAIL3_WIRE8\" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653342 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL4_WIRE8 0 logical_function_check.v(37) " "Net \"FAIL4_WIRE8\" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653342 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL5_WIRE8 0 logical_function_check.v(37) " "Net \"FAIL5_WIRE8\" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653342 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL6_WIRE8 0 logical_function_check.v(37) " "Net \"FAIL6_WIRE8\" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653342 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN2_WIRE_NOT 0 logical_function_check.v(39) " "Net \"IN2_WIRE_NOT\" at logical_function_check.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653342 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN4_WIRE_NOT 0 logical_function_check.v(39) " "Net \"IN4_WIRE_NOT\" at logical_function_check.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653342 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN6_WIRE_NOT 0 logical_function_check.v(39) " "Net \"IN6_WIRE_NOT\" at logical_function_check.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653342 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN8_WIRE_NOT 0 logical_function_check.v(39) " "Net \"IN8_WIRE_NOT\" at logical_function_check.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653342 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN10_WIRE_NOT 0 logical_function_check.v(39) " "Net \"IN10_WIRE_NOT\" at logical_function_check.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653342 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN12_WIRE_NOT 0 logical_function_check.v(39) " "Net \"IN12_WIRE_NOT\" at logical_function_check.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1695750653342 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_test testing_logic:tl1\|logical_function_check:lfc1\|mux_test:mt1 " "Elaborating entity \"mux_test\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|mux_test:mt1\"" {  } { { "logical_function_check.v" "mt1" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653343 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_NOT mux_test.v(9) " "Verilog HDL Always Construct warning at mux_test.v(9): inferring latch(es) for variable \"W_NOT\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1695750653343 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1|mux_test:mt1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_TWO mux_test.v(9) " "Verilog HDL Always Construct warning at mux_test.v(9): inferring latch(es) for variable \"W_TWO\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1695750653343 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1|mux_test:mt1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_THREE mux_test.v(9) " "Verilog HDL Always Construct warning at mux_test.v(9): inferring latch(es) for variable \"W_THREE\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1695750653343 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1|mux_test:mt1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_FOUR mux_test.v(9) " "Verilog HDL Always Construct warning at mux_test.v(9): inferring latch(es) for variable \"W_FOUR\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1695750653343 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1|mux_test:mt1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_EIGHT mux_test.v(9) " "Verilog HDL Always Construct warning at mux_test.v(9): inferring latch(es) for variable \"W_EIGHT\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1695750653343 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1|mux_test:mt1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_EIGHT mux_test.v(51) " "Inferred latch for \"W_EIGHT\" at mux_test.v(51)" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695750653344 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1|mux_test:mt1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_FOUR mux_test.v(51) " "Inferred latch for \"W_FOUR\" at mux_test.v(51)" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695750653344 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1|mux_test:mt1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_THREE mux_test.v(51) " "Inferred latch for \"W_THREE\" at mux_test.v(51)" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695750653344 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1|mux_test:mt1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_TWO mux_test.v(51) " "Inferred latch for \"W_TWO\" at mux_test.v(51)" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695750653344 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1|mux_test:mt1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_NOT mux_test.v(51) " "Inferred latch for \"W_NOT\" at mux_test.v(51)" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695750653344 "|ic_tester|testing_logic:tl1|logical_function_check:lfc1|mux_test:mt1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_input_checker testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst " "Elaborating entity \"two_input_checker\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\"" {  } { { "logical_function_check.v" "two_input_checker_inst" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_input_and testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_and:and2 " "Elaborating entity \"two_input_and\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_and:and2\"" {  } { { "two_input_checker.v" "and2" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_input_or testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_or:or2 " "Elaborating entity \"two_input_or\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_or:or2\"" {  } { { "two_input_checker.v" "or2" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_input_nand testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_nand:nand2 " "Elaborating entity \"two_input_nand\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_nand:nand2\"" {  } { { "two_input_checker.v" "nand2" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_input_nor testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_nor:nor2 " "Elaborating entity \"two_input_nor\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_nor:nor2\"" {  } { { "two_input_checker.v" "nor2" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_input_xor testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_xor:xor2 " "Elaborating entity \"two_input_xor\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_xor:xor2\"" {  } { { "two_input_checker.v" "xor2" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_input_xnor testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_xnor:xnor2 " "Elaborating entity \"two_input_xnor\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_xnor:xnor2\"" {  } { { "two_input_checker.v" "xnor2" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gate testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|mux_gate:m_gate1 " "Elaborating entity \"mux_gate\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|mux_gate:m_gate1\"" {  } { { "two_input_checker.v" "m_gate1" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_input_checker testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst " "Elaborating entity \"three_input_checker\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\"" {  } { { "logical_function_check.v" "three_input_checker_inst" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_input_and testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_and:and3 " "Elaborating entity \"three_input_and\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_and:and3\"" {  } { { "three_input_checker.v" "and3" { Text "D:/Projects/FPGA Test/ic_tester/three_input_checker.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_input_or testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_or:or3 " "Elaborating entity \"three_input_or\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_or:or3\"" {  } { { "three_input_checker.v" "or3" { Text "D:/Projects/FPGA Test/ic_tester/three_input_checker.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_input_nand testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_nand:nand3 " "Elaborating entity \"three_input_nand\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_nand:nand3\"" {  } { { "three_input_checker.v" "nand3" { Text "D:/Projects/FPGA Test/ic_tester/three_input_checker.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_input_nor testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_nor:nor3 " "Elaborating entity \"three_input_nor\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_nor:nor3\"" {  } { { "three_input_checker.v" "nor3" { Text "D:/Projects/FPGA Test/ic_tester/three_input_checker.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_input_xor testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_xor:xor3 " "Elaborating entity \"three_input_xor\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_xor:xor3\"" {  } { { "three_input_checker.v" "xor3" { Text "D:/Projects/FPGA Test/ic_tester/three_input_checker.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_input_checker testing_logic:tl1\|logical_function_check:lfc1\|four_input_checker:four_input_checker_inst " "Elaborating entity \"four_input_checker\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|four_input_checker:four_input_checker_inst\"" {  } { { "logical_function_check.v" "four_input_checker_inst" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_input_and testing_logic:tl1\|logical_function_check:lfc1\|four_input_checker:four_input_checker_inst\|four_input_and:and3 " "Elaborating entity \"four_input_and\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|four_input_checker:four_input_checker_inst\|four_input_and:and3\"" {  } { { "four_input_checker.v" "and3" { Text "D:/Projects/FPGA Test/ic_tester/four_input_checker.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_input_nand testing_logic:tl1\|logical_function_check:lfc1\|four_input_checker:four_input_checker_inst\|four_input_nand:nand3 " "Elaborating entity \"four_input_nand\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|four_input_checker:four_input_checker_inst\|four_input_nand:nand3\"" {  } { { "four_input_checker.v" "nand3" { Text "D:/Projects/FPGA Test/ic_tester/four_input_checker.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_input_checker testing_logic:tl1\|logical_function_check:lfc1\|eight_input_checker:eight_input_checker_inst " "Elaborating entity \"eight_input_checker\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|eight_input_checker:eight_input_checker_inst\"" {  } { { "logical_function_check.v" "eight_input_checker_inst" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_input_nand testing_logic:tl1\|logical_function_check:lfc1\|eight_input_checker:eight_input_checker_inst\|eight_input_nand:nand3 " "Elaborating entity \"eight_input_nand\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|eight_input_checker:eight_input_checker_inst\|eight_input_nand:nand3\"" {  } { { "eight_input_checker.v" "nand3" { Text "D:/Projects/FPGA Test/ic_tester/eight_input_checker.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate_checker testing_logic:tl1\|logical_function_check:lfc1\|not_gate_checker:not_gate_checker_inst " "Elaborating entity \"not_gate_checker\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|not_gate_checker:not_gate_checker_inst\"" {  } { { "logical_function_check.v" "not_gate_checker_inst" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate testing_logic:tl1\|logical_function_check:lfc1\|not_gate_checker:not_gate_checker_inst\|not_gate:not_gate " "Elaborating entity \"not_gate\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|not_gate_checker:not_gate_checker_inst\|not_gate:not_gate\"" {  } { { "not_gate_checker.v" "not_gate" { Text "D:/Projects/FPGA Test/ic_tester/not_gate_checker.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_MUX LCD_MUX:lcdmux1 " "Elaborating entity \"LCD_MUX\" for hierarchy \"LCD_MUX:lcdmux1\"" {  } { { "ic_tester.v" "lcdmux1" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DISPLAY LCD_DISPLAY:lcddisplay1 " "Elaborating entity \"LCD_DISPLAY\" for hierarchy \"LCD_DISPLAY:lcddisplay1\"" {  } { { "ic_tester.v" "lcddisplay1" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653374 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "internal_LCD_CHAR_ARRAY LCD_DISPLAY.v(22) " "Verilog HDL warning at LCD_DISPLAY.v(22): object internal_LCD_CHAR_ARRAY used but never assigned" {  } { { "LCD_DISPLAY.v" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY.v" 22 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653375 "|ic_tester|LCD_DISPLAY:lcddisplay1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "internal_Hex_Display_Data LCD_DISPLAY.v(23) " "Verilog HDL warning at LCD_DISPLAY.v(23): object internal_Hex_Display_Data used but never assigned" {  } { { "LCD_DISPLAY.v" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY.v" 23 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1695750653375 "|ic_tester|LCD_DISPLAY:lcddisplay1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCD_CHAR_ARRAY_0 LCD_DISPLAY.v(27) " "Verilog HDL or VHDL warning at LCD_DISPLAY.v(27): object \"LCD_CHAR_ARRAY_0\" assigned a value but never read" {  } { { "LCD_DISPLAY.v" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1695750653375 "|ic_tester|LCD_DISPLAY:lcddisplay1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCD_CHAR_ARRAY_1 LCD_DISPLAY.v(28) " "Verilog HDL or VHDL warning at LCD_DISPLAY.v(28): object \"LCD_CHAR_ARRAY_1\" assigned a value but never read" {  } { { "LCD_DISPLAY.v" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1695750653375 "|ic_tester|LCD_DISPLAY:lcddisplay1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCD_CHAR_ARRAY_2 LCD_DISPLAY.v(29) " "Verilog HDL or VHDL warning at LCD_DISPLAY.v(29): object \"LCD_CHAR_ARRAY_2\" assigned a value but never read" {  } { { "LCD_DISPLAY.v" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1695750653375 "|ic_tester|LCD_DISPLAY:lcddisplay1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCD_CHAR_ARRAY_3 LCD_DISPLAY.v(30) " "Verilog HDL or VHDL warning at LCD_DISPLAY.v(30): object \"LCD_CHAR_ARRAY_3\" assigned a value but never read" {  } { { "LCD_DISPLAY.v" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1695750653375 "|ic_tester|LCD_DISPLAY:lcddisplay1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hex_Display_Data_0 LCD_DISPLAY.v(31) " "Verilog HDL or VHDL warning at LCD_DISPLAY.v(31): object \"Hex_Display_Data_0\" assigned a value but never read" {  } { { "LCD_DISPLAY.v" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1695750653375 "|ic_tester|LCD_DISPLAY:lcddisplay1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hex_Display_Data_1 LCD_DISPLAY.v(32) " "Verilog HDL or VHDL warning at LCD_DISPLAY.v(32): object \"Hex_Display_Data_1\" assigned a value but never read" {  } { { "LCD_DISPLAY.v" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1695750653375 "|ic_tester|LCD_DISPLAY:lcddisplay1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hex_Display_Data_2 LCD_DISPLAY.v(33) " "Verilog HDL or VHDL warning at LCD_DISPLAY.v(33): object \"Hex_Display_Data_2\" assigned a value but never read" {  } { { "LCD_DISPLAY.v" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1695750653375 "|ic_tester|LCD_DISPLAY:lcddisplay1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hex_Display_Data_3 LCD_DISPLAY.v(34) " "Verilog HDL or VHDL warning at LCD_DISPLAY.v(34): object \"Hex_Display_Data_3\" assigned a value but never read" {  } { { "LCD_DISPLAY.v" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1695750653375 "|ic_tester|LCD_DISPLAY:lcddisplay1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hex_Display_Data_4 LCD_DISPLAY.v(35) " "Verilog HDL or VHDL warning at LCD_DISPLAY.v(35): object \"Hex_Display_Data_4\" assigned a value but never read" {  } { { "LCD_DISPLAY.v" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1695750653375 "|ic_tester|LCD_DISPLAY:lcddisplay1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hex_Display_Data_5 LCD_DISPLAY.v(36) " "Verilog HDL or VHDL warning at LCD_DISPLAY.v(36): object \"Hex_Display_Data_5\" assigned a value but never read" {  } { { "LCD_DISPLAY.v" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1695750653375 "|ic_tester|LCD_DISPLAY:lcddisplay1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hex_Display_Data_6 LCD_DISPLAY.v(37) " "Verilog HDL or VHDL warning at LCD_DISPLAY.v(37): object \"Hex_Display_Data_6\" assigned a value but never read" {  } { { "LCD_DISPLAY.v" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1695750653375 "|ic_tester|LCD_DISPLAY:lcddisplay1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hex_Display_Data_7 LCD_DISPLAY.v(38) " "Verilog HDL or VHDL warning at LCD_DISPLAY.v(38): object \"Hex_Display_Data_7\" assigned a value but never read" {  } { { "LCD_DISPLAY.v" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1695750653375 "|ic_tester|LCD_DISPLAY:lcddisplay1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DISPLAY1 LCD_DISPLAY:lcddisplay1\|LCD_DISPLAY1:LCD_WRAPPER_INST " "Elaborating entity \"LCD_DISPLAY1\" for hierarchy \"LCD_DISPLAY:lcddisplay1\|LCD_DISPLAY1:LCD_WRAPPER_INST\"" {  } { { "LCD_DISPLAY.v" "LCD_WRAPPER_INST" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DISPLAY_nty LCD_DISPLAY:lcddisplay1\|LCD_DISPLAY1:LCD_WRAPPER_INST\|LCD_DISPLAY_nty:LCD_WRAPPER_INST " "Elaborating entity \"LCD_DISPLAY_nty\" for hierarchy \"LCD_DISPLAY:lcddisplay1\|LCD_DISPLAY1:LCD_WRAPPER_INST\|LCD_DISPLAY_nty:LCD_WRAPPER_INST\"" {  } { { "LCD_DISPLAY1.v" "LCD_WRAPPER_INST" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY1.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653377 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_display_string_01 LCD_DISPLAY_nty.vhd(446) " "VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(446): signal \"lcd_display_string_01\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 446 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1695750653379 "|ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count LCD_DISPLAY_nty.vhd(446) " "VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(446): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 446 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1695750653379 "|ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_display_string_02 LCD_DISPLAY_nty.vhd(450) " "VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(450): signal \"lcd_display_string_02\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 450 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1695750653379 "|ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count LCD_DISPLAY_nty.vhd(450) " "VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(450): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 450 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1695750653379 "|ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_display_string_03 LCD_DISPLAY_nty.vhd(454) " "VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(454): signal \"lcd_display_string_03\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1695750653379 "|ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count LCD_DISPLAY_nty.vhd(454) " "VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(454): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1695750653379 "|ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_display_string_04 LCD_DISPLAY_nty.vhd(458) " "VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(458): signal \"lcd_display_string_04\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1695750653379 "|ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count LCD_DISPLAY_nty.vhd(458) " "VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(458): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1695750653379 "|ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_display_string_05 LCD_DISPLAY_nty.vhd(462) " "VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(462): signal \"lcd_display_string_05\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1695750653379 "|ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count LCD_DISPLAY_nty.vhd(462) " "VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(462): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1695750653379 "|ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_display_string_06 LCD_DISPLAY_nty.vhd(466) " "VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(466): signal \"lcd_display_string_06\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1695750653380 "|ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count LCD_DISPLAY_nty.vhd(466) " "VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(466): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1695750653380 "|ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_display_string_07 LCD_DISPLAY_nty.vhd(470) " "VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(470): signal \"lcd_display_string_07\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 470 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1695750653380 "|ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count LCD_DISPLAY_nty.vhd(470) " "VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(470): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 470 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1695750653380 "|ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_display_string_08 LCD_DISPLAY_nty.vhd(474) " "VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(474): signal \"lcd_display_string_08\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1695750653380 "|ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count LCD_DISPLAY_nty.vhd(474) " "VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(474): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1695750653380 "|ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_display_string_09 LCD_DISPLAY_nty.vhd(478) " "VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(478): signal \"lcd_display_string_09\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1695750653380 "|ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count LCD_DISPLAY_nty.vhd(478) " "VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(478): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1695750653380 "|ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_display_string_10 LCD_DISPLAY_nty.vhd(482) " "VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(482): signal \"lcd_display_string_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1695750653380 "|ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count LCD_DISPLAY_nty.vhd(482) " "VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(482): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1695750653380 "|ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_display_string_11 LCD_DISPLAY_nty.vhd(486) " "VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(486): signal \"lcd_display_string_11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 486 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1695750653380 "|ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count LCD_DISPLAY_nty.vhd(486) " "VHDL Process Statement warning at LCD_DISPLAY_nty.vhd(486): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 486 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1695750653380 "|ic_tester|LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_DISPLAY_nty:LCD_WRAPPER_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PFCount PFCount:pfcount1 " "Elaborating entity \"PFCount\" for hierarchy \"PFCount:pfcount1\"" {  } { { "ic_tester.v" "pfcount1" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750653381 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PASS PFCount.v(12) " "Verilog HDL Always Construct warning at PFCount.v(12): inferring latch(es) for variable \"PASS\", which holds its previous value in one or more paths through the always construct" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1695750653384 "|ic_tester|PFCount:pfcount1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FAIL PFCount.v(12) " "Verilog HDL Always Construct warning at PFCount.v(12): inferring latch(es) for variable \"FAIL\", which holds its previous value in one or more paths through the always construct" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1695750653384 "|ic_tester|PFCount:pfcount1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "COUNT PFCount.v(12) " "Verilog HDL Always Construct warning at PFCount.v(12): inferring latch(es) for variable \"COUNT\", which holds its previous value in one or more paths through the always construct" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1695750653384 "|ic_tester|PFCount:pfcount1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT\[0\] PFCount.v(155) " "Inferred latch for \"COUNT\[0\]\" at PFCount.v(155)" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695750653385 "|ic_tester|PFCount:pfcount1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT\[1\] PFCount.v(155) " "Inferred latch for \"COUNT\[1\]\" at PFCount.v(155)" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695750653386 "|ic_tester|PFCount:pfcount1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT\[2\] PFCount.v(155) " "Inferred latch for \"COUNT\[2\]\" at PFCount.v(155)" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695750653386 "|ic_tester|PFCount:pfcount1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT\[3\] PFCount.v(155) " "Inferred latch for \"COUNT\[3\]\" at PFCount.v(155)" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695750653386 "|ic_tester|PFCount:pfcount1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT\[4\] PFCount.v(155) " "Inferred latch for \"COUNT\[4\]\" at PFCount.v(155)" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695750653386 "|ic_tester|PFCount:pfcount1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT\[5\] PFCount.v(155) " "Inferred latch for \"COUNT\[5\]\" at PFCount.v(155)" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695750653386 "|ic_tester|PFCount:pfcount1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT\[6\] PFCount.v(155) " "Inferred latch for \"COUNT\[6\]\" at PFCount.v(155)" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695750653386 "|ic_tester|PFCount:pfcount1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT\[7\] PFCount.v(155) " "Inferred latch for \"COUNT\[7\]\" at PFCount.v(155)" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695750653386 "|ic_tester|PFCount:pfcount1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FAIL\[0\] PFCount.v(155) " "Inferred latch for \"FAIL\[0\]\" at PFCount.v(155)" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695750653386 "|ic_tester|PFCount:pfcount1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FAIL\[1\] PFCount.v(155) " "Inferred latch for \"FAIL\[1\]\" at PFCount.v(155)" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695750653386 "|ic_tester|PFCount:pfcount1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FAIL\[2\] PFCount.v(155) " "Inferred latch for \"FAIL\[2\]\" at PFCount.v(155)" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695750653386 "|ic_tester|PFCount:pfcount1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FAIL\[3\] PFCount.v(155) " "Inferred latch for \"FAIL\[3\]\" at PFCount.v(155)" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695750653386 "|ic_tester|PFCount:pfcount1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[0\] PFCount.v(155) " "Inferred latch for \"PASS\[0\]\" at PFCount.v(155)" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695750653386 "|ic_tester|PFCount:pfcount1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[1\] PFCount.v(155) " "Inferred latch for \"PASS\[1\]\" at PFCount.v(155)" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695750653386 "|ic_tester|PFCount:pfcount1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[2\] PFCount.v(155) " "Inferred latch for \"PASS\[2\]\" at PFCount.v(155)" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695750653386 "|ic_tester|PFCount:pfcount1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[3\] PFCount.v(155) " "Inferred latch for \"PASS\[3\]\" at PFCount.v(155)" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1695750653386 "|ic_tester|PFCount:pfcount1"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|mux_gate:m_gate2\|Y " "Converted tri-state buffer \"testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|mux_gate:m_gate2\|Y\" feeding internal logic into a wire" {  } { { "mux_gate.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_gate.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1695750653647 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|mux_gate:m_gate1\|Y " "Converted tri-state buffer \"testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|mux_gate:m_gate1\|Y\" feeding internal logic into a wire" {  } { { "mux_gate.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_gate.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1695750653647 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1695750653647 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Input_Reciver:comb_3\|generate_ic_number:gin1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Input_Reciver:comb_3\|generate_ic_number:gin1\|Mult0\"" {  } { { "generate_ic_number.v" "Mult0" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695750654365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Input_Reciver:comb_3\|generate_ic_number:gin1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Input_Reciver:comb_3\|generate_ic_number:gin1\|Mult1\"" {  } { { "generate_ic_number.v" "Mult1" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695750654365 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1695750654365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0\"" {  } { { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695750654398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0 " "Instantiated megafunction \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654398 ""}  } { { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695750654398 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0\|multcore:mult_core Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654427 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654443 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0\|altshift:external_latency_ffs Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1\"" {  } { { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695750654462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1 " "Instantiated megafunction \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654462 ""}  } { { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695750654462 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1\|multcore:mult_core Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654465 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654467 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1\|altshift:external_latency_ffs Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695750654468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PFCount:pfcount1\|PASS\[2\] " "Latch PFCount:pfcount1\|PASS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA testing_logic:tl1\|logical_function_check:lfc1\|pass2 " "Ports D and ENA on the latch are fed by the same signal testing_logic:tl1\|logical_function_check:lfc1\|pass2" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695750654710 ""}  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695750654710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PFCount:pfcount1\|PASS\[1\] " "Latch PFCount:pfcount1\|PASS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA testing_logic:tl1\|logical_function_check:lfc1\|pass3 " "Ports D and ENA on the latch are fed by the same signal testing_logic:tl1\|logical_function_check:lfc1\|pass3" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695750654711 ""}  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695750654711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PFCount:pfcount1\|PASS\[0\] " "Latch PFCount:pfcount1\|PASS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA testing_logic:tl1\|logical_function_check:lfc1\|pass3 " "Ports D and ENA on the latch are fed by the same signal testing_logic:tl1\|logical_function_check:lfc1\|pass3" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1695750654711 ""}  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1695750654711 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 27 -1 0 } } { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 552 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1695750654714 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1695750654714 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DISPLAY:lcddisplay1\|LCD_DISPLAY1:LCD_WRAPPER_INST\|LCD_DISPLAY_nty:LCD_WRAPPER_INST\|data_bus\[0\] " "Node \"LCD_DISPLAY:lcddisplay1\|LCD_DISPLAY1:LCD_WRAPPER_INST\|LCD_DISPLAY_nty:LCD_WRAPPER_INST\|data_bus\[0\]\"" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695750655169 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DISPLAY:lcddisplay1\|LCD_DISPLAY1:LCD_WRAPPER_INST\|LCD_DISPLAY_nty:LCD_WRAPPER_INST\|data_bus\[1\] " "Node \"LCD_DISPLAY:lcddisplay1\|LCD_DISPLAY1:LCD_WRAPPER_INST\|LCD_DISPLAY_nty:LCD_WRAPPER_INST\|data_bus\[1\]\"" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695750655169 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DISPLAY:lcddisplay1\|LCD_DISPLAY1:LCD_WRAPPER_INST\|LCD_DISPLAY_nty:LCD_WRAPPER_INST\|data_bus\[2\] " "Node \"LCD_DISPLAY:lcddisplay1\|LCD_DISPLAY1:LCD_WRAPPER_INST\|LCD_DISPLAY_nty:LCD_WRAPPER_INST\|data_bus\[2\]\"" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695750655169 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DISPLAY:lcddisplay1\|LCD_DISPLAY1:LCD_WRAPPER_INST\|LCD_DISPLAY_nty:LCD_WRAPPER_INST\|data_bus\[3\] " "Node \"LCD_DISPLAY:lcddisplay1\|LCD_DISPLAY1:LCD_WRAPPER_INST\|LCD_DISPLAY_nty:LCD_WRAPPER_INST\|data_bus\[3\]\"" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695750655169 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DISPLAY:lcddisplay1\|LCD_DISPLAY1:LCD_WRAPPER_INST\|LCD_DISPLAY_nty:LCD_WRAPPER_INST\|data_bus\[4\] " "Node \"LCD_DISPLAY:lcddisplay1\|LCD_DISPLAY1:LCD_WRAPPER_INST\|LCD_DISPLAY_nty:LCD_WRAPPER_INST\|data_bus\[4\]\"" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695750655169 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DISPLAY:lcddisplay1\|LCD_DISPLAY1:LCD_WRAPPER_INST\|LCD_DISPLAY_nty:LCD_WRAPPER_INST\|data_bus\[5\] " "Node \"LCD_DISPLAY:lcddisplay1\|LCD_DISPLAY1:LCD_WRAPPER_INST\|LCD_DISPLAY_nty:LCD_WRAPPER_INST\|data_bus\[5\]\"" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695750655169 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DISPLAY:lcddisplay1\|LCD_DISPLAY1:LCD_WRAPPER_INST\|LCD_DISPLAY_nty:LCD_WRAPPER_INST\|data_bus\[6\] " "Node \"LCD_DISPLAY:lcddisplay1\|LCD_DISPLAY1:LCD_WRAPPER_INST\|LCD_DISPLAY_nty:LCD_WRAPPER_INST\|data_bus\[6\]\"" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695750655169 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DISPLAY:lcddisplay1\|LCD_DISPLAY1:LCD_WRAPPER_INST\|LCD_DISPLAY_nty:LCD_WRAPPER_INST\|data_bus\[7\] " "Node \"LCD_DISPLAY:lcddisplay1\|LCD_DISPLAY1:LCD_WRAPPER_INST\|LCD_DISPLAY_nty:LCD_WRAPPER_INST\|data_bus\[7\]\"" {  } { { "LCD_DISPLAY_nty.vhd" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY_nty.vhd" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695750655169 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1695750655169 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IN6 GND " "Pin \"IN6\" is stuck at GND" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695750655170 "|ic_tester|IN6"} { "Warning" "WMLS_MLS_STUCK_PIN" "IN8 GND " "Pin \"IN8\" is stuck at GND" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695750655170 "|ic_tester|IN8"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695750655170 "|ic_tester|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695750655170 "|ic_tester|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695750655170 "|ic_tester|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695750655170 "|ic_tester|lcd_blon"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1695750655170 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1695750655317 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1695750656600 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/FPGA Test/ic_tester/output_files/ic_tester.map.smsg " "Generated suppressed messages file D:/Projects/FPGA Test/ic_tester/output_files/ic_tester.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1695750656682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1695750656839 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695750656839 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll1_altpll.v" "" { Text "D:/Projects/FPGA Test/ic_tester/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "D:/Projects/FPGA Test/ic_tester/pll1.v" 59 0 0 } } { "Input_Reciver.v" "" { Text "D:/Projects/FPGA Test/ic_tester/Input_Reciver.v" 40 0 0 } } { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 68 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1695750656897 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OP1 " "No output dependent on input pin \"OP1\"" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695750657037 "|ic_tester|OP1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OP5 " "No output dependent on input pin \"OP5\"" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695750657037 "|ic_tester|OP5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OP9 " "No output dependent on input pin \"OP9\"" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695750657037 "|ic_tester|OP9"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OP13 " "No output dependent on input pin \"OP13\"" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695750657037 "|ic_tester|OP13"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1695750657037 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1607 " "Implemented 1607 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1695750657038 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1695750657038 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1695750657038 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1518 " "Implemented 1518 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1695750657038 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1695750657038 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1695750657038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 186 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 186 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695750657079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 26 23:20:57 2023 " "Processing ended: Tue Sep 26 23:20:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695750657079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695750657079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695750657079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695750657079 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1695750658523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695750658523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 23:20:58 2023 " "Processing started: Tue Sep 26 23:20:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695750658523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1695750658523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ic_tester -c ic_tester " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ic_tester -c ic_tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1695750658523 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1695750658599 ""}
{ "Info" "0" "" "Project  = ic_tester" {  } {  } 0 0 "Project  = ic_tester" 0 0 "Fitter" 0 0 1695750658599 ""}
{ "Info" "0" "" "Revision = ic_tester" {  } {  } 0 0 "Revision = ic_tester" 0 0 "Fitter" 0 0 1695750658600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1695750658696 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ic_tester EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ic_tester\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695750658707 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695750658742 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695750658742 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/Projects/FPGA Test/ic_tester/db/pll1_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 1120 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1695750658819 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/Projects/FPGA Test/ic_tester/db/pll1_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 1120 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1695750658819 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1695750658908 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1695750658915 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1695750659298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1695750659298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1695750659298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1695750659298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1695750659298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1695750659298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1695750659298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1695750659298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1695750659298 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1695750659298 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 2955 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1695750659301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 2957 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1695750659301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 2959 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1695750659301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 2961 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1695750659301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 2963 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1695750659301 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1695750659301 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1695750659303 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1695750660709 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ic_tester.sdc " "Synopsys Design Constraints File file not found: 'ic_tester.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1695750660710 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1695750660711 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1695750660715 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1695750660723 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1695750660723 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1695750660724 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1695750660775 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "testing_logic:tl1\|logical_function_check:lfc1\|pass3 " "Destination node testing_logic:tl1\|logical_function_check:lfc1\|pass3" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 16 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testing_logic:tl1|logical_function_check:lfc1|pass3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 832 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1695750660775 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "testing_logic:tl1\|logical_function_check:lfc1\|pass2 " "Destination node testing_logic:tl1\|logical_function_check:lfc1\|pass2" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 16 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testing_logic:tl1|logical_function_check:lfc1|pass2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 831 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1695750660775 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1695750660775 ""}  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 35 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 2939 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695750660775 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1695750660776 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/Projects/FPGA Test/ic_tester/db/pll1_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_Reciver:comb_3|pll1:u0|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 1120 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695750660776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2  " "Automatically promoted node Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1695750660776 ""}  } { { "IR_RECEIVE.v" "" { Text "D:/Projects/FPGA Test/ic_tester/IR_RECEIVE.v" 33 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_Reciver:comb_3|IR_RECEIVE:u1|data_ready2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 1118 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695750660776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated  " "Automatically promoted node Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1695750660776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_DISPLAY:lcddisplay1\|LCD_DISPLAY1:LCD_WRAPPER_INST\|LCD_CHAR_ARRAY_0 " "Destination node LCD_DISPLAY:lcddisplay1\|LCD_DISPLAY1:LCD_WRAPPER_INST\|LCD_CHAR_ARRAY_0" {  } { { "LCD_DISPLAY1.v" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_DISPLAY1.v" 26 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DISPLAY:lcddisplay1|LCD_DISPLAY1:LCD_WRAPPER_INST|LCD_CHAR_ARRAY_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 285 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1695750660776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "testing_logic:tl1\|logical_function_check:lfc1\|fail~0 " "Destination node testing_logic:tl1\|logical_function_check:lfc1\|fail~0" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testing_logic:tl1|logical_function_check:lfc1|fail~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 1400 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1695750660776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_MUX:lcdmux1\|LCD_STATE\[2\]~0 " "Destination node LCD_MUX:lcdmux1\|LCD_STATE\[2\]~0" {  } { { "LCD_MUX.v" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_MUX.v" 5 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_MUX:lcdmux1|LCD_STATE[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 2745 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1695750660776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_MUX:lcdmux1\|LCD_STATE\[1\]~2 " "Destination node LCD_MUX:lcdmux1\|LCD_STATE\[1\]~2" {  } { { "LCD_MUX.v" "" { Text "D:/Projects/FPGA Test/ic_tester/LCD_MUX.v" 5 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_MUX:lcdmux1|LCD_STATE[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 2747 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1695750660776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PFCount:pfcount1\|PASS\[0\] " "Destination node PFCount:pfcount1\|PASS\[0\]" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PFCount:pfcount1|PASS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1695750660776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PFCount:pfcount1\|FAIL\[0\] " "Destination node PFCount:pfcount1\|FAIL\[0\]" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PFCount:pfcount1|FAIL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1695750660776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PFCount:pfcount1\|PASS\[2\] " "Destination node PFCount:pfcount1\|PASS\[2\]" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PFCount:pfcount1|PASS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1695750660776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PFCount:pfcount1\|PASS\[1\] " "Destination node PFCount:pfcount1\|PASS\[1\]" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 155 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PFCount:pfcount1|PASS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1695750660776 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1695750660776 ""}  } { { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 5 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_Reciver:comb_3|generate_ic_number:gin1|ic_no_generated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 924 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695750660776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PFCount:pfcount1\|always0~0  " "Automatically promoted node PFCount:pfcount1\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1695750660777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PFCount:pfcount1\|always0~14 " "Destination node PFCount:pfcount1\|always0~14" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PFCount:pfcount1|always0~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 2778 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1695750660777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PFCount:pfcount1\|PASS~17 " "Destination node PFCount:pfcount1\|PASS~17" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 7 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PFCount:pfcount1|PASS~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 2780 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1695750660777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PFCount:pfcount1\|PASS~18 " "Destination node PFCount:pfcount1\|PASS~18" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 7 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PFCount:pfcount1|PASS~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 2781 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1695750660777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PFCount:pfcount1\|PASS~20 " "Destination node PFCount:pfcount1\|PASS~20" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 7 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PFCount:pfcount1|PASS~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 2785 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1695750660777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PFCount:pfcount1\|PASS~21 " "Destination node PFCount:pfcount1\|PASS~21" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 7 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PFCount:pfcount1|PASS~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 2786 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1695750660777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PFCount:pfcount1\|PASS~22 " "Destination node PFCount:pfcount1\|PASS~22" {  } { { "PFCount.v" "" { Text "D:/Projects/FPGA Test/ic_tester/PFCount.v" 7 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PFCount:pfcount1|PASS~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 2787 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1695750660777 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1695750660777 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PFCount:pfcount1|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 2762 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695750660777 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1695750661195 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695750661197 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695750661197 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695750661200 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695750661202 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1695750661204 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1695750661204 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1695750661206 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1695750661615 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1695750661617 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1695750661617 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "testLED " "Node \"testLED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "testLED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695750661754 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1695750661754 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695750661754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1695750663709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695750664120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1695750664135 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1695750667006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695750667006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1695750667475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1695750670205 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1695750670205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695750671890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1695750671890 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1695750671890 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1695750671928 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695750671979 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695750672307 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695750672355 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695750672660 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695750673125 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1695750673993 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus_0 a permanently enabled " "Pin data_bus_0 has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_bus_0 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus_0" } } } } { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 39 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1695750674010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus_1 a permanently enabled " "Pin data_bus_1 has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_bus_1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus_1" } } } } { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 39 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1695750674010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus_2 a permanently enabled " "Pin data_bus_2 has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_bus_2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus_2" } } } } { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 39 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1695750674010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus_3 a permanently enabled " "Pin data_bus_3 has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_bus_3 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus_3" } } } } { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 39 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1695750674010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus_4 a permanently enabled " "Pin data_bus_4 has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_bus_4 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus_4" } } } } { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 39 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1695750674010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus_5 a permanently enabled " "Pin data_bus_5 has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_bus_5 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus_5" } } } } { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 39 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1695750674010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus_6 a permanently enabled " "Pin data_bus_6 has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_bus_6 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus_6" } } } } { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 39 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus_6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1695750674010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus_7 a permanently enabled " "Pin data_bus_7 has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_bus_7 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus_7" } } } } { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 39 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA Test/ic_tester/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1695750674010 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1695750674010 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/FPGA Test/ic_tester/output_files/ic_tester.fit.smsg " "Generated suppressed messages file D:/Projects/FPGA Test/ic_tester/output_files/ic_tester.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1695750674147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5761 " "Peak virtual memory: 5761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695750674564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 26 23:21:14 2023 " "Processing ended: Tue Sep 26 23:21:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695750674564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695750674564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695750674564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695750674564 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1695750675844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695750675844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 23:21:15 2023 " "Processing started: Tue Sep 26 23:21:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695750675844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1695750675844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ic_tester -c ic_tester " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ic_tester -c ic_tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1695750675844 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1695750678520 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1695750678610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695750679988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 26 23:21:19 2023 " "Processing ended: Tue Sep 26 23:21:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695750679988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695750679988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695750679988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1695750679988 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1695750680561 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1695750681423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695750681424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 23:21:21 2023 " "Processing started: Tue Sep 26 23:21:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695750681424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1695750681424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ic_tester -c ic_tester " "Command: quartus_sta ic_tester -c ic_tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1695750681424 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1695750681507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1695750681676 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1695750681715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1695750681715 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1695750681953 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ic_tester.sdc " "Synopsys Design Constraints File file not found: 'ic_tester.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1695750682008 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1695750682009 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682014 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comb_3\|u0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{comb_3\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{comb_3\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{comb_3\|u0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{comb_3\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{comb_3\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682014 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682014 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1695750682014 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2 Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2 " "create_clock -period 1.000 -name Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2 Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682015 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated " "create_clock -period 1.000 -name Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682015 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name testing_logic:tl1\|logical_function_check:lfc1\|pass1 testing_logic:tl1\|logical_function_check:lfc1\|pass1 " "create_clock -period 1.000 -name testing_logic:tl1\|logical_function_check:lfc1\|pass1 testing_logic:tl1\|logical_function_check:lfc1\|pass1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682015 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682015 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1695750682314 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682315 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1695750682316 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1695750682324 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1695750682355 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1695750682355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.458 " "Worst-case setup slack is -4.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.458             -14.819 Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated  " "   -4.458             -14.819 Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.908              -9.497 testing_logic:tl1\|logical_function_check:lfc1\|pass1  " "   -3.908              -9.497 testing_logic:tl1\|logical_function_check:lfc1\|pass1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.864             -97.436 Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2  " "   -2.864             -97.436 Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.424             -44.751 clk  " "   -1.424             -44.751 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.131               0.000 comb_3\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.131               0.000 comb_3\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695750682357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.917 " "Worst-case hold slack is -1.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.917              -5.606 testing_logic:tl1\|logical_function_check:lfc1\|pass1  " "   -1.917              -5.606 testing_logic:tl1\|logical_function_check:lfc1\|pass1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.068              -3.031 Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated  " "   -1.068              -3.031 Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031              -0.043 Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2  " "   -0.031              -0.043 Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 clk  " "    0.004               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 comb_3\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 comb_3\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695750682364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.055 " "Worst-case recovery slack is 0.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055               0.000 testing_logic:tl1\|logical_function_check:lfc1\|pass1  " "    0.055               0.000 testing_logic:tl1\|logical_function_check:lfc1\|pass1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695750682366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.510 " "Worst-case removal slack is -1.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.510              -4.344 testing_logic:tl1\|logical_function_check:lfc1\|pass1  " "   -1.510              -4.344 testing_logic:tl1\|logical_function_check:lfc1\|pass1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695750682368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -46.260 Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2  " "   -1.285             -46.260 Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated  " "    0.397               0.000 Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 testing_logic:tl1\|logical_function_check:lfc1\|pass1  " "    0.411               0.000 testing_logic:tl1\|logical_function_check:lfc1\|pass1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.709               0.000 comb_3\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.709               0.000 comb_3\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.751               0.000 clk  " "    9.751               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750682370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695750682370 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1695750682513 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1695750682534 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1695750682953 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683039 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1695750683056 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1695750683056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.131 " "Worst-case setup slack is -4.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.131             -13.761 Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated  " "   -4.131             -13.761 Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.591              -8.696 testing_logic:tl1\|logical_function_check:lfc1\|pass1  " "   -3.591              -8.696 testing_logic:tl1\|logical_function_check:lfc1\|pass1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.488             -84.154 Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2  " "   -2.488             -84.154 Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.202             -36.561 clk  " "   -1.202             -36.561 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.684               0.000 comb_3\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.684               0.000 comb_3\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695750683059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.720 " "Worst-case hold slack is -1.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720              -5.063 testing_logic:tl1\|logical_function_check:lfc1\|pass1  " "   -1.720              -5.063 testing_logic:tl1\|logical_function_check:lfc1\|pass1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.911              -2.564 Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated  " "   -0.911              -2.564 Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 clk  " "    0.013               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2  " "    0.182               0.000 Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 comb_3\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.354               0.000 comb_3\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695750683069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.036 " "Worst-case recovery slack is -0.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.036              -0.036 testing_logic:tl1\|logical_function_check:lfc1\|pass1  " "   -0.036              -0.036 testing_logic:tl1\|logical_function_check:lfc1\|pass1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695750683073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.420 " "Worst-case removal slack is -1.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.420              -4.084 testing_logic:tl1\|logical_function_check:lfc1\|pass1  " "   -1.420              -4.084 testing_logic:tl1\|logical_function_check:lfc1\|pass1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695750683079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -46.260 Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2  " "   -1.285             -46.260 Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 testing_logic:tl1\|logical_function_check:lfc1\|pass1  " "    0.382               0.000 testing_logic:tl1\|logical_function_check:lfc1\|pass1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated  " "    0.451               0.000 Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.710               0.000 comb_3\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.710               0.000 comb_3\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.723               0.000 clk  " "    9.723               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695750683084 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1695750683260 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683440 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1695750683445 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1695750683445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.885 " "Worst-case setup slack is -1.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.885              -6.048 Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated  " "   -1.885              -6.048 Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.701              -4.076 testing_logic:tl1\|logical_function_check:lfc1\|pass1  " "   -1.701              -4.076 testing_logic:tl1\|logical_function_check:lfc1\|pass1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.930             -30.639 Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2  " "   -0.930             -30.639 Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.490             -11.077 clk  " "   -0.490             -11.077 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.144               0.000 comb_3\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   17.144               0.000 comb_3\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695750683451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.142 " "Worst-case hold slack is -1.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.142              -3.313 testing_logic:tl1\|logical_function_check:lfc1\|pass1  " "   -1.142              -3.313 testing_logic:tl1\|logical_function_check:lfc1\|pass1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.791              -2.312 Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated  " "   -0.791              -2.312 Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.191              -0.382 clk  " "   -0.191              -0.382 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -0.373 Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2  " "   -0.081              -0.373 Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 comb_3\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.181               0.000 comb_3\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695750683461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.356 " "Worst-case recovery slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 testing_logic:tl1\|logical_function_check:lfc1\|pass1  " "    0.356               0.000 testing_logic:tl1\|logical_function_check:lfc1\|pass1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695750683467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.644 " "Worst-case removal slack is -0.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.644              -1.829 testing_logic:tl1\|logical_function_check:lfc1\|pass1  " "   -0.644              -1.829 testing_logic:tl1\|logical_function_check:lfc1\|pass1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695750683474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2  " "   -1.000             -36.000 Input_Reciver:comb_3\|IR_RECEIVE:u1\|data_ready2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated  " "    0.343               0.000 Input_Reciver:comb_3\|generate_ic_number:gin1\|ic_no_generated " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 testing_logic:tl1\|logical_function_check:lfc1\|pass1  " "    0.376               0.000 testing_logic:tl1\|logical_function_check:lfc1\|pass1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.413               0.000 clk  " "    9.413               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.780               0.000 comb_3\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.780               0.000 comb_3\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695750683480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695750683480 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1695750684042 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1695750684042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695750684179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 26 23:21:24 2023 " "Processing ended: Tue Sep 26 23:21:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695750684179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695750684179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695750684179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695750684179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1695750685601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695750685601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 23:21:25 2023 " "Processing started: Tue Sep 26 23:21:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695750685601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1695750685601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ic_tester -c ic_tester " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ic_tester -c ic_tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1695750685601 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ic_tester_7_1200mv_85c_slow.vho D:/Projects/FPGA Test/ic_tester/simulation/modelsim/ simulation " "Generated file ic_tester_7_1200mv_85c_slow.vho in folder \"D:/Projects/FPGA Test/ic_tester/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1695750686206 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ic_tester_7_1200mv_0c_slow.vho D:/Projects/FPGA Test/ic_tester/simulation/modelsim/ simulation " "Generated file ic_tester_7_1200mv_0c_slow.vho in folder \"D:/Projects/FPGA Test/ic_tester/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1695750686380 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ic_tester_min_1200mv_0c_fast.vho D:/Projects/FPGA Test/ic_tester/simulation/modelsim/ simulation " "Generated file ic_tester_min_1200mv_0c_fast.vho in folder \"D:/Projects/FPGA Test/ic_tester/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1695750686550 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ic_tester.vho D:/Projects/FPGA Test/ic_tester/simulation/modelsim/ simulation " "Generated file ic_tester.vho in folder \"D:/Projects/FPGA Test/ic_tester/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1695750686717 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ic_tester_7_1200mv_85c_vhd_slow.sdo D:/Projects/FPGA Test/ic_tester/simulation/modelsim/ simulation " "Generated file ic_tester_7_1200mv_85c_vhd_slow.sdo in folder \"D:/Projects/FPGA Test/ic_tester/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1695750686852 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ic_tester_7_1200mv_0c_vhd_slow.sdo D:/Projects/FPGA Test/ic_tester/simulation/modelsim/ simulation " "Generated file ic_tester_7_1200mv_0c_vhd_slow.sdo in folder \"D:/Projects/FPGA Test/ic_tester/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1695750686987 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ic_tester_min_1200mv_0c_vhd_fast.sdo D:/Projects/FPGA Test/ic_tester/simulation/modelsim/ simulation " "Generated file ic_tester_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Projects/FPGA Test/ic_tester/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1695750687120 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ic_tester_vhd.sdo D:/Projects/FPGA Test/ic_tester/simulation/modelsim/ simulation " "Generated file ic_tester_vhd.sdo in folder \"D:/Projects/FPGA Test/ic_tester/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1695750687254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695750687326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 26 23:21:27 2023 " "Processing ended: Tue Sep 26 23:21:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695750687326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695750687326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695750687326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695750687326 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 199 s " "Quartus II Full Compilation was successful. 0 errors, 199 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695750687940 ""}
