{ Machine generated file created by SPI }
{ Last modified was 10:56:09 Monday, November 17, 2025 }
{ NOTE: Do not modify the contents of this file. If this is regenerated by }
{       SPI, your modifications will be overwritten. }


START_PROJECTMGR
LastFlow 'Library Management'
END_PROJECTMGR

START_GLOBAL
design_name 'dummy_root_design'
design_library 'hdl_lib_lib'
library 'hdl_lib_lib'
temp_dir 'temp'
cpm_version '16.0'
cdsprop_file ''
physical_path ''
expand_with_errors 'OFF'
END_GLOBAL

START_PDV
Symbol_SymSheetSize 'MAX_SIZE'
Symbol_GridSize '0.050000000'
Symbol_Text_Height '28.000000000'
Symbol_Pinname_Height '28.000000000'
Symbol_SymProperty_DefaultHeight '42.000000000'
Symbol_Pintext_Height '21.000000000'
Shape_GridSize '0.050000000'
Symbol_Pinname_VectorBusBracket '0'
Symbol_PinProperty_Rotation_Left '0'
Symbol_PinProperty_Rotation_Right '0'
Symbol_PinProperty_Rotation_Top '90'
Symbol_PinProperty_Rotation_Bottom '90'
Symbol_PinProperty_Alignment_Left 'Right'
Symbol_PinProperty_Alignment_Right 'Left'
Symbol_PinProperty_Alignment_Top 'Left'
Symbol_PinProperty_Alignment_Bottom 'Right'
Symbol_PinPropertySetup_Rotation_Apply 'No'
Symbol_PinPropertySetup_Alignment_Apply 'No'
Import_FPGA_Braces_TreatedAs_Vector '{,(,['
END_PDV

