strict digraph "" {
	node [label="\N"];
	"700:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbd1c2cf550>",
		fillcolor=springgreen,
		label="700:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"701:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbd1c2cfb10>",
		fillcolor=firebrick,
		label="701:NS
Rx_mac_sop_tmp <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbd1c2cfb10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"700:IF" -> "701:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=700];
	"702:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbd1c2cf590>",
		fillcolor=springgreen,
		label="702:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"700:IF" -> "702:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=700];
	"703:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbd1c2cf750>",
		fillcolor=firebrick,
		label="703:NS
Rx_mac_sop_tmp <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbd1c2cf750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_699:AL"	 [def_var="['Rx_mac_sop_tmp']",
		label="Leaf_699:AL"];
	"703:NS" -> "Leaf_699:AL"	 [cond="[]",
		lineno=None];
	"701:NS" -> "Leaf_699:AL"	 [cond="[]",
		lineno=None];
	"705:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbd1c2cf5d0>",
		fillcolor=firebrick,
		label="705:NS
Rx_mac_sop_tmp <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbd1c2cf5d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"705:NS" -> "Leaf_699:AL"	 [cond="[]",
		lineno=None];
	"702:IF" -> "703:NS"	 [cond="['Current_state_SYS', 'SYS_idle', 'Next_state_SYS', 'SYS_read']",
		label="((Current_state_SYS == SYS_idle) && (Next_state_SYS == SYS_read))",
		lineno=702];
	"702:IF" -> "705:NS"	 [cond="['Current_state_SYS', 'SYS_idle', 'Next_state_SYS', 'SYS_read']",
		label="!(((Current_state_SYS == SYS_idle) && (Next_state_SYS == SYS_read)))",
		lineno=702];
	"699:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbd1c2cfcd0>",
		clk_sens=False,
		fillcolor=gold,
		label="699:AL",
		sens="['Clk_SYS', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'SYS_read', 'SYS_idle', 'Next_state_SYS', 'Current_state_SYS']"];
	"699:AL" -> "700:IF"	 [cond="[]",
		lineno=None];
}
