[accu_1]
src_file=["accu/accu_buggy1.v"]
test_bench=accu/testbench.v
orig_file=accu/accu.v
proj_dir=accu
oracle_output=accu/oracle_tb.txt
sim_output=accu/test.txt
oracle_vcd=accu/oracle_tb.vcd
sim_vcd=accu/test.vcd
spec_file=accu/design_description.txt
include_list=[]
define_list=[]
top_module={"accu":["uut"]}

[adder_8bit_1]
src_file=["ErrorSet/adder_8bit/adder_8bit_buggy1.v"]
test_bench=ErrorSet/adder_8bit/testbench.v
orig_file=ErrorSet/adder_8bit/adder_8bit.v
proj_dir=ErrorSet/adder_8bit
oracle_output=ErrorSet/adder_8bit/oracle_tb.txt
sim_output=ErrorSet/adder_8bit/test.txt
oracle_vcd=ErrorSet/adder_8bit/oracle_tb.vcd
sim_vcd=ErrorSet/adder_8bit/test.vcd
spec_file=ErrorSet/adder_8bit/design_description.txt
include_list=[]
define_list=[]
top_module={"adder_8bit":["uut"]}

[adder_16bit_1]
src_file=["ErrorSet/adder_16bit/adder_16bit_buggy1.v"]
test_bench=ErrorSet/adder_16bit/testbench.v
orig_file=ErrorSet/adder_16bit/adder_16bit.v
proj_dir=ErrorSet/adder_16bit
oracle_output=ErrorSet/adder_16bit/oracle_tb.txt
sim_output=ErrorSet/adder_16bit/test.txt
oracle_vcd=ErrorSet/adder_16bit/oracle_tb.vcd
sim_vcd=ErrorSet/adder_16bit/test.vcd
spec_file=ErrorSet/adder_16bit/design_description.txt
include_list=[]
define_list=[]
top_module={"adder_16bit":["uut"]}

[adder_32bit_1]
src_file=["ErrorSet/adder_32bit/adder_32bit_buggy1.v"]
test_bench=ErrorSet/adder_32bit/testbench.v
orig_file=ErrorSet/adder_32bit/adder_32bit.v
proj_dir=ErrorSet/adder_32bit
oracle_output=ErrorSet/adder_32bit/oracle_tb.txt
sim_output=ErrorSet/adder_32bit/test.txt
oracle_vcd=ErrorSet/adder_32bit/oracle_tb.vcd
sim_vcd=ErrorSet/adder_32bit/test.vcd
spec_file=ErrorSet/adder_32bit/design_description.txt
include_list=[]
define_list=[]
top_module={"adder_32bit":["uut"]}

[adder_pipe_64bit_1]
src_file=["ErrorSet/adder_pipe_64bit/adder_pipe_64bit_buggy1.v"]
test_bench=ErrorSet/adder_pipe_64bit/testbench.v
orig_file=ErrorSet/adder_pipe_64bit/adder_pipe_64bit.v
proj_dir=ErrorSet/adder_pipe_64bit
oracle_output=ErrorSet/adder_pipe_64bit/oracle_tb.txt
sim_output=ErrorSet/adder_pipe_64bit/test.txt
oracle_vcd=ErrorSet/adder_pipe_64bit/oracle_tb.vcd
sim_vcd=ErrorSet/adder_pipe_64bit/test.vcd
spec_file=ErrorSet/adder_pipe_64bit/design_description.txt
include_list=[]
define_list=[]
top_module={"adder_pipe_64bit":["uut"]}

[adder_pipe_64bit_2]
src_file=["ErrorSet/adder_pipe_64bit/adder_pipe_64bit_buggy2.v"]
test_bench=ErrorSet/adder_pipe_64bit/testbench.v
orig_file=ErrorSet/adder_pipe_64bit/adder_pipe_64bit.v
proj_dir=ErrorSet/adder_pipe_64bit
oracle_output=ErrorSet/adder_pipe_64bit/oracle_tb.txt
sim_output=ErrorSet/adder_pipe_64bit/test.txt
oracle_vcd=ErrorSet/adder_pipe_64bit/oracle_tb.vcd
sim_vcd=ErrorSet/adder_pipe_64bit/test.vcd
spec_file=ErrorSet/adder_pipe_64bit/design_description.txt
include_list=[]
define_list=[]
top_module={"adder_pipe_64bit":["uut"]}

[alu_1]
src_file=["ErrorSet/alu/alu_buggy1.v"]
test_bench=ErrorSet/alu/testbench.v
orig_file=ErrorSet/alu/alu.v
proj_dir=ErrorSet/alu
oracle_output=ErrorSet/alu/oracle_tb.txt
sim_output=ErrorSet/alu/test.txt
oracle_vcd=ErrorSet/alu/oracle_tb.vcd
sim_vcd=ErrorSet/alu/test.vcd
spec_file=ErrorSet/alu/design_description.txt
include_list=[]
define_list=[]
top_module={"alu":["uut"]}

[alu_2]
src_file=["ErrorSet/alu/alu_buggy2.v"]
test_bench=ErrorSet/alu/testbench.v
orig_file=ErrorSet/alu/alu.v
proj_dir=ErrorSet/alu
oracle_output=ErrorSet/alu/oracle_tb.txt
sim_output=ErrorSet/alu/test.txt
oracle_vcd=ErrorSet/alu/oracle_tb.vcd
sim_vcd=ErrorSet/alu/test.vcd
spec_file=ErrorSet/alu/design_description.txt
include_list=[]
define_list=[]
top_module={"alu":["uut"]}

[asyn_fifo_1]
src_file=["ErrorSet/asyn_fifo/asyn_fifo_buggy1.v"]
test_bench=ErrorSet/asyn_fifo/testbench.v
orig_file=ErrorSet/asyn_fifo/asyn_fifo.v
proj_dir=ErrorSet/asyn_fifo
oracle_output=ErrorSet/asyn_fifo/oracle_tb.txt
sim_output=ErrorSet/asyn_fifo/test.txt
oracle_vcd=ErrorSet/asyn_fifo/oracle_tb.vcd
sim_vcd=ErrorSet/asyn_fifo/test.vcd
spec_file=ErrorSet/asyn_fifo/design_description.txt
include_list=[]
define_list=[]
top_module={"asyn_fifo":["uut"]}

[asyn_fifo_2]
src_file=["ErrorSet/asyn_fifo/asyn_fifo_buggy2.v"]
test_bench=ErrorSet/asyn_fifo/testbench.v
orig_file=ErrorSet/asyn_fifo/asyn_fifo.v
proj_dir=ErrorSet/asyn_fifo
oracle_output=ErrorSet/asyn_fifo/oracle_tb.txt
sim_output=ErrorSet/asyn_fifo/test.txt
oracle_vcd=ErrorSet/asyn_fifo/oracle_tb.vcd
sim_vcd=ErrorSet/asyn_fifo/test.vcd
spec_file=ErrorSet/asyn_fifo/design_description.txt
include_list=[]
define_list=[]
top_module={"asyn_fifo":["uut"]}

[calendar_1]
src_file=["ErrorSet/calendar/calendar_buggy1.v"]
test_bench=ErrorSet/calendar/testbench.v
orig_file=ErrorSet/calendar/calendar.v
proj_dir=ErrorSet/calendar
oracle_output=ErrorSet/calendar/oracle_tb.txt
sim_output=ErrorSet/calendar/test.txt
oracle_vcd=ErrorSet/calendar/oracle_tb.vcd
sim_vcd=ErrorSet/calendar/test.vcd
spec_file=ErrorSet/asyn_fifo/design_description.txt
include_list=[]
define_list=[]
top_module={"calendar":["uut"]}

[calendar_2]
src_file=["ErrorSet/calendar/calendar_buggy2.v"]
test_bench=ErrorSet/calendar/testbench.v
orig_file=ErrorSet/calendar/calendar.v
proj_dir=ErrorSet/calendar
oracle_output=ErrorSet/calendar/oracle_tb.txt
sim_output=ErrorSet/calendar/test.txt
oracle_vcd=ErrorSet/calendar/oracle_tb.vcd
sim_vcd=ErrorSet/calendar/test.vcd
spec_file=ErrorSet/asyn_fifo/design_description.txt
include_list=[]
define_list=[]
top_module={"calendar":["uut"]}

[counter_12_1]
src_file=["ErrorSet/counter_12/counter_12_buggy1.v"]
test_bench=ErrorSet/counter_12/testbench.v
orig_file=ErrorSet/counter_12/counter_12.v
proj_dir=ErrorSet/counter_12
oracle_output=ErrorSet/counter_12/oracle_tb.txt
sim_output=ErrorSet/counter_12/test.txt
oracle_vcd=ErrorSet/counter_12/oracle_tb.vcd
sim_vcd=ErrorSet/counter_12/test.vcd
spec_file=ErrorSet/counter_12/design_description.txt
include_list=[]
define_list=[]
top_module={"counter_12":["uut"]}

[div_16bit_1]
src_file=["ErrorSet/div_16bit/div_16bit_buggy1.v"]
test_bench=ErrorSet/div_16bit/testbench.v
orig_file=ErrorSet/div_16bit/div_16bit.v
proj_dir=ErrorSet/div_16bit
oracle_output=ErrorSet/div_16bit/oracle_tb.txt
sim_output=ErrorSet/div_16bit/test.txt
oracle_vcd=ErrorSet/div_16bit/oracle_tb.vcd
sim_vcd=ErrorSet/div_16bit/test.vcd
spec_file=ErrorSet/div_16bit/design_description.txt
include_list=[]
define_list=[]
top_module={"div_16bit":["uut"]}

[edge_detect_1]
src_file=["ErrorSet/edge_detect/edge_detect_buggy1.v"]
test_bench=ErrorSet/edge_detect/testbench.v
orig_file=ErrorSet/edge_detect/edge_detect.v
proj_dir=ErrorSet/edge_detect
oracle_output=ErrorSet/edge_detect/oracle_tb.txt
sim_output=ErrorSet/edge_detect/test.txt
oracle_vcd=ErrorSet/edge_detect/oracle_tb.vcd
sim_vcd=ErrorSet/edge_detect/test.vcd
spec_file=ErrorSet/edge_detect/design_description.txt
include_list=[]
define_list=[]
top_module={"edge_detect":["uut"]}

[edge_detect_2]
src_file=["ErrorSet/edge_detect/edge_detect_buggy2.v"]
test_bench=ErrorSet/edge_detect/testbench.v
orig_file=ErrorSet/edge_detect/edge_detect.v
proj_dir=ErrorSet/edge_detect
oracle_output=ErrorSet/edge_detect/oracle_tb.txt
sim_output=ErrorSet/edge_detect/test.txt
oracle_vcd=ErrorSet/edge_detect/oracle_tb.vcd
sim_vcd=ErrorSet/edge_detect/test.vcd
spec_file=ErrorSet/edge_detect/design_description.txt
include_list=[]
define_list=[]
top_module={"edge_detect":["uut"]}

[freq_div_1]
src_file=["ErrorSet/freq_div/freq_div_buggy1.v"]
test_bench=ErrorSet/freq_div/testbench.v
orig_file=ErrorSet/freq_div/freq_div.v
proj_dir=ErrorSet/freq_div
oracle_output=ErrorSet/freq_div/oracle_tb.txt
sim_output=ErrorSet/freq_div/test.txt
oracle_vcd=ErrorSet/freq_div/oracle_tb.vcd
sim_vcd=ErrorSet/freq_div/test.vcd
spec_file=ErrorSet/freq_div/design_description.txt
include_list=[]
define_list=[]
top_module={"freq_div":["uut"]}

[freq_div_2]
src_file=["ErrorSet/freq_div/freq_div_buggy2.v"]
test_bench=ErrorSet/freq_div/testbench.v
orig_file=ErrorSet/freq_div/freq_div.v
proj_dir=ErrorSet/freq_div
oracle_output=ErrorSet/freq_div/oracle_tb.txt
sim_output=ErrorSet/freq_div/test.txt
oracle_vcd=ErrorSet/freq_div/oracle_tb.vcd
sim_vcd=ErrorSet/freq_div/test.vcd
spec_file=ErrorSet/freq_div/design_description.txt
include_list=[]
define_list=[]
top_module={"freq_div":["uut"]}

[fsm_1]
src_file=["ErrorSet/fsm/fsm_buggy1.v"]
test_bench=ErrorSet/fsm/testbench.v
orig_file=ErrorSet/fsm/fsm.v
proj_dir=ErrorSet/fsm
oracle_output=ErrorSet/fsm/oracle_tb.txt
sim_output=ErrorSet/fsm/test.txt
oracle_vcd=ErrorSet/fsm/oracle_tb.vcd
sim_vcd=ErrorSet/fsm/test.vcd
spec_file=ErrorSet/fsm/design_description.txt
include_list=[]
define_list=[]
top_module={"fsm":["uut"]}

# [JC_counter_1]
# src_file=["ErrorSet/JC_counter/JC_counter_buggy1.v"]
# test_bench=ErrorSet/JC_counter/testbench.v
# orig_file=ErrorSet/JC_counter/JC_counter.v
# proj_dir=ErrorSet/JC_counter
# oracle_output=ErrorSet/JC_counter/oracle_tb.txt
# sim_output=ErrorSet/JC_counter/test.txt
# oracle_vcd=ErrorSet/JC_counter/oracle_tb.vcd
# sim_vcd=ErrorSet/JC_counter/test.vcd
# include_list=[]
# define_list=[]
# top_module={"JC_counter":["uut"]}

[multi_16bit_1]
src_file=["ErrorSet/multi_16bit/multi_16bit_buggy1.v"]
test_bench=ErrorSet/multi_16bit/testbench.v
orig_file=ErrorSet/multi_16bit/multi_16bit.v
proj_dir=ErrorSet/multi_16bit
oracle_output=ErrorSet/multi_16bit/oracle_tb.txt
sim_output=ErrorSet/multi_16bit/test.txt
oracle_vcd=ErrorSet/multi_16bit/oracle_tb.vcd
sim_vcd=ErrorSet/multi_16bit/test.vcd
spec_file=ErrorSet/multi_16bit/design_description.txt
include_list=[]
define_list=[]
top_module={"multi_16bit":["uut"]}

[multi_booth_8bit_1]
src_file=["ErrorSet/multi_booth_8bit/multi_booth_8bit_buggy1.v"]
test_bench=ErrorSet/multi_booth_8bit/testbench.v
orig_file=ErrorSet/multi_booth_8bit/multi_booth_8bit.v
proj_dir=ErrorSet/multi_booth_8bit
oracle_output=ErrorSet/multi_booth_8bit/oracle_tb.txt
sim_output=ErrorSet/multi_booth_8bit/test.txt
oracle_vcd=ErrorSet/multi_booth_8bit/oracle_tb.vcd
sim_vcd=ErrorSet/multi_booth_8bit/test.vcd
spec_file=ErrorSet/multi_booth_8bit/design_description.txt
include_list=[]
define_list=[]
top_module={"multi_booth_8bit":["uut"]}

[multi_pipe_4bit_1]
src_file=["ErrorSet/multi_pipe_4bit/multi_pipe_4bit_buggy1.v"]
test_bench=ErrorSet/multi_pipe_4bit/testbench.v
orig_file=ErrorSet/multi_pipe_4bit/multi_pipe_4bit.v
proj_dir=ErrorSet/multi_pipe_4bit
oracle_output=ErrorSet/multi_pipe_4bit/oracle_tb.txt
sim_output=ErrorSet/multi_pipe_4bit/test.txt
oracle_vcd=ErrorSet/multi_pipe_4bit/oracle_tb.vcd
sim_vcd=ErrorSet/multi_pipe_4bit/test.vcd
spec_file=ErrorSet/multi_pipe_4bit/design_description.txt
include_list=[]
define_list=[]
top_module={"multi_pipe_4bit":["uut"]}

[multi_pipe_8bit_1]
src_file=["ErrorSet/multi_pipe_8bit/multi_pipe_8bit_buggy1.v"]
test_bench=ErrorSet/multi_pipe_8bit/testbench.v
orig_file=ErrorSet/multi_pipe_8bit/multi_pipe_8bit.v
proj_dir=ErrorSet/multi_pipe_8bit
oracle_output=ErrorSet/multi_pipe_8bit/oracle_tb.txt
sim_output=ErrorSet/multi_pipe_8bit/test.txt
oracle_vcd=ErrorSet/multi_pipe_8bit/oracle_tb.vcd
sim_vcd=ErrorSet/multi_pipe_8bit/test.vcd
spec_file=ErrorSet/multi_pipe_8bit/design_description.txt
include_list=[]
define_list=[]
top_module={"multi_pipe_8bit":["uut"]}

# [parallel2serial_1]
# src_file=["ErrorSet/parallel2serial/parallel2serial_buggy1.v"]
# test_bench=ErrorSet/parallel2serial/testbench.v
# orig_file=ErrorSet/parallel2serial/parallel2serial.v
# proj_dir=ErrorSet/parallel2serial
# oracle_output=ErrorSet/parallel2serial/oracle_tb.txt
# sim_output=ErrorSet/parallel2serial/test.txt
# oracle_vcd=ErrorSet/parallel2serial/oracle_tb.vcd
# sim_vcd=ErrorSet/parallel2serial/test.vcd
# include_list=[]
# define_list=[]
# top_module={"parallel2serial":["uut"]}

[pe_1]
src_file=["ErrorSet/pe/pe_buggy1.v"]
test_bench=ErrorSet/pe/testbench.v
orig_file=ErrorSet/pe/pe.v
proj_dir=ErrorSet/pe
oracle_output=ErrorSet/pe/oracle_tb.txt
sim_output=ErrorSet/pe/test.txt
oracle_vcd=ErrorSet/pe/oracle_tb.vcd
sim_vcd=ErrorSet/pe/test.vcd
spec_file=ErrorSet/pe/design_description.txt
include_list=[]
define_list=[]
top_module={"pe":["uut"]}

[pe_2]
src_file=["ErrorSet/pe/pe_buggy2.v"]
test_bench=ErrorSet/pe/testbench.v
orig_file=ErrorSet/pe/pe.v
proj_dir=ErrorSet/pe
oracle_output=ErrorSet/pe/oracle_tb.txt
sim_output=ErrorSet/pe/test.txt
oracle_vcd=ErrorSet/pe/oracle_tb.vcd
sim_vcd=ErrorSet/pe/test.vcd
spec_file=ErrorSet/pe/design_description.txt
include_list=[]
define_list=[]
top_module={"pe":["uut"]}

[pulse_detect_1]
src_file=["ErrorSet/pulse_detect/pulse_detect_buggy1.v"]
test_bench=ErrorSet/pulse_detect/testbench.v
orig_file=ErrorSet/pulse_detect/pulse_detect.v
proj_dir=ErrorSet/pulse_detect
oracle_output=ErrorSet/pulse_detect/oracle_tb.txt
sim_output=ErrorSet/pulse_detect/test.txt
oracle_vcd=ErrorSet/pulse_detect/oracle_tb.vcd
sim_vcd=ErrorSet/pulse_detect/test.vcd
spec_file=ErrorSet/pulse_detect/design_description.txt
include_list=[]
define_list=[]
top_module={"pulse_detect":["uut"]}

[radix2_div_1]
src_file=["ErrorSet/radix2_div/radix2_div_buggy1.v"]
test_bench=ErrorSet/radix2_div/testbench.v
orig_file=ErrorSet/radix2_div/radix2_div.v
proj_dir=ErrorSet/radix2_div
oracle_output=ErrorSet/radix2_div/oracle_tb.txt
sim_output=ErrorSet/radix2_div/test.txt
oracle_vcd=ErrorSet/radix2_div/oracle_tb.vcd
sim_vcd=ErrorSet/radix2_div/test.vcd
spec_file=ErrorSet/radix2_div/design_description.txt
include_list=[]
define_list=[]
top_module={"radix2_div":["uut"]}

[RAM_wr_1]
src_file=["ErrorSet/RAM_wr/RAM_wr_buggy1.v"]
test_bench=ErrorSet/RAM_wr/testbench.v
orig_file=ErrorSet/RAM_wr/RAM_wr.v
proj_dir=ErrorSet/RAM_wr
oracle_output=ErrorSet/RAM_wr/oracle_tb.txt
sim_output=ErrorSet/RAM_wr/test.txt
oracle_vcd=ErrorSet/RAM_wr/oracle_tb.vcd
sim_vcd=ErrorSet/RAM_wr/test.vcd
spec_file=ErrorSet/RAM_wr/design_description.txt
include_list=[]
define_list=[]
top_module={"RAM_wr":["uut"]}

[right_shifter_1]
src_file=["ErrorSet/right_shifter/right_shifter_buggy1.v"]
test_bench=ErrorSet/right_shifter/testbench.v
orig_file=ErrorSet/right_shifter/right_shifter.v
proj_dir=ErrorSet/right_shifter
oracle_output=ErrorSet/right_shifter/oracle_tb.txt
sim_output=ErrorSet/right_shifter/test.txt
oracle_vcd=ErrorSet/right_shifter/oracle_tb.vcd
sim_vcd=ErrorSet/right_shifter/test.vcd
spec_file=ErrorSet/right_shifter/design_description.txt
include_list=[]
define_list=[]
top_module={"right_shifter":["uut"]}

[serial2parallel_1]
src_file=["ErrorSet/serial2parallel/serial2parallel_buggy1.v"]
test_bench=ErrorSet/serial2parallel/testbench.v
orig_file=ErrorSet/serial2parallel/serial2parallel.v
proj_dir=ErrorSet/serial2parallel
oracle_output=ErrorSet/serial2parallel/oracle_tb.txt
sim_output=ErrorSet/serial2parallel/test.txt
oracle_vcd=ErrorSet/serial2parallel/oracle_tb.vcd
sim_vcd=ErrorSet/serial2parallel/test.vcd
spec_file=ErrorSet/serial2parallel/design_description.txt
include_list=[]
define_list=[]
top_module={"serial2parallel":["uut"]}

[serial2parallel_2]
src_file=["ErrorSet/serial2parallel/serial2parallel_buggy2.v"]
test_bench=ErrorSet/serial2parallel/testbench.v
orig_file=ErrorSet/serial2parallel/serial2parallel.v
proj_dir=ErrorSet/serial2parallel
oracle_output=ErrorSet/serial2parallel/oracle_tb.txt
sim_output=ErrorSet/serial2parallel/test.txt
oracle_vcd=ErrorSet/serial2parallel/oracle_tb.vcd
sim_vcd=ErrorSet/serial2parallel/test.vcd
spec_file=ErrorSet/serial2parallel/design_description.txt
include_list=[]
define_list=[]
top_module={"serial2parallel":["uut"]}

# [signal_generator_1]
# src_file=["ErrorSet/signal_generator/signal_generator_buggy1.v"]
# test_bench=ErrorSet/signal_generator/testbench.v
# orig_file=ErrorSet/signal_generator/signal_generator.v
# proj_dir=ErrorSet/signal_generator
# oracle_output=ErrorSet/signal_generator/oracle_tb.txt
# sim_output=ErrorSet/signal_generator/test.txt
# oracle_vcd=ErrorSet/signal_generator/oracle_tb.vcd
# sim_vcd=ErrorSet/signal_generator/test.vcd
# include_list=[]
# define_list=[]
# top_module={"signal_generator":["uut"]}

[synchronizer_1]
src_file=["ErrorSet/synchronizer/synchronizer_buggy1.v"]
test_bench=ErrorSet/synchronizer/testbench.v
orig_file=ErrorSet/synchronizer/synchronizer.v
proj_dir=ErrorSet/synchronizer
oracle_output=ErrorSet/synchronizer/oracle_tb.txt
sim_output=ErrorSet/synchronizer/test.txt
oracle_vcd=ErrorSet/synchronizer/oracle_tb.vcd
sim_vcd=ErrorSet/synchronizer/test.vcd
spec_file=ErrorSet/synchronizer/design_description.txt
include_list=[]
define_list=[]
top_module={"synchronizer":["uut"]}

[traffic_light_1]
src_file=["ErrorSet/traffic_light/traffic_light_buggy1.v"]
test_bench=ErrorSet/traffic_light/testbench.v
orig_file=ErrorSet/traffic_light/traffic_light.v
proj_dir=ErrorSet/traffic_light
oracle_output=ErrorSet/traffic_light/oracle_tb.txt
sim_output=ErrorSet/traffic_light/test.txt
oracle_vcd=ErrorSet/traffic_light/oracle_tb.vcd
sim_vcd=ErrorSet/traffic_light/test.vcd
spec_file=ErrorSet/traffic_light/design_description.txt
include_list=[]
define_list=[]
top_module={"traffic_light":["uut"]}

[width_8to16_1]
src_file=["ErrorSet/width_8to16/width_8to16_buggy1.v"]
test_bench=ErrorSet/width_8to16/testbench.v
orig_file=ErrorSet/width_8to16/width_8to16.v
proj_dir=ErrorSet/width_8to16
oracle_output=ErrorSet/width_8to16/oracle_tb.txt
sim_output=ErrorSet/width_8to16/test.txt
oracle_vcd=ErrorSet/width_8to16/oracle_tb.vcd
sim_vcd=ErrorSet/width_8to16/test.vcd
spec_file=ErrorSet/width_8to16/design_description.txt
include_list=[]
define_list=[]
top_module={"width_8to16":["uut"]}

[width_8to16_2]
src_file=["ErrorSet/width_8to16/width_8to16_buggy2.v"]
test_bench=ErrorSet/width_8to16/testbench.v
orig_file=ErrorSet/width_8to16/width_8to16.v
proj_dir=ErrorSet/width_8to16
oracle_output=ErrorSet/width_8to16/oracle_tb.txt
sim_output=ErrorSet/width_8to16/test.txt
oracle_vcd=ErrorSet/width_8to16/oracle_tb.vcd
sim_vcd=ErrorSet/width_8to16/test.vcd
spec_file=ErrorSet/width_8to16/design_description.txt
include_list=[]
define_list=[]
top_module={"width_8to16":["uut"]}
