==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name test test 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.42 seconds. CPU system time: 0.81 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.172 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.484 GB.
INFO: [HLS 200-10] Analyzing design file 'd5.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.97 seconds. CPU system time: 1.08 seconds. Elapsed time: 4.95 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,635 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_24/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,321 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_24/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,041 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_24/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,074 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_24/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_176_28' is marked as complete unroll implied by the pipeline pragma (d5.cpp:176:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_154_24' is marked as complete unroll implied by the pipeline pragma (d5.cpp:154:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_159_25' is marked as complete unroll implied by the pipeline pragma (d5.cpp:159:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_162_26' is marked as complete unroll implied by the pipeline pragma (d5.cpp:162:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_133_20' is marked as complete unroll implied by the pipeline pragma (d5.cpp:133:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_137_21' is marked as complete unroll implied by the pipeline pragma (d5.cpp:137:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_22' is marked as complete unroll implied by the pipeline pragma (d5.cpp:140:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_123_18' is marked as complete unroll implied by the pipeline pragma (d5.cpp:123:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_14' is marked as complete unroll implied by the pipeline pragma (d5.cpp:102:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_15' is marked as complete unroll implied by the pipeline pragma (d5.cpp:107:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_110_16' is marked as complete unroll implied by the pipeline pragma (d5.cpp:110:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_10' is marked as complete unroll implied by the pipeline pragma (d5.cpp:80:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_84_11' is marked as complete unroll implied by the pipeline pragma (d5.cpp:84:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_12' is marked as complete unroll implied by the pipeline pragma (d5.cpp:87:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_6' is marked as complete unroll implied by the pipeline pragma (d5.cpp:60:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_7' is marked as complete unroll implied by the pipeline pragma (d5.cpp:64:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_8' is marked as complete unroll implied by the pipeline pragma (d5.cpp:67:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_2' is marked as complete unroll implied by the pipeline pragma (d5.cpp:40:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_3' is marked as complete unroll implied by the pipeline pragma (d5.cpp:44:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_4' is marked as complete unroll implied by the pipeline pragma (d5.cpp:47:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_28' (d5.cpp:176:21) in function 'test' completely with a factor of 8 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_154_24' (d5.cpp:154:21) in function 'test' completely with a factor of 6 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_159_25' (d5.cpp:159:24) in function 'test' completely with a factor of 6 (d5.cpp:4:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_159_25' (d5.cpp:159:24) in function 'test' has been removed because the loop is unrolled completely (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_26' (d5.cpp:162:21) in function 'test' completely with a factor of 1 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_133_20' (d5.cpp:133:21) in function 'test' completely with a factor of 2 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_137_21' (d5.cpp:137:27) in function 'test' completely with a factor of 2 (d5.cpp:4:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_137_21' (d5.cpp:137:27) in function 'test' has been removed because the loop is unrolled completely (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_22' (d5.cpp:140:21) in function 'test' completely with a factor of 3 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_18' (d5.cpp:123:21) in function 'test' completely with a factor of 1 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_14' (d5.cpp:102:21) in function 'test' completely with a factor of 1 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_15' (d5.cpp:107:27) in function 'test' completely with a factor of 7 (d5.cpp:4:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_107_15' (d5.cpp:107:27) in function 'test' has been removed because the loop is unrolled completely (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_16' (d5.cpp:110:21) in function 'test' completely with a factor of 1 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_10' (d5.cpp:80:20) in function 'test' completely with a factor of 1 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_11' (d5.cpp:84:24) in function 'test' completely with a factor of 15 (d5.cpp:4:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_84_11' (d5.cpp:84:24) in function 'test' has been removed because the loop is unrolled completely (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_87_12' (d5.cpp:87:20) in function 'test' completely with a factor of 1 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_6' (d5.cpp:60:19) in function 'test' completely with a factor of 7 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_7' (d5.cpp:64:25) in function 'test' completely with a factor of 1 (d5.cpp:4:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_64_7' (d5.cpp:64:25) in function 'test' has been removed because the loop is unrolled completely (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_8' (d5.cpp:67:19) in function 'test' completely with a factor of 7 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_2' (d5.cpp:40:19) in function 'test' completely with a factor of 1 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (d5.cpp:44:22) in function 'test' completely with a factor of 7 (d5.cpp:4:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (d5.cpp:44:22) in function 'test' has been removed because the loop is unrolled completely (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_4' (d5.cpp:47:19) in function 'test' completely with a factor of 1 (d5.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'arr': Complete partitioning on dimension 1. (d5.cpp:11:11)
INFO: [HLS 214-248] Applying array_partition to 'arg1_r': Complete partitioning on dimension 1. (d5.cpp:12:11)
INFO: [HLS 214-248] Applying array_partition to 'arg2_r': Complete partitioning on dimension 1. (d5.cpp:13:11)
INFO: [HLS 214-248] Applying array_partition to 'out1_w': Complete partitioning on dimension 1. (d5.cpp:14:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'ARRAY_1_READ'(d5.cpp:18:3) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (d5.cpp:18:3)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'ARRAY_2_READ'(d5.cpp:25:3) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (d5.cpp:25:3)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'ARRAY_WRITE'(d5.cpp:219:2) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (d5.cpp:219:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.26 seconds. CPU system time: 1.21 seconds. Elapsed time: 23.72 seconds; current allocated memory: 1.489 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.489 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.491 GB.
INFO: [XFORM 203-510] Pipelining loop 'ARRAY_1_READ' (d5.cpp:18) in function 'test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ARRAY_2_READ' (d5.cpp:25) in function 'test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ARRAY_WRITE' (d5.cpp:219) in function 'test' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'test' (d5.cpp:3:2)...261 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.518 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.589 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_Pipeline_ARRAY_1_READ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ARRAY_1_READ'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ARRAY_1_READ'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_Pipeline_ARRAY_2_READ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ARRAY_2_READ'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ARRAY_2_READ'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.09 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_Pipeline_VITIS_LOOP_77_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_77_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.34 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_Pipeline_VITIS_LOOP_99_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.05 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_Pipeline_VITIS_LOOP_120_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_120_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.92 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_Pipeline_VITIS_LOOP_130_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_130_19'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_130_19'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.09 seconds; current allocated memory: 1.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_Pipeline_ARRAY_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ARRAY_WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ARRAY_WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.73 seconds; current allocated memory: 1.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_Pipeline_ARRAY_1_READ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_Pipeline_ARRAY_1_READ' pipeline 'ARRAY_1_READ' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_Pipeline_ARRAY_1_READ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_Pipeline_ARRAY_2_READ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_Pipeline_ARRAY_2_READ' pipeline 'ARRAY_2_READ' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_Pipeline_ARRAY_2_READ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_Pipeline_VITIS_LOOP_37_1' pipeline 'VITIS_LOOP_37_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.609 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_Pipeline_VITIS_LOOP_77_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_Pipeline_VITIS_LOOP_77_9' pipeline 'VITIS_LOOP_77_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_Pipeline_VITIS_LOOP_77_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_Pipeline_VITIS_LOOP_99_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_Pipeline_VITIS_LOOP_99_13' pipeline 'VITIS_LOOP_99_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_9_4_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_Pipeline_VITIS_LOOP_99_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_Pipeline_VITIS_LOOP_120_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_Pipeline_VITIS_LOOP_120_17' pipeline 'VITIS_LOOP_120_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_Pipeline_VITIS_LOOP_120_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.622 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_Pipeline_VITIS_LOOP_130_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_Pipeline_VITIS_LOOP_130_19' pipeline 'VITIS_LOOP_130_19' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_7_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_Pipeline_VITIS_LOOP_130_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.624 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_Pipeline_ARRAY_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_Pipeline_ARRAY_WRITE' pipeline 'ARRAY_WRITE' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_Pipeline_ARRAY_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/out1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/arg1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/arg2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'out1', 'arg1', 'arg2' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'test' is 8133 from HDL expression: (1'b1 == ap_CS_fsm_state30)
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 90 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.636 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.89 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.11 seconds; current allocated memory: 1.652 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.663 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for test.
INFO: [VLOG 209-307] Generating Verilog RTL for test.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 30.93 seconds. CPU system time: 3.3 seconds. Elapsed time: 52.48 seconds; current allocated memory: 183.266 MB.
