{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575591005636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575591005636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 08:10:05 2019 " "Processing started: Fri Dec 06 08:10:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575591005636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575591005636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off e11 -c e11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off e11 -c e11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575591005636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1575591005870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp10_1.v 0 0 " "Found 0 design units, including 0 entities, in source file exp10_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575591005903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan2.v 1 1 " "Found 1 design units, including 1 entities, in source file scan2.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan2 " "Found entity 1: scan2" {  } { { "scan2.v" "" { Text "D:/quartus II/e11/scan2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575591005906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575591005906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nambscld.v 1 1 " "Found 1 design units, including 1 entities, in source file nambscld.v" { { "Info" "ISGN_ENTITY_NAME" "1 nambscld " "Found entity 1: nambscld" {  } { { "nambscld.v" "" { Text "D:/quartus II/e11/nambscld.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575591005908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575591005908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiment31.v 1 1 " "Found 1 design units, including 1 entities, in source file experiment31.v" { { "Info" "ISGN_ENTITY_NAME" "1 experiment31 " "Found entity 1: experiment31" {  } { { "experiment31.v" "" { Text "D:/quartus II/e11/experiment31.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575591005910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575591005910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp8.v 1 1 " "Found 1 design units, including 1 entities, in source file exp8.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp8 " "Found entity 1: exp8" {  } { { "exp8.v" "" { Text "D:/quartus II/e11/exp8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575591005912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575591005912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp7.v 1 1 " "Found 1 design units, including 1 entities, in source file exp7.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp7 " "Found entity 1: exp7" {  } { { "exp7.v" "" { Text "D:/quartus II/e11/exp7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575591005914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575591005914 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard_scan.v(23) " "Verilog HDL information at keyboard_scan.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard_scan.v" "" { Text "D:/quartus II/e11/keyboard_scan.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575591005916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_scan " "Found entity 1: keyboard_scan" {  } { { "keyboard_scan.v" "" { Text "D:/quartus II/e11/keyboard_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575591005917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575591005917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selection.v 0 0 " "Found 0 design units, including 0 entities, in source file selection.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575591005919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selection_8t1.v 0 0 " "Found 0 design units, including 0 entities, in source file selection_8t1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575591005921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move.v 0 0 " "Found 0 design units, including 0 entities, in source file move.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575591005922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e11.v 1 1 " "Found 1 design units, including 1 entities, in source file e11.v" { { "Info" "ISGN_ENTITY_NAME" "1 e11 " "Found entity 1: e11" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575591005925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575591005925 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "e11.v(13) " "Verilog HDL Instantiation warning at e11.v(13): instance has no name" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1575591005926 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "e11.v(14) " "Verilog HDL Instantiation warning at e11.v(14): instance has no name" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1575591005926 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "e11.v(15) " "Verilog HDL Instantiation warning at e11.v(15): instance has no name" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1575591005926 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "e11.v(16) " "Verilog HDL Instantiation warning at e11.v(16): instance has no name" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1575591005926 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "e11.v(17) " "Verilog HDL Instantiation warning at e11.v(17): instance has no name" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1575591005926 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "e11 " "Elaborating entity \"e11\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575591005949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_scan keyboard_scan:comb_3 " "Elaborating entity \"keyboard_scan\" for hierarchy \"keyboard_scan:comb_3\"" {  } { { "e11.v" "comb_3" { Text "D:/quartus II/e11/e11.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575591005963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nambscld nambscld:comb_4 " "Elaborating entity \"nambscld\" for hierarchy \"nambscld:comb_4\"" {  } { { "e11.v" "comb_4" { Text "D:/quartus II/e11/e11.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575591005971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan2 scan2:comb_5 " "Elaborating entity \"scan2\" for hierarchy \"scan2:comb_5\"" {  } { { "e11.v" "comb_5" { Text "D:/quartus II/e11/e11.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575591005977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp7 exp7:comb_6 " "Elaborating entity \"exp7\" for hierarchy \"exp7:comb_6\"" {  } { { "e11.v" "comb_6" { Text "D:/quartus II/e11/e11.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575591006082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "experiment31 experiment31:comb_7 " "Elaborating entity \"experiment31\" for hierarchy \"experiment31:comb_7\"" {  } { { "e11.v" "comb_7" { Text "D:/quartus II/e11/e11.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575591006091 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in1 experiment31.v(42) " "Verilog HDL Always Construct warning at experiment31.v(42): variable \"in1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "experiment31.v" "" { Text "D:/quartus II/e11/experiment31.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1575591006092 "|e11|experiment31:comb_7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in2 experiment31.v(43) " "Verilog HDL Always Construct warning at experiment31.v(43): variable \"in2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "experiment31.v" "" { Text "D:/quartus II/e11/experiment31.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1575591006092 "|e11|experiment31:comb_7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in3 experiment31.v(44) " "Verilog HDL Always Construct warning at experiment31.v(44): variable \"in3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "experiment31.v" "" { Text "D:/quartus II/e11/experiment31.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1575591006092 "|e11|experiment31:comb_7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in4 experiment31.v(45) " "Verilog HDL Always Construct warning at experiment31.v(45): variable \"in4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "experiment31.v" "" { Text "D:/quartus II/e11/experiment31.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1575591006092 "|e11|experiment31:comb_7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in5 experiment31.v(46) " "Verilog HDL Always Construct warning at experiment31.v(46): variable \"in5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "experiment31.v" "" { Text "D:/quartus II/e11/experiment31.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1575591006092 "|e11|experiment31:comb_7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in6 experiment31.v(47) " "Verilog HDL Always Construct warning at experiment31.v(47): variable \"in6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "experiment31.v" "" { Text "D:/quartus II/e11/experiment31.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1575591006092 "|e11|experiment31:comb_7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in7 experiment31.v(48) " "Verilog HDL Always Construct warning at experiment31.v(48): variable \"in7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "experiment31.v" "" { Text "D:/quartus II/e11/experiment31.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1575591006092 "|e11|experiment31:comb_7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in8 experiment31.v(49) " "Verilog HDL Always Construct warning at experiment31.v(49): variable \"in8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "experiment31.v" "" { Text "D:/quartus II/e11/experiment31.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1575591006092 "|e11|experiment31:comb_7"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "h GND " "Pin \"h\" is stuck at GND" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575591006502 "|e11|h"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1575591006502 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1575591006577 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1575591006687 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus II/e11/output_files/e11.map.smsg " "Generated suppressed messages file D:/quartus II/e11/output_files/e11.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1575591006733 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575591006841 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575591006841 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_freq " "No output dependent on input pin \"rst_freq\"" {  } { { "e11.v" "" { Text "D:/quartus II/e11/e11.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575591006955 "|e11|rst_freq"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1575591006955 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575591006956 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575591006956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575591006956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575591006956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575591006986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 08:10:06 2019 " "Processing ended: Fri Dec 06 08:10:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575591006986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575591006986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575591006986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575591006986 ""}
