
*** Running vivado
    with args -log fpga.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source fpga.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Sep  4 13:18:44 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga.tcl -notrace
Command: link_design -top fpga -part xc7vx690tffg1761-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-454] Reading design checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/pcie3_7x_0.dcp' for cell 'pcie3_7x_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1894.199 ; gain = 0.000 ; free physical = 7205 ; free virtual = 12056
INFO: [Netlist 29-17] Analyzing 1794 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0-PCIE_X0Y0.xdc] for cell 'pcie3_7x_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0-PCIE_X0Y0.xdc:128]
INFO: [Timing 38-2] Deriving generated clocks [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0-PCIE_X0Y0.xdc:128]
create_generated_clock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2926.961 ; gain = 760.453 ; free physical = 6103 ; free virtual = 10960
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0-PCIE_X0Y0.xdc] for cell 'pcie3_7x_inst/inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc]
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG.OVERTEMPSHUTDOWN' because the property does not exist. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:9]
Resolution: Create this property using create_property command before setting it.
WARNING: [Vivado 12-584] No ports matched 'clk_200mhz_p'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_200mhz_n'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_200mhz_p'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:14]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_200mhz_p]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:14]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_led[0]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_led[1]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_led[0]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_led[1]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_led[0]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_led[1]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_led[0]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_led[1]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_led[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'sfp_2_led[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'sfp_3_led[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'sfp_4_led[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'sfp_1_led[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'sfp_2_led[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'sfp_3_led[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'sfp_4_led[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports {btn[*]}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'btn[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:51]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {btn[*]}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:51]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_rx_p'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_rx_n'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_tx_p'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_tx_n'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_rx_p'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_rx_n'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_tx_p'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_tx_n'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_rx_p'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_rx_n'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_tx_p'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_tx_n'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_rx_p'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_rx_n'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_tx_p'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_tx_n'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_mgt_refclk_p'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_mgt_refclk_n'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_clk_rst'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_rs[0]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_rs[1]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_rs[0]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_rs[1]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_rs[0]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_rs[1]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_rs[0]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_rs[1]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_tx_disable'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_tx_disable'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_tx_disable'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_tx_disable'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_tx_fault'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_tx_fault'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_tx_fault'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_tx_fault'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_clk_rst'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:104]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports sfp_clk_rst]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:104]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sfp_clk_rst'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:105]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports sfp_clk_rst]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:105]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'sfp_2_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'sfp_3_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'sfp_4_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:108]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports {sfp_1_mod_detect sfp_2_mod_detect sfp_3_mod_detect sfp_4_mod_detect}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:108]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'sfp_2_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'sfp_3_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'sfp_4_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:109]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {sfp_1_mod_detect sfp_2_mod_detect sfp_3_mod_detect sfp_4_mod_detect}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:109]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_rs[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'sfp_2_rs[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'sfp_3_rs[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'sfp_4_rs[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:110]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:110]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_rs[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'sfp_2_rs[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'sfp_3_rs[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'sfp_4_rs[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:111]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:111]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'sfp_1_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'sfp_2_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'sfp_3_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'sfp_4_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:112]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports {get_ports sfp_1_los sfp_2_los sfp_3_los sfp_4_los}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:112]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'sfp_1_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'sfp_2_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'sfp_3_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'sfp_4_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:113]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {get_ports sfp_1_los sfp_2_los sfp_3_los sfp_4_los}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:113]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'sfp_1_tx_disable'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'sfp_2_tx_disable'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'sfp_3_tx_disable'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'sfp_4_tx_disable'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:114]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports {get_ports sfp_1_tx_disable sfp_2_tx_disable sfp_3_tx_disable sfp_4_tx_disable}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:114]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:115]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:115]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {get_ports sfp_1_tx_disable sfp_2_tx_disable sfp_3_tx_disable sfp_4_tx_disable}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:115]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports {get_ports sfp_1_tx_fault sfp_2_tx_fault sfp_3_tx_fault get_ports sfp_4_tx_fault}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:116]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {get_ports sfp_1_tx_fault sfp_2_tx_fault sfp_3_tx_fault get_ports sfp_4_tx_fault}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:117]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports {i2c_sda i2c_scl i2c_mux_reset}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:124]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {i2c_sda i2c_scl i2c_mux_reset}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:125]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports {i2c_sda i2c_scl}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:126]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {i2c_sda i2c_scl}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:127]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:170]
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 8 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2926.961 ; gain = 0.000 ; free physical = 6088 ; free virtual = 10945
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 781 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 7 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 207 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 17 instances
  RAM64M => RAM64M (RAMD64E(x4)): 536 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

14 Infos, 100 Warnings, 78 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 2926.961 ; gain = 1489.020 ; free physical = 6088 ; free virtual = 10945
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2934.965 ; gain = 0.000 ; free physical = 6072 ; free virtual = 10929

Starting Cache Timing Information Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:170]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 188d8a55e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2934.965 ; gain = 0.000 ; free physical = 6061 ; free virtual = 10917

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 188d8a55e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3247.949 ; gain = 0.000 ; free physical = 5749 ; free virtual = 10605

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 188d8a55e

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3247.949 ; gain = 0.000 ; free physical = 5749 ; free virtual = 10605
Phase 1 Initialization | Checksum: 188d8a55e

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3247.949 ; gain = 0.000 ; free physical = 5749 ; free virtual = 10605

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 188d8a55e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3247.949 ; gain = 0.000 ; free physical = 5748 ; free virtual = 10605

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 188d8a55e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3247.949 ; gain = 0.000 ; free physical = 5747 ; free virtual = 10603
Phase 2 Timer Update And Timing Data Collection | Checksum: 188d8a55e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3247.949 ; gain = 0.000 ; free physical = 5747 ; free virtual = 10603

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 5 inverters resulting in an inversion of 139 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 241ad8513

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3247.949 ; gain = 0.000 ; free physical = 5747 ; free virtual = 10603
Retarget | Checksum: 241ad8513
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 225eeccb7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3247.949 ; gain = 0.000 ; free physical = 5747 ; free virtual = 10603
Constant propagation | Checksum: 225eeccb7
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3247.949 ; gain = 0.000 ; free physical = 5747 ; free virtual = 10603
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3247.949 ; gain = 0.000 ; free physical = 5746 ; free virtual = 10603
Phase 5 Sweep | Checksum: 1c64cfe8c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3247.949 ; gain = 0.000 ; free physical = 5745 ; free virtual = 10601
Sweep | Checksum: 1c64cfe8c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1826 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 22de5f410

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3279.965 ; gain = 32.016 ; free physical = 5745 ; free virtual = 10601
BUFG optimization | Checksum: 22de5f410
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 22de5f410

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3279.965 ; gain = 32.016 ; free physical = 5745 ; free virtual = 10601
Shift Register Optimization | Checksum: 22de5f410
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1c64cfe8c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3279.965 ; gain = 32.016 ; free physical = 5745 ; free virtual = 10601
Post Processing Netlist | Checksum: 1c64cfe8c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 19a111fc3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3279.965 ; gain = 32.016 ; free physical = 5745 ; free virtual = 10601

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3279.965 ; gain = 0.000 ; free physical = 5745 ; free virtual = 10601
Phase 9.2 Verifying Netlist Connectivity | Checksum: 19a111fc3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3279.965 ; gain = 32.016 ; free physical = 5745 ; free virtual = 10601
Phase 9 Finalization | Checksum: 19a111fc3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3279.965 ; gain = 32.016 ; free physical = 5745 ; free virtual = 10601
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               8  |                                              8  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |            1826  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 19a111fc3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3279.965 ; gain = 32.016 ; free physical = 5745 ; free virtual = 10601

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:170]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 9 BRAM(s) out of a total of 45 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 30 newly gated: 1 Total Ports: 90
Ending PowerOpt Patch Enables Task | Checksum: 245fa9b59

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5449 ; free virtual = 10306
Ending Power Optimization Task | Checksum: 245fa9b59

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3709.004 ; gain = 429.039 ; free physical = 5449 ; free virtual = 10306

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:170]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 14405e160

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5448 ; free virtual = 10305
Ending Final Cleanup Task | Checksum: 14405e160

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5448 ; free virtual = 10305

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5448 ; free virtual = 10305
Ending Netlist Obfuscation Task | Checksum: 14405e160

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5448 ; free virtual = 10305
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 100 Warnings, 78 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 3709.004 ; gain = 782.043 ; free physical = 5448 ; free virtual = 10305
INFO: [Vivado 12-24828] Executing command : report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
Command: report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/impl_1/fpga_drc_opted.rpt.
report_drc completed successfully
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:170]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5452 ; free virtual = 10311
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5452 ; free virtual = 10311
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5450 ; free virtual = 10310
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5446 ; free virtual = 10310
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5446 ; free virtual = 10310
Wrote Device Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5446 ; free virtual = 10312
Write Physdb Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5446 ; free virtual = 10313
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/impl_1/fpga_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5426 ; free virtual = 10291
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13684a713

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5426 ; free virtual = 10291
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5426 ; free virtual = 10291

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e80621a4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5430 ; free virtual = 10295

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22fea1101

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5425 ; free virtual = 10290

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22fea1101

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5425 ; free virtual = 10290
Phase 1 Placer Initialization | Checksum: 22fea1101

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5425 ; free virtual = 10290

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23ee3d8ca

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5443 ; free virtual = 10308

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e96a537b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5442 ; free virtual = 10307

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1e96a537b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5442 ; free virtual = 10307

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 28de87c83

Time (s): cpu = 00:01:20 ; elapsed = 00:00:36 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5409 ; free virtual = 10275

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 21d6b1bcf

Time (s): cpu = 00:01:27 ; elapsed = 00:00:39 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5407 ; free virtual = 10272

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 120 LUTNM shape to break, 1379 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 81, two critical 39, total 120, new lutff created 4
INFO: [Physopt 32-1138] End 1 Pass. Optimized 742 nets or LUTs. Breaked 120 LUTs, combined 622 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1408] Pass 1. Identified 1 candidate net for high-fanout optimization.
INFO: [Physopt 32-81] Processed net pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5407 ; free virtual = 10270
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5407 ; free virtual = 10270
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5407 ; free virtual = 10270

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          120  |            622  |                   742  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            3  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          123  |            622  |                   743  |           0  |          10  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 28218e987

Time (s): cpu = 00:01:35 ; elapsed = 00:00:44 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5406 ; free virtual = 10270
Phase 2.5 Global Place Phase2 | Checksum: 29c293b5b

Time (s): cpu = 00:01:39 ; elapsed = 00:00:45 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5406 ; free virtual = 10270
Phase 2 Global Placement | Checksum: 29c293b5b

Time (s): cpu = 00:01:39 ; elapsed = 00:00:45 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5406 ; free virtual = 10270

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2c42eb321

Time (s): cpu = 00:01:46 ; elapsed = 00:00:48 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5406 ; free virtual = 10270

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2435264ae

Time (s): cpu = 00:01:59 ; elapsed = 00:00:54 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5402 ; free virtual = 10268

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28d4fe4d0

Time (s): cpu = 00:02:00 ; elapsed = 00:00:55 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5401 ; free virtual = 10267

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2562c2a87

Time (s): cpu = 00:02:00 ; elapsed = 00:00:55 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5401 ; free virtual = 10267

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2a07086f5

Time (s): cpu = 00:02:18 ; elapsed = 00:01:02 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5398 ; free virtual = 10264

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d89ee875

Time (s): cpu = 00:02:28 ; elapsed = 00:01:12 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5369 ; free virtual = 10233

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 21473a9da

Time (s): cpu = 00:02:30 ; elapsed = 00:01:13 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5369 ; free virtual = 10233

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 20c2e0e54

Time (s): cpu = 00:02:30 ; elapsed = 00:01:13 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5369 ; free virtual = 10233

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 21bef4328

Time (s): cpu = 00:02:53 ; elapsed = 00:01:22 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5364 ; free virtual = 10230
Phase 3 Detail Placement | Checksum: 21bef4328

Time (s): cpu = 00:02:54 ; elapsed = 00:01:22 . Memory (MB): peak = 3709.004 ; gain = 0.000 ; free physical = 5364 ; free virtual = 10230

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:170]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14f9153e6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.031 | TNS=-325.190 |
Phase 1 Physical Synthesis Initialization | Checksum: 16f3e7349

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5259 ; free virtual = 10131
INFO: [Place 46-33] Processed net pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 17e236bc2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5254 ; free virtual = 10128
Phase 4.1.1.1 BUFG Insertion | Checksum: 14f9153e6

Time (s): cpu = 00:03:17 ; elapsed = 00:01:30 . Memory (MB): peak = 3726.859 ; gain = 17.855 ; free physical = 5254 ; free virtual = 10128

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.881. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 28fbf8579

Time (s): cpu = 00:04:04 ; elapsed = 00:02:18 . Memory (MB): peak = 3726.859 ; gain = 17.855 ; free physical = 5298 ; free virtual = 10184

Time (s): cpu = 00:04:04 ; elapsed = 00:02:18 . Memory (MB): peak = 3726.859 ; gain = 17.855 ; free physical = 5298 ; free virtual = 10184
Phase 4.1 Post Commit Optimization | Checksum: 28fbf8579

Time (s): cpu = 00:04:04 ; elapsed = 00:02:18 . Memory (MB): peak = 3726.859 ; gain = 17.855 ; free physical = 5298 ; free virtual = 10184

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 28fbf8579

Time (s): cpu = 00:04:05 ; elapsed = 00:02:18 . Memory (MB): peak = 3726.859 ; gain = 17.855 ; free physical = 5298 ; free virtual = 10184

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                4x4|
|___________|___________________|___________________|
|      South|                4x4|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 28fbf8579

Time (s): cpu = 00:04:05 ; elapsed = 00:02:18 . Memory (MB): peak = 3726.859 ; gain = 17.855 ; free physical = 5298 ; free virtual = 10184
Phase 4.3 Placer Reporting | Checksum: 28fbf8579

Time (s): cpu = 00:04:05 ; elapsed = 00:02:18 . Memory (MB): peak = 3726.859 ; gain = 17.855 ; free physical = 5298 ; free virtual = 10184

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5298 ; free virtual = 10184

Time (s): cpu = 00:04:05 ; elapsed = 00:02:18 . Memory (MB): peak = 3726.859 ; gain = 17.855 ; free physical = 5298 ; free virtual = 10184
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 286a2fba5

Time (s): cpu = 00:04:06 ; elapsed = 00:02:18 . Memory (MB): peak = 3726.859 ; gain = 17.855 ; free physical = 5298 ; free virtual = 10184
Ending Placer Task | Checksum: 1c78f23f1

Time (s): cpu = 00:04:06 ; elapsed = 00:02:18 . Memory (MB): peak = 3726.859 ; gain = 17.855 ; free physical = 5298 ; free virtual = 10184
103 Infos, 100 Warnings, 78 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:14 ; elapsed = 00:02:20 . Memory (MB): peak = 3726.859 ; gain = 17.855 ; free physical = 5298 ; free virtual = 10184
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file fpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5291 ; free virtual = 10177
INFO: [Vivado 12-24828] Executing command : report_io -file fpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5255 ; free virtual = 10142
INFO: [Vivado 12-24828] Executing command : report_utilization -file fpga_utilization_placed.rpt -pb fpga_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5280 ; free virtual = 10174
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5248 ; free virtual = 10175
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5248 ; free virtual = 10175
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5248 ; free virtual = 10175
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5240 ; free virtual = 10171
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5240 ; free virtual = 10173
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5240 ; free virtual = 10173
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/impl_1/fpga_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)

Starting Initial Update Timing Task

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5276 ; free virtual = 10173
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 17.57s |  WALL: 5.40s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5276 ; free virtual = 10173

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.881 | TNS=-270.733 |
Phase 1 Physical Synthesis Initialization | Checksum: 1111d1492

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5282 ; free virtual = 10179
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.881 | TNS=-270.733 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1111d1492

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5281 ; free virtual = 10179

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.881 | TNS=-270.733 |
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/s_axis_rq_tready[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/PIPE_RXDATA[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pcie3_7x_inst/inst/pcie_top_i/force_adapt_i/PIPERX0DATA[17].  Re-placed instance pcie3_7x_inst/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_183
INFO: [Physopt 32-735] Processed net pcie3_7x_inst/inst/pcie_top_i/force_adapt_i/PIPERX0DATA[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-270.463 |
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gt_txsyncout_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/pipe_tx_rcvr_det. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_av_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_13_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_13_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_13_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-270.399 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_3_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_3_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-270.154 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/B[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_reg[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_reg[12]_i_19_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_reg[12]_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-270.423 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_2_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_2_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-270.362 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_7_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_7_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-270.331 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_3_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_3_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-270.331 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_4_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_4_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-270.290 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/A[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg_reg[8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg[8]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg_reg[8]_i_10_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg_reg[4]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg_reg[0]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg[0]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg[0]_i_20_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg[0]_i_20_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cpld_fc_reg[8]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-269.520 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-269.482 |
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_13_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_13_comp_1.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cpld_fc_reg[8]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-269.512 |
INFO: [Physopt 32-81] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_reg[12]_i_19_n_0_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_reg[12]_i_19_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-269.076 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_2_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_2_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-269.014 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_8_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_8_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-268.959 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-268.945 |
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_3_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_3_comp_1.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cpld_fc_next[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-268.931 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-268.819 |
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_13_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_13_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cpld_fc_reg[8]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-268.807 |
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_8_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_8_comp_1.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-268.744 |
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg[0]_i_20_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg[0]_i_20_comp_1.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cpld_fc_reg[8]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-268.174 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_6_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_6_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-268.171 |
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_6_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_6_comp_1.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-268.167 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-268.154 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg_reg[105]_0[64]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-268.124 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_2_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_2_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-268.088 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-268.062 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_av_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_7_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_7_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-267.809 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_6_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_6_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-267.795 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-267.649 |
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_6_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_6_comp_1.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-267.633 |
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg[0]_i_16_n_0.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg[0]_i_16
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg[0]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-267.393 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg_reg[105]_0[68]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-267.088 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/B[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_reg[8]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_reg[12]_i_21_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_reg[12]_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-267.018 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_16_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_16_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cpld_fc_reg[8]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-267.018 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_19_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_19_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cpld_fc_reg[8]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-267.021 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/B[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_reg[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_reg[12]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-266.635 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg[0]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg[0]_i_16_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg[0]_i_16_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cpld_fc_reg[8]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-264.708 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-264.705 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_6_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_6_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-265.299 |
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gt_txsyncout_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/pipe_tx_rcvr_det. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg_reg[105]_0[64]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-265.154 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_6_n_0.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_6
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-265.046 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-264.974 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_25_n_0.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_25
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-264.894 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[104]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cpld_fc_reg[8]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cplh_fc_reg_reg[5]_i_4_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cplh_fc_reg[5]_i_18_n_0.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cplh_fc_reg[5]_i_18
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cplh_fc_reg[5]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-266.999 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cplh_fc_reg[5]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-265.925 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cplh_fc_reg[5]_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-262.564 |
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_25_n_0.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_25
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-262.484 |
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_8_n_0.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_8
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-262.460 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/axil_ctrl_rdata[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/axil_ctrl_rdata_reg[10]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-261.986 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-261.930 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cplh_fc_reg[5]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_last_tlp2[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[66]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-261.750 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg[446]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/out_fifo_out_tlp_data_reg_2_93.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg[454]_i_2
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/out_fifo_out_tlp_data_reg_2_93. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-261.220 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_av_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-261.219 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_av_next. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg_reg[2].  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg_reg[2]
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-257.641 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/B[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_reg[10]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_reg[12]_i_19_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-257.598 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg[510]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg[510]_i_2_n_0.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg[510]_i_2
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg[510]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-257.507 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_reg[12]_i_21_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_next12_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 32 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_reg[12]_i_55_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-254.525 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg[509]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/out_fifo_out_tlp_data_reg_3_41.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg[509]_i_3
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/out_fifo_out_tlp_data_reg_3_41. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-254.498 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/out_fifo_wdata_reg_0_31_246_251/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/out_fifo_wdata_reg_0_31_246_251_i_24_n_0.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/out_fifo_wdata_reg_0_31_246_251_i_24
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/out_fifo_wdata_reg_0_31_246_251_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-254.111 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/out_fifo_out_tlp_data_reg_3_41. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/out_fifo_out_tlp_data_reg_3_42.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg[493]_i_2
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/out_fifo_out_tlp_data_reg_3_42. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-254.011 |
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/out_fifo_out_tlp_data_reg_2_109.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg[470]_i_2
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/out_fifo_out_tlp_data_reg_2_109. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-253.404 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg_reg[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-253.404 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5302 ; free virtual = 10199
Phase 3 Critical Path Optimization | Checksum: 1678355a7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:16 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5302 ; free virtual = 10199

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-253.404 |
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gt_txsyncout_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/pipe_tx_rcvr_det. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_av_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_9_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_9_comp_3.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-253.401 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg_reg[105]_0[67]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-253.381 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_11_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_11_comp_2.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cpld_fc_next[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-253.395 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-253.378 |
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[69]_i_1_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[69]_i_1_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-253.392 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg[510]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg[510]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/out_fifo_out_tlp_data_reg_3_53.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg[502]_i_2
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/out_fifo_out_tlp_data_reg_3_53. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-253.213 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/B[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_reg[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_reg[12]_i_19_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_next1.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_reg[12]_i_37
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_next1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-253.024 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_3_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_15_n_0.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_15
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-253.004 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_av_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_4_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_4_comp_2.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cplh_fc_next[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-253.022 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_3_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_3_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-253.016 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg_reg[105]_0[63]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[65]_i_2_n_0.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[65]_i_2
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[65]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-253.006 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_5_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_5_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-252.967 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cpld_fc_reg[8]_i_4_n_0 was not replicated.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_15_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_15_comp_2.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cpld_fc_reg[8]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-252.958 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg[3]_i_4_n_0.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg[3]_i_4
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-252.608 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[65]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-252.605 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg[511]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/out_fifo_out_tlp_data_reg_3_45.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg[511]_i_3
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/out_fifo_out_tlp_data_reg_3_45. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-252.513 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-252.465 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-252.365 |
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gt_txsyncout_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/pipe_tx_rcvr_det. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_av_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_2_n_0.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_2_comp
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-252.358 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cpld_fc_reg[8]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cplh_fc_reg_reg[5]_i_4_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cplh_fc_reg[5]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_last_tlp2[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_av_next. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg_reg[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-252.358 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5302 ; free virtual = 10200
Phase 4 Critical Path Optimization | Checksum: 1227888e5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:21 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5302 ; free virtual = 10200
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5302 ; free virtual = 10200
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.866 | TNS=-252.358 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.015  |         18.375  |            3  |              0  |                    80  |           0  |           2  |  00:00:17  |
|  Total          |          0.015  |         18.375  |            3  |              0  |                    80  |           0  |           3  |  00:00:17  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5302 ; free virtual = 10200
Ending Physical Synthesis Task | Checksum: 23adcf8ba

Time (s): cpu = 00:00:59 ; elapsed = 00:00:21 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5303 ; free virtual = 10200
INFO: [Common 17-83] Releasing license: Implementation
491 Infos, 100 Warnings, 78 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:27 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5303 ; free virtual = 10200
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5298 ; free virtual = 10201
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5257 ; free virtual = 10194
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5257 ; free virtual = 10194
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5256 ; free virtual = 10194
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5250 ; free virtual = 10191
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5250 ; free virtual = 10193
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3726.859 ; gain = 0.000 ; free physical = 5250 ; free virtual = 10193
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/impl_1/fpga_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ef6cc5f2 ConstDB: 0 ShapeSum: a924ebdc RouteDB: 3f19ac85
Post Restoration Checksum: NetGraph: d0a25245 | NumContArr: 1236b2c5 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2682afa44

Time (s): cpu = 00:01:40 ; elapsed = 00:00:59 . Memory (MB): peak = 4033.547 ; gain = 306.688 ; free physical = 4545 ; free virtual = 9675

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2682afa44

Time (s): cpu = 00:01:41 ; elapsed = 00:00:59 . Memory (MB): peak = 4033.547 ; gain = 306.688 ; free physical = 4717 ; free virtual = 9672

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2682afa44

Time (s): cpu = 00:01:41 ; elapsed = 00:00:59 . Memory (MB): peak = 4033.547 ; gain = 306.688 ; free physical = 4717 ; free virtual = 9672
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2f205a17e

Time (s): cpu = 00:02:14 ; elapsed = 00:01:10 . Memory (MB): peak = 4242.188 ; gain = 515.328 ; free physical = 4624 ; free virtual = 9566
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.858 | TNS=-240.185| WHS=-0.419 | THS=-4673.481|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000825023 %
  Global Horizontal Routing Utilization  = 0.000599638 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 35145
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 35145
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e1f9135d

Time (s): cpu = 00:02:27 ; elapsed = 00:01:13 . Memory (MB): peak = 4264.906 ; gain = 538.047 ; free physical = 4476 ; free virtual = 9421

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1e1f9135d

Time (s): cpu = 00:02:27 ; elapsed = 00:01:13 . Memory (MB): peak = 4264.906 ; gain = 538.047 ; free physical = 4476 ; free virtual = 9421

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1b7171827

Time (s): cpu = 00:03:10 ; elapsed = 00:01:22 . Memory (MB): peak = 4264.906 ; gain = 538.047 ; free physical = 4492 ; free virtual = 9440
Phase 4 Initial Routing | Checksum: 1b7171827

Time (s): cpu = 00:03:10 ; elapsed = 00:01:22 . Memory (MB): peak = 4264.906 ; gain = 538.047 ; free physical = 4492 ; free virtual = 9440
INFO: [Route 35-580] Design has 820 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=========================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                                     |
+====================+===================+=========================================================================================================================================================+
| userclk1           | userclk1          | pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo/DIADI[9]  |
| userclk1           | userclk1          | pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo/DIADI[14] |
| userclk1           | userclk1          | pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo/DIADI[7]  |
| userclk1           | userclk1          | pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo/DIADI[4]  |
| userclk1           | userclk1          | pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo/DIADI[8]  |
+--------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6467
 Number of Nodes with overlaps = 626
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.920 | TNS=-539.779| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2a53a9574

Time (s): cpu = 00:07:23 ; elapsed = 00:03:47 . Memory (MB): peak = 4264.906 ; gain = 538.047 ; free physical = 4636 ; free virtual = 9569

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 167
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.754 | TNS=-531.024| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2431c6d84

Time (s): cpu = 00:08:23 ; elapsed = 00:04:32 . Memory (MB): peak = 4264.906 ; gain = 538.047 ; free physical = 4632 ; free virtual = 9566

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 437
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.682 | TNS=-493.415| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 2fad4e2a1

Time (s): cpu = 00:11:55 ; elapsed = 00:06:31 . Memory (MB): peak = 4264.906 ; gain = 538.047 ; free physical = 4618 ; free virtual = 9553
Phase 5 Rip-up And Reroute | Checksum: 2fad4e2a1

Time (s): cpu = 00:11:56 ; elapsed = 00:06:31 . Memory (MB): peak = 4264.906 ; gain = 538.047 ; free physical = 4618 ; free virtual = 9553

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2443a205e

Time (s): cpu = 00:12:01 ; elapsed = 00:06:32 . Memory (MB): peak = 4264.906 ; gain = 538.047 ; free physical = 4601 ; free virtual = 9536
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.682 | TNS=-472.207| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2f5cd2a3a

Time (s): cpu = 00:12:57 ; elapsed = 00:06:40 . Memory (MB): peak = 4264.906 ; gain = 538.047 ; free physical = 4601 ; free virtual = 9536

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2f5cd2a3a

Time (s): cpu = 00:12:57 ; elapsed = 00:06:40 . Memory (MB): peak = 4264.906 ; gain = 538.047 ; free physical = 4601 ; free virtual = 9536
Phase 6 Delay and Skew Optimization | Checksum: 2f5cd2a3a

Time (s): cpu = 00:12:57 ; elapsed = 00:06:40 . Memory (MB): peak = 4264.906 ; gain = 538.047 ; free physical = 4601 ; free virtual = 9536

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.652 | TNS=-465.596| WHS=0.023  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2e49c9d55

Time (s): cpu = 00:13:05 ; elapsed = 00:06:41 . Memory (MB): peak = 4264.906 ; gain = 538.047 ; free physical = 4602 ; free virtual = 9537
Phase 7 Post Hold Fix | Checksum: 2e49c9d55

Time (s): cpu = 00:13:05 ; elapsed = 00:06:41 . Memory (MB): peak = 4264.906 ; gain = 538.047 ; free physical = 4602 ; free virtual = 9537

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.59883 %
  Global Horizontal Routing Utilization  = 1.82193 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 90.0901%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X140Y123 -> INT_L_X140Y123
   INT_L_X132Y114 -> INT_L_X132Y114
   INT_L_X134Y109 -> INT_L_X134Y109
   INT_L_X142Y101 -> INT_L_X142Y101
South Dir 1x1 Area, Max Cong = 92.7928%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X140Y106 -> INT_L_X140Y106
   INT_L_X142Y97 -> INT_L_X142Y97
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X140Y103 -> INT_L_X140Y103
   INT_R_X107Y97 -> INT_R_X107Y97
   INT_L_X118Y67 -> INT_L_X118Y67
West Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X135Y106 -> INT_R_X135Y106
   INT_R_X135Y102 -> INT_R_X135Y102
   INT_R_X135Y74 -> INT_R_X135Y74
   INT_R_X135Y73 -> INT_R_X135Y73
   INT_R_X135Y70 -> INT_R_X135Y70

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 8 Route finalize | Checksum: 2e49c9d55

Time (s): cpu = 00:13:06 ; elapsed = 00:06:41 . Memory (MB): peak = 4264.906 ; gain = 538.047 ; free physical = 4602 ; free virtual = 9537

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2e49c9d55

Time (s): cpu = 00:13:06 ; elapsed = 00:06:42 . Memory (MB): peak = 4264.906 ; gain = 538.047 ; free physical = 4602 ; free virtual = 9537

Phase 10 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y23/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0 to physical pin GTHE2_COMMON_X1Y5/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y22/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y21/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y20/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y19/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0 to physical pin GTHE2_COMMON_X1Y4/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y18/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y17/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y16/GTSOUTHREFCLK0
Phase 10 Depositing Routes | Checksum: 22b5a25a4

Time (s): cpu = 00:13:10 ; elapsed = 00:06:43 . Memory (MB): peak = 4264.906 ; gain = 538.047 ; free physical = 4603 ; free virtual = 9538

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 22b5a25a4

Time (s): cpu = 00:13:11 ; elapsed = 00:06:44 . Memory (MB): peak = 4264.906 ; gain = 538.047 ; free physical = 4603 ; free virtual = 9538

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.652 | TNS=-465.596| WHS=0.023  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 22b5a25a4

Time (s): cpu = 00:13:11 ; elapsed = 00:06:44 . Memory (MB): peak = 4264.906 ; gain = 538.047 ; free physical = 4603 ; free virtual = 9538
Total Elapsed time in route_design: 403.63 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1f1178217

Time (s): cpu = 00:13:11 ; elapsed = 00:06:44 . Memory (MB): peak = 4264.906 ; gain = 538.047 ; free physical = 4603 ; free virtual = 9538
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1f1178217

Time (s): cpu = 00:13:12 ; elapsed = 00:06:44 . Memory (MB): peak = 4264.906 ; gain = 538.047 ; free physical = 4603 ; free virtual = 9538

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
519 Infos, 101 Warnings, 78 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:13:15 ; elapsed = 00:06:45 . Memory (MB): peak = 4264.906 ; gain = 538.047 ; free physical = 4602 ; free virtual = 9537
INFO: [Vivado 12-24828] Executing command : report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
Command: report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/impl_1/fpga_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
Command: report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:170]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/impl_1/fpga_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:58 ; elapsed = 00:00:11 . Memory (MB): peak = 4264.906 ; gain = 0.000 ; free physical = 4608 ; free virtual = 9543
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:170]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4264.906 ; gain = 0.000 ; free physical = 4619 ; free virtual = 9558
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file fpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file fpga_bus_skew_routed.rpt -pb fpga_bus_skew_routed.pb -rpx fpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file fpga_route_status.rpt -pb fpga_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
Command: report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
543 Infos, 102 Warnings, 79 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 4320.934 ; gain = 56.027 ; free physical = 4610 ; free virtual = 9556
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file fpga_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:01:57 ; elapsed = 00:00:31 . Memory (MB): peak = 4320.934 ; gain = 56.027 ; free physical = 4608 ; free virtual = 9554
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4320.934 ; gain = 0.000 ; free physical = 4601 ; free virtual = 9555
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4320.934 ; gain = 0.000 ; free physical = 4566 ; free virtual = 9553
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4320.934 ; gain = 0.000 ; free physical = 4566 ; free virtual = 9553
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4320.934 ; gain = 0.000 ; free physical = 4554 ; free virtual = 9547
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4320.934 ; gain = 0.000 ; free physical = 4547 ; free virtual = 9543
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4320.934 ; gain = 0.000 ; free physical = 4547 ; free virtual = 9545
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4320.934 ; gain = 0.000 ; free physical = 4547 ; free virtual = 9545
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/impl_1/fpga_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Sep  4 13:30:04 2025...

*** Running vivado
    with args -log fpga.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source fpga.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Sep  4 13:30:15 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga.tcl -notrace
Command: open_checkpoint fpga_routed.dcp
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1860.988 ; gain = 0.000 ; free physical = 6779 ; free virtual = 11738
INFO: [Netlist 29-17] Analyzing 1794 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2003.645 ; gain = 8.250 ; free physical = 6639 ; free virtual = 11600
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2855.910 ; gain = 0.000 ; free physical = 5878 ; free virtual = 10838
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2855.910 ; gain = 0.000 ; free physical = 5878 ; free virtual = 10838
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2886.848 ; gain = 30.938 ; free physical = 5843 ; free virtual = 10803
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.848 ; gain = 0.000 ; free physical = 5843 ; free virtual = 10803
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2908.535 ; gain = 21.688 ; free physical = 5819 ; free virtual = 10780
Read Physdb Files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2908.535 ; gain = 52.625 ; free physical = 5819 ; free virtual = 10780
Restored from archive | CPU: 2.720000 secs | Memory: 46.937531 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2908.535 ; gain = 58.562 ; free physical = 5819 ; free virtual = 10780
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.535 ; gain = 0.000 ; free physical = 5819 ; free virtual = 10780
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 781 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 7 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 207 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 17 instances
  RAM64M => RAM64M (RAMD64E(x4)): 536 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 2912.535 ; gain = 1441.488 ; free physical = 5819 ; free virtual = 10780
Command: write_bitstream -force fpga.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 189732448 bits.
Writing bitstream ./fpga.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:33 ; elapsed = 00:00:33 . Memory (MB): peak = 3897.496 ; gain = 984.961 ; free physical = 4897 ; free virtual = 9862
INFO: [Common 17-206] Exiting Vivado at Thu Sep  4 13:31:27 2025...
