=========================================================================================================
Auto created by the td v4.6.14756
@Copy Right: Shanghai Anlogic Infotech, 2011 - 2021.
Fri Aug 26 17:43:47 2022
=========================================================================================================


Top Model:                TOP_Simple_RMII_L2_SWITCH                                       
Device:                   eagle_s20                                                       
Timing Constraint File:   constraints/rmii_timing.sdc                                     
STA Level:                Detail                                                          
Process parameter::       TT  1.10v  85C                                                  

=========================================================================================================
Timing constraint:        clock: phy0_ref_clk                                             
Clock = phy0_ref_clk, period 20ns, rising at 0ns, falling at 10ns

364 endpoints analyzed totally, and 18250 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 14.68ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13 (1890 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      5.320 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.b[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[13]) net (fanout = 2)        2.060 ../common/src/FRAME_FIFO.v(197)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.f[0] cell                    0.333
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        1.651 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.431
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.d[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[0] cell                    0.262
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.431
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6.d[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6.f[1] cell                    0.205
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.c[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[7]) net (fanout = 5)        0.470 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.f[0] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0.c[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[1]) net (fanout = 3)        1.989 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0.f[0] cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/ucin_al_u7397.b[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[0]) net (fanout = 2)        2.000 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/ucin_al_u7397.fco    cell                    0.836
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3_al_u7398.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3_al_u7398.fco      cell                    0.132
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u7_al_u7399.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u7_al_u7399.fco      cell                    0.132
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u11_al_u7400.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u11_al_u7400.fx[0]   cell                    0.387
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.a[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_r[12]) net (fanout = 1)        0.628 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fco cell                    0.627
 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(257)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       18.016 (11 lvl)
                                                                                          (48% logic, 52% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.320 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      5.443 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.b[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[13]) net (fanout = 2)        2.060 ../common/src/FRAME_FIFO.v(197)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.f[0] cell                    0.333
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        1.651 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.431
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.d[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[0] cell                    0.262
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.431
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6.d[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6.f[1] cell                    0.205
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.c[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[7]) net (fanout = 5)        0.470 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.f[0] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0.c[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[1]) net (fanout = 3)        1.989 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0.f[0] cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/ucin_al_u7397.b[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[0]) net (fanout = 2)        2.000 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/ucin_al_u7397.fco    cell                    0.836
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3_al_u7398.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3_al_u7398.f[1]     cell                    0.264
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_5.a[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_r[5]) net (fanout = 1)        0.594 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_5.fco cell                    0.706
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_7.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_7.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(257)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       17.893 (11 lvl)
                                                                                          (48% logic, 52% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.443 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      5.450 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.b[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[13]) net (fanout = 2)        2.060 ../common/src/FRAME_FIFO.v(197)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.f[0] cell                    0.333
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        1.651 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.431
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.d[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[0] cell                    0.262
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.431
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6.d[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6.f[1] cell                    0.205
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.c[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[7]) net (fanout = 5)        0.470 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.f[0] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0.c[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[1]) net (fanout = 3)        1.989 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0.f[0] cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/ucin_al_u7397.b[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[0]) net (fanout = 2)        2.000 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/ucin_al_u7397.fco    cell                    0.836
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3_al_u7398.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3_al_u7398.fco      cell                    0.132
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u7_al_u7399.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u7_al_u7399.f[0]     cell                    0.198
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_7.a[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_r[7]) net (fanout = 1)        0.594 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_7.fco cell                    0.706
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(257)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       17.886 (11 lvl)
                                                                                          (48% logic, 52% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.450 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2 (291 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      7.799 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.b[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.b[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[13]) net (fanout = 2)        2.060 ../common/src/FRAME_FIFO.v(197)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.f[0] cell                    0.333
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        1.651 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.431
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.d[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[0] cell                    0.262
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.431
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6.d[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6.f[1] cell                    0.205
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.c[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[7]) net (fanout = 5)        0.470 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.f[0] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0.c[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[1]) net (fanout = 3)        1.989 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0.f[0] cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[0]) net (fanout = 2)        2.176 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2 path2reg1               0.549
 Arrival time                                                                       15.644 (8 lvl)
                                                                                          (43% logic, 57% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.311
 Required time                                                                      23.443
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.799 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.423 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.b[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.q[0] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.a[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.f[0] cell                    0.408
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        1.651 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.431
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.d[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[0] cell                    0.262
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.431
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6.d[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6.f[1] cell                    0.205
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.c[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[7]) net (fanout = 5)        0.470 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.f[0] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0.c[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[1]) net (fanout = 3)        1.989 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0.f[0] cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[0]) net (fanout = 2)        2.176 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2 path2reg1               0.549
 Arrival time                                                                       13.832 (8 lvl)
                                                                                          (49% logic, 51% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      23.255
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.423 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.279 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.e[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.b[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[13]) net (fanout = 2)        2.060 ../common/src/FRAME_FIFO.v(197)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.f[0] cell                    0.333
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        1.651 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.431
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.d[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[0] cell                    0.262
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.431
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6.d[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6.f[1] cell                    0.205
 _al_u1993|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.e[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[7]) net (fanout = 5)        0.475 ../common/src/FRAME_FIFO.v(201)
 _al_u1993|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.f[1] cell                    0.282
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b5.e[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[4]) net (fanout = 2)        0.307 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b5.f[1] cell                    0.282
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b5.d[0] (_al_u2741_o) net (fanout = 1)        0.158               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b5.f[0] cell                    0.262
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg4_b6|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b7.a[0] (_al_u2742_o) net (fanout = 1)        0.503               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg4_b6|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b7.f[0] cell                    0.424
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.e[1] (_al_u2743_o) net (fanout = 1)        0.307 src/TOP_Simple_RMII_L2_SWITCH.v(256)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2 path2reg1               0.400
 Arrival time                                                                       13.164 (10 lvl)
                                                                                          (54% logic, 46% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.311
 Required time                                                                      23.443
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.279 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      9.623 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.q[1] cell                    0.146
 _al_u1951|mac_dec/vec_sync_afull/reg1_b0.c[1] (PHY_RX_INTERFACE[0]$phy_rx/STATE_reg[0]) net (fanout = 5)        2.458 ../common/src/RMII_RX.v(64)
 _al_u1951|mac_dec/vec_sync_afull/reg1_b0.f[1]               cell                    0.348
 _al_u2068|_al_u2074.e[1] (frame_fifo_rx_fifo_wren[0])       net (fanout = 13)       0.811 src/TOP_Simple_RMII_L2_SWITCH.v(63)
 _al_u2068|_al_u2074.f[1]                                    cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/ucin_al_u7337.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/n5[0]) net (fanout = 1)        0.526               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/ucin_al_u7337.fx[1]  cell                    1.102
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7345.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr_next[2]) net (fanout = 5)        0.926 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7345.fco    cell                    0.770
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7346.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7346.fco      cell                    0.132
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7347.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7347.fco      cell                    0.132
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u7348.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u7348.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        1.138 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fco cell                    0.539
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(69)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       13.632 (7 lvl)
                                                                                          (58% logic, 42% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      23.255
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.623 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.632 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.q[1] cell                    0.146
 _al_u1951|mac_dec/vec_sync_afull/reg1_b0.c[1] (PHY_RX_INTERFACE[0]$phy_rx/STATE_reg[0]) net (fanout = 5)        2.458 ../common/src/RMII_RX.v(64)
 _al_u1951|mac_dec/vec_sync_afull/reg1_b0.f[1]               cell                    0.348
 _al_u2068|_al_u2074.e[1] (frame_fifo_rx_fifo_wren[0])       net (fanout = 13)       0.811 src/TOP_Simple_RMII_L2_SWITCH.v(63)
 _al_u2068|_al_u2074.f[1]                                    cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/ucin_al_u7337.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/n5[0]) net (fanout = 1)        0.526               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/ucin_al_u7337.fco    cell                    0.781
 PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/u3_al_u7338.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/u3_al_u7338.fx[1]    cell                    0.453
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7346.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr_next[6]) net (fanout = 5)        0.917 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7346.fco      cell                    0.770
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7347.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7347.fco      cell                    0.132
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u7348.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u7348.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        1.138 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fco cell                    0.539
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(69)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       13.623 (8 lvl)
                                                                                          (58% logic, 42% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      23.255
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.632 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.716 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.q[1] cell                    0.146
 _al_u1951|mac_dec/vec_sync_afull/reg1_b0.c[1] (PHY_RX_INTERFACE[0]$phy_rx/STATE_reg[0]) net (fanout = 5)        2.458 ../common/src/RMII_RX.v(64)
 _al_u1951|mac_dec/vec_sync_afull/reg1_b0.f[1]               cell                    0.348
 _al_u2068|_al_u2074.e[1] (frame_fifo_rx_fifo_wren[0])       net (fanout = 13)       0.811 src/TOP_Simple_RMII_L2_SWITCH.v(63)
 _al_u2068|_al_u2074.f[1]                                    cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/ucin_al_u7337.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/n5[0]) net (fanout = 1)        0.526               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/ucin_al_u7337.fco    cell                    0.781
 PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/u3_al_u7338.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/u3_al_u7338.fco      cell                    0.132
 PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/u7_al_u7339.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/u7_al_u7339.f[1]     cell                    0.264
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7347.a[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr_next[9]) net (fanout = 5)        0.911 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7347.fco      cell                    0.881
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u7348.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u7348.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        1.138 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fco cell                    0.539
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(69)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       13.539 (8 lvl)
                                                                                          (57% logic, 43% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      23.255
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.716 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (22 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.383 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b6.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[7] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b6.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b6.q[1] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[7] (PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr[7]) net (fanout = 4)        0.571 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        3.959 (1 lvl)
                                                                                          (86% logic, 14% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.576
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.383 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.463 ns                                                        
 StartPoint:              _al_u2066|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b12.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[12] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u2066|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b12.clk    clock                   3.248
 launch clock edge                                           clock                   0.000
 _al_u2066|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b12.q[0]   cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[12] (PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr[12]) net (fanout = 4)        0.651 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.039 (1 lvl)
                                                                                          (84% logic, 16% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.576
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.463 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.517 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b9.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[4] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b9.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b9.q[1] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[4] (PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr[4]) net (fanout = 4)        0.705 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.093 (1 lvl)
                                                                                          (83% logic, 17% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.576
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.517 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.466 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b11.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.mi[0] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b11.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b11.q[1] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.mi[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/temp1[8]) net (fanout = 1)        0.283 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8 path2reg0               0.138
 Arrival time                                                                        3.809 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.311
 Required time                                                                       3.343
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.466 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.493 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b9.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.mi[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b9.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b9.q[1] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.mi[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/temp1[0]) net (fanout = 1)        0.417 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12 path2reg1               0.138
 Arrival time                                                                        3.943 (1 lvl)
                                                                                          (90% logic, 10% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.493 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   17.045 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2752.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2752.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2752.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 47)       2.350 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        6.076 (1 lvl)
                                                                                          (62% logic, 38% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      23.121
---------------------------------------------------------------------------------------------------------
 Slack                                                                           17.045 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   17.838 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2752.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2752.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2752.q[1] cell                    0.146
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.638 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.364 (1 lvl)
                                                                                          (70% logic, 30% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           17.838 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    1.204 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2752.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2752.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2752.q[1] cell                    0.140
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.442 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.830 (1 lvl)
                                                                                          (71% logic, 29% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.204 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    1.782 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2752.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2752.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2752.q[1] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 47)       2.101 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.489 (1 lvl)
                                                                                          (62% logic, 38% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.123
 Required time                                                                       3.707
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.782 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: phy1_ref_clk                                             
Clock = phy1_ref_clk, period 20ns, rising at 0ns, falling at 10ns

364 endpoints analyzed totally, and 17582 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 14.377ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5 (320 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      5.623 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5.a[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk                      clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.q[0]                     cell                    0.146
 _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.a[1] (PHY_RX_INTERFACE[1]$phy_rx/cnt_reg[0]) net (fanout = 3)        0.344 ../common/src/RMII_RX.v(70)
 _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.f[1]           cell                    0.408
 _al_u2187|_al_u2088.d[0] (frame_fifo_rx_fifo_wren[1])       net (fanout = 13)       3.350 src/TOP_Simple_RMII_L2_SWITCH.v(63)
 _al_u2187|_al_u2088.f[0]                                    cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0]) net (fanout = 1)        2.950               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.fco    cell                    0.781
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7351.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7351.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u11_al_u7352.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u11_al_u7352.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[12]) net (fanout = 5)        1.048 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.f[0] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.a[1] (_al_u2637_o) net (fanout = 1)        0.158               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.f[1] cell                    0.424
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b8.e[0] (_al_u2638_o) net (fanout = 1)        0.459               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b8.f[0] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b3.d[1] (_al_u2639_o) net (fanout = 1)        0.459               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b3.f[1] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5.a[0] (_al_u2643_o) net (fanout = 1)        0.594               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5.f[0] cell                    0.424
 PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5.a[1] (_al_u2644_o) net (fanout = 1)        0.158 ../common/src/FRAME_FIFO.v(36)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5 path2reg1               0.542
 Arrival time                                                                       17.713 (10 lvl)
                                                                                          (47% logic, 53% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.623 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      5.821 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5.a[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.q[0] cell                    0.146
 _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.b[1] (PHY_RX_INTERFACE[1]$phy_rx/STATE_reg[1]) net (fanout = 5)        0.221 ../common/src/RMII_RX.v(64)
 _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.f[1]           cell                    0.333
 _al_u2187|_al_u2088.d[0] (frame_fifo_rx_fifo_wren[1])       net (fanout = 13)       3.350 src/TOP_Simple_RMII_L2_SWITCH.v(63)
 _al_u2187|_al_u2088.f[0]                                    cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0]) net (fanout = 1)        2.950               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.fco    cell                    0.781
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7351.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7351.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u11_al_u7352.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u11_al_u7352.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[12]) net (fanout = 5)        1.048 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.f[0] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.a[1] (_al_u2637_o) net (fanout = 1)        0.158               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.f[1] cell                    0.424
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b8.e[0] (_al_u2638_o) net (fanout = 1)        0.459               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b8.f[0] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b3.d[1] (_al_u2639_o) net (fanout = 1)        0.459               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b3.f[1] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5.a[0] (_al_u2643_o) net (fanout = 1)        0.594               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5.f[0] cell                    0.424
 PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5.a[1] (_al_u2644_o) net (fanout = 1)        0.158 ../common/src/FRAME_FIFO.v(36)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5 path2reg1               0.542
 Arrival time                                                                       17.515 (10 lvl)
                                                                                          (47% logic, 53% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.821 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      5.903 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5.a[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.q[1] cell                    0.146
 _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.c[1] (PHY_RX_INTERFACE[1]$phy_rx/STATE_reg[0]) net (fanout = 5)        0.221 ../common/src/RMII_RX.v(64)
 _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.f[1]           cell                    0.251
 _al_u2187|_al_u2088.d[0] (frame_fifo_rx_fifo_wren[1])       net (fanout = 13)       3.350 src/TOP_Simple_RMII_L2_SWITCH.v(63)
 _al_u2187|_al_u2088.f[0]                                    cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0]) net (fanout = 1)        2.950               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.fco    cell                    0.781
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7351.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7351.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u11_al_u7352.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u11_al_u7352.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[12]) net (fanout = 5)        1.048 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.f[0] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.a[1] (_al_u2637_o) net (fanout = 1)        0.158               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.f[1] cell                    0.424
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b8.e[0] (_al_u2638_o) net (fanout = 1)        0.459               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b8.f[0] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b3.d[1] (_al_u2639_o) net (fanout = 1)        0.459               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b3.f[1] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5.a[0] (_al_u2643_o) net (fanout = 1)        0.594               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5.f[0] cell                    0.424
 PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5.a[1] (_al_u2644_o) net (fanout = 1)        0.158 ../common/src/FRAME_FIFO.v(36)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5 path2reg1               0.542
 Arrival time                                                                       17.433 (10 lvl)
                                                                                          (47% logic, 53% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.903 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      7.063 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk                      clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.q[0]                     cell                    0.146
 _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.a[1] (PHY_RX_INTERFACE[1]$phy_rx/cnt_reg[0]) net (fanout = 3)        0.344 ../common/src/RMII_RX.v(70)
 _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.f[1]           cell                    0.408
 _al_u2187|_al_u2088.d[0] (frame_fifo_rx_fifo_wren[1])       net (fanout = 13)       3.350 src/TOP_Simple_RMII_L2_SWITCH.v(63)
 _al_u2187|_al_u2088.f[0]                                    cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0]) net (fanout = 1)        2.950               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.fco    cell                    0.781
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7351.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7351.f[0]     cell                    0.198
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7359.a[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[7]) net (fanout = 6)        1.074 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7359.fx[1]    cell                    1.268
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[10]) net (fanout = 2)        0.813 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(69)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       16.273 (7 lvl)
                                                                                          (48% logic, 52% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.063 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.070 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk                      clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.q[0]                     cell                    0.146
 _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.a[1] (PHY_RX_INTERFACE[1]$phy_rx/cnt_reg[0]) net (fanout = 3)        0.344 ../common/src/RMII_RX.v(70)
 _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.f[1]           cell                    0.408
 _al_u2187|_al_u2088.d[0] (frame_fifo_rx_fifo_wren[1])       net (fanout = 13)       3.350 src/TOP_Simple_RMII_L2_SWITCH.v(63)
 _al_u2187|_al_u2088.f[0]                                    cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0]) net (fanout = 1)        2.950               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.fx[0]  cell                    0.770
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u7357.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[0]) net (fanout = 4)        1.089 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u7357.fx[1]  cell                    1.157
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_1.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[2]) net (fanout = 2)        0.951 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_1.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_3.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_3.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(69)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       16.266 (6 lvl)
                                                                                          (47% logic, 53% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.070 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.095 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk                      clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.q[0]                     cell                    0.146
 _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.a[1] (PHY_RX_INTERFACE[1]$phy_rx/cnt_reg[0]) net (fanout = 3)        0.344 ../common/src/RMII_RX.v(70)
 _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.f[1]           cell                    0.408
 _al_u2187|_al_u2088.d[0] (frame_fifo_rx_fifo_wren[1])       net (fanout = 13)       3.350 src/TOP_Simple_RMII_L2_SWITCH.v(63)
 _al_u2187|_al_u2088.f[0]                                    cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0]) net (fanout = 1)        2.950               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.fco    cell                    0.781
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7351.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7351.f[0]     cell                    0.198
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7359.a[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[7]) net (fanout = 6)        1.074 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7359.fco      cell                    0.947
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7360.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7360.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(69)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       16.241 (8 lvl)
                                                                                          (48% logic, 52% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.095 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      7.095 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk                      clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.q[0]                     cell                    0.146
 _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.a[1] (PHY_RX_INTERFACE[1]$phy_rx/cnt_reg[0]) net (fanout = 3)        0.344 ../common/src/RMII_RX.v(70)
 _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.f[1]           cell                    0.408
 _al_u2187|_al_u2088.d[0] (frame_fifo_rx_fifo_wren[1])       net (fanout = 13)       3.350 src/TOP_Simple_RMII_L2_SWITCH.v(63)
 _al_u2187|_al_u2088.f[0]                                    cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0]) net (fanout = 1)        2.950               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.fco    cell                    0.781
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7351.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7351.f[0]     cell                    0.198
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7359.a[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[7]) net (fanout = 6)        1.074 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7359.fco      cell                    0.947
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7360.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7360.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(70)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       16.241 (8 lvl)
                                                                                          (48% logic, 52% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.095 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.162 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk                      clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.q[0]                     cell                    0.146
 _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.a[1] (PHY_RX_INTERFACE[1]$phy_rx/cnt_reg[0]) net (fanout = 3)        0.344 ../common/src/RMII_RX.v(70)
 _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.f[1]           cell                    0.408
 _al_u2187|_al_u2088.d[0] (frame_fifo_rx_fifo_wren[1])       net (fanout = 13)       3.350 src/TOP_Simple_RMII_L2_SWITCH.v(63)
 _al_u2187|_al_u2088.f[0]                                    cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0]) net (fanout = 1)        2.950               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.fco    cell                    0.781
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fx[1]    cell                    0.453
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7358.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[6]) net (fanout = 6)        0.929 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7358.fco      cell                    0.770
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7359.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7359.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7360.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7360.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(70)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       16.174 (8 lvl)
                                                                                          (49% logic, 51% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.162 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.162 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk                      clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.q[0]                     cell                    0.146
 _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.a[1] (PHY_RX_INTERFACE[1]$phy_rx/cnt_reg[0]) net (fanout = 3)        0.344 ../common/src/RMII_RX.v(70)
 _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.f[1]           cell                    0.408
 _al_u2187|_al_u2088.d[0] (frame_fifo_rx_fifo_wren[1])       net (fanout = 13)       3.350 src/TOP_Simple_RMII_L2_SWITCH.v(63)
 _al_u2187|_al_u2088.f[0]                                    cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0]) net (fanout = 1)        2.950               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.fco    cell                    0.781
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7351.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7351.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7359.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[8]) net (fanout = 5)        0.929 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7359.fco      cell                    0.836
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7360.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7360.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(70)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       16.174 (8 lvl)
                                                                                          (49% logic, 51% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.162 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.209 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rsta (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.140
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rsta (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 47)       0.638 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.026 (1 lvl)
                                                                                          (85% logic, 15% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.clka                         3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.650
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.817
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.209 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.347 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b6.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.mi[0] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b6.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b6.q[0] cell                    0.140
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.mi[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/temp1[6]) net (fanout = 1)        0.271 ../common/src/vec_sync_2ff.v(10)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6 path2reg0               0.138
 Arrival time                                                                        3.797 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.347 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.359 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.mi[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.q[0] cell                    0.140
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.mi[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/temp1[13]) net (fanout = 1)        0.283 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg path2reg1               0.138
 Arrival time                                                                        3.809 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.359 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.051 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.146
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.425 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.151 (1 lvl)
                                                                                          (73% logic, 27% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.051 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.277 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.199 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.925 (1 lvl)
                                                                                          (76% logic, 24% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.277 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.813 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.140
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.051 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.439 (1 lvl)
                                                                                          (77% logic, 23% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.813 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    1.024 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.140
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.262 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.650 (1 lvl)
                                                                                          (73% logic, 27% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.024 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: phy2_ref_clk                                             
Clock = phy2_ref_clk, period 20ns, rising at 0ns, falling at 10ns

366 endpoints analyzed totally, and 17944 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 12.123ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      7.877 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.639 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.631 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.282
 _al_u2734|_al_u1966.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        1.859 ../common/src/FRAME_FIFO.v(123)
 _al_u2734|_al_u1966.f[0]                                    cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        1.850 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7369.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.631 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7369.fco    cell                    0.715
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7370.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7370.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(70)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       15.459 (10 lvl)
                                                                                          (53% logic, 47% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.877 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.939 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.639 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.631 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.282
 _al_u2734|_al_u1966.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        1.859 ../common/src/FRAME_FIFO.v(123)
 _al_u2734|_al_u1966.f[0]                                    cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        1.850 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7369.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.631 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7369.fco    cell                    0.715
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7370.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7370.fco      cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7371.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7371.fco      cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u7372.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u7372.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.754 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(70)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       15.397 (10 lvl)
                                                                                          (53% logic, 47% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.939 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      8.170 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.639 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.631 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.282
 _al_u2734|_al_u1966.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        1.859 ../common/src/FRAME_FIFO.v(123)
 _al_u2734|_al_u1966.f[0]                                    cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        1.850 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7369.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.631 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7369.fx[1]  cell                    0.770
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_2|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_1.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[2]) net (fanout = 2)        0.754 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_2|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_1.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(70)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       15.166 (9 lvl)
                                                                                          (52% logic, 48% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.170 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      7.877 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.639 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.631 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.282
 _al_u2734|_al_u1966.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        1.859 ../common/src/FRAME_FIFO.v(123)
 _al_u2734|_al_u1966.f[0]                                    cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        1.850 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7369.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.631 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7369.fco    cell                    0.715
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7370.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7370.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_3.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_3.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(69)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       15.459 (10 lvl)
                                                                                          (53% logic, 47% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.877 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      8.086 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.639 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.631 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.282
 _al_u2734|_al_u1966.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        1.859 ../common/src/FRAME_FIFO.v(123)
 _al_u2734|_al_u1966.f[0]                                    cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        1.850 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7369.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.631 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7369.fco    cell                    0.715
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7370.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7370.fco      cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7371.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7371.fco      cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u7372.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u7372.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.607 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(69)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       15.250 (10 lvl)
                                                                                          (54% logic, 46% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.086 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      8.173 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.639 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.631 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.282
 _al_u2734|_al_u1966.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        1.859 ../common/src/FRAME_FIFO.v(123)
 _al_u2734|_al_u1966.f[0]                                    cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        1.850 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7369.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.631 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7369.fco    cell                    0.715
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7370.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7370.fco      cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7371.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7371.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[8]) net (fanout = 2)        0.506 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(69)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       15.163 (10 lvl)
                                                                                          (54% logic, 46% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.173 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4 (291 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      9.916 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4.d[1] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.q[1] cell                    0.146
 _al_u2249|_al_u2248.a[0] (PHY_TX_INTERFACE[2]$phy_tx/cnt_reg[1]) net (fanout = 10)       1.314 ../common/src/RMII_TX.v(66)
 _al_u2249|_al_u2248.f[0]                                    cell                    0.408
 _al_u2249|_al_u2248.a[1] (_al_u2248_o)                      net (fanout = 6)        0.196               
 _al_u2249|_al_u2248.f[1]                                    cell                    0.408
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7421.e[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0]) net (fanout = 1)        0.459               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7421.fco    cell                    0.781
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7422.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7422.fco      cell                    0.132
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u7_al_u7423.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u7_al_u7423.fco      cell                    0.132
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u11_al_u7424.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u11_al_u7424.f[1]    cell                    0.264
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b13.b[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[13]) net (fanout = 3)        0.673 ../common/src/FRAME_FIFO.v(159)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b13.f[0] cell                    0.333
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b10.e[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/n30) net (fanout = 2)        0.468               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b10.f[1] cell                    0.282
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b10.d[0] (_al_u2808_o) net (fanout = 1)        0.158               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b10.f[0] cell                    0.262
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg4_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b8.a[0] (_al_u2809_o) net (fanout = 1)        0.307               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg4_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b8.f[0] cell                    0.408
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b7.a[0] (_al_u2810_o) net (fanout = 1)        0.456               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b7.f[0] cell                    0.424
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b7.d[1] (_al_u2811_o) net (fanout = 1)        0.158               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b7.f[1] cell                    0.262
 PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4.a[0] (_al_u2812_o) net (fanout = 1)        0.456               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4.f[0] cell                    0.424
 PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4.d[1] (_al_u2813_o) net (fanout = 1)        0.158 src/TOP_Simple_RMII_L2_SWITCH.v(256)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4 path2reg1               0.371
 Arrival time                                                                       13.420 (12 lvl)
                                                                                          (65% logic, 35% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.916 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.946 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4.d[1] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.q[0] cell                    0.146
 _al_u2249|_al_u2248.b[0] (PHY_TX_INTERFACE[2]$phy_tx/cnt_reg[0]) net (fanout = 14)       1.359 ../common/src/RMII_TX.v(66)
 _al_u2249|_al_u2248.f[0]                                    cell                    0.333
 _al_u2249|_al_u2248.a[1] (_al_u2248_o)                      net (fanout = 6)        0.196               
 _al_u2249|_al_u2248.f[1]                                    cell                    0.408
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7421.e[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0]) net (fanout = 1)        0.459               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7421.fco    cell                    0.781
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7422.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7422.fco      cell                    0.132
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u7_al_u7423.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u7_al_u7423.fco      cell                    0.132
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u11_al_u7424.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u11_al_u7424.f[1]    cell                    0.264
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b13.b[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[13]) net (fanout = 3)        0.673 ../common/src/FRAME_FIFO.v(159)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b13.f[0] cell                    0.333
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b10.e[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/n30) net (fanout = 2)        0.468               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b10.f[1] cell                    0.282
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b10.d[0] (_al_u2808_o) net (fanout = 1)        0.158               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b10.f[0] cell                    0.262
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg4_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b8.a[0] (_al_u2809_o) net (fanout = 1)        0.307               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg4_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b8.f[0] cell                    0.408
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b7.a[0] (_al_u2810_o) net (fanout = 1)        0.456               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b7.f[0] cell                    0.424
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b7.d[1] (_al_u2811_o) net (fanout = 1)        0.158               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b7.f[1] cell                    0.262
 PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4.a[0] (_al_u2812_o) net (fanout = 1)        0.456               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4.f[0] cell                    0.424
 PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4.d[1] (_al_u2813_o) net (fanout = 1)        0.158 src/TOP_Simple_RMII_L2_SWITCH.v(256)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4 path2reg1               0.371
 Arrival time                                                                       13.390 (12 lvl)
                                                                                          (64% logic, 36% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.946 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.062 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[2]$phy_tx/reg3_b2.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4.d[1] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[2]$phy_tx/reg3_b2.clk                      clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[2]$phy_tx/reg3_b2.q[0]                     cell                    0.146
 _al_u2816|_al_u2192.a[0] (PHY_TX_INTERFACE[2]$phy_tx/STATE_reg[2]) net (fanout = 10)       0.691 ../common/src/RMII_TX.v(57)
 _al_u2816|_al_u2192.f[0]                                    cell                    0.424
 _al_u2249|_al_u2248.d[1] (PHY_TX_INTERFACE[2]$phy_tx/sel2/B0) net (fanout = 5)        0.860               
 _al_u2249|_al_u2248.f[1]                                    cell                    0.205
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7421.e[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0]) net (fanout = 1)        0.459               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7421.fco    cell                    0.781
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7422.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7422.fco      cell                    0.132
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u7_al_u7423.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u7_al_u7423.fco      cell                    0.132
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u11_al_u7424.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u11_al_u7424.f[1]    cell                    0.264
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b13.b[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[13]) net (fanout = 3)        0.673 ../common/src/FRAME_FIFO.v(159)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b13.f[0] cell                    0.333
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b10.e[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/n30) net (fanout = 2)        0.468               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b10.f[1] cell                    0.282
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b10.d[0] (_al_u2808_o) net (fanout = 1)        0.158               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b10.f[0] cell                    0.262
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg4_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b8.a[0] (_al_u2809_o) net (fanout = 1)        0.307               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg4_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b8.f[0] cell                    0.408
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b7.a[0] (_al_u2810_o) net (fanout = 1)        0.456               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b7.f[0] cell                    0.424
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b7.d[1] (_al_u2811_o) net (fanout = 1)        0.158               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b7.f[1] cell                    0.262
 PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4.a[0] (_al_u2812_o) net (fanout = 1)        0.456               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4.f[0] cell                    0.424
 PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4.d[1] (_al_u2813_o) net (fanout = 1)        0.158 src/TOP_Simple_RMII_L2_SWITCH.v(256)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4 path2reg1               0.371
 Arrival time                                                                       13.274 (12 lvl)
                                                                                          (64% logic, 36% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.062 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.347 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b3.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.mi[1] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b3.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b3.q[1] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.mi[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/temp1[4]) net (fanout = 1)        0.271 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3 path2reg1               0.138
 Arrival time                                                                        3.797 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.347 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.359 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b1|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b6.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.mi[0] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b1|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b6.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b1|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b6.q[0] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.mi[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/temp1[6]) net (fanout = 1)        0.283 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6 path2reg0               0.138
 Arrival time                                                                        3.809 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.359 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.425 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rsta (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.q[1] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rsta (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 48)       0.854 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.242 (1 lvl)
                                                                                          (80% logic, 20% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.clka                         3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.650
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.817
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.425 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   17.439 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.q[1] cell                    0.146
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 48)       1.956 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.682 (1 lvl)
                                                                                          (66% logic, 34% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      23.121
---------------------------------------------------------------------------------------------------------
 Slack                                                                           17.439 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.280 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.q[1] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 48)       1.196 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.922 (1 lvl)
                                                                                          (76% logic, 24% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.280 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.807 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.q[1] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 48)       1.045 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.433 (1 lvl)
                                                                                          (77% logic, 23% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.807 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    1.423 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.q[1] cell                    0.140
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 48)       1.742 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.130 (1 lvl)
                                                                                          (67% logic, 33% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.123
 Required time                                                                       3.707
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.423 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: phy3_ref_clk                                             
Clock = phy3_ref_clk, period 20ns, rising at 0ns, falling at 10ns

366 endpoints analyzed totally, and 18486 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 12.285ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13 (1881 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      7.715 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.q[0] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.a[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.f[0] cell                    0.408
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.638 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.205
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.333
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.c[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10]) net (fanout = 4)        0.319 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.f[0] cell                    0.348
 _al_u1864|_al_u2046.c[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8]) net (fanout = 4)        2.421 ../common/src/FRAME_FIFO.v(201)
 _al_u1864|_al_u2046.f[0]                                    cell                    0.251
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[3]) net (fanout = 3)        2.583 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2.f[0] cell                    0.205
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[2]) net (fanout = 2)        0.759 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.fco cell                    0.627
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.f[0] cell                    0.144
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_5.a[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[5]) net (fanout = 1)        0.672 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_5.fco cell                    0.706
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_7.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_7.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(257)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       16.327 (10 lvl)
                                                                                          (51% logic, 49% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.715 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.729 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.q[0] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.a[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.f[0] cell                    0.408
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.638 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.205
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.333
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.c[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10]) net (fanout = 4)        0.319 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.f[0] cell                    0.348
 _al_u1864|_al_u2046.c[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8]) net (fanout = 4)        2.421 ../common/src/FRAME_FIFO.v(201)
 _al_u1864|_al_u2046.f[0]                                    cell                    0.251
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[3]) net (fanout = 3)        2.583 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2.f[0] cell                    0.205
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[2]) net (fanout = 2)        0.759 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.fco cell                    0.627
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7.f[1] cell                    0.355
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_7.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[8]) net (fanout = 1)        0.526 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_7.fco cell                    0.627
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(257)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       16.313 (10 lvl)
                                                                                          (52% logic, 48% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.729 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.729 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.q[0] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.a[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.f[0] cell                    0.408
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.638 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.205
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.333
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.c[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10]) net (fanout = 4)        0.319 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.f[0] cell                    0.348
 _al_u1864|_al_u2046.c[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8]) net (fanout = 4)        2.421 ../common/src/FRAME_FIFO.v(201)
 _al_u1864|_al_u2046.f[0]                                    cell                    0.251
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[3]) net (fanout = 3)        2.583 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2.f[0] cell                    0.205
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[2]) net (fanout = 2)        0.759 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.fco cell                    0.627
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u9.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u9.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u11.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u11.f[1] cell                    0.355
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[12]) net (fanout = 1)        0.526 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fco cell                    0.627
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(257)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       16.313 (10 lvl)
                                                                                          (52% logic, 48% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.729 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg (577 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      8.776 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg.d[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.q[0] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.a[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.f[0] cell                    0.408
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.638 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.205
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.333
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.c[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10]) net (fanout = 4)        0.319 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.f[0] cell                    0.348
 _al_u1864|_al_u2046.c[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8]) net (fanout = 4)        2.421 ../common/src/FRAME_FIFO.v(201)
 _al_u1864|_al_u2046.f[0]                                    cell                    0.251
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[3]) net (fanout = 3)        2.583 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2.f[0] cell                    0.205
 _al_u2846|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b2.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[2]) net (fanout = 2)        0.755 ../common/src/FRAME_FIFO.v(201)
 _al_u2846|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b2.f[0]    cell                    0.205
 _al_u2846|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b2.a[1] (_al_u2845_o) net (fanout = 1)        0.158               
 _al_u2846|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b2.f[1]    cell                    0.408
 PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg.d[1] (_al_u2846_o) net (fanout = 2)        0.459 src/TOP_Simple_RMII_L2_SWITCH.v(256)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg path2reg0               0.509
 Arrival time                                                                       15.266 (9 lvl)
                                                                                          (48% logic, 52% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.776 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      8.776 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg.d[0] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.q[0] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.a[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.f[0] cell                    0.408
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.638 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.205
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.333
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.c[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10]) net (fanout = 4)        0.319 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.f[0] cell                    0.348
 _al_u1864|_al_u2046.c[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8]) net (fanout = 4)        2.421 ../common/src/FRAME_FIFO.v(201)
 _al_u1864|_al_u2046.f[0]                                    cell                    0.251
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[3]) net (fanout = 3)        2.583 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2.f[0] cell                    0.205
 _al_u2846|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b2.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[2]) net (fanout = 2)        0.755 ../common/src/FRAME_FIFO.v(201)
 _al_u2846|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b2.f[0]    cell                    0.205
 _al_u2846|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b2.a[1] (_al_u2845_o) net (fanout = 1)        0.158               
 _al_u2846|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b2.f[1]    cell                    0.408
 PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg.d[0] (_al_u2846_o) net (fanout = 2)        0.459 src/TOP_Simple_RMII_L2_SWITCH.v(256)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg path2reg0               0.509
 Arrival time                                                                       15.266 (9 lvl)
                                                                                          (48% logic, 52% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.776 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      8.822 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg.d[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[13]) net (fanout = 2)        0.330 ../common/src/FRAME_FIFO.v(197)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.f[0] cell                    0.205
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.638 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.205
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.333
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.c[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10]) net (fanout = 4)        0.319 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.f[0] cell                    0.348
 _al_u1864|_al_u2046.c[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8]) net (fanout = 4)        2.421 ../common/src/FRAME_FIFO.v(201)
 _al_u1864|_al_u2046.f[0]                                    cell                    0.251
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[3]) net (fanout = 3)        2.583 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2.f[0] cell                    0.205
 _al_u2846|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b2.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[2]) net (fanout = 2)        0.755 ../common/src/FRAME_FIFO.v(201)
 _al_u2846|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b2.f[0]    cell                    0.205
 _al_u2846|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b2.a[1] (_al_u2845_o) net (fanout = 1)        0.158               
 _al_u2846|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b2.f[1]    cell                    0.408
 PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg.d[1] (_al_u2846_o) net (fanout = 2)        0.459 src/TOP_Simple_RMII_L2_SWITCH.v(256)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg path2reg0               0.509
 Arrival time                                                                       15.220 (9 lvl)
                                                                                          (47% logic, 53% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.822 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4 (279 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      10.066 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4.b[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.q[0] cell                    0.146
 _al_u1981|mac_dec/vec_sync_afull/reg1_b3.c[1] (PHY_RX_INTERFACE[3]$phy_rx/cnt_reg[1]) net (fanout = 2)        0.602 ../common/src/RMII_RX.v(70)
 _al_u1981|mac_dec/vec_sync_afull/reg1_b3.f[1]               cell                    0.251
 _al_u2128|_al_u2134.a[1] (frame_fifo_rx_fifo_wren[3])       net (fanout = 13)       0.990 src/TOP_Simple_RMII_L2_SWITCH.v(63)
 _al_u2128|_al_u2134.f[1]                                    cell                    0.408
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7373.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/n5[0]) net (fanout = 1)        0.827               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7373.fco    cell                    0.781
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u3_al_u7374.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u3_al_u7374.fco      cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u7_al_u7375.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u7_al_u7375.fco      cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u11_al_u7376.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u11_al_u7376.f[1]    cell                    0.264
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b13.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr_next[13]) net (fanout = 3)        0.526 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b13.f[0] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/n16) net (fanout = 2)        0.594               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.f[1] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.a[0] (_al_u2700_o) net (fanout = 1)        0.158               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.f[0] cell                    0.424
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.a[0] (_al_u2701_o) net (fanout = 1)        0.309               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.f[0] cell                    0.424
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6.a[0] (_al_u2702_o) net (fanout = 1)        0.309               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6.f[0] cell                    0.424
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6.d[1] (_al_u2703_o) net (fanout = 1)        0.158               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6.f[1] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4.b[1] (_al_u2704_o) net (fanout = 1)        0.307 ../common/src/FRAME_FIFO.v(36)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4 path2reg1               0.549
 Arrival time                                                                       13.976 (11 lvl)
                                                                                          (66% logic, 34% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.066 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.244 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4.b[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.q[1] cell                    0.146
 _al_u1981|mac_dec/vec_sync_afull/reg1_b3.b[1] (PHY_RX_INTERFACE[3]$phy_rx/cnt_reg[0]) net (fanout = 3)        0.342 ../common/src/RMII_RX.v(70)
 _al_u1981|mac_dec/vec_sync_afull/reg1_b3.f[1]               cell                    0.333
 _al_u2128|_al_u2134.a[1] (frame_fifo_rx_fifo_wren[3])       net (fanout = 13)       0.990 src/TOP_Simple_RMII_L2_SWITCH.v(63)
 _al_u2128|_al_u2134.f[1]                                    cell                    0.408
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7373.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/n5[0]) net (fanout = 1)        0.827               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7373.fco    cell                    0.781
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u3_al_u7374.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u3_al_u7374.fco      cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u7_al_u7375.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u7_al_u7375.fco      cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u11_al_u7376.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u11_al_u7376.f[1]    cell                    0.264
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b13.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr_next[13]) net (fanout = 3)        0.526 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b13.f[0] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/n16) net (fanout = 2)        0.594               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.f[1] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.a[0] (_al_u2700_o) net (fanout = 1)        0.158               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.f[0] cell                    0.424
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.a[0] (_al_u2701_o) net (fanout = 1)        0.309               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.f[0] cell                    0.424
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6.a[0] (_al_u2702_o) net (fanout = 1)        0.309               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6.f[0] cell                    0.424
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6.d[1] (_al_u2703_o) net (fanout = 1)        0.158               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6.f[1] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4.b[1] (_al_u2704_o) net (fanout = 1)        0.307 ../common/src/FRAME_FIFO.v(36)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4 path2reg1               0.549
 Arrival time                                                                       13.798 (11 lvl)
                                                                                          (68% logic, 32% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.244 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.323 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4.b[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.q[0] cell                    0.146
 _al_u1981|mac_dec/vec_sync_afull/reg1_b3.a[1] (PHY_RX_INTERFACE[3]$phy_rx/STATE_reg[1]) net (fanout = 5)        0.188 ../common/src/RMII_RX.v(64)
 _al_u1981|mac_dec/vec_sync_afull/reg1_b3.f[1]               cell                    0.408
 _al_u2128|_al_u2134.a[1] (frame_fifo_rx_fifo_wren[3])       net (fanout = 13)       0.990 src/TOP_Simple_RMII_L2_SWITCH.v(63)
 _al_u2128|_al_u2134.f[1]                                    cell                    0.408
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7373.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/n5[0]) net (fanout = 1)        0.827               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7373.fco    cell                    0.781
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u3_al_u7374.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u3_al_u7374.fco      cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u7_al_u7375.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u7_al_u7375.fco      cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u11_al_u7376.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u11_al_u7376.f[1]    cell                    0.264
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b13.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr_next[13]) net (fanout = 3)        0.526 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b13.f[0] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/n16) net (fanout = 2)        0.594               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.f[1] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.a[0] (_al_u2700_o) net (fanout = 1)        0.158               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.f[0] cell                    0.424
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.a[0] (_al_u2701_o) net (fanout = 1)        0.309               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.f[0] cell                    0.424
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6.a[0] (_al_u2702_o) net (fanout = 1)        0.309               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6.f[0] cell                    0.424
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6.d[1] (_al_u2703_o) net (fanout = 1)        0.158               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6.f[1] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4.b[1] (_al_u2704_o) net (fanout = 1)        0.307 ../common/src/FRAME_FIFO.v(36)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4 path2reg1               0.549
 Arrival time                                                                       13.719 (11 lvl)
                                                                                          (69% logic, 31% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.323 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.330 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.rstb (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.q[1] cell                    0.140
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.rstb (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 48)       0.759 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.827 (1 lvl)
                                                                                          (85% logic, 15% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.clkb                         4.077
 capture clock edge                                                                  0.000
 cell hold                                                                           0.650
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.497
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.330 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.347 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b8.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.mi[0] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b8.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b8.q[0] cell                    0.140
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.mi[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/temp1[8]) net (fanout = 1)        0.271 ../common/src/vec_sync_2ff.v(10)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8 path2reg0               0.138
 Arrival time                                                                        4.477 (1 lvl)
                                                                                          (94% logic, 6% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.130
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.347 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.454 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b3.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3.mi[0] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b3.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b3.q[0] cell                    0.140
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3.mi[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/temp1[3]) net (fanout = 1)        0.271 ../common/src/vec_sync_2ff.v(10)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3 path2reg0               0.138
 Arrival time                                                                        4.477 (1 lvl)
                                                                                          (94% logic, 6% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.337
 Required time                                                                       4.023
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.454 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   17.804 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.q[1] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 48)       1.672 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        6.104 (1 lvl)
                                                                                          (73% logic, 27% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.928
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      23.908
---------------------------------------------------------------------------------------------------------
 Slack                                                                           17.804 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.218 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.q[1] cell                    0.146
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 48)       1.258 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.690 (1 lvl)
                                                                                          (78% logic, 22% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.928
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      23.908
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.218 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.867 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.q[1] cell                    0.140
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 48)       1.105 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.173 (1 lvl)
                                                                                          (79% logic, 21% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         4.286
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.306
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.867 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    1.240 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.q[1] cell                    0.140
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 48)       1.478 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.546 (1 lvl)
                                                                                          (74% logic, 26% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         4.286
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.306
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.240 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: raw_clock                                                
Clock = raw_clock, period 41.666ns, rising at 0ns, falling at 20.833ns

0 endpoints analyzed totally, and 0 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        clock: pll_impl/pll_inst.clkc[0]                                
Clock = pll_impl/pll_inst.clkc[0], period 9.999ns, rising at 0ns, falling at 4.999ns

24191 endpoints analyzed totally, and 258829 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 9.551ns
---------------------------------------------------------------------------------------------------------

Paths for end point packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000 (293 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      0.448 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/empty_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg3_b5.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000.wea (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/empty_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg3_b5.clk clock                   2.134
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/empty_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg3_b5.q[1] cell                    0.146
 _al_u3132|_al_u2874.a[0] (frame_fifo_rx_empty_flag[1])      net (fanout = 2)        0.898 src/TOP_Simple_RMII_L2_SWITCH.v(66)
 _al_u3132|_al_u2874.f[0]                                    cell                    0.424
 _al_u2875|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_1/reg0_b2.b[1] (_al_u2874_o) net (fanout = 3)        0.696               
 _al_u2875|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_1/reg0_b2.f[1] cell                    0.333
 _al_u2876|mac_dec/reg3_b2.a[1] (_al_u2875_o)                net (fanout = 37)       0.526               
 _al_u2876|mac_dec/reg3_b2.f[1]                              cell                    0.408
 _al_u2551|packet_fifo_mac_b_fifo/reg1_b0.b[0] (mac_dec/sel4/B0) net (fanout = 10)       0.854               
 _al_u2551|packet_fifo_mac_b_fifo/reg1_b0.f[0]               cell                    0.333
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000.wea (packet_fifo_mac_b_fifo/n1) net (fanout = 24)       4.555               
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000 path2reg                0.000
 Arrival time                                                                       11.307 (5 lvl)
                                                                                          (34% logic, 66% net)

 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000.clka                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.755
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.448 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      0.470 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/empty_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg3_b8.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000.wea (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/empty_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg3_b8.clk clock                   2.134
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/empty_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg3_b8.q[1] cell                    0.146
 _al_u3132|_al_u2874.b[0] (frame_fifo_rx_empty_flag[2])      net (fanout = 3)        0.869 src/TOP_Simple_RMII_L2_SWITCH.v(66)
 _al_u3132|_al_u2874.f[0]                                    cell                    0.431
 _al_u2875|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_1/reg0_b2.b[1] (_al_u2874_o) net (fanout = 3)        0.696               
 _al_u2875|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_1/reg0_b2.f[1] cell                    0.333
 _al_u2876|mac_dec/reg3_b2.a[1] (_al_u2875_o)                net (fanout = 37)       0.526               
 _al_u2876|mac_dec/reg3_b2.f[1]                              cell                    0.408
 _al_u2551|packet_fifo_mac_b_fifo/reg1_b0.b[0] (mac_dec/sel4/B0) net (fanout = 10)       0.854               
 _al_u2551|packet_fifo_mac_b_fifo/reg1_b0.f[0]               cell                    0.333
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000.wea (packet_fifo_mac_b_fifo/n1) net (fanout = 24)       4.555               
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000 path2reg                0.000
 Arrival time                                                                       11.285 (5 lvl)
                                                                                          (34% logic, 66% net)

 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000.clka                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.755
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.470 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      0.526 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/empty_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg3_b5.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000.wea (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/empty_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg3_b5.clk clock                   2.134
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/empty_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg3_b5.q[1] cell                    0.146
 _al_u3132|_al_u2874.c[0] (frame_fifo_rx_empty_flag[3])      net (fanout = 2)        0.896 src/TOP_Simple_RMII_L2_SWITCH.v(66)
 _al_u3132|_al_u2874.f[0]                                    cell                    0.348
 _al_u2875|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_1/reg0_b2.b[1] (_al_u2874_o) net (fanout = 3)        0.696               
 _al_u2875|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_1/reg0_b2.f[1] cell                    0.333
 _al_u2876|mac_dec/reg3_b2.a[1] (_al_u2875_o)                net (fanout = 37)       0.526               
 _al_u2876|mac_dec/reg3_b2.f[1]                              cell                    0.408
 _al_u2551|packet_fifo_mac_b_fifo/reg1_b0.b[0] (mac_dec/sel4/B0) net (fanout = 10)       0.854               
 _al_u2551|packet_fifo_mac_b_fifo/reg1_b0.f[0]               cell                    0.333
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000.wea (packet_fifo_mac_b_fifo/n1) net (fanout = 24)       4.555               
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000 path2reg                0.000
 Arrival time                                                                       11.229 (5 lvl)
                                                                                          (33% logic, 67% net)

 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000.clka                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.755
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.526 ns

---------------------------------------------------------------------------------------------------------

Paths for end point mac_switch/reg0_b2 (349 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      0.583 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                mac_switch/reg0_b2.a[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.dob[0] cell                    3.245
 _al_u2225.a[1] (packet_fifo_mac_b_fifo/bram9kx32_impl/inst_dob_i12_000) net (fanout = 2)        0.936               
 _al_u2225.fx[0]                                             cell                    0.618
 _al_u2226|_al_u2438.b[1] (_al_u2225_o)                      net (fanout = 1)        0.762               
 _al_u2226|_al_u2438.f[1]                                    cell                    0.333
 _al_u2234.a[1] (_al_u2226_o)                                net (fanout = 6)        0.620               
 _al_u2234.fx[0]                                             cell                    0.618
 _al_u3295|_al_u3296.c[0] (_al_u2234_o)                      net (fanout = 14)       0.651               
 _al_u3295|_al_u3296.f[0]                                    cell                    0.348
 mac_switch/reg0_b2.a[1] (_al_u3296_o)                       net (fanout = 2)        0.309 src/MAC_SWITCH.v(130)
 mac_switch/reg0_b2                                          path2reg0               0.732
 Arrival time                                                                       11.306 (5 lvl)
                                                                                          (72% logic, 28% net)

 mac_switch/reg0_b2.clk                                                              1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.889
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.583 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      0.583 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                mac_switch/reg0_b2.a[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.dob[0] cell                    3.245
 _al_u2225.a[1] (packet_fifo_mac_b_fifo/bram9kx32_impl/inst_dob_i12_000) net (fanout = 2)        0.936               
 _al_u2225.fx[0]                                             cell                    0.618
 _al_u2226|_al_u2438.b[1] (_al_u2225_o)                      net (fanout = 1)        0.762               
 _al_u2226|_al_u2438.f[1]                                    cell                    0.333
 _al_u2234.a[0] (_al_u2226_o)                                net (fanout = 6)        0.620               
 _al_u2234.fx[0]                                             cell                    0.618
 _al_u3295|_al_u3296.c[0] (_al_u2234_o)                      net (fanout = 14)       0.651               
 _al_u3295|_al_u3296.f[0]                                    cell                    0.348
 mac_switch/reg0_b2.a[1] (_al_u3296_o)                       net (fanout = 2)        0.309 src/MAC_SWITCH.v(130)
 mac_switch/reg0_b2                                          path2reg0               0.732
 Arrival time                                                                       11.306 (5 lvl)
                                                                                          (72% logic, 28% net)

 mac_switch/reg0_b2.clk                                                              1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.889
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.583 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      0.583 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                mac_switch/reg0_b2.a[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.dob[0] cell                    3.245
 _al_u2225.a[1] (packet_fifo_mac_b_fifo/bram9kx32_impl/inst_dob_i12_000) net (fanout = 2)        0.936               
 _al_u2225.fx[0]                                             cell                    0.618
 _al_u2226|_al_u2438.b[1] (_al_u2225_o)                      net (fanout = 1)        0.762               
 _al_u2226|_al_u2438.f[1]                                    cell                    0.333
 _al_u2234.a[1] (_al_u2226_o)                                net (fanout = 6)        0.620               
 _al_u2234.fx[0]                                             cell                    0.618
 _al_u3295|_al_u3296.c[0] (_al_u2234_o)                      net (fanout = 14)       0.651               
 _al_u3295|_al_u3296.f[0]                                    cell                    0.348
 mac_switch/reg0_b2.a[0] (_al_u3296_o)                       net (fanout = 2)        0.309 src/MAC_SWITCH.v(130)
 mac_switch/reg0_b2                                          path2reg0               0.732
 Arrival time                                                                       11.306 (5 lvl)
                                                                                          (72% logic, 28% net)

 mac_switch/reg0_b2.clk                                                              1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.889
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.583 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg (168 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      1.040 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clkb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg.d[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clkb clock                   2.134
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.dob[0] cell                    3.245
 _al_u3270|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b0.a[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/raw_EOD_out) net (fanout = 2)        1.114 ../common/src/FRAME_FIFO.v(63)
 _al_u3270|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b0.f[1] cell                    0.408
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b0|PHY_RX_INTERFACE[2]$frame_fifo_rx/add3/ucin.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/n26[0]) net (fanout = 1)        0.738               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b0|PHY_RX_INTERFACE[2]$frame_fifo_rx/add3/ucin.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b1.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/add3/c1) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b1.f[0] cell                    0.144
 _al_u3270|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b0.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/reod_next[1]) net (fanout = 1)        0.456 ../common/src/FRAME_FIFO.v(179)
 _al_u3270|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b0.f[0] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b2.e[0] (_al_u2101_o) net (fanout = 1)        0.594               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b2.f[0] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg.d[1] (_al_u2102_o) net (fanout = 1)        0.676 src/TOP_Simple_RMII_L2_SWITCH.v(73)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg path2reg1               0.314
 Arrival time                                                                       10.849 (6 lvl)
                                                                                          (68% logic, 32% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg.clk                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.889
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.040 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      1.163 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clkb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg.d[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clkb clock                   2.134
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.dob[0] cell                    3.245
 _al_u3270|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b0.a[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/raw_EOD_out) net (fanout = 2)        1.114 ../common/src/FRAME_FIFO.v(63)
 _al_u3270|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b0.f[1] cell                    0.408
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b0|PHY_RX_INTERFACE[2]$frame_fifo_rx/add3/ucin.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/n26[0]) net (fanout = 1)        0.738               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b0|PHY_RX_INTERFACE[2]$frame_fifo_rx/add3/ucin.f[1] cell                    0.432
 _al_u3270|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b0.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/reod_next[0]) net (fanout = 1)        0.456 ../common/src/FRAME_FIFO.v(179)
 _al_u3270|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b0.f[0] cell                    0.333
 PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b2.e[0] (_al_u2101_o) net (fanout = 1)        0.594               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b2.f[0] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg.d[1] (_al_u2102_o) net (fanout = 1)        0.676 src/TOP_Simple_RMII_L2_SWITCH.v(73)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg path2reg1               0.314
 Arrival time                                                                       10.726 (5 lvl)
                                                                                          (67% logic, 33% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg.clk                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.889
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.163 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      1.324 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clkb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg.b[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clkb clock                   2.134
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.dob[0] cell                    3.245
 _al_u3270|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b0.a[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/raw_EOD_out) net (fanout = 2)        1.114 ../common/src/FRAME_FIFO.v(63)
 _al_u3270|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b0.f[1] cell                    0.408
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b0|PHY_RX_INTERFACE[2]$frame_fifo_rx/add3/ucin.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/n26[0]) net (fanout = 1)        0.738               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b0|PHY_RX_INTERFACE[2]$frame_fifo_rx/add3/ucin.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b1.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/add3/c1) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b1.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b3.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/add3/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b3.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b5.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/add3/c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b5.f[1] cell                    0.355
 PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b5|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b6.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/reod_next[6]) net (fanout = 1)        0.158 ../common/src/FRAME_FIFO.v(179)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b5|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b6.f[0] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg.b[1] (_al_u2103_o) net (fanout = 1)        0.846 src/TOP_Simple_RMII_L2_SWITCH.v(73)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg path2reg1               0.451
 Arrival time                                                                       10.565 (5 lvl)
                                                                                          (73% logic, 27% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg.clk                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.889
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.324 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.052 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_16.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rstb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_16.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_16.q[0] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_16) net (fanout = 22)       0.481               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.455 (1 lvl)
                                                                                          (81% logic, 19% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.clkb                         1.925
 capture clock edge                                                                  0.000
 cell hold                                                                           0.650
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.403
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.052 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.057 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_14.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000.rstb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_14.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_14.q[0] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_14) net (fanout = 26)       0.486               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.460 (1 lvl)
                                                                                          (81% logic, 19% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000.clkb                         1.925
 capture clock edge                                                                  0.000
 cell hold                                                                           0.650
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.403
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.057 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.212 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_14.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rstb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_14.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_14.q[0] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_14) net (fanout = 26)       0.641               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.615 (1 lvl)
                                                                                          (76% logic, 24% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.clkb                         1.925
 capture clock edge                                                                  0.000
 cell hold                                                                           0.650
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.403
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.212 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point header_fifo/logic_fifo_3 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   6.144 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_5.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/logic_fifo_3.rprst (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_5.clk clock                   2.134
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_5.q[0] cell                    0.146
 _al_u7315|_al_u7314.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_5) net (fanout = 34)       0.888               
 _al_u7315|_al_u7314.f[0]                                    cell                    0.262
 header_fifo/logic_fifo_3.rprst (PHY_RX_INTERFACE[0]$frame_fifo_rx/n3) net (fanout = 21)       2.181               
 header_fifo/logic_fifo_3                                    path2reg                0.000
 Arrival time                                                                        5.611 (2 lvl)
                                                                                          (46% logic, 54% net)

 header_fifo/logic_fifo_3.clkr                                                       1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.755
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.144 ns

---------------------------------------------------------------------------------------------------------

Paths for end point header_fifo/logic_fifo_4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   6.248 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_5.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/logic_fifo_4.rprst (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_5.clk clock                   2.134
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_5.q[0] cell                    0.146
 _al_u7315|_al_u7314.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_5) net (fanout = 34)       0.888               
 _al_u7315|_al_u7314.f[0]                                    cell                    0.262
 header_fifo/logic_fifo_4.rprst (PHY_RX_INTERFACE[0]$frame_fifo_rx/n3) net (fanout = 21)       2.077               
 header_fifo/logic_fifo_4                                    path2reg                0.000
 Arrival time                                                                        5.507 (2 lvl)
                                                                                          (47% logic, 53% net)

 header_fifo/logic_fifo_4.clkr                                                       1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.755
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.248 ns

---------------------------------------------------------------------------------------------------------

Paths for end point header_fifo/logic_fifo_6 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   6.420 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_5.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/logic_fifo_6.rprst (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_5.clk clock                   2.134
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_5.q[0] cell                    0.146
 _al_u7315|_al_u7314.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_5) net (fanout = 34)       0.888               
 _al_u7315|_al_u7314.f[0]                                    cell                    0.262
 header_fifo/logic_fifo_6.rprst (PHY_RX_INTERFACE[0]$frame_fifo_rx/n3) net (fanout = 21)       1.905               
 header_fifo/logic_fifo_6                                    path2reg                0.000
 Arrival time                                                                        5.335 (2 lvl)
                                                                                          (48% logic, 52% net)

 header_fifo/logic_fifo_6.clkr                                                       1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.755
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.420 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_003072_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.208 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_15.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_003072_000.rstb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_15.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_15.q[0] cell                    0.140
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_003072_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_15) net (fanout = 22)       0.446               
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_003072_000 path2reg                0.000
 Arrival time                                                                        2.420 (1 lvl)
                                                                                          (82% logic, 18% net)

 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_003072_000.clkb                         2.134
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.212
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.208 ns

---------------------------------------------------------------------------------------------------------

Paths for end point packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_003072_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.208 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_15.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_003072_000.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_15.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_15.q[0] cell                    0.140
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_003072_000.rsta (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_15) net (fanout = 22)       0.446               
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_003072_000 path2reg                0.000
 Arrival time                                                                        2.420 (1 lvl)
                                                                                          (82% logic, 18% net)

 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_003072_000.clka                         2.134
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.212
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.208 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.245 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_2.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_2.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_2.q[0] cell                    0.140
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_2) net (fanout = 14)       0.483               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.457 (1 lvl)
                                                                                          (81% logic, 19% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         2.134
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.212
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.245 ns

---------------------------------------------------------------------------------------------------------

Period checks:
---------------------------------------------------------------------------------------------------------
 Point                                             Type          Setting(ns)    Requied(ns)     Slack(ns)  
---------------------------------------------------------------------------------------------------------
 header_fifo/logic_fifo_0.clkw                     min period       9.999          3.300          6.699    
 header_fifo/logic_fifo_1.clkw                     min period       9.999          3.300          6.699    
 header_fifo/logic_fifo_2.clkw                     min period       9.999          3.300          6.699    
 header_fifo/logic_fifo_3.clkw                     min period       9.999          3.300          6.699    
 header_fifo/logic_fifo_4.clkw                     min period       9.999          3.300          6.699    
 header_fifo/logic_fifo_5.clkw                     min period       9.999          3.300          6.699    
 header_fifo/logic_fifo_6.clkw                     min period       9.999          3.300          6.699    

=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

19 endpoints analyzed totally, and 27 paths analyzed
1 errors detected : 0 setup errors (TNS = 0.000), 1 hold errors (TNS = -0.402)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)      -0.402 ns                                                        
 StartPoint:              PHY_CRS_DV[0] (rising edge triggered by clock phy0_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[0]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN                path2reg                1.147
 Arrival time                                                                        3.147 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.549
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -0.402 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.944 ns                                                        
 StartPoint:              PHY_CRS_DV[0] (rising edge triggered by clock phy0_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.c[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[0]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.c[1] (PHY_CRS_DV_pad[0]) net (fanout = 3)        1.656 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6 path2reg1               0.346
 Arrival time                                                                        5.598 (1 lvl)
                                                                                          (71% logic, 29% net)

 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.944 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       5.505 ns                                                        
 StartPoint:              PHY_CRS_DV[0] (rising edge triggered by clock phy0_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.d[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[0]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 _al_u2240|_al_u2077.c[0] (PHY_CRS_DV_pad[0])                net (fanout = 3)        3.100 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 _al_u2240|_al_u2077.f[0]                                    cell                    0.241
 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.d[1] (frame_fifo_rx_EOD_in[0]) net (fanout = 3)        1.920 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6 path2reg1               0.302
 Arrival time                                                                        9.159 (2 lvl)
                                                                                          (46% logic, 54% net)

 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.505 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$phy_rx/reg1_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       3.162 ns                                                        
 StartPoint:              PHY_CRS_DV[0] (rising edge triggered by clock phy0_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[0]$phy_rx/reg1_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.d[0] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[0]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 PHY_RX_INTERFACE[0]$phy_rx/reg1_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.d[0] (PHY_CRS_DV_pad[0]) net (fanout = 3)        2.918 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[0]$phy_rx/reg1_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1 path2reg0               0.302
 Arrival time                                                                        6.816 (1 lvl)
                                                                                          (58% logic, 42% net)

 PHY_RX_INTERFACE[0]$phy_rx/reg1_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.162 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

19 endpoints analyzed totally, and 27 paths analyzed
1 errors detected : 0 setup errors (TNS = 0.000), 1 hold errors (TNS = -0.402)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)      -0.402 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN                path2reg                1.147
 Arrival time                                                                        3.147 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.549
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -0.402 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.330 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.b[0] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.b[0] (PHY_CRS_DV_pad[1]) net (fanout = 3)        0.989 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 path2reg0               0.399
 Arrival time                                                                        4.984 (1 lvl)
                                                                                          (81% logic, 19% net)

 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.330 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.388 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.a[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.a[1] (PHY_CRS_DV_pad[1]) net (fanout = 3)        0.988 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 path2reg1               0.458
 Arrival time                                                                        5.042 (1 lvl)
                                                                                          (81% logic, 19% net)

 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.388 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       2.078 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.c[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 _al_u2241|_al_u2097.e[0] (PHY_CRS_DV_pad[1])                net (fanout = 3)        0.879 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 _al_u2241|_al_u2097.f[0]                                    cell                    0.270
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.c[1] (frame_fifo_rx_EOD_in[1]) net (fanout = 3)        0.641 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 path2reg1               0.346
 Arrival time                                                                        5.732 (2 lvl)
                                                                                          (74% logic, 26% net)

 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.078 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

19 endpoints analyzed totally, and 27 paths analyzed
1 errors detected : 0 setup errors (TNS = 0.000), 1 hold errors (TNS = -0.402)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)      -0.402 ns                                                        
 StartPoint:              PHY_CRS_DV[2] (rising edge triggered by clock phy2_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[2]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN                path2reg                1.147
 Arrival time                                                                        3.147 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.549
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -0.402 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.463 ns                                                        
 StartPoint:              PHY_CRS_DV[2] (rising edge triggered by clock phy2_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.b[1] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[2]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.b[1] (PHY_CRS_DV_pad[2]) net (fanout = 3)        1.014 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1 path2reg1               0.507
 Arrival time                                                                        5.117 (1 lvl)
                                                                                          (81% logic, 19% net)

 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.463 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       2.187 ns                                                        
 StartPoint:              PHY_CRS_DV[2] (rising edge triggered by clock phy2_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.a[1] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[2]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 _al_u2242|_al_u2117.c[0] (PHY_CRS_DV_pad[2])                net (fanout = 3)        1.047 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 _al_u2242|_al_u2117.f[0]                                    cell                    0.297
 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.a[1] (frame_fifo_rx_EOD_in[2]) net (fanout = 3)        0.401 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1 path2reg1               0.500
 Arrival time                                                                        5.841 (2 lvl)
                                                                                          (76% logic, 24% net)

 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.187 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.463 ns                                                        
 StartPoint:              PHY_CRS_DV[2] (rising edge triggered by clock phy2_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.b[0] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[2]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.b[0] (PHY_CRS_DV_pad[2]) net (fanout = 3)        1.014 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1 path2reg0               0.507
 Arrival time                                                                        5.117 (1 lvl)
                                                                                          (81% logic, 19% net)

 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.463 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

19 endpoints analyzed totally, and 27 paths analyzed
1 errors detected : 0 setup errors (TNS = 0.000), 1 hold errors (TNS = -1.108)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)      -1.108 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN                path2reg                1.147
 Arrival time                                                                        3.147 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  4.077
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       4.255
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -1.108 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.450 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.e[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.e[1] (PHY_CRS_DV_pad[3]) net (fanout = 3)        0.839 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1 path2reg1               0.375
 Arrival time                                                                        4.810 (1 lvl)
                                                                                          (83% logic, 17% net)

 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       4.360
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.450 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       1.473 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.b[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 _al_u2243|_al_u2137.d[0] (PHY_CRS_DV_pad[3])                net (fanout = 3)        1.110 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 _al_u2243|_al_u2137.f[0]                                    cell                    0.197
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.b[1] (frame_fifo_rx_EOD_in[3]) net (fanout = 3)        0.423 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1 path2reg1               0.507
 Arrival time                                                                        5.833 (2 lvl)
                                                                                          (74% logic, 26% net)

 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       4.360
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.473 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.581 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.b[0] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.b[0] (PHY_CRS_DV_pad[3]) net (fanout = 3)        0.838 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1 path2reg0               0.507
 Arrival time                                                                        4.941 (1 lvl)
                                                                                          (84% logic, 16% net)

 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       4.360
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.581 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 331199 (STA coverage = 99.29%)
Timing violations: 0 setup errors, and 4 hold errors.
Minimal setup slack: 0.448, minimal hold slack: -1.108

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  pll_impl/pll_inst.clkc[0] (100.010MHz)         9.551ns     104.701MHz        0.491ns      4164        0.000ns
	  phy1_ref_clk (50.000MHz)                      14.377ns      69.556MHz        0.399ns       103        0.000ns
	  phy2_ref_clk (50.000MHz)                      12.123ns      82.488MHz        0.399ns       103        0.000ns
	  phy0_ref_clk (50.000MHz)                      14.680ns      68.120MHz        0.399ns       101        0.000ns
	  phy3_ref_clk (50.000MHz)                      12.285ns      81.400MHz        0.488ns       101        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path

---------------------------------------------------------------------------------------------------------
