

================================================================
== Vivado HLS Report for 'randombytes'
================================================================
* Date:           Thu May 14 22:22:18 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.344 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    13347|    18671| 0.133 ms | 0.187 ms |  13347|  18671|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+
        |                         |              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |         Instance        |    Module    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_AES256_ECB_fu_240    |AES256_ECB    |     3298|     4598| 32.980 us | 45.980 us |  3298|  4598|   none  |
        |grp_AES256_ECB_1_fu_254  |AES256_ECB_1  |     3298|     4598| 32.980 us | 45.980 us |  3298|  4598|   none  |
        +-------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |             |  Latency (cycles) |  Iteration  |  Initiation Interval  |  Trip  |          |
        |  Loop Name  |   min   |   max   |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |- Loop 1     |        2|       33|            2|          -|          -| 1 ~ 16 |    no    |
        |- Loop 2     |       32|       32|            2|          -|          -|      16|    no    |
        |- Loop 3     |     9912|    13905| 3304 ~ 4635 |          -|          -|       3|    no    |
        | + Loop 3.1  |        2|       33|            2|          -|          -| 1 ~ 16 |    no    |
        |- Loop 4     |       64|       64|            2|          -|          -|      32|    no    |
        |- Loop 5     |       32|       32|            2|          -|          -|      16|    no    |
        +-------------+---------+---------+-------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 4 
4 --> 5 
5 --> 6 
6 --> 7 8 
7 --> 6 
8 --> 9 13 
9 --> 10 11 
10 --> 9 11 
11 --> 12 
12 --> 8 
13 --> 14 15 
14 --> 13 
15 --> 16 
16 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 17 [1/1] (1.75ns)   --->   "%block = alloca [16 x i8], align 16"   --->   Operation 17 'alloca' 'block' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_1 : Operation 18 [1/1] (1.75ns)   --->   "%temp = alloca [48 x i8], align 16"   --->   Operation 18 'alloca' 'temp' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_1 : Operation 19 [1/1] (1.35ns)   --->   "br label %1" [NIST-KATs/rng.c:246]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 15, %0 ], [ %j, %3 ]"   --->   Operation 20 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln246 = sext i5 %j_0 to i32" [NIST-KATs/rng.c:246]   --->   Operation 21 'sext' 'sext_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %j_0, i32 4)" [NIST-KATs/rng.c:246]   --->   Operation 22 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.loopexit1.loopexit, label %2" [NIST-KATs/rng.c:246]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i32 %sext_ln246 to i64" [NIST-KATs/rng.c:249]   --->   Operation 25 'zext' 'zext_ln249' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%DRBG_ctx_V_addr = getelementptr [16 x i8]* @DRBG_ctx_V, i64 0, i64 %zext_ln249" [NIST-KATs/rng.c:249]   --->   Operation 26 'getelementptr' 'DRBG_ctx_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.75ns)   --->   "%DRBG_ctx_V_load = load i8* %DRBG_ctx_V_addr, align 1" [NIST-KATs/rng.c:249]   --->   Operation 27 'load' 'DRBG_ctx_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br label %.loopexit1"   --->   Operation 28 'br' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.22>
ST_3 : Operation 29 [1/2] (1.75ns)   --->   "%DRBG_ctx_V_load = load i8* %DRBG_ctx_V_addr, align 1" [NIST-KATs/rng.c:249]   --->   Operation 29 'load' 'DRBG_ctx_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_3 : Operation 30 [1/1] (1.24ns)   --->   "%icmp_ln249 = icmp eq i8 %DRBG_ctx_V_load, -1" [NIST-KATs/rng.c:249]   --->   Operation 30 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln249, label %3, label %4" [NIST-KATs/rng.c:249]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.75ns)   --->   "store i8 0, i8* %DRBG_ctx_V_addr, align 1" [NIST-KATs/rng.c:250]   --->   Operation 32 'store' <Predicate = (icmp_ln249)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_3 : Operation 33 [1/1] (1.54ns)   --->   "%j = add i5 %j_0, -1" [NIST-KATs/rng.c:246]   --->   Operation 33 'add' 'j' <Predicate = (icmp_ln249)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [NIST-KATs/rng.c:246]   --->   Operation 34 'br' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.71ns)   --->   "%add_ln252 = add i8 %DRBG_ctx_V_load, 1" [NIST-KATs/rng.c:252]   --->   Operation 35 'add' 'add_ln252' <Predicate = (!icmp_ln249)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.75ns)   --->   "store i8 %add_ln252, i8* %DRBG_ctx_V_addr, align 1" [NIST-KATs/rng.c:252]   --->   Operation 36 'store' <Predicate = (!icmp_ln249)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %.loopexit1" [NIST-KATs/rng.c:253]   --->   Operation 37 'br' <Predicate = (!icmp_ln249)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @AES256_ECB.1([32 x i8]* @DRBG_ctx_Key, [16 x i8]* @DRBG_ctx_V, [16 x i8]* %block)" [NIST-KATs/rng.c:256]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @AES256_ECB.1([32 x i8]* @DRBG_ctx_Key, [16 x i8]* @DRBG_ctx_V, [16 x i8]* %block)" [NIST-KATs/rng.c:256]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 40 [1/1] (1.35ns)   --->   "br label %5" [NIST-KATs/rng.c:269]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.35>

State 6 <SV = 5> <Delay = 1.75>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%loop_0 = phi i5 [ 0, %.loopexit1 ], [ %loop, %6 ]"   --->   Operation 41 'phi' 'loop_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (1.21ns)   --->   "%icmp_ln269 = icmp eq i5 %loop_0, -16" [NIST-KATs/rng.c:269]   --->   Operation 42 'icmp' 'icmp_ln269' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 43 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.54ns)   --->   "%loop = add i5 %loop_0, 1" [NIST-KATs/rng.c:269]   --->   Operation 44 'add' 'loop' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln269, label %.preheader7.preheader, label %6" [NIST-KATs/rng.c:269]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln270 = zext i5 %loop_0 to i64" [NIST-KATs/rng.c:270]   --->   Operation 46 'zext' 'zext_ln270' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%block_addr = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %zext_ln270" [NIST-KATs/rng.c:270]   --->   Operation 47 'getelementptr' 'block_addr' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 48 [2/2] (1.75ns)   --->   "%block_load = load i8* %block_addr, align 1" [NIST-KATs/rng.c:270]   --->   Operation 48 'load' 'block_load' <Predicate = (!icmp_ln269)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_6 : Operation 49 [1/1] (1.35ns)   --->   "br label %.preheader7" [NIST-KATs/rng.c:287]   --->   Operation 49 'br' <Predicate = (icmp_ln269)> <Delay = 1.35>

State 7 <SV = 6> <Delay = 3.51>
ST_7 : Operation 50 [1/2] (1.75ns)   --->   "%block_load = load i8* %block_addr, align 1" [NIST-KATs/rng.c:270]   --->   Operation 50 'load' 'block_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [32 x i8]* %x, i64 0, i64 %zext_ln270" [NIST-KATs/rng.c:270]   --->   Operation 51 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (1.75ns)   --->   "store i8 %block_load, i8* %x_addr, align 1" [NIST-KATs/rng.c:270]   --->   Operation 52 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "br label %5" [NIST-KATs/rng.c:269]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 1.35>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ %i_4, %.loopexit ], [ 0, %.preheader7.preheader ]"   --->   Operation 54 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.79ns)   --->   "%icmp_ln287 = icmp eq i2 %i_0, -1" [NIST-KATs/rng.c:287]   --->   Operation 55 'icmp' 'icmp_ln287' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 56 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (1.20ns)   --->   "%i_4 = add i2 %i_0, 1" [NIST-KATs/rng.c:287]   --->   Operation 57 'add' 'i_4' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln287, label %.preheader4.preheader, label %.preheader5.preheader" [NIST-KATs/rng.c:287]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (1.35ns)   --->   "br label %.preheader5" [NIST-KATs/rng.c:290]   --->   Operation 59 'br' <Predicate = (!icmp_ln287)> <Delay = 1.35>
ST_8 : Operation 60 [1/1] (1.35ns)   --->   "br label %.preheader4" [NIST-KATs/rng.c:306]   --->   Operation 60 'br' <Predicate = (icmp_ln287)> <Delay = 1.35>

State 9 <SV = 7> <Delay = 1.75>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%j1_0 = phi i5 [ %j_1, %8 ], [ 15, %.preheader5.preheader ]"   --->   Operation 61 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln290 = sext i5 %j1_0 to i32" [NIST-KATs/rng.c:290]   --->   Operation 62 'sext' 'sext_ln290' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %j1_0, i32 4)" [NIST-KATs/rng.c:290]   --->   Operation 63 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8)"   --->   Operation 64 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.loopexit.loopexit, label %7" [NIST-KATs/rng.c:290]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln292 = zext i32 %sext_ln290 to i64" [NIST-KATs/rng.c:292]   --->   Operation 66 'zext' 'zext_ln292' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%DRBG_ctx_V_addr_1 = getelementptr [16 x i8]* @DRBG_ctx_V, i64 0, i64 %zext_ln292" [NIST-KATs/rng.c:292]   --->   Operation 67 'getelementptr' 'DRBG_ctx_V_addr_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 68 [2/2] (1.75ns)   --->   "%DRBG_ctx_V_load_1 = load i8* %DRBG_ctx_V_addr_1, align 1" [NIST-KATs/rng.c:292]   --->   Operation 68 'load' 'DRBG_ctx_V_load_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 69 'br' <Predicate = (tmp_1)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 5.22>
ST_10 : Operation 70 [1/2] (1.75ns)   --->   "%DRBG_ctx_V_load_1 = load i8* %DRBG_ctx_V_addr_1, align 1" [NIST-KATs/rng.c:292]   --->   Operation 70 'load' 'DRBG_ctx_V_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_10 : Operation 71 [1/1] (1.24ns)   --->   "%icmp_ln292 = icmp eq i8 %DRBG_ctx_V_load_1, -1" [NIST-KATs/rng.c:292]   --->   Operation 71 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln292, label %8, label %9" [NIST-KATs/rng.c:292]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (1.75ns)   --->   "store i8 0, i8* %DRBG_ctx_V_addr_1, align 1" [NIST-KATs/rng.c:293]   --->   Operation 73 'store' <Predicate = (icmp_ln292)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_10 : Operation 74 [1/1] (1.54ns)   --->   "%j_1 = add i5 %j1_0, -1" [NIST-KATs/rng.c:290]   --->   Operation 74 'add' 'j_1' <Predicate = (icmp_ln292)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader5" [NIST-KATs/rng.c:290]   --->   Operation 75 'br' <Predicate = (icmp_ln292)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (1.71ns)   --->   "%add_ln295 = add i8 %DRBG_ctx_V_load_1, 1" [NIST-KATs/rng.c:295]   --->   Operation 76 'add' 'add_ln295' <Predicate = (!icmp_ln292)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (1.75ns)   --->   "store i8 %add_ln295, i8* %DRBG_ctx_V_addr_1, align 1" [NIST-KATs/rng.c:295]   --->   Operation 77 'store' <Predicate = (!icmp_ln292)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "br label %.loopexit" [NIST-KATs/rng.c:296]   --->   Operation 78 'br' <Predicate = (!icmp_ln292)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i_0, i4 0)" [NIST-KATs/rng.c:299]   --->   Operation 79 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [2/2] (0.00ns)   --->   "call fastcc void @AES256_ECB([32 x i8]* @DRBG_ctx_Key, [16 x i8]* @DRBG_ctx_V, [48 x i8]* %temp, i6 %shl_ln)" [NIST-KATs/rng.c:299]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @AES256_ECB([32 x i8]* @DRBG_ctx_Key, [16 x i8]* @DRBG_ctx_V, [48 x i8]* %temp, i6 %shl_ln)" [NIST-KATs/rng.c:299]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader7" [NIST-KATs/rng.c:287]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 7> <Delay = 1.75>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%i_2 = phi i6 [ %i, %10 ], [ 0, %.preheader4.preheader ]"   --->   Operation 83 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (1.22ns)   --->   "%icmp_ln306 = icmp eq i6 %i_2, -32" [NIST-KATs/rng.c:306]   --->   Operation 84 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 85 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (1.60ns)   --->   "%i = add i6 %i_2, 1" [NIST-KATs/rng.c:306]   --->   Operation 86 'add' 'i' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln306, label %.preheader.preheader, label %10" [NIST-KATs/rng.c:306]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln307 = zext i6 %i_2 to i64" [NIST-KATs/rng.c:307]   --->   Operation 88 'zext' 'zext_ln307' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr inbounds [48 x i8]* %temp, i64 0, i64 %zext_ln307" [NIST-KATs/rng.c:307]   --->   Operation 89 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_13 : Operation 90 [2/2] (1.75ns)   --->   "%temp_load = load i8* %temp_addr, align 1" [NIST-KATs/rng.c:307]   --->   Operation 90 'load' 'temp_load' <Predicate = (!icmp_ln306)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_13 : Operation 91 [1/1] (1.35ns)   --->   "br label %.preheader" [NIST-KATs/rng.c:308]   --->   Operation 91 'br' <Predicate = (icmp_ln306)> <Delay = 1.35>

State 14 <SV = 8> <Delay = 3.51>
ST_14 : Operation 92 [1/2] (1.75ns)   --->   "%temp_load = load i8* %temp_addr, align 1" [NIST-KATs/rng.c:307]   --->   Operation 92 'load' 'temp_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%DRBG_ctx_Key_addr = getelementptr [32 x i8]* @DRBG_ctx_Key, i64 0, i64 %zext_ln307" [NIST-KATs/rng.c:307]   --->   Operation 93 'getelementptr' 'DRBG_ctx_Key_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (1.75ns)   --->   "store i8 %temp_load, i8* %DRBG_ctx_Key_addr, align 1" [NIST-KATs/rng.c:307]   --->   Operation 94 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "br label %.preheader4" [NIST-KATs/rng.c:306]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 8> <Delay = 2.18>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%i_3 = phi i5 [ %i_1, %11 ], [ 0, %.preheader.preheader ]"   --->   Operation 96 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (1.21ns)   --->   "%icmp_ln308 = icmp eq i5 %i_3, -16" [NIST-KATs/rng.c:308]   --->   Operation 97 'icmp' 'icmp_ln308' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 98 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (1.54ns)   --->   "%i_1 = add i5 %i_3, 1" [NIST-KATs/rng.c:308]   --->   Operation 99 'add' 'i_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln308, label %12, label %11" [NIST-KATs/rng.c:308]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 true, i5 %i_3)" [NIST-KATs/rng.c:309]   --->   Operation 101 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln309 = zext i6 %or_ln to i64" [NIST-KATs/rng.c:309]   --->   Operation 102 'zext' 'zext_ln309' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%temp_addr_1 = getelementptr inbounds [48 x i8]* %temp, i64 0, i64 %zext_ln309" [NIST-KATs/rng.c:309]   --->   Operation 103 'getelementptr' 'temp_addr_1' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_15 : Operation 104 [2/2] (1.75ns)   --->   "%temp_load_1 = load i8* %temp_addr_1, align 1" [NIST-KATs/rng.c:309]   --->   Operation 104 'load' 'temp_load_1' <Predicate = (!icmp_ln308)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%DRBG_ctx_reseed_coun = load i32* @DRBG_ctx_reseed_counter, align 4" [NIST-KATs/rng.c:310]   --->   Operation 105 'load' 'DRBG_ctx_reseed_coun' <Predicate = (icmp_ln308)> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (2.18ns)   --->   "%add_ln310 = add nsw i32 %DRBG_ctx_reseed_coun, 1" [NIST-KATs/rng.c:310]   --->   Operation 106 'add' 'add_ln310' <Predicate = (icmp_ln308)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "store i32 %add_ln310, i32* @DRBG_ctx_reseed_counter, align 4" [NIST-KATs/rng.c:310]   --->   Operation 107 'store' <Predicate = (icmp_ln308)> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 108 'ret' <Predicate = (icmp_ln308)> <Delay = 0.00>

State 16 <SV = 9> <Delay = 3.51>
ST_16 : Operation 109 [1/2] (1.75ns)   --->   "%temp_load_1 = load i8* %temp_addr_1, align 1" [NIST-KATs/rng.c:309]   --->   Operation 109 'load' 'temp_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln309_1 = zext i5 %i_3 to i64" [NIST-KATs/rng.c:309]   --->   Operation 110 'zext' 'zext_ln309_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%DRBG_ctx_V_addr_2 = getelementptr [16 x i8]* @DRBG_ctx_V, i64 0, i64 %zext_ln309_1" [NIST-KATs/rng.c:309]   --->   Operation 111 'getelementptr' 'DRBG_ctx_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (1.75ns)   --->   "store i8 %temp_load_1, i8* %DRBG_ctx_V_addr_2, align 1" [NIST-KATs/rng.c:309]   --->   Operation 112 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "br label %.preheader" [NIST-KATs/rng.c:308]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DRBG_ctx_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=15; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Rcon]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DRBG_ctx_Key]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=15; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ DRBG_ctx_reseed_counter]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
block                (alloca           ) [ 00111111000000000]
temp                 (alloca           ) [ 00111111111111111]
br_ln246             (br               ) [ 01110000000000000]
j_0                  (phi              ) [ 00110000000000000]
sext_ln246           (sext             ) [ 00000000000000000]
tmp                  (bitselect        ) [ 00110000000000000]
empty                (speclooptripcount) [ 00000000000000000]
br_ln246             (br               ) [ 00000000000000000]
zext_ln249           (zext             ) [ 00000000000000000]
DRBG_ctx_V_addr      (getelementptr    ) [ 00010000000000000]
br_ln0               (br               ) [ 00000000000000000]
DRBG_ctx_V_load      (load             ) [ 00000000000000000]
icmp_ln249           (icmp             ) [ 00110000000000000]
br_ln249             (br               ) [ 00000000000000000]
store_ln250          (store            ) [ 00000000000000000]
j                    (add              ) [ 01110000000000000]
br_ln246             (br               ) [ 01110000000000000]
add_ln252            (add              ) [ 00000000000000000]
store_ln252          (store            ) [ 00000000000000000]
br_ln253             (br               ) [ 00000000000000000]
call_ln256           (call             ) [ 00000000000000000]
br_ln269             (br               ) [ 00000111000000000]
loop_0               (phi              ) [ 00000010000000000]
icmp_ln269           (icmp             ) [ 00000011000000000]
empty_14             (speclooptripcount) [ 00000000000000000]
loop                 (add              ) [ 00000111000000000]
br_ln269             (br               ) [ 00000000000000000]
zext_ln270           (zext             ) [ 00000001000000000]
block_addr           (getelementptr    ) [ 00000001000000000]
br_ln287             (br               ) [ 00000011111110000]
block_load           (load             ) [ 00000000000000000]
x_addr               (getelementptr    ) [ 00000000000000000]
store_ln270          (store            ) [ 00000000000000000]
br_ln269             (br               ) [ 00000111000000000]
i_0                  (phi              ) [ 00000000111100000]
icmp_ln287           (icmp             ) [ 00000000111110000]
empty_15             (speclooptripcount) [ 00000000000000000]
i_4                  (add              ) [ 00000010111110000]
br_ln287             (br               ) [ 00000000000000000]
br_ln290             (br               ) [ 00000000111110000]
br_ln306             (br               ) [ 00000000111111100]
j1_0                 (phi              ) [ 00000000011000000]
sext_ln290           (sext             ) [ 00000000000000000]
tmp_1                (bitselect        ) [ 00000000111110000]
empty_16             (speclooptripcount) [ 00000000000000000]
br_ln290             (br               ) [ 00000000000000000]
zext_ln292           (zext             ) [ 00000000000000000]
DRBG_ctx_V_addr_1    (getelementptr    ) [ 00000000001000000]
br_ln0               (br               ) [ 00000000000000000]
DRBG_ctx_V_load_1    (load             ) [ 00000000000000000]
icmp_ln292           (icmp             ) [ 00000000111110000]
br_ln292             (br               ) [ 00000000000000000]
store_ln293          (store            ) [ 00000000000000000]
j_1                  (add              ) [ 00000000111110000]
br_ln290             (br               ) [ 00000000111110000]
add_ln295            (add              ) [ 00000000000000000]
store_ln295          (store            ) [ 00000000000000000]
br_ln296             (br               ) [ 00000000000000000]
shl_ln               (bitconcatenate   ) [ 00000000000010000]
call_ln299           (call             ) [ 00000000000000000]
br_ln287             (br               ) [ 00000010111110000]
i_2                  (phi              ) [ 00000000000001000]
icmp_ln306           (icmp             ) [ 00000000000001100]
empty_17             (speclooptripcount) [ 00000000000000000]
i                    (add              ) [ 00000000100001100]
br_ln306             (br               ) [ 00000000000000000]
zext_ln307           (zext             ) [ 00000000000000100]
temp_addr            (getelementptr    ) [ 00000000000000100]
br_ln308             (br               ) [ 00000000000001111]
temp_load            (load             ) [ 00000000000000000]
DRBG_ctx_Key_addr    (getelementptr    ) [ 00000000000000000]
store_ln307          (store            ) [ 00000000000000000]
br_ln306             (br               ) [ 00000000100001100]
i_3                  (phi              ) [ 00000000000000011]
icmp_ln308           (icmp             ) [ 00000000000000011]
empty_18             (speclooptripcount) [ 00000000000000000]
i_1                  (add              ) [ 00000000000001011]
br_ln308             (br               ) [ 00000000000000000]
or_ln                (bitconcatenate   ) [ 00000000000000000]
zext_ln309           (zext             ) [ 00000000000000000]
temp_addr_1          (getelementptr    ) [ 00000000000000001]
DRBG_ctx_reseed_coun (load             ) [ 00000000000000000]
add_ln310            (add              ) [ 00000000000000000]
store_ln310          (store            ) [ 00000000000000000]
ret_ln0              (ret              ) [ 00000000000000000]
temp_load_1          (load             ) [ 00000000000000000]
zext_ln309_1         (zext             ) [ 00000000000000000]
DRBG_ctx_V_addr_2    (getelementptr    ) [ 00000000000000000]
store_ln309          (store            ) [ 00000000000000000]
br_ln308             (br               ) [ 00000000000001011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DRBG_ctx_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DRBG_ctx_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sbox">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Rcon">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="DRBG_ctx_Key">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DRBG_ctx_Key"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="DRBG_ctx_reseed_counter">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DRBG_ctx_reseed_counter"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AES256_ECB.1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AES256_ECB"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="block_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="temp_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="DRBG_ctx_V_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DRBG_ctx_V_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DRBG_ctx_V_load/2 store_ln250/3 store_ln252/3 DRBG_ctx_V_load_1/9 store_ln293/10 store_ln295/10 store_ln309/16 "/>
</bind>
</comp>

<comp id="94" class="1004" name="block_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_addr/6 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="block_load/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="x_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="5" slack="1"/>
<pin id="110" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/7 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln270_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln270/7 "/>
</bind>
</comp>

<comp id="120" class="1004" name="DRBG_ctx_V_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DRBG_ctx_V_addr_1/9 "/>
</bind>
</comp>

<comp id="128" class="1004" name="temp_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="6" slack="0"/>
<pin id="132" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/13 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_load/13 temp_load_1/15 "/>
</bind>
</comp>

<comp id="140" class="1004" name="DRBG_ctx_Key_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="1"/>
<pin id="144" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DRBG_ctx_Key_addr/14 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln307_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="0"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln307/14 "/>
</bind>
</comp>

<comp id="154" class="1004" name="temp_addr_1_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_1/15 "/>
</bind>
</comp>

<comp id="161" class="1004" name="DRBG_ctx_V_addr_2_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DRBG_ctx_V_addr_2/16 "/>
</bind>
</comp>

<comp id="170" class="1005" name="j_0_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="1"/>
<pin id="172" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="j_0_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="5" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="loop_0_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="1"/>
<pin id="184" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="loop_0 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="loop_0_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="5" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_0/6 "/>
</bind>
</comp>

<comp id="193" class="1005" name="i_0_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="1"/>
<pin id="195" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="i_0_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="0"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="1" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/8 "/>
</bind>
</comp>

<comp id="205" class="1005" name="j1_0_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="1"/>
<pin id="207" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j1_0 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="j1_0_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="5" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1_0/9 "/>
</bind>
</comp>

<comp id="217" class="1005" name="i_2_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="1"/>
<pin id="219" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_2_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="1" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/13 "/>
</bind>
</comp>

<comp id="228" class="1005" name="i_3_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="1"/>
<pin id="230" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_3_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="1" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/15 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_AES256_ECB_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="0" index="2" bw="8" slack="0"/>
<pin id="244" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="245" dir="0" index="4" bw="6" slack="0"/>
<pin id="246" dir="0" index="5" bw="8" slack="0"/>
<pin id="247" dir="0" index="6" bw="8" slack="0"/>
<pin id="248" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln299/11 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_AES256_ECB_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="0" index="2" bw="8" slack="0"/>
<pin id="258" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="259" dir="0" index="4" bw="8" slack="0"/>
<pin id="260" dir="0" index="5" bw="8" slack="0"/>
<pin id="261" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln256/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln249/3 icmp_ln292/10 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln252/3 add_ln295/10 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sext_ln246_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln246/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="5" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln249_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="j_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="1"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln269_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="0" index="1" bw="5" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln269/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="loop_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln270_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln270/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln287_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln287/8 "/>
</bind>
</comp>

<comp id="326" class="1004" name="i_4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/8 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sext_ln290_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln290/9 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="5" slack="0"/>
<pin id="339" dir="0" index="2" bw="4" slack="0"/>
<pin id="340" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln292_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln292/9 "/>
</bind>
</comp>

<comp id="349" class="1004" name="j_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="1"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/10 "/>
</bind>
</comp>

<comp id="355" class="1004" name="shl_ln_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="0"/>
<pin id="357" dir="0" index="1" bw="2" slack="3"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/11 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln306_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="0" index="1" bw="6" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/13 "/>
</bind>
</comp>

<comp id="370" class="1004" name="i_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/13 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln307_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln307/13 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln308_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="0"/>
<pin id="383" dir="0" index="1" bw="5" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln308/15 "/>
</bind>
</comp>

<comp id="387" class="1004" name="i_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/15 "/>
</bind>
</comp>

<comp id="393" class="1004" name="or_ln_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="5" slack="0"/>
<pin id="397" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/15 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln309_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="0"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln309/15 "/>
</bind>
</comp>

<comp id="406" class="1004" name="DRBG_ctx_reseed_coun_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DRBG_ctx_reseed_coun/15 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln310_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln310/15 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln310_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln310/15 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln309_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="5" slack="1"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln309_1/16 "/>
</bind>
</comp>

<comp id="430" class="1005" name="DRBG_ctx_V_addr_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="1"/>
<pin id="432" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="DRBG_ctx_V_addr "/>
</bind>
</comp>

<comp id="438" class="1005" name="j_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="1"/>
<pin id="440" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="446" class="1005" name="loop_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="0"/>
<pin id="448" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="loop "/>
</bind>
</comp>

<comp id="451" class="1005" name="zext_ln270_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="64" slack="1"/>
<pin id="453" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln270 "/>
</bind>
</comp>

<comp id="456" class="1005" name="block_addr_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="1"/>
<pin id="458" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="block_addr "/>
</bind>
</comp>

<comp id="464" class="1005" name="i_4_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="2" slack="0"/>
<pin id="466" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="472" class="1005" name="DRBG_ctx_V_addr_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="1"/>
<pin id="474" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="DRBG_ctx_V_addr_1 "/>
</bind>
</comp>

<comp id="480" class="1005" name="j_1_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="5" slack="1"/>
<pin id="482" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="shl_ln_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="6" slack="1"/>
<pin id="487" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="493" class="1005" name="i_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="0"/>
<pin id="495" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="498" class="1005" name="zext_ln307_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="1"/>
<pin id="500" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln307 "/>
</bind>
</comp>

<comp id="503" class="1005" name="temp_addr_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="1"/>
<pin id="505" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr "/>
</bind>
</comp>

<comp id="511" class="1005" name="i_1_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="0"/>
<pin id="513" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="516" class="1005" name="temp_addr_1_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="1"/>
<pin id="518" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="26" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="94" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="100" pin="3"/><net_sink comp="113" pin=1"/></net>

<net id="119"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="128" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="134" pin="3"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="154" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="134" pin="3"/><net_sink comp="87" pin=1"/></net>

<net id="169"><net_src comp="161" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="204"><net_src comp="197" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="216"><net_src comp="209" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="220"><net_src comp="58" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="239"><net_src comp="232" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="249"><net_src comp="56" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="8" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="2" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="4" pin="0"/><net_sink comp="240" pin=5"/></net>

<net id="253"><net_src comp="6" pin="0"/><net_sink comp="240" pin=6"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="8" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="2" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="4" pin="0"/><net_sink comp="254" pin=4"/></net>

<net id="266"><net_src comp="6" pin="0"/><net_sink comp="254" pin=5"/></net>

<net id="271"><net_src comp="87" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="87" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="273" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="283"><net_src comp="174" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="16" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="174" pin="4"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="18" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="280" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="301"><net_src comp="170" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="32" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="186" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="40" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="186" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="42" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="186" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="324"><net_src comp="197" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="46" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="197" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="50" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="209" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="16" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="209" pin="4"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="18" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="332" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="353"><net_src comp="205" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="32" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="52" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="193" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="54" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="363"><net_src comp="355" pin="3"/><net_sink comp="240" pin=4"/></net>

<net id="368"><net_src comp="221" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="60" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="221" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="64" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="221" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="385"><net_src comp="232" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="40" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="232" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="42" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="66" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="68" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="232" pin="4"/><net_sink comp="393" pin=2"/></net>

<net id="404"><net_src comp="393" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="409"><net_src comp="10" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="70" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="10" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="228" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="433"><net_src comp="80" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="441"><net_src comp="297" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="449"><net_src comp="309" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="454"><net_src comp="315" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="459"><net_src comp="94" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="467"><net_src comp="326" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="475"><net_src comp="120" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="483"><net_src comp="349" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="488"><net_src comp="355" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="240" pin=4"/></net>

<net id="496"><net_src comp="370" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="501"><net_src comp="376" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="506"><net_src comp="128" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="514"><net_src comp="387" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="519"><net_src comp="154" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="134" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {7 }
	Port: DRBG_ctx_V | {3 10 16 }
	Port: DRBG_ctx_Key | {14 }
	Port: DRBG_ctx_reseed_counter | {15 }
 - Input state : 
	Port: randombytes : DRBG_ctx_V | {2 3 4 5 9 10 11 12 }
	Port: randombytes : sbox | {4 5 11 12 }
	Port: randombytes : Rcon | {4 5 11 12 }
	Port: randombytes : DRBG_ctx_Key | {4 5 11 12 }
	Port: randombytes : DRBG_ctx_reseed_counter | {15 }
  - Chain level:
	State 1
	State 2
		sext_ln246 : 1
		tmp : 1
		br_ln246 : 2
		zext_ln249 : 2
		DRBG_ctx_V_addr : 3
		DRBG_ctx_V_load : 4
	State 3
		icmp_ln249 : 1
		br_ln249 : 2
		add_ln252 : 1
		store_ln252 : 2
	State 4
	State 5
	State 6
		icmp_ln269 : 1
		loop : 1
		br_ln269 : 2
		zext_ln270 : 1
		block_addr : 2
		block_load : 3
	State 7
		store_ln270 : 1
	State 8
		icmp_ln287 : 1
		i_4 : 1
		br_ln287 : 2
	State 9
		sext_ln290 : 1
		tmp_1 : 1
		br_ln290 : 2
		zext_ln292 : 2
		DRBG_ctx_V_addr_1 : 3
		DRBG_ctx_V_load_1 : 4
	State 10
		icmp_ln292 : 1
		br_ln292 : 2
		add_ln295 : 1
		store_ln295 : 2
	State 11
		call_ln299 : 1
	State 12
	State 13
		icmp_ln306 : 1
		i : 1
		br_ln306 : 2
		zext_ln307 : 1
		temp_addr : 2
		temp_load : 3
	State 14
		store_ln307 : 1
	State 15
		icmp_ln308 : 1
		i_1 : 1
		br_ln308 : 2
		or_ln : 1
		zext_ln309 : 2
		temp_addr_1 : 3
		temp_load_1 : 4
		add_ln310 : 1
		store_ln310 : 2
	State 16
		DRBG_ctx_V_addr_2 : 1
		store_ln309 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   call   |  grp_AES256_ECB_fu_240  |    2    | 35.2909 |   834   |   1235  |    0    |
|          | grp_AES256_ECB_1_fu_254 |    2    | 35.2909 |   826   |   1220  |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |        grp_fu_273       |    0    |    0    |    0    |    15   |    0    |
|          |         j_fu_297        |    0    |    0    |    0    |    15   |    0    |
|          |       loop_fu_309       |    0    |    0    |    0    |    15   |    0    |
|    add   |        i_4_fu_326       |    0    |    0    |    0    |    10   |    0    |
|          |        j_1_fu_349       |    0    |    0    |    0    |    15   |    0    |
|          |         i_fu_370        |    0    |    0    |    0    |    15   |    0    |
|          |        i_1_fu_387       |    0    |    0    |    0    |    15   |    0    |
|          |     add_ln310_fu_410    |    0    |    0    |    0    |    39   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |        grp_fu_267       |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln269_fu_303    |    0    |    0    |    0    |    11   |    0    |
|   icmp   |    icmp_ln287_fu_320    |    0    |    0    |    0    |    8    |    0    |
|          |    icmp_ln306_fu_364    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln308_fu_381    |    0    |    0    |    0    |    11   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   sext   |    sext_ln246_fu_280    |    0    |    0    |    0    |    0    |    0    |
|          |    sext_ln290_fu_332    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
| bitselect|        tmp_fu_284       |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_1_fu_336      |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |    zext_ln249_fu_292    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln270_fu_315    |    0    |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln292_fu_344    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln307_fu_376    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln309_fu_401    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln309_1_fu_422   |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|      shl_ln_fu_355      |    0    |    0    |    0    |    0    |    0    |
|          |       or_ln_fu_393      |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   Total  |                         |    4    | 70.5819 |   1660  |   2646  |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|block|    0   |   16   |    2   |    0   |
| temp|    0   |   16   |    6   |    0   |
+-----+--------+--------+--------+--------+
|Total|    0   |   32   |    8   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|DRBG_ctx_V_addr_1_reg_472|    4   |
| DRBG_ctx_V_addr_reg_430 |    4   |
|    block_addr_reg_456   |    4   |
|       i_0_reg_193       |    2   |
|       i_1_reg_511       |    5   |
|       i_2_reg_217       |    6   |
|       i_3_reg_228       |    5   |
|       i_4_reg_464       |    2   |
|        i_reg_493        |    6   |
|       j1_0_reg_205      |    5   |
|       j_0_reg_170       |    5   |
|       j_1_reg_480       |    5   |
|        j_reg_438        |    5   |
|      loop_0_reg_182     |    5   |
|       loop_reg_446      |    5   |
|      shl_ln_reg_485     |    6   |
|   temp_addr_1_reg_516   |    6   |
|    temp_addr_reg_503    |    6   |
|    zext_ln270_reg_451   |   64   |
|    zext_ln307_reg_498   |   64   |
+-------------------------+--------+
|          Total          |   214  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_87   |  p0  |   5  |   4  |   20   ||    27   |
|    grp_access_fu_87   |  p1  |   3  |   8  |   24   ||    15   |
|   grp_access_fu_100   |  p0  |   2  |   4  |    8   ||    9    |
|   grp_access_fu_134   |  p0  |   4  |   6  |   24   ||    21   |
|      j_0_reg_170      |  p0  |   2  |   5  |   10   ||    9    |
|      i_0_reg_193      |  p0  |   2  |   2  |    4   ||    9    |
|      j1_0_reg_205     |  p0  |   2  |   5  |   10   ||    9    |
|      i_3_reg_228      |  p0  |   2  |   5  |   10   ||    9    |
| grp_AES256_ECB_fu_240 |  p4  |   2  |   6  |   12   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   122  || 12.7605 ||   117   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    4   |   70   |  1660  |  2646  |    0   |
|   Memory  |    0   |    -   |   32   |    8   |    0   |
|Multiplexer|    -   |   12   |    -   |   117  |    -   |
|  Register |    -   |    -   |   214  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   83   |  1906  |  2771  |    0   |
+-----------+--------+--------+--------+--------+--------+
