vhdtdtfi -lib work {../projet num/64-128-UART/constants.vhd} -lib work {../projet num/64-128-UART/romZ.vhd} -lib work {../projet num/64-128-UART/msgRegister.vhd} -lib work {../projet num/64-128-UART/keyMemory.vhd} -lib work {../projet num/64-128-UART/keyGenerator.vhd} -lib work {../projet num/64-128-UART/FSM.vhd} -lib work {../projet num/64-128-UART/cipher.vhd} -lib work {../projet num/64-128-UART/UART_TX.vhd} -lib work {../projet num/64-128-UART/UART_RX.vhd} -lib work {../projet num/64-128-UART/cryptoProc.vhd} -lib work {../projet num/64-128-UART/top.vhd} -lib work {../projet num/64-128-UART/UART_TB.vhd} -prj cryptoProc-FPGA -o uart_tb.spl -module uart_tb -template /media/mona/d2/xilinx/14.7/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family zynq uart_tb.spl /home/mona/Documents/cryptoProc-FPGA/uart_tb.sym 
xst -intstyle ise -ifn "/home/mona/Documents/cryptoProc-FPGA/uart_tb.xst" -ofn "/home/mona/Documents/cryptoProc-FPGA/uart_tb.syr" 
