INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr_vivado.srcs/sources_1/new/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol reg_rst, assumed default net type wire [/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr_vivado.srcs/sources_1/new/execute_unit.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr_vivado.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr_vivado.srcs/sources_1/new/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr_vivado.srcs/sources_1/new/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr_vivado.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'busA' is not allowed [/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr_vivado.srcs/sources_1/new/registers.v:38]
WARNING: [VRFC 10-3028] 'busA' was previously declared with a range [/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr_vivado.srcs/sources_1/new/registers.v:38]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'busB' is not allowed [/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr_vivado.srcs/sources_1/new/registers.v:39]
WARNING: [VRFC 10-3028] 'busB' was previously declared with a range [/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr_vivado.srcs/sources_1/new/registers.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr_vivado.srcs/sim_1/new/execute_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
