
*** Running vivado
    with args -log PWM_BLOCK_I2CMaster_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PWM_BLOCK_I2CMaster_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source PWM_BLOCK_I2CMaster_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.250 ; gain = 116.582
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: PWM_BLOCK_I2CMaster_0_0
Command: synth_design -top PWM_BLOCK_I2CMaster_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16792
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1819.629 ; gain = 407.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PWM_BLOCK_I2CMaster_0_0' [c:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.gen/sources_1/bd/PWM_BLOCK/ip/PWM_BLOCK_I2CMaster_0_0/synth/PWM_BLOCK_I2CMaster_0_0.vhd:71]
INFO: [Synth 8-3491] module 'I2CMaster' declared at 'C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:34' bound to instance 'U0' of component 'I2CMaster' [c:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.gen/sources_1/bd/PWM_BLOCK/ip/PWM_BLOCK_I2CMaster_0_0/synth/PWM_BLOCK_I2CMaster_0_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'I2CMaster' [C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:66]
WARNING: [Synth 8-614] signal 'SDA_BOOT' is read in the process but is not in the sensitivity list [C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:152]
WARNING: [Synth 8-614] signal 'SCL_CLK_SET' is read in the process but is not in the sensitivity list [C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:152]
WARNING: [Synth 8-614] signal 'SCL_INIT' is read in the process but is not in the sensitivity list [C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:152]
WARNING: [Synth 8-614] signal 'SCL_READ_HIGH' is read in the process but is not in the sensitivity list [C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:152]
WARNING: [Synth 8-614] signal 'RW_SCL_CLK_SIZE' is read in the process but is not in the sensitivity list [C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:162]
WARNING: [Synth 8-614] signal 'SCL_CLK_GEN' is read in the process but is not in the sensitivity list [C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:162]
WARNING: [Synth 8-614] signal 'SDA_REG_POWER' is read in the process but is not in the sensitivity list [C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:184]
WARNING: [Synth 8-614] signal 'SDA_POWER_MODE' is read in the process but is not in the sensitivity list [C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:184]
WARNING: [Synth 8-614] signal 'SDA_REG_LP' is read in the process but is not in the sensitivity list [C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:184]
WARNING: [Synth 8-614] signal 'SDA_LP_MODE' is read in the process but is not in the sensitivity list [C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:184]
WARNING: [Synth 8-614] signal 'SDA_REG_ANG_SCALE' is read in the process but is not in the sensitivity list [C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:184]
WARNING: [Synth 8-614] signal 'SDA_ANG_SCALE_MODE' is read in the process but is not in the sensitivity list [C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:184]
WARNING: [Synth 8-614] signal 'SDA_REG_ANG' is read in the process but is not in the sensitivity list [C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:184]
WARNING: [Synth 8-614] signal 'SCL_RESET' is read in the process but is not in the sensitivity list [C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'I2CMaster' (0#1) [C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'PWM_BLOCK_I2CMaster_0_0' (0#1) [c:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.gen/sources_1/bd/PWM_BLOCK/ip/PWM_BLOCK_I2CMaster_0_0/synth/PWM_BLOCK_I2CMaster_0_0.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element MASTER_CLK_STATE_reg was removed.  [C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:227]
WARNING: [Synth 8-6014] Unused sequential element GYRO_Y_READ_reg was removed.  [C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:364]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1915.285 ; gain = 502.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1915.285 ; gain = 502.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1915.285 ; gain = 502.715
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1915.285 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2001.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2001.672 ; gain = 0.027
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2001.672 ; gain = 589.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2001.672 ; gain = 589.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2001.672 ; gain = 589.102
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'RW_reg' [C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:202]
WARNING: [Synth 8-327] inferring latch for variable 'SDA_REG1_reg' [C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:188]
WARNING: [Synth 8-327] inferring latch for variable 'SDA_MODE_reg' [C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:189]
WARNING: [Synth 8-327] inferring latch for variable 'SDA_BOOT_reg' [C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.srcs/sources_1/new/I2CMaster.vhd:203]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2001.672 ; gain = 589.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 10    
	   2 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 22    
	   3 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (U0/SDA_REG1_reg[0]) is unused and will be removed from module PWM_BLOCK_I2CMaster_0_0.
INFO: [Synth 8-3332] Sequential element (U0/SDA_REG1_reg[6]) is unused and will be removed from module PWM_BLOCK_I2CMaster_0_0.
INFO: [Synth 8-3332] Sequential element (U0/SDA_MODE_reg[0]) is unused and will be removed from module PWM_BLOCK_I2CMaster_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2001.672 ; gain = 589.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 2001.672 ; gain = 589.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 2001.672 ; gain = 589.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (U0/SDA_REG1_reg[1]) is unused and will be removed from module PWM_BLOCK_I2CMaster_0_0.
INFO: [Synth 8-3332] Sequential element (U0/SDA_REG1_reg[2]) is unused and will be removed from module PWM_BLOCK_I2CMaster_0_0.
INFO: [Synth 8-3332] Sequential element (U0/SDA_REG1_reg[3]) is unused and will be removed from module PWM_BLOCK_I2CMaster_0_0.
INFO: [Synth 8-3332] Sequential element (U0/SDA_REG1_reg[4]) is unused and will be removed from module PWM_BLOCK_I2CMaster_0_0.
INFO: [Synth 8-3332] Sequential element (U0/SDA_REG1_reg[7]) is unused and will be removed from module PWM_BLOCK_I2CMaster_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 2001.672 ; gain = 589.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2001.672 ; gain = 589.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2001.672 ; gain = 589.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2001.672 ; gain = 589.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2001.672 ; gain = 589.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2001.672 ; gain = 589.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2001.672 ; gain = 589.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     9|
|3     |LUT2   |    28|
|4     |LUT3   |    25|
|5     |LUT4   |    26|
|6     |LUT5   |    18|
|7     |LUT6   |    85|
|8     |FDCE   |     1|
|9     |FDRE   |   116|
|10    |FDSE   |     8|
|11    |LD     |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2001.672 ; gain = 589.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 2001.672 ; gain = 502.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 2001.672 ; gain = 589.102
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2001.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2001.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 5 instances

Synth Design complete, checksum: 7d2e5d0b
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:25 . Memory (MB): peak = 2001.672 ; gain = 966.934
INFO: [Common 17-1381] The checkpoint 'C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.runs/PWM_BLOCK_I2CMaster_0_0_synth_1/PWM_BLOCK_I2CMaster_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP PWM_BLOCK_I2CMaster_0_0, cache-ID = a83c2d2271667615
INFO: [Common 17-1381] The checkpoint 'C:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.runs/PWM_BLOCK_I2CMaster_0_0_synth_1/PWM_BLOCK_I2CMaster_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PWM_BLOCK_I2CMaster_0_0_utilization_synth.rpt -pb PWM_BLOCK_I2CMaster_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 10 09:46:36 2023...
