#[doc = "Register `sys_syscfg_33` reader"]
pub type R = crate::R<SYS_SYSCFG_33_SPEC>;
#[doc = "Register `sys_syscfg_33` writer"]
pub type W = crate::W<SYS_SYSCFG_33_SPEC>;
#[doc = "Field `reset_vector_4_32` reader - U0 U74MC Reset Vector 4: 32"]
pub type RESET_VECTOR_4_32_R = crate::BitReader;
#[doc = "Field `reset_vector_4_32` writer - U0 U74MC Reset Vector 4: 32"]
pub type RESET_VECTOR_4_32_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `reset_vector_4_33` reader - U0 U74MC Reset Vector 4: 33"]
pub type RESET_VECTOR_4_33_R = crate::BitReader;
#[doc = "Field `reset_vector_4_33` writer - U0 U74MC Reset Vector 4: 33"]
pub type RESET_VECTOR_4_33_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `reset_vector_4_34` reader - U0 U74MC Reset Vector 4: 34"]
pub type RESET_VECTOR_4_34_R = crate::BitReader;
#[doc = "Field `reset_vector_4_34` writer - U0 U74MC Reset Vector 4: 34"]
pub type RESET_VECTOR_4_34_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `reset_vector_4_35` reader - U0 U74MC Reset Vector 4: 35"]
pub type RESET_VECTOR_4_35_R = crate::BitReader;
#[doc = "Field `reset_vector_4_35` writer - U0 U74MC Reset Vector 4: 35"]
pub type RESET_VECTOR_4_35_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `u0_suppress_fetch_1` reader - u0_suppress_fetch_1"]
pub type U0_SUPPRESS_FETCH_1_R = crate::BitReader;
#[doc = "Field `u0_suppress_fetch_1` writer - u0_suppress_fetch_1"]
pub type U0_SUPPRESS_FETCH_1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `u0_suppress_fetch_2` reader - u0_suppress_fetch_2"]
pub type U0_SUPPRESS_FETCH_2_R = crate::BitReader;
#[doc = "Field `u0_suppress_fetch_2` writer - u0_suppress_fetch_2"]
pub type U0_SUPPRESS_FETCH_2_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `u0_suppress_fetch_3` reader - u0_suppress_fetch_3"]
pub type U0_SUPPRESS_FETCH_3_R = crate::BitReader;
#[doc = "Field `u0_suppress_fetch_3` writer - u0_suppress_fetch_3"]
pub type U0_SUPPRESS_FETCH_3_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `u0_suppress_fetch_4` reader - u0_suppress_fetch_4"]
pub type U0_SUPPRESS_FETCH_4_R = crate::BitReader;
#[doc = "Field `u0_suppress_fetch_4` writer - u0_suppress_fetch_4"]
pub type U0_SUPPRESS_FETCH_4_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `u0_wfi_from_tile_0` reader - u0_wfi_from_tile_0"]
pub type U0_WFI_FROM_TILE_0_R = crate::BitReader;
#[doc = "Field `u0_wfi_from_tile_0` writer - u0_wfi_from_tile_0"]
pub type U0_WFI_FROM_TILE_0_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `u0_wfi_from_tile_1` reader - u0_wfi_from_tile_1"]
pub type U0_WFI_FROM_TILE_1_R = crate::BitReader;
#[doc = "Field `u0_wfi_from_tile_1` writer - u0_wfi_from_tile_1"]
pub type U0_WFI_FROM_TILE_1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `u0_wfi_from_tile_2` reader - u0_wfi_from_tile_2"]
pub type U0_WFI_FROM_TILE_2_R = crate::BitReader;
#[doc = "Field `u0_wfi_from_tile_2` writer - u0_wfi_from_tile_2"]
pub type U0_WFI_FROM_TILE_2_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `u0_wfi_from_tile_3` reader - u0_wfi_from_tile_3"]
pub type U0_WFI_FROM_TILE_3_R = crate::BitReader;
#[doc = "Field `u0_wfi_from_tile_3` writer - u0_wfi_from_tile_3"]
pub type U0_WFI_FROM_TILE_3_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `u0_wfi_from_tile_4` reader - u0_wfi_from_tile_4"]
pub type U0_WFI_FROM_TILE_4_R = crate::BitReader;
#[doc = "Field `u0_wfi_from_tile_4` writer - u0_wfi_from_tile_4"]
pub type U0_WFI_FROM_TILE_4_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `u0_vdec_intsram_sram_config_slp` reader - SRAM/ROM configuration. SLP: sleep enable, high active, default is low."]
pub type U0_VDEC_INTSRAM_SRAM_CONFIG_SLP_R = crate::BitReader;
#[doc = "Field `u0_vdec_intsram_sram_config_slp` writer - SRAM/ROM configuration. SLP: sleep enable, high active, default is low."]
pub type U0_VDEC_INTSRAM_SRAM_CONFIG_SLP_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `u0_vdec_intsram_sram_config_sd` reader - SRAM/ROM configuration. SD: shutdown enable, high active, default is low."]
pub type U0_VDEC_INTSRAM_SRAM_CONFIG_SD_R = crate::BitReader;
#[doc = "Field `u0_vdec_intsram_sram_config_sd` writer - SRAM/ROM configuration. SD: shutdown enable, high active, default is low."]
pub type U0_VDEC_INTSRAM_SRAM_CONFIG_SD_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `u0_vdec_intsram_sram_config_rtsel` reader - SRAM/ROM configuration. RTSEL: timing setting for debug purpose, default is 2'b01."]
pub type U0_VDEC_INTSRAM_SRAM_CONFIG_RTSEL_R = crate::FieldReader;
#[doc = "Field `u0_vdec_intsram_sram_config_rtsel` writer - SRAM/ROM configuration. RTSEL: timing setting for debug purpose, default is 2'b01."]
pub type U0_VDEC_INTSRAM_SRAM_CONFIG_RTSEL_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `u0_vdec_intsram_sram_config_ptsel` reader - SRAM/ROM configuration. PTSEL: timing setting for debug purpose, default is 2'b01."]
pub type U0_VDEC_INTSRAM_SRAM_CONFIG_PTSEL_R = crate::FieldReader;
#[doc = "Field `u0_vdec_intsram_sram_config_ptsel` writer - SRAM/ROM configuration. PTSEL: timing setting for debug purpose, default is 2'b01."]
pub type U0_VDEC_INTSRAM_SRAM_CONFIG_PTSEL_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `u0_vdec_intsram_sram_config_trb` reader - SRAM/ROM configuration. TRB: timing setting for debug purpose, default is 2'b01."]
pub type U0_VDEC_INTSRAM_SRAM_CONFIG_TRB_R = crate::FieldReader;
#[doc = "Field `u0_vdec_intsram_sram_config_trb` writer - SRAM/ROM configuration. TRB: timing setting for debug purpose, default is 2'b01."]
pub type U0_VDEC_INTSRAM_SRAM_CONFIG_TRB_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `u0_vdec_intsram_sram_config_wtsel` reader - SRAM/ROM configuration. WTSEL: timing setting for debug purpose, default is 2'b01."]
pub type U0_VDEC_INTSRAM_SRAM_CONFIG_WTSEL_R = crate::FieldReader;
#[doc = "Field `u0_vdec_intsram_sram_config_wtsel` writer - SRAM/ROM configuration. WTSEL: timing setting for debug purpose, default is 2'b01."]
pub type U0_VDEC_INTSRAM_SRAM_CONFIG_WTSEL_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `u0_vdec_intsram_sram_config_vs` reader - SRAM/ROM configuration. VS: timing setting for debug purpose, default is 1'b1."]
pub type U0_VDEC_INTSRAM_SRAM_CONFIG_VS_R = crate::BitReader;
#[doc = "Field `u0_vdec_intsram_sram_config_vs` writer - SRAM/ROM configuration. VS: timing setting for debug purpose, default is 1'b1."]
pub type U0_VDEC_INTSRAM_SRAM_CONFIG_VS_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `u0_vdec_intsram_sram_config_vg` reader - SRAM/ROM configuration. VG: timing setting for debug purpose, default is 1'b1."]
pub type U0_VDEC_INTSRAM_SRAM_CONFIG_VG_R = crate::BitReader;
#[doc = "Field `u0_vdec_intsram_sram_config_vg` writer - SRAM/ROM configuration. VG: timing setting for debug purpose, default is 1'b1."]
pub type U0_VDEC_INTSRAM_SRAM_CONFIG_VG_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - U0 U74MC Reset Vector 4: 32"]
    #[inline(always)]
    pub fn reset_vector_4_32(&self) -> RESET_VECTOR_4_32_R {
        RESET_VECTOR_4_32_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - U0 U74MC Reset Vector 4: 33"]
    #[inline(always)]
    pub fn reset_vector_4_33(&self) -> RESET_VECTOR_4_33_R {
        RESET_VECTOR_4_33_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - U0 U74MC Reset Vector 4: 34"]
    #[inline(always)]
    pub fn reset_vector_4_34(&self) -> RESET_VECTOR_4_34_R {
        RESET_VECTOR_4_34_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - U0 U74MC Reset Vector 4: 35"]
    #[inline(always)]
    pub fn reset_vector_4_35(&self) -> RESET_VECTOR_4_35_R {
        RESET_VECTOR_4_35_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - u0_suppress_fetch_1"]
    #[inline(always)]
    pub fn u0_suppress_fetch_1(&self) -> U0_SUPPRESS_FETCH_1_R {
        U0_SUPPRESS_FETCH_1_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - u0_suppress_fetch_2"]
    #[inline(always)]
    pub fn u0_suppress_fetch_2(&self) -> U0_SUPPRESS_FETCH_2_R {
        U0_SUPPRESS_FETCH_2_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - u0_suppress_fetch_3"]
    #[inline(always)]
    pub fn u0_suppress_fetch_3(&self) -> U0_SUPPRESS_FETCH_3_R {
        U0_SUPPRESS_FETCH_3_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - u0_suppress_fetch_4"]
    #[inline(always)]
    pub fn u0_suppress_fetch_4(&self) -> U0_SUPPRESS_FETCH_4_R {
        U0_SUPPRESS_FETCH_4_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - u0_wfi_from_tile_0"]
    #[inline(always)]
    pub fn u0_wfi_from_tile_0(&self) -> U0_WFI_FROM_TILE_0_R {
        U0_WFI_FROM_TILE_0_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - u0_wfi_from_tile_1"]
    #[inline(always)]
    pub fn u0_wfi_from_tile_1(&self) -> U0_WFI_FROM_TILE_1_R {
        U0_WFI_FROM_TILE_1_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - u0_wfi_from_tile_2"]
    #[inline(always)]
    pub fn u0_wfi_from_tile_2(&self) -> U0_WFI_FROM_TILE_2_R {
        U0_WFI_FROM_TILE_2_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - u0_wfi_from_tile_3"]
    #[inline(always)]
    pub fn u0_wfi_from_tile_3(&self) -> U0_WFI_FROM_TILE_3_R {
        U0_WFI_FROM_TILE_3_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - u0_wfi_from_tile_4"]
    #[inline(always)]
    pub fn u0_wfi_from_tile_4(&self) -> U0_WFI_FROM_TILE_4_R {
        U0_WFI_FROM_TILE_4_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - SRAM/ROM configuration. SLP: sleep enable, high active, default is low."]
    #[inline(always)]
    pub fn u0_vdec_intsram_sram_config_slp(&self) -> U0_VDEC_INTSRAM_SRAM_CONFIG_SLP_R {
        U0_VDEC_INTSRAM_SRAM_CONFIG_SLP_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - SRAM/ROM configuration. SD: shutdown enable, high active, default is low."]
    #[inline(always)]
    pub fn u0_vdec_intsram_sram_config_sd(&self) -> U0_VDEC_INTSRAM_SRAM_CONFIG_SD_R {
        U0_VDEC_INTSRAM_SRAM_CONFIG_SD_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bits 15:16 - SRAM/ROM configuration. RTSEL: timing setting for debug purpose, default is 2'b01."]
    #[inline(always)]
    pub fn u0_vdec_intsram_sram_config_rtsel(&self) -> U0_VDEC_INTSRAM_SRAM_CONFIG_RTSEL_R {
        U0_VDEC_INTSRAM_SRAM_CONFIG_RTSEL_R::new(((self.bits >> 15) & 3) as u8)
    }
    #[doc = "Bits 17:18 - SRAM/ROM configuration. PTSEL: timing setting for debug purpose, default is 2'b01."]
    #[inline(always)]
    pub fn u0_vdec_intsram_sram_config_ptsel(&self) -> U0_VDEC_INTSRAM_SRAM_CONFIG_PTSEL_R {
        U0_VDEC_INTSRAM_SRAM_CONFIG_PTSEL_R::new(((self.bits >> 17) & 3) as u8)
    }
    #[doc = "Bits 19:20 - SRAM/ROM configuration. TRB: timing setting for debug purpose, default is 2'b01."]
    #[inline(always)]
    pub fn u0_vdec_intsram_sram_config_trb(&self) -> U0_VDEC_INTSRAM_SRAM_CONFIG_TRB_R {
        U0_VDEC_INTSRAM_SRAM_CONFIG_TRB_R::new(((self.bits >> 19) & 3) as u8)
    }
    #[doc = "Bits 21:22 - SRAM/ROM configuration. WTSEL: timing setting for debug purpose, default is 2'b01."]
    #[inline(always)]
    pub fn u0_vdec_intsram_sram_config_wtsel(&self) -> U0_VDEC_INTSRAM_SRAM_CONFIG_WTSEL_R {
        U0_VDEC_INTSRAM_SRAM_CONFIG_WTSEL_R::new(((self.bits >> 21) & 3) as u8)
    }
    #[doc = "Bit 23 - SRAM/ROM configuration. VS: timing setting for debug purpose, default is 1'b1."]
    #[inline(always)]
    pub fn u0_vdec_intsram_sram_config_vs(&self) -> U0_VDEC_INTSRAM_SRAM_CONFIG_VS_R {
        U0_VDEC_INTSRAM_SRAM_CONFIG_VS_R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - SRAM/ROM configuration. VG: timing setting for debug purpose, default is 1'b1."]
    #[inline(always)]
    pub fn u0_vdec_intsram_sram_config_vg(&self) -> U0_VDEC_INTSRAM_SRAM_CONFIG_VG_R {
        U0_VDEC_INTSRAM_SRAM_CONFIG_VG_R::new(((self.bits >> 24) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - U0 U74MC Reset Vector 4: 32"]
    #[inline(always)]
    #[must_use]
    pub fn reset_vector_4_32(&mut self) -> RESET_VECTOR_4_32_W<SYS_SYSCFG_33_SPEC> {
        RESET_VECTOR_4_32_W::new(self, 0)
    }
    #[doc = "Bit 1 - U0 U74MC Reset Vector 4: 33"]
    #[inline(always)]
    #[must_use]
    pub fn reset_vector_4_33(&mut self) -> RESET_VECTOR_4_33_W<SYS_SYSCFG_33_SPEC> {
        RESET_VECTOR_4_33_W::new(self, 1)
    }
    #[doc = "Bit 2 - U0 U74MC Reset Vector 4: 34"]
    #[inline(always)]
    #[must_use]
    pub fn reset_vector_4_34(&mut self) -> RESET_VECTOR_4_34_W<SYS_SYSCFG_33_SPEC> {
        RESET_VECTOR_4_34_W::new(self, 2)
    }
    #[doc = "Bit 3 - U0 U74MC Reset Vector 4: 35"]
    #[inline(always)]
    #[must_use]
    pub fn reset_vector_4_35(&mut self) -> RESET_VECTOR_4_35_W<SYS_SYSCFG_33_SPEC> {
        RESET_VECTOR_4_35_W::new(self, 3)
    }
    #[doc = "Bit 4 - u0_suppress_fetch_1"]
    #[inline(always)]
    #[must_use]
    pub fn u0_suppress_fetch_1(&mut self) -> U0_SUPPRESS_FETCH_1_W<SYS_SYSCFG_33_SPEC> {
        U0_SUPPRESS_FETCH_1_W::new(self, 4)
    }
    #[doc = "Bit 5 - u0_suppress_fetch_2"]
    #[inline(always)]
    #[must_use]
    pub fn u0_suppress_fetch_2(&mut self) -> U0_SUPPRESS_FETCH_2_W<SYS_SYSCFG_33_SPEC> {
        U0_SUPPRESS_FETCH_2_W::new(self, 5)
    }
    #[doc = "Bit 6 - u0_suppress_fetch_3"]
    #[inline(always)]
    #[must_use]
    pub fn u0_suppress_fetch_3(&mut self) -> U0_SUPPRESS_FETCH_3_W<SYS_SYSCFG_33_SPEC> {
        U0_SUPPRESS_FETCH_3_W::new(self, 6)
    }
    #[doc = "Bit 7 - u0_suppress_fetch_4"]
    #[inline(always)]
    #[must_use]
    pub fn u0_suppress_fetch_4(&mut self) -> U0_SUPPRESS_FETCH_4_W<SYS_SYSCFG_33_SPEC> {
        U0_SUPPRESS_FETCH_4_W::new(self, 7)
    }
    #[doc = "Bit 8 - u0_wfi_from_tile_0"]
    #[inline(always)]
    #[must_use]
    pub fn u0_wfi_from_tile_0(&mut self) -> U0_WFI_FROM_TILE_0_W<SYS_SYSCFG_33_SPEC> {
        U0_WFI_FROM_TILE_0_W::new(self, 8)
    }
    #[doc = "Bit 9 - u0_wfi_from_tile_1"]
    #[inline(always)]
    #[must_use]
    pub fn u0_wfi_from_tile_1(&mut self) -> U0_WFI_FROM_TILE_1_W<SYS_SYSCFG_33_SPEC> {
        U0_WFI_FROM_TILE_1_W::new(self, 9)
    }
    #[doc = "Bit 10 - u0_wfi_from_tile_2"]
    #[inline(always)]
    #[must_use]
    pub fn u0_wfi_from_tile_2(&mut self) -> U0_WFI_FROM_TILE_2_W<SYS_SYSCFG_33_SPEC> {
        U0_WFI_FROM_TILE_2_W::new(self, 10)
    }
    #[doc = "Bit 11 - u0_wfi_from_tile_3"]
    #[inline(always)]
    #[must_use]
    pub fn u0_wfi_from_tile_3(&mut self) -> U0_WFI_FROM_TILE_3_W<SYS_SYSCFG_33_SPEC> {
        U0_WFI_FROM_TILE_3_W::new(self, 11)
    }
    #[doc = "Bit 12 - u0_wfi_from_tile_4"]
    #[inline(always)]
    #[must_use]
    pub fn u0_wfi_from_tile_4(&mut self) -> U0_WFI_FROM_TILE_4_W<SYS_SYSCFG_33_SPEC> {
        U0_WFI_FROM_TILE_4_W::new(self, 12)
    }
    #[doc = "Bit 13 - SRAM/ROM configuration. SLP: sleep enable, high active, default is low."]
    #[inline(always)]
    #[must_use]
    pub fn u0_vdec_intsram_sram_config_slp(
        &mut self,
    ) -> U0_VDEC_INTSRAM_SRAM_CONFIG_SLP_W<SYS_SYSCFG_33_SPEC> {
        U0_VDEC_INTSRAM_SRAM_CONFIG_SLP_W::new(self, 13)
    }
    #[doc = "Bit 14 - SRAM/ROM configuration. SD: shutdown enable, high active, default is low."]
    #[inline(always)]
    #[must_use]
    pub fn u0_vdec_intsram_sram_config_sd(
        &mut self,
    ) -> U0_VDEC_INTSRAM_SRAM_CONFIG_SD_W<SYS_SYSCFG_33_SPEC> {
        U0_VDEC_INTSRAM_SRAM_CONFIG_SD_W::new(self, 14)
    }
    #[doc = "Bits 15:16 - SRAM/ROM configuration. RTSEL: timing setting for debug purpose, default is 2'b01."]
    #[inline(always)]
    #[must_use]
    pub fn u0_vdec_intsram_sram_config_rtsel(
        &mut self,
    ) -> U0_VDEC_INTSRAM_SRAM_CONFIG_RTSEL_W<SYS_SYSCFG_33_SPEC> {
        U0_VDEC_INTSRAM_SRAM_CONFIG_RTSEL_W::new(self, 15)
    }
    #[doc = "Bits 17:18 - SRAM/ROM configuration. PTSEL: timing setting for debug purpose, default is 2'b01."]
    #[inline(always)]
    #[must_use]
    pub fn u0_vdec_intsram_sram_config_ptsel(
        &mut self,
    ) -> U0_VDEC_INTSRAM_SRAM_CONFIG_PTSEL_W<SYS_SYSCFG_33_SPEC> {
        U0_VDEC_INTSRAM_SRAM_CONFIG_PTSEL_W::new(self, 17)
    }
    #[doc = "Bits 19:20 - SRAM/ROM configuration. TRB: timing setting for debug purpose, default is 2'b01."]
    #[inline(always)]
    #[must_use]
    pub fn u0_vdec_intsram_sram_config_trb(
        &mut self,
    ) -> U0_VDEC_INTSRAM_SRAM_CONFIG_TRB_W<SYS_SYSCFG_33_SPEC> {
        U0_VDEC_INTSRAM_SRAM_CONFIG_TRB_W::new(self, 19)
    }
    #[doc = "Bits 21:22 - SRAM/ROM configuration. WTSEL: timing setting for debug purpose, default is 2'b01."]
    #[inline(always)]
    #[must_use]
    pub fn u0_vdec_intsram_sram_config_wtsel(
        &mut self,
    ) -> U0_VDEC_INTSRAM_SRAM_CONFIG_WTSEL_W<SYS_SYSCFG_33_SPEC> {
        U0_VDEC_INTSRAM_SRAM_CONFIG_WTSEL_W::new(self, 21)
    }
    #[doc = "Bit 23 - SRAM/ROM configuration. VS: timing setting for debug purpose, default is 1'b1."]
    #[inline(always)]
    #[must_use]
    pub fn u0_vdec_intsram_sram_config_vs(
        &mut self,
    ) -> U0_VDEC_INTSRAM_SRAM_CONFIG_VS_W<SYS_SYSCFG_33_SPEC> {
        U0_VDEC_INTSRAM_SRAM_CONFIG_VS_W::new(self, 23)
    }
    #[doc = "Bit 24 - SRAM/ROM configuration. VG: timing setting for debug purpose, default is 1'b1."]
    #[inline(always)]
    #[must_use]
    pub fn u0_vdec_intsram_sram_config_vg(
        &mut self,
    ) -> U0_VDEC_INTSRAM_SRAM_CONFIG_VG_W<SYS_SYSCFG_33_SPEC> {
        U0_VDEC_INTSRAM_SRAM_CONFIG_VG_W::new(self, 24)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "SYS SYSCONSAIF SYSCFG 132\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`sys_syscfg_33::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`sys_syscfg_33::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SYS_SYSCFG_33_SPEC;
impl crate::RegisterSpec for SYS_SYSCFG_33_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`sys_syscfg_33::R`](R) reader structure"]
impl crate::Readable for SYS_SYSCFG_33_SPEC {}
#[doc = "`write(|w| ..)` method takes [`sys_syscfg_33::W`](W) writer structure"]
impl crate::Writable for SYS_SYSCFG_33_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets sys_syscfg_33 to value 0"]
impl crate::Resettable for SYS_SYSCFG_33_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
