# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Full_Adder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying d:/fpga/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA/lab1/lab1.1/RTL {D:/FPGA/lab1/lab1.1/RTL/Full_Adder.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:16:47 on Sep 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/lab1/lab1.1/RTL" D:/FPGA/lab1/lab1.1/RTL/Full_Adder.v 
# -- Compiling module Full_Adder
# 
# Top level modules:
# 	Full_Adder
# End time: 16:16:47 on Sep 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA/lab1/lab1.1/Quartus_prj/../SIM {D:/FPGA/lab1/lab1.1/Quartus_prj/../SIM/tb_full_adder.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:16:47 on Sep 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/lab1/lab1.1/Quartus_prj/../SIM" D:/FPGA/lab1/lab1.1/Quartus_prj/../SIM/tb_full_adder.v 
# -- Compiling module tb_full_adder
# 
# Top level modules:
# 	tb_full_adder
# End time: 16:16:47 on Sep 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_full_adder
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_full_adder 
# Start time: 16:16:47 on Sep 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_full_adder(fast)
# Loading work.Full_Adder(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/FPGA/lab1/lab1.1/SIM/wave
add list \
sim:/tb_full_adder/Button1 
add list \
sim:/tb_full_adder/Button2 
add list \
sim:/tb_full_adder/Button3 
add list \
sim:/tb_full_adder/Led1 
add list \
sim:/tb_full_adder/Led2 
write list -window .main_pane.list.interior.cs.body D:/FPGA/lab1/lab1.1/SIM/list.lst
# End time: 16:18:13 on Sep 27,2025, Elapsed time: 0:01:26
# Errors: 0, Warnings: 1
