

================================================================
== Vitis HLS Report for 'MUL_MOD_3'
================================================================
* Date:           Thu Mar 27 00:01:05 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.580 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.120 us|  0.120 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.12>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%MOD_INDEX_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %MOD_INDEX"   --->   Operation 17 'read' 'MOD_INDEX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input2_val"   --->   Operation 18 'read' 'input2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input1_val"   --->   Operation 19 'read' 'input1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input2_low = trunc i32 %input2_val_read"   --->   Operation 20 'trunc' 'input2_low' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input1_low = trunc i32 %input1_val_read"   --->   Operation 21 'trunc' 'input1_low' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i16 %input1_low" [Arithmetic.cpp:44->Arithmetic.cpp:126]   --->   Operation 22 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input1_high = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %input1_val_read, i32 16, i32 31" [Arithmetic.cpp:45->Arithmetic.cpp:126]   --->   Operation 23 'partselect' 'input1_high' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i16 %input1_high" [Arithmetic.cpp:45->Arithmetic.cpp:126]   --->   Operation 24 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i16 %input2_low" [Arithmetic.cpp:46->Arithmetic.cpp:126]   --->   Operation 25 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input2_high = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %input2_val_read, i32 16, i32 31" [Arithmetic.cpp:47->Arithmetic.cpp:126]   --->   Operation 26 'partselect' 'input2_high' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i16 %input2_high" [Arithmetic.cpp:47->Arithmetic.cpp:126]   --->   Operation 27 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.07ns)   --->   "%a_plus_b = add i17 %zext_ln45, i17 %zext_ln44_1" [Arithmetic.cpp:50->Arithmetic.cpp:126]   --->   Operation 28 'add' 'a_plus_b' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.65ns) (grouped into DSP with root node sub_ln63)   --->   "%c_plus_d = add i17 %zext_ln47, i17 %zext_ln46_1" [Arithmetic.cpp:51->Arithmetic.cpp:126]   --->   Operation 29 'add' 'c_plus_d' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i17 %a_plus_b" [Arithmetic.cpp:63->Arithmetic.cpp:126]   --->   Operation 30 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into DSP with root node sub_ln63)   --->   "%zext_ln63_1 = zext i17 %c_plus_d" [Arithmetic.cpp:63->Arithmetic.cpp:126]   --->   Operation 31 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [3/3] (1.05ns) (grouped into DSP with root node sub_ln63)   --->   "%mul_ln63 = mul i34 %zext_ln63_1, i34 %zext_ln63" [Arithmetic.cpp:63->Arithmetic.cpp:126]   --->   Operation 32 'mul' 'mul_ln63' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i16 %input1_low" [Arithmetic.cpp:44->Arithmetic.cpp:126]   --->   Operation 33 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln45_4 = zext i16 %input1_high" [Arithmetic.cpp:45->Arithmetic.cpp:126]   --->   Operation 34 'zext' 'zext_ln45_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i16 %input2_low" [Arithmetic.cpp:46->Arithmetic.cpp:126]   --->   Operation 35 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i16 %input2_high" [Arithmetic.cpp:47->Arithmetic.cpp:126]   --->   Operation 36 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (5.58ns)   --->   "%ac = mul i32 %zext_ln47_1, i32 %zext_ln45_4" [Arithmetic.cpp:54->Arithmetic.cpp:126]   --->   Operation 37 'mul' 'ac' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (5.58ns)   --->   "%bd = mul i32 %zext_ln46, i32 %zext_ln44" [Arithmetic.cpp:55->Arithmetic.cpp:126]   --->   Operation 38 'mul' 'bd' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [2/3] (1.05ns) (grouped into DSP with root node sub_ln63)   --->   "%mul_ln63 = mul i34 %zext_ln63_1, i34 %zext_ln63" [Arithmetic.cpp:63->Arithmetic.cpp:126]   --->   Operation 39 'mul' 'mul_ln63' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.65>
ST_3 : Operation 40 [1/3] (0.00ns) (grouped into DSP with root node sub_ln63)   --->   "%mul_ln63 = mul i34 %zext_ln63_1, i34 %zext_ln63" [Arithmetic.cpp:63->Arithmetic.cpp:126]   --->   Operation 40 'mul' 'mul_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into DSP with root node sub_ln63)   --->   "%zext_ln63_2 = zext i34 %mul_ln63" [Arithmetic.cpp:63->Arithmetic.cpp:126]   --->   Operation 41 'zext' 'zext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i32 %ac" [Arithmetic.cpp:63->Arithmetic.cpp:126]   --->   Operation 42 'zext' 'zext_ln63_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i32 %bd" [Arithmetic.cpp:63->Arithmetic.cpp:126]   --->   Operation 43 'zext' 'zext_ln63_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (2.55ns)   --->   "%add_ln63 = add i33 %zext_ln63_3, i33 %zext_ln63_4" [Arithmetic.cpp:63->Arithmetic.cpp:126]   --->   Operation 44 'add' 'add_ln63' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln63_5 = zext i33 %add_ln63" [Arithmetic.cpp:63->Arithmetic.cpp:126]   --->   Operation 45 'zext' 'zext_ln63_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln63 = sub i35 %zext_ln63_2, i35 %zext_ln63_5" [Arithmetic.cpp:63->Arithmetic.cpp:126]   --->   Operation 46 'sub' 'sub_ln63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 47 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln63 = sub i35 %zext_ln63_2, i35 %zext_ln63_5" [Arithmetic.cpp:63->Arithmetic.cpp:126]   --->   Operation 47 'sub' 'sub_ln63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.52>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%sum1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %ac, i32 %bd" [Arithmetic.cpp:62->Arithmetic.cpp:126]   --->   Operation 48 'bitconcatenate' 'sum1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%sum2 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i35.i16, i35 %sub_ln63, i16 0" [Arithmetic.cpp:63->Arithmetic.cpp:126]   --->   Operation 49 'bitconcatenate' 'sum2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i51 %sum2" [Arithmetic.cpp:63->Arithmetic.cpp:126]   --->   Operation 50 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (3.52ns)   --->   "%res_mult = add i64 %sum1, i64 %sext_ln63" [Arithmetic.cpp:65->Arithmetic.cpp:126]   --->   Operation 51 'add' 'res_mult' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%input1_low_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult, i32 30, i32 45" [Arithmetic.cpp:130]   --->   Operation 52 'partselect' 'input1_low_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%input1_high_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult, i32 46, i32 61" [Arithmetic.cpp:45->Arithmetic.cpp:132]   --->   Operation 53 'partselect' 'input1_high_1' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.83>
ST_6 : Operation 54 [1/1] (1.70ns)   --->   "%m = mux i20 @_ssdm_op_Mux.ap_auto.3i20.i2, i20 1015804, i20 753680, i20 524347, i2 %MOD_INDEX_read" [Arithmetic.cpp:121]   --->   Operation 54 'mux' 'm' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%input2_low_1 = trunc i20 %m" [Arithmetic.cpp:121]   --->   Operation 55 'trunc' 'input2_low_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i16 %input1_low_1" [Arithmetic.cpp:44->Arithmetic.cpp:132]   --->   Operation 56 'zext' 'zext_ln44_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i16 %input1_high_1" [Arithmetic.cpp:45->Arithmetic.cpp:132]   --->   Operation 57 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i16 %input2_low_1" [Arithmetic.cpp:46->Arithmetic.cpp:132]   --->   Operation 58 'zext' 'zext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%input2_high_1 = partselect i4 @_ssdm_op_PartSelect.i4.i20.i32.i32, i20 %m, i32 16, i32 19" [Arithmetic.cpp:47->Arithmetic.cpp:132]   --->   Operation 59 'partselect' 'input2_high_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i4 %input2_high_1" [Arithmetic.cpp:47->Arithmetic.cpp:132]   --->   Operation 60 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln47_4 = zext i16 %sext_ln47" [Arithmetic.cpp:47->Arithmetic.cpp:132]   --->   Operation 61 'zext' 'zext_ln47_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.65ns) (grouped into DSP with root node sub_ln63_1)   --->   "%a_plus_b_1 = add i17 %zext_ln45_1, i17 %zext_ln44_3" [Arithmetic.cpp:50->Arithmetic.cpp:132]   --->   Operation 62 'add' 'a_plus_b_1' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 63 [1/1] (2.07ns)   --->   "%c_plus_d_1 = add i17 %zext_ln47_4, i17 %zext_ln46_3" [Arithmetic.cpp:51->Arithmetic.cpp:132]   --->   Operation 63 'add' 'c_plus_d_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns) (grouped into DSP with root node sub_ln63_1)   --->   "%zext_ln63_6 = zext i17 %a_plus_b_1" [Arithmetic.cpp:63->Arithmetic.cpp:132]   --->   Operation 64 'zext' 'zext_ln63_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln63_7 = zext i17 %c_plus_d_1" [Arithmetic.cpp:63->Arithmetic.cpp:132]   --->   Operation 65 'zext' 'zext_ln63_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [3/3] (1.05ns) (grouped into DSP with root node sub_ln63_1)   --->   "%mul_ln63_1 = mul i34 %zext_ln63_6, i34 %zext_ln63_7" [Arithmetic.cpp:63->Arithmetic.cpp:132]   --->   Operation 66 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 5.58>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i16 %input1_low_1" [Arithmetic.cpp:44->Arithmetic.cpp:132]   --->   Operation 67 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln45_5 = zext i16 %input1_high_1" [Arithmetic.cpp:45->Arithmetic.cpp:132]   --->   Operation 68 'zext' 'zext_ln45_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i16 %input2_low_1" [Arithmetic.cpp:46->Arithmetic.cpp:132]   --->   Operation 69 'zext' 'zext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i16 %sext_ln47" [Arithmetic.cpp:47->Arithmetic.cpp:132]   --->   Operation 70 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (5.58ns)   --->   "%ac_1 = mul i32 %zext_ln45_5, i32 %zext_ln47_2" [Arithmetic.cpp:54->Arithmetic.cpp:132]   --->   Operation 71 'mul' 'ac_1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (5.58ns)   --->   "%bd_1 = mul i32 %zext_ln44_2, i32 %zext_ln46_2" [Arithmetic.cpp:55->Arithmetic.cpp:132]   --->   Operation 72 'mul' 'bd_1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [2/3] (1.05ns) (grouped into DSP with root node sub_ln63_1)   --->   "%mul_ln63_1 = mul i34 %zext_ln63_6, i34 %zext_ln63_7" [Arithmetic.cpp:63->Arithmetic.cpp:132]   --->   Operation 73 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i32 %ac_1" [Arithmetic.cpp:62->Arithmetic.cpp:132]   --->   Operation 74 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.65>
ST_8 : Operation 75 [1/3] (0.00ns) (grouped into DSP with root node sub_ln63_1)   --->   "%mul_ln63_1 = mul i34 %zext_ln63_6, i34 %zext_ln63_7" [Arithmetic.cpp:63->Arithmetic.cpp:132]   --->   Operation 75 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 76 [1/1] (0.00ns) (grouped into DSP with root node sub_ln63_1)   --->   "%zext_ln63_8 = zext i34 %mul_ln63_1" [Arithmetic.cpp:63->Arithmetic.cpp:132]   --->   Operation 76 'zext' 'zext_ln63_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln63_9 = zext i32 %ac_1" [Arithmetic.cpp:63->Arithmetic.cpp:132]   --->   Operation 77 'zext' 'zext_ln63_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln63_10 = zext i32 %bd_1" [Arithmetic.cpp:63->Arithmetic.cpp:132]   --->   Operation 78 'zext' 'zext_ln63_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (2.55ns)   --->   "%add_ln63_1 = add i33 %zext_ln63_9, i33 %zext_ln63_10" [Arithmetic.cpp:63->Arithmetic.cpp:132]   --->   Operation 79 'add' 'add_ln63_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln63_11 = zext i33 %add_ln63_1" [Arithmetic.cpp:63->Arithmetic.cpp:132]   --->   Operation 80 'zext' 'zext_ln63_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln63_1 = sub i35 %zext_ln63_8, i35 %zext_ln63_11" [Arithmetic.cpp:63->Arithmetic.cpp:132]   --->   Operation 81 'sub' 'sub_ln63_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 5.20>
ST_9 : Operation 82 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln63_1 = sub i35 %zext_ln63_8, i35 %zext_ln63_11" [Arithmetic.cpp:63->Arithmetic.cpp:132]   --->   Operation 82 'sub' 'sub_ln63_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %trunc_ln62, i32 %bd_1" [Arithmetic.cpp:65->Arithmetic.cpp:132]   --->   Operation 83 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i35 %sub_ln63_1" [Arithmetic.cpp:65->Arithmetic.cpp:132]   --->   Operation 84 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln8 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %trunc_ln65, i16 0" [Arithmetic.cpp:65->Arithmetic.cpp:132]   --->   Operation 85 'bitconcatenate' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (3.10ns)   --->   "%add_ln131 = add i48 %trunc_ln8, i48 %tmp" [Arithmetic.cpp:131]   --->   Operation 86 'add' 'add_ln131' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%res_mult_shift_part = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %add_ln131, i32 32, i32 47" [Arithmetic.cpp:137]   --->   Operation 87 'partselect' 'res_mult_shift_part' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.52>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%sum1_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %ac_1, i32 %bd_1" [Arithmetic.cpp:62->Arithmetic.cpp:132]   --->   Operation 88 'bitconcatenate' 'sum1_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%sum2_1 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i35.i16, i35 %sub_ln63_1, i16 0" [Arithmetic.cpp:63->Arithmetic.cpp:132]   --->   Operation 89 'bitconcatenate' 'sum2_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln63_1 = sext i51 %sum2_1" [Arithmetic.cpp:63->Arithmetic.cpp:132]   --->   Operation 90 'sext' 'sext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (3.52ns)   --->   "%res_mult_shift = add i64 %sext_ln63_1, i64 %sum1_1" [Arithmetic.cpp:65->Arithmetic.cpp:132]   --->   Operation 91 'add' 'res_mult_shift' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln45_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult_shift, i32 48, i32 63" [Arithmetic.cpp:45->Arithmetic.cpp:138]   --->   Operation 92 'partselect' 'trunc_ln45_2' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.83>
ST_11 : Operation 93 [1/1] (1.70ns)   --->   "%mod = mux i31 @_ssdm_op_Mux.ap_auto.3i31.i2, i31 1073750017, i31 1073815553, i31 1073872897, i2 %MOD_INDEX_read" [Arithmetic.cpp:146]   --->   Operation 93 'mux' 'mod' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%input2_low_2 = trunc i31 %mod" [Arithmetic.cpp:119]   --->   Operation 94 'trunc' 'input2_low_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln44_5 = zext i16 %res_mult_shift_part" [Arithmetic.cpp:44->Arithmetic.cpp:138]   --->   Operation 95 'zext' 'zext_ln44_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln45_3 = zext i16 %trunc_ln45_2" [Arithmetic.cpp:45->Arithmetic.cpp:138]   --->   Operation 96 'zext' 'zext_ln45_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i16 %input2_low_2" [Arithmetic.cpp:46->Arithmetic.cpp:138]   --->   Operation 97 'zext' 'zext_ln46_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%input2_high_2 = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %mod, i32 16, i32 30" [Arithmetic.cpp:47->Arithmetic.cpp:138]   --->   Operation 98 'partselect' 'input2_high_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i15 %input2_high_2" [Arithmetic.cpp:47->Arithmetic.cpp:138]   --->   Operation 99 'zext' 'zext_ln47_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (1.65ns) (grouped into DSP with root node sub_ln63_2)   --->   "%a_plus_b_2 = add i17 %zext_ln44_5, i17 %zext_ln45_3" [Arithmetic.cpp:50->Arithmetic.cpp:138]   --->   Operation 100 'add' 'a_plus_b_2' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 101 [1/1] (2.07ns)   --->   "%c_plus_d_2 = add i17 %zext_ln47_3, i17 %zext_ln46_5" [Arithmetic.cpp:51->Arithmetic.cpp:138]   --->   Operation 101 'add' 'c_plus_d_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns) (grouped into DSP with root node sub_ln63_2)   --->   "%zext_ln63_12 = zext i17 %a_plus_b_2" [Arithmetic.cpp:63->Arithmetic.cpp:138]   --->   Operation 102 'zext' 'zext_ln63_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln63_13 = zext i17 %c_plus_d_2" [Arithmetic.cpp:63->Arithmetic.cpp:138]   --->   Operation 103 'zext' 'zext_ln63_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [3/3] (1.05ns) (grouped into DSP with root node sub_ln63_2)   --->   "%mul_ln63_2 = mul i34 %zext_ln63_12, i34 %zext_ln63_13" [Arithmetic.cpp:63->Arithmetic.cpp:138]   --->   Operation 104 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 5.58>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln44_4 = zext i16 %res_mult_shift_part" [Arithmetic.cpp:44->Arithmetic.cpp:138]   --->   Operation 105 'zext' 'zext_ln44_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i16 %trunc_ln45_2" [Arithmetic.cpp:45->Arithmetic.cpp:138]   --->   Operation 106 'zext' 'zext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i16 %input2_low_2" [Arithmetic.cpp:46->Arithmetic.cpp:138]   --->   Operation 107 'zext' 'zext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln47_5 = zext i15 %input2_high_2" [Arithmetic.cpp:47->Arithmetic.cpp:138]   --->   Operation 108 'zext' 'zext_ln47_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (5.58ns)   --->   "%ac_2 = mul i31 %zext_ln47_5, i31 %zext_ln45_2" [Arithmetic.cpp:54->Arithmetic.cpp:138]   --->   Operation 109 'mul' 'ac_2' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (5.58ns)   --->   "%bd_2 = mul i32 %zext_ln44_4, i32 %zext_ln46_4" [Arithmetic.cpp:55->Arithmetic.cpp:138]   --->   Operation 110 'mul' 'bd_2' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [2/3] (1.05ns) (grouped into DSP with root node sub_ln63_2)   --->   "%mul_ln63_2 = mul i34 %zext_ln63_12, i34 %zext_ln63_13" [Arithmetic.cpp:63->Arithmetic.cpp:138]   --->   Operation 111 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 4.65>
ST_13 : Operation 112 [1/3] (0.00ns) (grouped into DSP with root node sub_ln63_2)   --->   "%mul_ln63_2 = mul i34 %zext_ln63_12, i34 %zext_ln63_13" [Arithmetic.cpp:63->Arithmetic.cpp:138]   --->   Operation 112 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 113 [1/1] (0.00ns) (grouped into DSP with root node sub_ln63_2)   --->   "%zext_ln63_14 = zext i34 %mul_ln63_2" [Arithmetic.cpp:63->Arithmetic.cpp:138]   --->   Operation 113 'zext' 'zext_ln63_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln63_15 = zext i31 %ac_2" [Arithmetic.cpp:63->Arithmetic.cpp:138]   --->   Operation 114 'zext' 'zext_ln63_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln63_16 = zext i32 %bd_2" [Arithmetic.cpp:63->Arithmetic.cpp:138]   --->   Operation 115 'zext' 'zext_ln63_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (2.55ns)   --->   "%add_ln63_2 = add i33 %zext_ln63_15, i33 %zext_ln63_16" [Arithmetic.cpp:63->Arithmetic.cpp:138]   --->   Operation 116 'add' 'add_ln63_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln63_17 = zext i33 %add_ln63_2" [Arithmetic.cpp:63->Arithmetic.cpp:138]   --->   Operation 117 'zext' 'zext_ln63_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln63_2 = sub i35 %zext_ln63_14, i35 %zext_ln63_17" [Arithmetic.cpp:63->Arithmetic.cpp:138]   --->   Operation 118 'sub' 'sub_ln63_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 2.10>
ST_14 : Operation 119 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln63_2 = sub i35 %zext_ln63_14, i35 %zext_ln63_17" [Arithmetic.cpp:63->Arithmetic.cpp:138]   --->   Operation 119 'sub' 'sub_ln63_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 5.30>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%sum1_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i31.i32, i31 %ac_2, i32 %bd_2" [Arithmetic.cpp:62->Arithmetic.cpp:138]   --->   Operation 120 'bitconcatenate' 'sum1_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i63 %sum1_2" [Arithmetic.cpp:62->Arithmetic.cpp:138]   --->   Operation 121 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%sum2_2 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i35.i16, i35 %sub_ln63_2, i16 0" [Arithmetic.cpp:63->Arithmetic.cpp:138]   --->   Operation 122 'bitconcatenate' 'sum2_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln63_2 = sext i51 %sum2_2" [Arithmetic.cpp:63->Arithmetic.cpp:138]   --->   Operation 123 'sext' 'sext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%res_shift = sub i64 %res_mult, i64 %zext_ln62" [Arithmetic.cpp:65->Arithmetic.cpp:138]   --->   Operation 124 'sub' 'res_shift' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 125 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%sub_ln142 = sub i64 %res_shift, i64 %sext_ln63_2" [Arithmetic.cpp:142]   --->   Operation 125 'sub' 'sub_ln142' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 4.21>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln119 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_36" [Arithmetic.cpp:119]   --->   Operation 126 'specpipeline' 'specpipeline_ln119' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i31 %mod" [Arithmetic.cpp:146]   --->   Operation 127 'zext' 'zext_ln146' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (3.52ns)   --->   "%sub_ln146 = sub i64 %sub_ln142, i64 %zext_ln146" [Arithmetic.cpp:146]   --->   Operation 128 'sub' 'sub_ln146' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln147_cast = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %mod, i1 0" [Arithmetic.cpp:147]   --->   Operation 129 'bitconcatenate' 'zext_ln147_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i32 %zext_ln147_cast" [Arithmetic.cpp:147]   --->   Operation 130 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (3.52ns)   --->   "%sub_ln147 = sub i64 %sub_ln142, i64 %zext_ln147" [Arithmetic.cpp:147]   --->   Operation 131 'sub' 'sub_ln147' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_1)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln146, i32 63" [Arithmetic.cpp:149]   --->   Operation 132 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_1)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln147, i32 63" [Arithmetic.cpp:149]   --->   Operation 133 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_1)   --->   "%trunc_ln149 = trunc i64 %sub_ln142" [Arithmetic.cpp:149]   --->   Operation 134 'trunc' 'trunc_ln149' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_1)   --->   "%trunc_ln149_1 = trunc i64 %sub_ln146" [Arithmetic.cpp:149]   --->   Operation 135 'trunc' 'trunc_ln149_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_1)   --->   "%trunc_ln149_2 = trunc i64 %sub_ln147" [Arithmetic.cpp:149]   --->   Operation 136 'trunc' 'trunc_ln149_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_1)   --->   "%select_ln149 = select i1 %tmp_44, i32 %trunc_ln149_1, i32 %trunc_ln149_2" [Arithmetic.cpp:149]   --->   Operation 137 'select' 'select_ln149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 138 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln149_1 = select i1 %tmp_43, i32 %trunc_ln149, i32 %select_ln149" [Arithmetic.cpp:149]   --->   Operation 138 'select' 'select_ln149_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln151 = ret i32 %select_ln149_1" [Arithmetic.cpp:151]   --->   Operation 139 'ret' 'ret_ln151' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MOD_INDEX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
MOD_INDEX_read      (read          ) [ 01111111111100000]
input2_val_read     (read          ) [ 00000000000000000]
input1_val_read     (read          ) [ 00000000000000000]
input2_low          (trunc         ) [ 01100000000000000]
input1_low          (trunc         ) [ 01100000000000000]
zext_ln44_1         (zext          ) [ 00000000000000000]
input1_high         (partselect    ) [ 01100000000000000]
zext_ln45           (zext          ) [ 00000000000000000]
zext_ln46_1         (zext          ) [ 00000000000000000]
input2_high         (partselect    ) [ 01100000000000000]
zext_ln47           (zext          ) [ 00000000000000000]
a_plus_b            (add           ) [ 00000000000000000]
c_plus_d            (add           ) [ 00000000000000000]
zext_ln63           (zext          ) [ 01110000000000000]
zext_ln63_1         (zext          ) [ 01110000000000000]
zext_ln44           (zext          ) [ 00000000000000000]
zext_ln45_4         (zext          ) [ 00000000000000000]
zext_ln46           (zext          ) [ 00000000000000000]
zext_ln47_1         (zext          ) [ 00000000000000000]
ac                  (mul           ) [ 01011100000000000]
bd                  (mul           ) [ 01011100000000000]
mul_ln63            (mul           ) [ 00000000000000000]
zext_ln63_2         (zext          ) [ 01001000000000000]
zext_ln63_3         (zext          ) [ 00000000000000000]
zext_ln63_4         (zext          ) [ 00000000000000000]
add_ln63            (add           ) [ 00000000000000000]
zext_ln63_5         (zext          ) [ 01001000000000000]
sub_ln63            (sub           ) [ 01000100000000000]
sum1                (bitconcatenate) [ 00000000000000000]
sum2                (bitconcatenate) [ 00000000000000000]
sext_ln63           (sext          ) [ 00000000000000000]
res_mult            (add           ) [ 01000011111111110]
input1_low_1        (partselect    ) [ 01000011000000000]
input1_high_1       (partselect    ) [ 01000011000000000]
m                   (mux           ) [ 00000000000000000]
input2_low_1        (trunc         ) [ 01000001000000000]
zext_ln44_3         (zext          ) [ 00000000000000000]
zext_ln45_1         (zext          ) [ 00000000000000000]
zext_ln46_3         (zext          ) [ 00000000000000000]
input2_high_1       (partselect    ) [ 00000000000000000]
sext_ln47           (sext          ) [ 01000001000000000]
zext_ln47_4         (zext          ) [ 00000000000000000]
a_plus_b_1          (add           ) [ 00000000000000000]
c_plus_d_1          (add           ) [ 00000000000000000]
zext_ln63_6         (zext          ) [ 01000001100000000]
zext_ln63_7         (zext          ) [ 01000001100000000]
zext_ln44_2         (zext          ) [ 00000000000000000]
zext_ln45_5         (zext          ) [ 00000000000000000]
zext_ln46_2         (zext          ) [ 00000000000000000]
zext_ln47_2         (zext          ) [ 00000000000000000]
ac_1                (mul           ) [ 01000000111000000]
bd_1                (mul           ) [ 01000000111000000]
trunc_ln62          (trunc         ) [ 01000000110000000]
mul_ln63_1          (mul           ) [ 00000000000000000]
zext_ln63_8         (zext          ) [ 01000000010000000]
zext_ln63_9         (zext          ) [ 00000000000000000]
zext_ln63_10        (zext          ) [ 00000000000000000]
add_ln63_1          (add           ) [ 00000000000000000]
zext_ln63_11        (zext          ) [ 01000000010000000]
sub_ln63_1          (sub           ) [ 01000000001000000]
tmp                 (bitconcatenate) [ 00000000000000000]
trunc_ln65          (trunc         ) [ 00000000000000000]
trunc_ln8           (bitconcatenate) [ 00000000000000000]
add_ln131           (add           ) [ 00000000000000000]
res_mult_shift_part (partselect    ) [ 01000000001110000]
sum1_1              (bitconcatenate) [ 00000000000000000]
sum2_1              (bitconcatenate) [ 00000000000000000]
sext_ln63_1         (sext          ) [ 00000000000000000]
res_mult_shift      (add           ) [ 00000000000000000]
trunc_ln45_2        (partselect    ) [ 01000000000110000]
mod                 (mux           ) [ 01000000000011111]
input2_low_2        (trunc         ) [ 01000000000010000]
zext_ln44_5         (zext          ) [ 00000000000000000]
zext_ln45_3         (zext          ) [ 00000000000000000]
zext_ln46_5         (zext          ) [ 00000000000000000]
input2_high_2       (partselect    ) [ 01000000000010000]
zext_ln47_3         (zext          ) [ 00000000000000000]
a_plus_b_2          (add           ) [ 00000000000000000]
c_plus_d_2          (add           ) [ 00000000000000000]
zext_ln63_12        (zext          ) [ 01000000000011000]
zext_ln63_13        (zext          ) [ 01000000000011000]
zext_ln44_4         (zext          ) [ 00000000000000000]
zext_ln45_2         (zext          ) [ 00000000000000000]
zext_ln46_4         (zext          ) [ 00000000000000000]
zext_ln47_5         (zext          ) [ 00000000000000000]
ac_2                (mul           ) [ 01000000000001110]
bd_2                (mul           ) [ 01000000000001110]
mul_ln63_2          (mul           ) [ 00000000000000000]
zext_ln63_14        (zext          ) [ 01000000000000100]
zext_ln63_15        (zext          ) [ 00000000000000000]
zext_ln63_16        (zext          ) [ 00000000000000000]
add_ln63_2          (add           ) [ 00000000000000000]
zext_ln63_17        (zext          ) [ 01000000000000100]
sub_ln63_2          (sub           ) [ 01000000000000010]
sum1_2              (bitconcatenate) [ 00000000000000000]
zext_ln62           (zext          ) [ 00000000000000000]
sum2_2              (bitconcatenate) [ 00000000000000000]
sext_ln63_2         (sext          ) [ 00000000000000000]
res_shift           (sub           ) [ 00000000000000000]
sub_ln142           (sub           ) [ 01000000000000001]
specpipeline_ln119  (specpipeline  ) [ 00000000000000000]
zext_ln146          (zext          ) [ 00000000000000000]
sub_ln146           (sub           ) [ 00000000000000000]
zext_ln147_cast     (bitconcatenate) [ 00000000000000000]
zext_ln147          (zext          ) [ 00000000000000000]
sub_ln147           (sub           ) [ 00000000000000000]
tmp_43              (bitselect     ) [ 00000000000000000]
tmp_44              (bitselect     ) [ 00000000000000000]
trunc_ln149         (trunc         ) [ 00000000000000000]
trunc_ln149_1       (trunc         ) [ 00000000000000000]
trunc_ln149_2       (trunc         ) [ 00000000000000000]
select_ln149        (select        ) [ 00000000000000000]
select_ln149_1      (select        ) [ 00000000000000000]
ret_ln151           (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input1_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input2_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MOD_INDEX">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MOD_INDEX"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i35.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i20.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i31.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="MOD_INDEX_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2" slack="0"/>
<pin id="86" dir="0" index="1" bw="2" slack="0"/>
<pin id="87" dir="1" index="2" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MOD_INDEX_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input2_val_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input2_val_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="input1_val_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input1_val_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="input2_low_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input2_low/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="input1_low_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input1_low/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln44_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="input1_high_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="0" index="3" bw="6" slack="0"/>
<pin id="119" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1_high/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln45_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln46_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="input2_high_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="6" slack="0"/>
<pin id="136" dir="0" index="3" bw="6" slack="0"/>
<pin id="137" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input2_high/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln47_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="a_plus_b_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_plus_b/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln63_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="17" slack="0"/>
<pin id="154" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln44_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln45_4_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_4/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln46_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln47_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="ac_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ac/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="bd_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bd/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln63_3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_3/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln63_4_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_4/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln63_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln63_5_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="33" slack="0"/>
<pin id="194" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_5/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sum1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="3"/>
<pin id="199" dir="0" index="2" bw="32" slack="3"/>
<pin id="200" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sum2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="51" slack="0"/>
<pin id="204" dir="0" index="1" bw="35" slack="1"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sext_ln63_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="51" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="res_mult_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="0" index="1" bw="51" slack="0"/>
<pin id="216" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_mult/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="input1_low_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="64" slack="0"/>
<pin id="222" dir="0" index="2" bw="6" slack="0"/>
<pin id="223" dir="0" index="3" bw="7" slack="0"/>
<pin id="224" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1_low_1/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="input1_high_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="0" index="1" bw="64" slack="0"/>
<pin id="232" dir="0" index="2" bw="7" slack="0"/>
<pin id="233" dir="0" index="3" bw="7" slack="0"/>
<pin id="234" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1_high_1/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="m_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="20" slack="0"/>
<pin id="241" dir="0" index="1" bw="17" slack="0"/>
<pin id="242" dir="0" index="2" bw="20" slack="0"/>
<pin id="243" dir="0" index="3" bw="20" slack="0"/>
<pin id="244" dir="0" index="4" bw="2" slack="5"/>
<pin id="245" dir="1" index="5" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="m/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="input2_low_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="20" slack="0"/>
<pin id="252" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input2_low_1/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln44_3_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="1"/>
<pin id="256" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_3/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln45_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="1"/>
<pin id="259" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/6 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln46_3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_3/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="input2_high_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="20" slack="0"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="0" index="3" bw="6" slack="0"/>
<pin id="269" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input2_high_1/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sext_ln47_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln47_4_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_4/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="c_plus_d_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_plus_d_1/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln63_7_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="17" slack="0"/>
<pin id="290" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_7/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln44_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="2"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_2/7 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln45_5_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="2"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_5/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln46_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_2/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln47_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_2/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="ac_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="0"/>
<pin id="306" dir="0" index="1" bw="16" slack="0"/>
<pin id="307" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ac_1/7 "/>
</bind>
</comp>

<comp id="310" class="1004" name="bd_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bd_1/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln62_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln63_9_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_9/8 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln63_10_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_10/8 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln63_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/8 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln63_11_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="33" slack="0"/>
<pin id="334" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_11/8 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="48" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="2"/>
<pin id="339" dir="0" index="2" bw="32" slack="2"/>
<pin id="340" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln65_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="35" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/9 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln8_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="48" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln8/9 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln131_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="48" slack="0"/>
<pin id="355" dir="0" index="1" bw="48" slack="0"/>
<pin id="356" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131/9 "/>
</bind>
</comp>

<comp id="359" class="1004" name="res_mult_shift_part_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="0" index="1" bw="48" slack="0"/>
<pin id="362" dir="0" index="2" bw="7" slack="0"/>
<pin id="363" dir="0" index="3" bw="7" slack="0"/>
<pin id="364" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_mult_shift_part/9 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sum1_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="3"/>
<pin id="372" dir="0" index="2" bw="32" slack="3"/>
<pin id="373" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1_1/10 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sum2_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="51" slack="0"/>
<pin id="377" dir="0" index="1" bw="35" slack="1"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2_1/10 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sext_ln63_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="51" slack="0"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_1/10 "/>
</bind>
</comp>

<comp id="386" class="1004" name="res_mult_shift_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="51" slack="0"/>
<pin id="388" dir="0" index="1" bw="64" slack="0"/>
<pin id="389" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_mult_shift/10 "/>
</bind>
</comp>

<comp id="392" class="1004" name="trunc_ln45_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="0"/>
<pin id="394" dir="0" index="1" bw="64" slack="0"/>
<pin id="395" dir="0" index="2" bw="7" slack="0"/>
<pin id="396" dir="0" index="3" bw="7" slack="0"/>
<pin id="397" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln45_2/10 "/>
</bind>
</comp>

<comp id="402" class="1004" name="mod_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="31" slack="0"/>
<pin id="404" dir="0" index="1" bw="31" slack="0"/>
<pin id="405" dir="0" index="2" bw="31" slack="0"/>
<pin id="406" dir="0" index="3" bw="31" slack="0"/>
<pin id="407" dir="0" index="4" bw="2" slack="10"/>
<pin id="408" dir="1" index="5" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="mod/11 "/>
</bind>
</comp>

<comp id="413" class="1004" name="input2_low_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="31" slack="0"/>
<pin id="415" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input2_low_2/11 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln44_5_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="2"/>
<pin id="419" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_5/11 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln45_3_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="1"/>
<pin id="422" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_3/11 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln46_5_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="0"/>
<pin id="425" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_5/11 "/>
</bind>
</comp>

<comp id="427" class="1004" name="input2_high_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="15" slack="0"/>
<pin id="429" dir="0" index="1" bw="31" slack="0"/>
<pin id="430" dir="0" index="2" bw="6" slack="0"/>
<pin id="431" dir="0" index="3" bw="6" slack="0"/>
<pin id="432" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input2_high_2/11 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln47_3_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="15" slack="0"/>
<pin id="439" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_3/11 "/>
</bind>
</comp>

<comp id="441" class="1004" name="c_plus_d_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="15" slack="0"/>
<pin id="443" dir="0" index="1" bw="16" slack="0"/>
<pin id="444" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_plus_d_2/11 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln63_13_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="17" slack="0"/>
<pin id="449" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_13/11 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln44_4_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="3"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_4/12 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln45_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="2"/>
<pin id="456" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_2/12 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln46_4_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_4/12 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln47_5_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="15" slack="1"/>
<pin id="462" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_5/12 "/>
</bind>
</comp>

<comp id="463" class="1004" name="ac_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="15" slack="0"/>
<pin id="465" dir="0" index="1" bw="16" slack="0"/>
<pin id="466" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ac_2/12 "/>
</bind>
</comp>

<comp id="469" class="1004" name="bd_2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="0" index="1" bw="16" slack="0"/>
<pin id="472" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bd_2/12 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln63_15_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="31" slack="1"/>
<pin id="477" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_15/13 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln63_16_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_16/13 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln63_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="31" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_2/13 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln63_17_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="33" slack="0"/>
<pin id="489" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_17/13 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sum1_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="63" slack="0"/>
<pin id="493" dir="0" index="1" bw="31" slack="3"/>
<pin id="494" dir="0" index="2" bw="32" slack="3"/>
<pin id="495" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1_2/15 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln62_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="63" slack="0"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/15 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sum2_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="51" slack="0"/>
<pin id="503" dir="0" index="1" bw="35" slack="1"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="1" index="3" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2_2/15 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sext_ln63_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="51" slack="0"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_2/15 "/>
</bind>
</comp>

<comp id="512" class="1004" name="res_shift_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="10"/>
<pin id="514" dir="0" index="1" bw="63" slack="0"/>
<pin id="515" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res_shift/15 "/>
</bind>
</comp>

<comp id="517" class="1004" name="sub_ln142_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="0"/>
<pin id="519" dir="0" index="1" bw="51" slack="0"/>
<pin id="520" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142/15 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln146_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="31" slack="5"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146/16 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sub_ln146_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="1"/>
<pin id="528" dir="0" index="1" bw="31" slack="0"/>
<pin id="529" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln146/16 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln147_cast_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="0" index="1" bw="31" slack="5"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln147_cast/16 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln147_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln147/16 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sub_ln147_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="1"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln147/16 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_43_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="64" slack="0"/>
<pin id="550" dir="0" index="2" bw="7" slack="0"/>
<pin id="551" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/16 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_44_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="64" slack="0"/>
<pin id="558" dir="0" index="2" bw="7" slack="0"/>
<pin id="559" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/16 "/>
</bind>
</comp>

<comp id="563" class="1004" name="trunc_ln149_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln149/16 "/>
</bind>
</comp>

<comp id="566" class="1004" name="trunc_ln149_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="64" slack="0"/>
<pin id="568" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln149_1/16 "/>
</bind>
</comp>

<comp id="570" class="1004" name="trunc_ln149_2_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="0"/>
<pin id="572" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln149_2/16 "/>
</bind>
</comp>

<comp id="574" class="1004" name="select_ln149_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="0" index="2" bw="32" slack="0"/>
<pin id="578" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln149/16 "/>
</bind>
</comp>

<comp id="582" class="1004" name="select_ln149_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="0"/>
<pin id="585" dir="0" index="2" bw="32" slack="0"/>
<pin id="586" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln149_1/16 "/>
</bind>
</comp>

<comp id="590" class="1007" name="grp_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="0"/>
<pin id="592" dir="0" index="1" bw="16" slack="0"/>
<pin id="593" dir="0" index="2" bw="17" slack="0"/>
<pin id="594" dir="0" index="3" bw="33" slack="0"/>
<pin id="595" dir="1" index="4" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="addmul_sub(1178) " fcode="addmul_sub"/>
<opset="c_plus_d/1 zext_ln63_1/1 mul_ln63/1 zext_ln63_2/3 sub_ln63/3 "/>
</bind>
</comp>

<comp id="600" class="1007" name="grp_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="0"/>
<pin id="602" dir="0" index="1" bw="16" slack="0"/>
<pin id="603" dir="0" index="2" bw="17" slack="0"/>
<pin id="604" dir="0" index="3" bw="33" slack="0"/>
<pin id="605" dir="1" index="4" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="addmul_sub(1178) " fcode="addmul_sub"/>
<opset="a_plus_b_1/6 zext_ln63_6/6 mul_ln63_1/6 zext_ln63_8/8 sub_ln63_1/8 "/>
</bind>
</comp>

<comp id="611" class="1007" name="grp_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="16" slack="0"/>
<pin id="613" dir="0" index="1" bw="16" slack="0"/>
<pin id="614" dir="0" index="2" bw="17" slack="0"/>
<pin id="615" dir="0" index="3" bw="33" slack="0"/>
<pin id="616" dir="1" index="4" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="addmul_sub(1178) " fcode="addmul_sub"/>
<opset="a_plus_b_2/11 zext_ln63_12/11 mul_ln63_2/11 zext_ln63_14/13 sub_ln63_2/13 "/>
</bind>
</comp>

<comp id="621" class="1005" name="MOD_INDEX_read_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="2" slack="5"/>
<pin id="623" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="MOD_INDEX_read "/>
</bind>
</comp>

<comp id="627" class="1005" name="input2_low_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="16" slack="1"/>
<pin id="629" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input2_low "/>
</bind>
</comp>

<comp id="632" class="1005" name="input1_low_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="1"/>
<pin id="634" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input1_low "/>
</bind>
</comp>

<comp id="637" class="1005" name="input1_high_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="1"/>
<pin id="639" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input1_high "/>
</bind>
</comp>

<comp id="642" class="1005" name="input2_high_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="16" slack="1"/>
<pin id="644" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input2_high "/>
</bind>
</comp>

<comp id="647" class="1005" name="zext_ln63_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="34" slack="1"/>
<pin id="649" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln63 "/>
</bind>
</comp>

<comp id="652" class="1005" name="ac_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="1"/>
<pin id="654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ac "/>
</bind>
</comp>

<comp id="658" class="1005" name="bd_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bd "/>
</bind>
</comp>

<comp id="664" class="1005" name="zext_ln63_5_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="35" slack="1"/>
<pin id="666" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln63_5 "/>
</bind>
</comp>

<comp id="669" class="1005" name="sub_ln63_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="35" slack="1"/>
<pin id="671" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln63 "/>
</bind>
</comp>

<comp id="674" class="1005" name="res_mult_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="10"/>
<pin id="676" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="res_mult "/>
</bind>
</comp>

<comp id="679" class="1005" name="input1_low_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="1"/>
<pin id="681" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input1_low_1 "/>
</bind>
</comp>

<comp id="685" class="1005" name="input1_high_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="16" slack="1"/>
<pin id="687" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input1_high_1 "/>
</bind>
</comp>

<comp id="691" class="1005" name="input2_low_1_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="16" slack="1"/>
<pin id="693" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input2_low_1 "/>
</bind>
</comp>

<comp id="696" class="1005" name="sext_ln47_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="16" slack="1"/>
<pin id="698" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln47 "/>
</bind>
</comp>

<comp id="701" class="1005" name="zext_ln63_7_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="34" slack="1"/>
<pin id="703" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln63_7 "/>
</bind>
</comp>

<comp id="706" class="1005" name="ac_1_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ac_1 "/>
</bind>
</comp>

<comp id="712" class="1005" name="bd_1_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bd_1 "/>
</bind>
</comp>

<comp id="719" class="1005" name="trunc_ln62_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="2"/>
<pin id="721" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln62 "/>
</bind>
</comp>

<comp id="724" class="1005" name="zext_ln63_11_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="35" slack="1"/>
<pin id="726" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln63_11 "/>
</bind>
</comp>

<comp id="729" class="1005" name="sub_ln63_1_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="35" slack="1"/>
<pin id="731" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln63_1 "/>
</bind>
</comp>

<comp id="734" class="1005" name="res_mult_shift_part_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="16" slack="2"/>
<pin id="736" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="res_mult_shift_part "/>
</bind>
</comp>

<comp id="740" class="1005" name="trunc_ln45_2_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="16" slack="1"/>
<pin id="742" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln45_2 "/>
</bind>
</comp>

<comp id="746" class="1005" name="mod_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="31" slack="5"/>
<pin id="748" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opset="mod "/>
</bind>
</comp>

<comp id="752" class="1005" name="input2_low_2_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="1"/>
<pin id="754" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input2_low_2 "/>
</bind>
</comp>

<comp id="757" class="1005" name="input2_high_2_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="15" slack="1"/>
<pin id="759" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="input2_high_2 "/>
</bind>
</comp>

<comp id="762" class="1005" name="zext_ln63_13_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="34" slack="1"/>
<pin id="764" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln63_13 "/>
</bind>
</comp>

<comp id="767" class="1005" name="ac_2_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="31" slack="1"/>
<pin id="769" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ac_2 "/>
</bind>
</comp>

<comp id="773" class="1005" name="bd_2_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bd_2 "/>
</bind>
</comp>

<comp id="779" class="1005" name="zext_ln63_17_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="35" slack="1"/>
<pin id="781" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln63_17 "/>
</bind>
</comp>

<comp id="784" class="1005" name="sub_ln63_2_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="35" slack="1"/>
<pin id="786" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln63_2 "/>
</bind>
</comp>

<comp id="789" class="1005" name="sub_ln142_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="64" slack="1"/>
<pin id="791" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln142 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="90" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="96" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="96" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="127"><net_src comp="114" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="102" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="90" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="145"><net_src comp="132" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="124" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="110" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="159" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="162" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="156" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="183" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="196" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="209" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="213" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="213" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="28" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="36" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="253"><net_src comp="239" pin="5"/><net_sink comp="250" pin=0"/></net>

<net id="263"><net_src comp="250" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="239" pin="5"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="42" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="277"><net_src comp="264" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="260" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="308"><net_src comp="295" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="292" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="298" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="304" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="44" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="342" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="20" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="357"><net_src comp="345" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="336" pin="3"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="48" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="353" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="50" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="52" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="374"><net_src comp="16" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="380"><net_src comp="18" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="20" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="375" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="369" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="22" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="386" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="54" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="56" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="409"><net_src comp="58" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="60" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="62" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="412"><net_src comp="64" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="416"><net_src comp="402" pin="5"/><net_sink comp="413" pin=0"/></net>

<net id="426"><net_src comp="413" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="66" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="402" pin="5"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="12" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="24" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="440"><net_src comp="427" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="423" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="467"><net_src comp="460" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="454" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="451" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="457" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="485"><net_src comp="475" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="68" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="491" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="18" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="20" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="511"><net_src comp="501" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="497" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="512" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="508" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="530"><net_src comp="523" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="78" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="80" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="541"><net_src comp="531" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="82" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="526" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="56" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="560"><net_src comp="82" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="542" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="56" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="569"><net_src comp="526" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="542" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="555" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="566" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="570" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="587"><net_src comp="547" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="563" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="574" pin="3"/><net_sink comp="582" pin=2"/></net>

<net id="596"><net_src comp="142" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="128" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="152" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="599"><net_src comp="192" pin="1"/><net_sink comp="590" pin=3"/></net>

<net id="606"><net_src comp="257" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="254" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="288" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="609"><net_src comp="332" pin="1"/><net_sink comp="600" pin=3"/></net>

<net id="610"><net_src comp="600" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="617"><net_src comp="417" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="420" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="447" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="620"><net_src comp="487" pin="1"/><net_sink comp="611" pin=3"/></net>

<net id="624"><net_src comp="84" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="239" pin=4"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="402" pin=4"/></net>

<net id="630"><net_src comp="102" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="635"><net_src comp="106" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="640"><net_src comp="114" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="645"><net_src comp="132" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="650"><net_src comp="152" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="655"><net_src comp="168" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="661"><net_src comp="174" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="667"><net_src comp="192" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="672"><net_src comp="590" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="677"><net_src comp="213" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="682"><net_src comp="219" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="688"><net_src comp="229" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="694"><net_src comp="250" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="699"><net_src comp="274" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="704"><net_src comp="288" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="709"><net_src comp="304" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="715"><net_src comp="310" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="718"><net_src comp="712" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="722"><net_src comp="316" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="727"><net_src comp="332" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="732"><net_src comp="600" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="737"><net_src comp="359" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="743"><net_src comp="392" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="749"><net_src comp="402" pin="5"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="755"><net_src comp="413" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="760"><net_src comp="427" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="765"><net_src comp="447" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="770"><net_src comp="463" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="776"><net_src comp="469" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="782"><net_src comp="487" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="787"><net_src comp="611" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="792"><net_src comp="517" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="795"><net_src comp="789" pin="1"/><net_sink comp="563" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: MUL_MOD.3 : input1_val | {1 }
	Port: MUL_MOD.3 : input2_val | {1 }
	Port: MUL_MOD.3 : MOD_INDEX | {1 }
  - Chain level:
	State 1
		zext_ln44_1 : 1
		zext_ln45 : 1
		zext_ln46_1 : 1
		zext_ln47 : 1
		a_plus_b : 2
		c_plus_d : 2
		zext_ln63 : 3
		zext_ln63_1 : 3
		mul_ln63 : 4
	State 2
		ac : 1
		bd : 1
	State 3
		zext_ln63_2 : 1
		add_ln63 : 1
		zext_ln63_5 : 2
		sub_ln63 : 3
	State 4
	State 5
		sext_ln63 : 1
		res_mult : 2
		input1_low_1 : 3
		input1_high_1 : 3
	State 6
		input2_low_1 : 1
		zext_ln46_3 : 2
		input2_high_1 : 1
		sext_ln47 : 2
		zext_ln47_4 : 3
		a_plus_b_1 : 1
		c_plus_d_1 : 4
		zext_ln63_6 : 2
		zext_ln63_7 : 5
		mul_ln63_1 : 6
	State 7
		ac_1 : 1
		bd_1 : 1
		trunc_ln62 : 2
	State 8
		zext_ln63_8 : 1
		add_ln63_1 : 1
		zext_ln63_11 : 2
		sub_ln63_1 : 3
	State 9
		trunc_ln65 : 1
		trunc_ln8 : 2
		add_ln131 : 3
		res_mult_shift_part : 4
	State 10
		sext_ln63_1 : 1
		res_mult_shift : 2
		trunc_ln45_2 : 3
	State 11
		input2_low_2 : 1
		zext_ln46_5 : 2
		input2_high_2 : 1
		zext_ln47_3 : 2
		a_plus_b_2 : 1
		c_plus_d_2 : 3
		zext_ln63_12 : 2
		zext_ln63_13 : 4
		mul_ln63_2 : 5
	State 12
		ac_2 : 1
		bd_2 : 1
	State 13
		zext_ln63_14 : 1
		add_ln63_2 : 1
		zext_ln63_17 : 2
		sub_ln63_2 : 3
	State 14
	State 15
		zext_ln62 : 1
		sext_ln63_2 : 1
		res_shift : 2
		sub_ln142 : 3
	State 16
		sub_ln146 : 1
		zext_ln147 : 1
		sub_ln147 : 2
		tmp_43 : 2
		tmp_44 : 3
		trunc_ln149_1 : 2
		trunc_ln149_2 : 3
		select_ln149 : 4
		select_ln149_1 : 5
		ret_ln151 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       a_plus_b_fu_146      |    0    |    0    |    23   |
|          |       add_ln63_fu_186      |    0    |    0    |    39   |
|          |       res_mult_fu_213      |    0    |    0    |    71   |
|          |      c_plus_d_1_fu_282     |    0    |    0    |    23   |
|    add   |      add_ln63_1_fu_326     |    0    |    0    |    39   |
|          |      add_ln131_fu_353      |    0    |    0    |    55   |
|          |    res_mult_shift_fu_386   |    0    |    0    |    71   |
|          |      c_plus_d_2_fu_441     |    0    |    0    |    23   |
|          |      add_ln63_2_fu_481     |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|          |      res_shift_fu_512      |    0    |    0    |    64   |
|    sub   |      sub_ln142_fu_517      |    0    |    0    |    64   |
|          |      sub_ln146_fu_526      |    0    |    0    |    71   |
|          |      sub_ln147_fu_542      |    0    |    0    |    71   |
|----------|----------------------------|---------|---------|---------|
|  select  |     select_ln149_fu_574    |    0    |    0    |    32   |
|          |    select_ln149_1_fu_582   |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |          ac_fu_168         |    1    |    0    |    6    |
|          |          bd_fu_174         |    1    |    0    |    6    |
|    mul   |         ac_1_fu_304        |    1    |    0    |    6    |
|          |         bd_1_fu_310        |    1    |    0    |    6    |
|          |         ac_2_fu_463        |    1    |    0    |    6    |
|          |         bd_2_fu_469        |    1    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|
|    mux   |          m_fu_239          |    0    |    0    |    14   |
|          |         mod_fu_402         |    0    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_590         |    1    |    0    |    0    |
|addmul_sub|         grp_fu_600         |    1    |    0    |    0    |
|          |         grp_fu_611         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |  MOD_INDEX_read_read_fu_84 |    0    |    0    |    0    |
|   read   | input2_val_read_read_fu_90 |    0    |    0    |    0    |
|          | input1_val_read_read_fu_96 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      input2_low_fu_102     |    0    |    0    |    0    |
|          |      input1_low_fu_106     |    0    |    0    |    0    |
|          |     input2_low_1_fu_250    |    0    |    0    |    0    |
|          |      trunc_ln62_fu_316     |    0    |    0    |    0    |
|   trunc  |      trunc_ln65_fu_342     |    0    |    0    |    0    |
|          |     input2_low_2_fu_413    |    0    |    0    |    0    |
|          |     trunc_ln149_fu_563     |    0    |    0    |    0    |
|          |    trunc_ln149_1_fu_566    |    0    |    0    |    0    |
|          |    trunc_ln149_2_fu_570    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     zext_ln44_1_fu_110     |    0    |    0    |    0    |
|          |      zext_ln45_fu_124      |    0    |    0    |    0    |
|          |     zext_ln46_1_fu_128     |    0    |    0    |    0    |
|          |      zext_ln47_fu_142      |    0    |    0    |    0    |
|          |      zext_ln63_fu_152      |    0    |    0    |    0    |
|          |      zext_ln44_fu_156      |    0    |    0    |    0    |
|          |     zext_ln45_4_fu_159     |    0    |    0    |    0    |
|          |      zext_ln46_fu_162      |    0    |    0    |    0    |
|          |     zext_ln47_1_fu_165     |    0    |    0    |    0    |
|          |     zext_ln63_3_fu_180     |    0    |    0    |    0    |
|          |     zext_ln63_4_fu_183     |    0    |    0    |    0    |
|          |     zext_ln63_5_fu_192     |    0    |    0    |    0    |
|          |     zext_ln44_3_fu_254     |    0    |    0    |    0    |
|          |     zext_ln45_1_fu_257     |    0    |    0    |    0    |
|          |     zext_ln46_3_fu_260     |    0    |    0    |    0    |
|          |     zext_ln47_4_fu_278     |    0    |    0    |    0    |
|          |     zext_ln63_7_fu_288     |    0    |    0    |    0    |
|          |     zext_ln44_2_fu_292     |    0    |    0    |    0    |
|          |     zext_ln45_5_fu_295     |    0    |    0    |    0    |
|   zext   |     zext_ln46_2_fu_298     |    0    |    0    |    0    |
|          |     zext_ln47_2_fu_301     |    0    |    0    |    0    |
|          |     zext_ln63_9_fu_320     |    0    |    0    |    0    |
|          |     zext_ln63_10_fu_323    |    0    |    0    |    0    |
|          |     zext_ln63_11_fu_332    |    0    |    0    |    0    |
|          |     zext_ln44_5_fu_417     |    0    |    0    |    0    |
|          |     zext_ln45_3_fu_420     |    0    |    0    |    0    |
|          |     zext_ln46_5_fu_423     |    0    |    0    |    0    |
|          |     zext_ln47_3_fu_437     |    0    |    0    |    0    |
|          |     zext_ln63_13_fu_447    |    0    |    0    |    0    |
|          |     zext_ln44_4_fu_451     |    0    |    0    |    0    |
|          |     zext_ln45_2_fu_454     |    0    |    0    |    0    |
|          |     zext_ln46_4_fu_457     |    0    |    0    |    0    |
|          |     zext_ln47_5_fu_460     |    0    |    0    |    0    |
|          |     zext_ln63_15_fu_475    |    0    |    0    |    0    |
|          |     zext_ln63_16_fu_478    |    0    |    0    |    0    |
|          |     zext_ln63_17_fu_487    |    0    |    0    |    0    |
|          |      zext_ln62_fu_497      |    0    |    0    |    0    |
|          |      zext_ln146_fu_523     |    0    |    0    |    0    |
|          |      zext_ln147_fu_538     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     input1_high_fu_114     |    0    |    0    |    0    |
|          |     input2_high_fu_132     |    0    |    0    |    0    |
|          |     input1_low_1_fu_219    |    0    |    0    |    0    |
|partselect|    input1_high_1_fu_229    |    0    |    0    |    0    |
|          |    input2_high_1_fu_264    |    0    |    0    |    0    |
|          | res_mult_shift_part_fu_359 |    0    |    0    |    0    |
|          |     trunc_ln45_2_fu_392    |    0    |    0    |    0    |
|          |    input2_high_2_fu_427    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         sum1_fu_196        |    0    |    0    |    0    |
|          |         sum2_fu_202        |    0    |    0    |    0    |
|          |         tmp_fu_336         |    0    |    0    |    0    |
|          |      trunc_ln8_fu_345      |    0    |    0    |    0    |
|bitconcatenate|        sum1_1_fu_369       |    0    |    0    |    0    |
|          |        sum2_1_fu_375       |    0    |    0    |    0    |
|          |        sum1_2_fu_491       |    0    |    0    |    0    |
|          |        sum2_2_fu_501       |    0    |    0    |    0    |
|          |   zext_ln147_cast_fu_531   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      sext_ln63_fu_209      |    0    |    0    |    0    |
|   sext   |      sext_ln47_fu_274      |    0    |    0    |    0    |
|          |     sext_ln63_1_fu_382     |    0    |    0    |    0    |
|          |     sext_ln63_2_fu_508     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|        tmp_43_fu_547       |    0    |    0    |    0    |
|          |        tmp_44_fu_555       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    9    |    0    |   781   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   MOD_INDEX_read_reg_621  |    2   |
|        ac_1_reg_706       |   32   |
|        ac_2_reg_767       |   31   |
|         ac_reg_652        |   32   |
|        bd_1_reg_712       |   32   |
|        bd_2_reg_773       |   32   |
|         bd_reg_658        |   32   |
|   input1_high_1_reg_685   |   16   |
|    input1_high_reg_637    |   16   |
|    input1_low_1_reg_679   |   16   |
|     input1_low_reg_632    |   16   |
|   input2_high_2_reg_757   |   15   |
|    input2_high_reg_642    |   16   |
|    input2_low_1_reg_691   |   16   |
|    input2_low_2_reg_752   |   16   |
|     input2_low_reg_627    |   16   |
|        mod_reg_746        |   31   |
|      res_mult_reg_674     |   64   |
|res_mult_shift_part_reg_734|   16   |
|     sext_ln47_reg_696     |   16   |
|     sub_ln142_reg_789     |   64   |
|     sub_ln63_1_reg_729    |   35   |
|     sub_ln63_2_reg_784    |   35   |
|      sub_ln63_reg_669     |   35   |
|    trunc_ln45_2_reg_740   |   16   |
|     trunc_ln62_reg_719    |   16   |
|    zext_ln63_11_reg_724   |   35   |
|    zext_ln63_13_reg_762   |   34   |
|    zext_ln63_17_reg_779   |   35   |
|    zext_ln63_5_reg_664    |   35   |
|    zext_ln63_7_reg_701    |   34   |
|     zext_ln63_reg_647     |   34   |
+---------------------------+--------+
|           Total           |   871  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_590 |  p1  |   3  |  16  |   48   ||    14   |
| grp_fu_600 |  p1  |   3  |  16  |   48   ||    14   |
| grp_fu_611 |  p1  |   3  |  16  |   48   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   144  ||  5.1219 ||    42   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |   781  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   42   |
|  Register |    -   |    -   |   871  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    5   |   871  |   823  |
+-----------+--------+--------+--------+--------+
