/****************************************************************************
 * vendor/openvela/boards/contest2026_137_board/include/board.h
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed to the Apache Software Foundation (ASF) under one or more
 * contributor license agreements.  See the NOTICE file distributed with
 * this work for additional information regarding copyright ownership.  The
 * ASF licenses this file to you under the Apache License, Version 2.0 (the
 * "License"); you may not use this file except in compliance with the
 * License.  You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.  See the
 * License for the specific language governing permissions and limitations
 * under the License.
 *
 ****************************************************************************/

#ifndef __BOARDS_CONTEST2026_137_BOARD_INCLUDE_BOARD_H
#define __BOARDS_CONTEST2026_137_BOARD_INCLUDE_BOARD_H

/****************************************************************************
 * Included Files
 ****************************************************************************/

#include <nuttx/config.h>
#ifndef __ASSEMBLY__
#  include <stdint.h>
#endif

/****************************************************************************
 * Pre-processor Definitions
 ****************************************************************************/

#ifdef CONFIG_ARCH_CHIP_STM32N6

/* Clocking *****************************************************************/

#define STM32_HSI_FREQUENCY     64000000ul

#ifdef CONFIG_EDGESIGHT_CLOCK_800MHZ

/* Full-speed clock tree for EdgeSight (requires SMPS overdrive):
 *
 *   PLL1: HSI(64MHz) / M=2 * N=25 = 800 MHz
 *     IC1  /1 = 800 MHz  -> CPU clock
 *     IC2  /2 = 400 MHz  -> AXI bus
 *     IC6  /2 = 400 MHz  -> NPU (or PLL2/1=1000MHz for full NPU speed)
 *     IC11 /2 = 400 MHz  -> AXISRAM3/4/5/6
 *   AHB prescaler /2 = 200 MHz -> HCLK
 *   APB1..5 /1 = 200 MHz -> PCLKx
 *
 *   PLL2: HSI(64MHz) / M=8 * N=125 = 1000 MHz -> NPU via IC6
 *   PLL4: HSI(64MHz) / M=32 * N=40 = 80 MHz   -> peripheral clocks
 *
 *   SDMMC: IC4 = PLL1/4 = 200 MHz
 *   DCMIPP: IC17 = PLL2/3 = 333 MHz
 *   XSPI1/2: HCLK = 200 MHz
 */

#define STM32_PLL1_M            2
#define STM32_PLL1_N            25
#define STM32_PLL1_P1           1
#define STM32_PLL1_P2           1
#define STM32_PLL1_IC1_DIV      1
#define STM32_PLL1_IC2_DIV      2
#define STM32_PLL1_IC4_DIV      4

#define STM32_PLL2_M            8
#define STM32_PLL2_N            125
#define STM32_PLL2_P1           1
#define STM32_PLL2_P2           1

#define STM32_PLL4_M            32
#define STM32_PLL4_N            40
#define STM32_PLL4_P1           1
#define STM32_PLL4_P2           1

#define STM32_CPUCLK_FREQUENCY  800000000ul
#define STM32_AXI_FREQUENCY     400000000ul
#define STM32_NPU_FREQUENCY     1000000000ul
#define STM32_HCLK_FREQUENCY    200000000ul
#define STM32_SYSCLK_FREQUENCY  400000000ul
#define STM32_PCLK1_FREQUENCY   200000000ul
#define STM32_PCLK2_FREQUENCY   200000000ul
#define STM32_PCLK4_FREQUENCY   200000000ul
#define STM32_PCLK5_FREQUENCY   200000000ul

#define STM32_SDMMC_FREQUENCY   200000000ul
#define STM32_XSPI_FREQUENCY    200000000ul
#define STM32_DCMIPP_FREQUENCY  333333333ul

#else /* Conservative 200 MHz boot (default, no SMPS overdrive needed) */

/* Clock tree (PLL1 fed from internal HSI):
 *
 *   HSI 64 MHz / M=4 * N=50 = 800 MHz VCO
 *     IC1  /4 = 200 MHz  -> CPU clock (CPUSW)
 *     IC2  /8 = 100 MHz  \
 *     IC6 /12 = 66.7 MHz  > SYSCLK components (SYSSW IC2_IC6_IC11)
 *     IC11 /8 = 100 MHz  /
 *   HPRE /2  = 50 MHz   -> HCLK
 *   PPRE1 /1 = 50 MHz   -> PCLK1
 *   PPRE2 /1 = 50 MHz   -> PCLK2
 */

#define STM32_PLL1_M            4
#define STM32_PLL1_N            50
#define STM32_PLL1_IC1_DIV      4

#define STM32_CPUCLK_FREQUENCY  200000000ul
#define STM32_SYSCLK_FREQUENCY  (STM32_CPUCLK_FREQUENCY / 2)
#define STM32_HCLK_FREQUENCY    (STM32_CPUCLK_FREQUENCY / 4)
#define STM32_PCLK1_FREQUENCY   STM32_HCLK_FREQUENCY
#define STM32_PCLK2_FREQUENCY   STM32_HCLK_FREQUENCY

#endif /* CONFIG_EDGESIGHT_CLOCK_800MHZ */

/* Timer input clock = SYSCLK (TIMPRE=0 default) */

#define STM32_APB1_TIM_FREQUENCY STM32_SYSCLK_FREQUENCY
#define STM32_APB2_TIM_FREQUENCY STM32_SYSCLK_FREQUENCY

/* I/O voltage domains ******************************************************/

#define BOARD_PWR_VDDIO  (PWR_SVMCR3_VDDIO2SV    | PWR_SVMCR3_VDDIO3SV | \
                          PWR_SVMCR3_VDDIO2VRSEL | PWR_SVMCR3_VDDIO3VRSEL)

/* Alternate function pin selections ****************************************/

/* USART1: PE5=TX (AF7), PE6=RX (AF7) — Virtual COM Port via ST-Link */

#define GPIO_USART1_TX   GPIO_USART1_TX_1
#define GPIO_USART1_RX   GPIO_USART1_RX_1

#else /* !CONFIG_ARCH_CHIP_STM32N6 — QEMU/MPS3 build */

/* MPS3-AN547 SysTick clock for QEMU emulation (25 MHz REFCLK) */

#define MPS_SYSTICK_CLOCK   25000000ul

#endif /* CONFIG_ARCH_CHIP_STM32N6 */

/****************************************************************************
 * Public Data
 ****************************************************************************/

#ifndef __ASSEMBLY__

#undef EXTERN
#if defined(__cplusplus)
#define EXTERN extern "C"
extern "C"
{
#else
#define EXTERN extern
#endif

/****************************************************************************
 * Public Function Prototypes
 ****************************************************************************/

#ifdef CONFIG_ARCH_CHIP_STM32N6
void stm32_board_initialize(void);
#endif

#undef EXTERN
#if defined(__cplusplus)
}
#endif

#endif /* __ASSEMBLY__ */
#endif /* __BOARDS_CONTEST2026_137_BOARD_INCLUDE_BOARD_H */
