{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766086174281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766086174281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 13:29:34 2025 " "Processing started: Thu Dec 18 13:29:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766086174281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766086174281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FloatingPointAdderSubtactor -c FloatingPointAdderSubtactor " "Command: quartus_map --read_settings_files=on --write_settings_files=off FloatingPointAdderSubtactor -c FloatingPointAdderSubtactor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766086174281 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1766086174717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766086174718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdisplayfiles/nbitregistersv.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxdisplayfiles/nbitregistersv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NbitRegisterSV " "Found entity 1: NbitRegisterSV" {  } { { "MuxDisplayFiles/NbitRegisterSV.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/NbitRegisterSV.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766086180111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766086180111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdisplayfiles/mux7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxdisplayfiles/mux7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux7seg " "Found entity 1: mux7seg" {  } { { "MuxDisplayFiles/mux7seg.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/mux7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766086180112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766086180112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdisplayfiles/hex2seven.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxdisplayfiles/hex2seven.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seven " "Found entity 1: hex2seven" {  } { { "MuxDisplayFiles/hex2seven.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/hex2seven.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766086180113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766086180113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdisplayfiles/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxdisplayfiles/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "MuxDisplayFiles/FSM.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766086180114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766086180114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdisplayfiles/four2one.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxdisplayfiles/four2one.sv" { { "Info" "ISGN_ENTITY_NAME" "1 four2one " "Found entity 1: four2one" {  } { { "MuxDisplayFiles/four2one.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/four2one.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766086180115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766086180115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdisplayfiles/clockladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxdisplayfiles/clockladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockLadder " "Found entity 1: ClockLadder" {  } { { "MuxDisplayFiles/ClockLadder.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/ClockLadder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766086180115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766086180115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadfiles/shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypadfiles/shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "KeypadFiles/shift_reg.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/shift_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766086180116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766086180116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadfiles/keypad_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypadfiles/keypad_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_input " "Found entity 1: keypad_input" {  } { { "KeypadFiles/keypad_input.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/keypad_input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766086180117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766086180117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadfiles/keypad_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypadfiles/keypad_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "KeypadFiles/keypad_fsm.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/keypad_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766086180118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766086180118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadfiles/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypadfiles/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "KeypadFiles/keypad_decoder.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/keypad_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766086180119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766086180119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadfiles/keypad_base.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypadfiles/keypad_base.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "KeypadFiles/keypad_base.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/keypad_base.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766086180121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766086180121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadfiles/clock_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypadfiles/clock_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "KeypadFiles/clock_div.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/clock_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766086180121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766086180121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfprecisionasfiles/rightbarrelshifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfprecisionasfiles/rightbarrelshifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rightbarrelshifter " "Found entity 1: rightbarrelshifter" {  } { { "HalfPrecisionASFiles/rightbarrelshifter.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/rightbarrelshifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766086180123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766086180123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfprecisionasfiles/rcaparam.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfprecisionasfiles/rcaparam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RCAparam " "Found entity 1: RCAparam" {  } { { "HalfPrecisionASFiles/RCAparam.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/RCAparam.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766086180124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766086180124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfprecisionasfiles/nbitmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfprecisionasfiles/nbitmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NbitMUX " "Found entity 1: NbitMUX" {  } { { "HalfPrecisionASFiles/NbitMUX.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/NbitMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766086180124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766086180124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfprecisionasfiles/modularexponentsubtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfprecisionasfiles/modularexponentsubtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modularexponentsubtractor " "Found entity 1: modularexponentsubtractor" {  } { { "HalfPrecisionASFiles/modularexponentsubtractor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/modularexponentsubtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766086180125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766086180125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfprecisionasfiles/mantissanormalizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfprecisionasfiles/mantissanormalizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mantissanormalizer " "Found entity 1: mantissanormalizer" {  } { { "HalfPrecisionASFiles/mantissanormalizer.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/mantissanormalizer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766086180126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766086180126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfprecisionasfiles/halfprecisionfpas.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfprecisionasfiles/halfprecisionfpas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 halfprecisionFPAS " "Found entity 1: halfprecisionFPAS" {  } { { "HalfPrecisionASFiles/halfprecisionFPAS.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/halfprecisionFPAS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766086180127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766086180127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfprecisionasfiles/fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfprecisionasfiles/fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "HalfPrecisionASFiles/fulladder.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/fulladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766086180128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766086180128 ""}
{ "Warning" "WSGN_SEARCH_FILE" "floatingpointaddersubtactor.sv 1 1 " "Using design file floatingpointaddersubtactor.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 floatingPointAdderSubtactor " "Found entity 1: floatingPointAdderSubtactor" {  } { { "floatingpointaddersubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/floatingpointaddersubtactor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766086180260 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1766086180260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "floatingPointAdderSubtactor " "Elaborating entity \"floatingPointAdderSubtactor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766086180261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_input keypad_input:keypad_input_inst " "Elaborating entity \"keypad_input\" for hierarchy \"keypad_input:keypad_input_inst\"" {  } { { "FloatingPointAdderSubtactor.sv" "keypad_input_inst" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086180263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base keypad_input:keypad_input_inst\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"keypad_input:keypad_input_inst\|keypad_base:keypad_base\"" {  } { { "KeypadFiles/keypad_input.sv" "keypad_base" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/keypad_input.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086180308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\"" {  } { { "KeypadFiles/keypad_base.sv" "keypad_clock_divider" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/keypad_base.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086180329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "KeypadFiles/keypad_base.sv" "keypad_fsm" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/keypad_base.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086180354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "KeypadFiles/keypad_base.sv" "keypad_key_decoder" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/keypad_base.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086180467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg keypad_input:keypad_input_inst\|shift_reg:shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"keypad_input:keypad_input_inst\|shift_reg:shift_reg\"" {  } { { "KeypadFiles/keypad_input.sv" "shift_reg" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/keypad_input.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086181075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockLadder ClockLadder:DisplayClockLadder " "Elaborating entity \"ClockLadder\" for hierarchy \"ClockLadder:DisplayClockLadder\"" {  } { { "FloatingPointAdderSubtactor.sv" "DisplayClockLadder" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086181103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfprecisionFPAS halfprecisionFPAS:halfprecisionFPAS_inst " "Elaborating entity \"halfprecisionFPAS\" for hierarchy \"halfprecisionFPAS:halfprecisionFPAS_inst\"" {  } { { "FloatingPointAdderSubtactor.sv" "halfprecisionFPAS_inst" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086181124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 halfprecisionFPAS.sv(75) " "Verilog HDL assignment warning at halfprecisionFPAS.sv(75): truncated value with size 32 to match size of target (1)" {  } { { "HalfPrecisionASFiles/halfprecisionFPAS.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/halfprecisionFPAS.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766086181125 "|floatingPointAdderSubtactor|halfprecisionFPAS:halfprecisionFPAS_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ExponentInc halfprecisionFPAS.sv(6) " "Output port \"ExponentInc\" at halfprecisionFPAS.sv(6) has no driver" {  } { { "HalfPrecisionASFiles/halfprecisionFPAS.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/halfprecisionFPAS.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1766086181126 "|floatingPointAdderSubtactor|halfprecisionFPAS:halfprecisionFPAS_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modularexponentsubtractor halfprecisionFPAS:halfprecisionFPAS_inst\|modularexponentsubtractor:ModularExponentSub " "Elaborating entity \"modularexponentsubtractor\" for hierarchy \"halfprecisionFPAS:halfprecisionFPAS_inst\|modularexponentsubtractor:ModularExponentSub\"" {  } { { "HalfPrecisionASFiles/halfprecisionFPAS.sv" "ModularExponentSub" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/halfprecisionFPAS.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086181152 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 modularexponentsubtractor.sv(20) " "Verilog HDL assignment warning at modularexponentsubtractor.sv(20): truncated value with size 32 to match size of target (5)" {  } { { "HalfPrecisionASFiles/modularexponentsubtractor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/modularexponentsubtractor.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766086181153 "|floatingPointAdderSubtactor|halfprecisionFPAS:halfprecisionFPAS_inst|modularexponentsubtractor:ModularExponentSub"}
{ "Warning" "WSGN_SEARCH_FILE" "ripplesubtractor.sv 1 1 " "Using design file ripplesubtractor.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ripplesubtractor " "Found entity 1: ripplesubtractor" {  } { { "ripplesubtractor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/ripplesubtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766086181185 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1766086181185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripplesubtractor halfprecisionFPAS:halfprecisionFPAS_inst\|modularexponentsubtractor:ModularExponentSub\|ripplesubtractor:ripplesubtractor_inst " "Elaborating entity \"ripplesubtractor\" for hierarchy \"halfprecisionFPAS:halfprecisionFPAS_inst\|modularexponentsubtractor:ModularExponentSub\|ripplesubtractor:ripplesubtractor_inst\"" {  } { { "HalfPrecisionASFiles/modularexponentsubtractor.sv" "ripplesubtractor_inst" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/modularexponentsubtractor.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086181185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder halfprecisionFPAS:halfprecisionFPAS_inst\|modularexponentsubtractor:ModularExponentSub\|ripplesubtractor:ripplesubtractor_inst\|fulladder:FulladdersBlock\[0\].fulladder_inst " "Elaborating entity \"fulladder\" for hierarchy \"halfprecisionFPAS:halfprecisionFPAS_inst\|modularexponentsubtractor:ModularExponentSub\|ripplesubtractor:ripplesubtractor_inst\|fulladder:FulladdersBlock\[0\].fulladder_inst\"" {  } { { "ripplesubtractor.sv" "FulladdersBlock\[0\].fulladder_inst" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/ripplesubtractor.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086181186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NbitMUX halfprecisionFPAS:halfprecisionFPAS_inst\|NbitMUX:MantissaShifterMUX " "Elaborating entity \"NbitMUX\" for hierarchy \"halfprecisionFPAS:halfprecisionFPAS_inst\|NbitMUX:MantissaShifterMUX\"" {  } { { "HalfPrecisionASFiles/halfprecisionFPAS.sv" "MantissaShifterMUX" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/halfprecisionFPAS.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086181210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rightbarrelshifter halfprecisionFPAS:halfprecisionFPAS_inst\|rightbarrelshifter:MantissaRightShifter " "Elaborating entity \"rightbarrelshifter\" for hierarchy \"halfprecisionFPAS:halfprecisionFPAS_inst\|rightbarrelshifter:MantissaRightShifter\"" {  } { { "HalfPrecisionASFiles/halfprecisionFPAS.sv" "MantissaRightShifter" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/halfprecisionFPAS.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086181233 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2to1.sv 1 1 " "Using design file mux2to1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/mux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766086181269 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1766086181269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 halfprecisionFPAS:halfprecisionFPAS_inst\|rightbarrelshifter:MantissaRightShifter\|mux2to1:inst00 " "Elaborating entity \"mux2to1\" for hierarchy \"halfprecisionFPAS:halfprecisionFPAS_inst\|rightbarrelshifter:MantissaRightShifter\|mux2to1:inst00\"" {  } { { "HalfPrecisionASFiles/rightbarrelshifter.sv" "inst00" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/rightbarrelshifter.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086181269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NbitMUX halfprecisionFPAS:halfprecisionFPAS_inst\|NbitMUX:ExponentINCMUX " "Elaborating entity \"NbitMUX\" for hierarchy \"halfprecisionFPAS:halfprecisionFPAS_inst\|NbitMUX:ExponentINCMUX\"" {  } { { "HalfPrecisionASFiles/halfprecisionFPAS.sv" "ExponentINCMUX" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/halfprecisionFPAS.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086181283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAparam halfprecisionFPAS:halfprecisionFPAS_inst\|RCAparam:Adder " "Elaborating entity \"RCAparam\" for hierarchy \"halfprecisionFPAS:halfprecisionFPAS_inst\|RCAparam:Adder\"" {  } { { "HalfPrecisionASFiles/halfprecisionFPAS.sv" "Adder" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/halfprecisionFPAS.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086181981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mantissanormalizer halfprecisionFPAS:halfprecisionFPAS_inst\|mantissanormalizer:mantissanormalizer_inst " "Elaborating entity \"mantissanormalizer\" for hierarchy \"halfprecisionFPAS:halfprecisionFPAS_inst\|mantissanormalizer:mantissanormalizer_inst\"" {  } { { "HalfPrecisionASFiles/halfprecisionFPAS.sv" "mantissanormalizer_inst" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/halfprecisionFPAS.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086182010 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mantissanormalizer.sv(28) " "Verilog HDL assignment warning at mantissanormalizer.sv(28): truncated value with size 32 to match size of target (5)" {  } { { "HalfPrecisionASFiles/mantissanormalizer.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/mantissanormalizer.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766086182010 "|floatingPointAdderSubtactor|halfprecisionFPAS:halfprecisionFPAS_inst|mantissanormalizer:mantissanormalizer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mantissanormalizer.sv(39) " "Verilog HDL assignment warning at mantissanormalizer.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "HalfPrecisionASFiles/mantissanormalizer.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/HalfPrecisionASFiles/mantissanormalizer.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766086182010 "|floatingPointAdderSubtactor|halfprecisionFPAS:halfprecisionFPAS_inst|mantissanormalizer:mantissanormalizer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux7seg mux7seg:mux7seg_inst " "Elaborating entity \"mux7seg\" for hierarchy \"mux7seg:mux7seg_inst\"" {  } { { "FloatingPointAdderSubtactor.sv" "mux7seg_inst" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086182042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM mux7seg:mux7seg_inst\|FSM:FSM_inst " "Elaborating entity \"FSM\" for hierarchy \"mux7seg:mux7seg_inst\|FSM:FSM_inst\"" {  } { { "MuxDisplayFiles/mux7seg.sv" "FSM_inst" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/mux7seg.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086182063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four2one mux7seg:mux7seg_inst\|four2one:four2one_inst " "Elaborating entity \"four2one\" for hierarchy \"mux7seg:mux7seg_inst\|four2one:four2one_inst\"" {  } { { "MuxDisplayFiles/mux7seg.sv" "four2one_inst" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/mux7seg.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086182086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2seven mux7seg:mux7seg_inst\|hex2seven:hex2seven_inst " "Elaborating entity \"hex2seven\" for hierarchy \"mux7seg:mux7seg_inst\|hex2seven:hex2seven_inst\"" {  } { { "MuxDisplayFiles/mux7seg.sv" "hex2seven_inst" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/mux7seg.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086182109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NbitRegisterSV mux7seg:mux7seg_inst\|NbitRegisterSV:NbitRegisterSV_inst " "Elaborating entity \"NbitRegisterSV\" for hierarchy \"mux7seg:mux7seg_inst\|NbitRegisterSV:NbitRegisterSV_inst\"" {  } { { "MuxDisplayFiles/mux7seg.sv" "NbitRegisterSV_inst" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/mux7seg.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086182131 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0 " "Found clock multiplexer keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0" {  } { { "KeypadFiles/keypad_decoder.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/keypad_decoder.sv" 42 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1766086185117 "|floatingPointAdderSubtactor|keypad_input:keypad_input_inst|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1766086185117 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "37 " "37 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1766086185305 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1766086185318 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1766086185318 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[15\] reg_A\[15\]~_emulated reg_A\[15\]~1 " "Register \"reg_A\[15\]\" is converted into an equivalent circuit using register \"reg_A\[15\]~_emulated\" and latch \"reg_A\[15\]~1\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_A[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[15\] reg_B\[15\]~_emulated reg_B\[15\]~1 " "Register \"reg_B\[15\]\" is converted into an equivalent circuit using register \"reg_B\[15\]~_emulated\" and latch \"reg_B\[15\]~1\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_B[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[13\] reg_A\[13\]~_emulated reg_A\[13\]~5 " "Register \"reg_A\[13\]\" is converted into an equivalent circuit using register \"reg_A\[13\]~_emulated\" and latch \"reg_A\[13\]~5\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_A[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[13\] reg_B\[13\]~_emulated reg_B\[13\]~5 " "Register \"reg_B\[13\]\" is converted into an equivalent circuit using register \"reg_B\[13\]~_emulated\" and latch \"reg_B\[13\]~5\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_B[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[12\] reg_B\[12\]~_emulated reg_B\[12\]~9 " "Register \"reg_B\[12\]\" is converted into an equivalent circuit using register \"reg_B\[12\]~_emulated\" and latch \"reg_B\[12\]~9\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_B[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[11\] reg_B\[11\]~_emulated reg_B\[11\]~13 " "Register \"reg_B\[11\]\" is converted into an equivalent circuit using register \"reg_B\[11\]~_emulated\" and latch \"reg_B\[11\]~13\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_B[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[10\] reg_B\[10\]~_emulated reg_B\[10\]~17 " "Register \"reg_B\[10\]\" is converted into an equivalent circuit using register \"reg_B\[10\]~_emulated\" and latch \"reg_B\[10\]~17\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_B[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[10\] reg_A\[10\]~_emulated reg_A\[10\]~9 " "Register \"reg_A\[10\]\" is converted into an equivalent circuit using register \"reg_A\[10\]~_emulated\" and latch \"reg_A\[10\]~9\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_A[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[11\] reg_A\[11\]~_emulated reg_A\[11\]~13 " "Register \"reg_A\[11\]\" is converted into an equivalent circuit using register \"reg_A\[11\]~_emulated\" and latch \"reg_A\[11\]~13\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_A[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[12\] reg_A\[12\]~_emulated reg_A\[12\]~17 " "Register \"reg_A\[12\]\" is converted into an equivalent circuit using register \"reg_A\[12\]~_emulated\" and latch \"reg_A\[12\]~17\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_A[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[14\] reg_B\[14\]~_emulated reg_B\[14\]~21 " "Register \"reg_B\[14\]\" is converted into an equivalent circuit using register \"reg_B\[14\]~_emulated\" and latch \"reg_B\[14\]~21\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_B[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[14\] reg_A\[14\]~_emulated reg_A\[14\]~21 " "Register \"reg_A\[14\]\" is converted into an equivalent circuit using register \"reg_A\[14\]~_emulated\" and latch \"reg_A\[14\]~21\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_A[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[9\] reg_A\[9\]~_emulated reg_A\[9\]~25 " "Register \"reg_A\[9\]\" is converted into an equivalent circuit using register \"reg_A\[9\]~_emulated\" and latch \"reg_A\[9\]~25\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_A[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[9\] reg_B\[9\]~_emulated reg_B\[9\]~25 " "Register \"reg_B\[9\]\" is converted into an equivalent circuit using register \"reg_B\[9\]~_emulated\" and latch \"reg_B\[9\]~25\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_B[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[8\] reg_A\[8\]~_emulated reg_A\[8\]~29 " "Register \"reg_A\[8\]\" is converted into an equivalent circuit using register \"reg_A\[8\]~_emulated\" and latch \"reg_A\[8\]~29\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_A[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[8\] reg_B\[8\]~_emulated reg_B\[8\]~29 " "Register \"reg_B\[8\]\" is converted into an equivalent circuit using register \"reg_B\[8\]~_emulated\" and latch \"reg_B\[8\]~29\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_B[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[7\] reg_A\[7\]~_emulated reg_A\[7\]~33 " "Register \"reg_A\[7\]\" is converted into an equivalent circuit using register \"reg_A\[7\]~_emulated\" and latch \"reg_A\[7\]~33\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_A[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[7\] reg_B\[7\]~_emulated reg_B\[7\]~33 " "Register \"reg_B\[7\]\" is converted into an equivalent circuit using register \"reg_B\[7\]~_emulated\" and latch \"reg_B\[7\]~33\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_B[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[6\] reg_A\[6\]~_emulated reg_A\[6\]~37 " "Register \"reg_A\[6\]\" is converted into an equivalent circuit using register \"reg_A\[6\]~_emulated\" and latch \"reg_A\[6\]~37\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_A[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[6\] reg_B\[6\]~_emulated reg_B\[6\]~37 " "Register \"reg_B\[6\]\" is converted into an equivalent circuit using register \"reg_B\[6\]~_emulated\" and latch \"reg_B\[6\]~37\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_B[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[5\] reg_A\[5\]~_emulated reg_A\[5\]~41 " "Register \"reg_A\[5\]\" is converted into an equivalent circuit using register \"reg_A\[5\]~_emulated\" and latch \"reg_A\[5\]~41\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_A[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[5\] reg_B\[5\]~_emulated reg_B\[5\]~41 " "Register \"reg_B\[5\]\" is converted into an equivalent circuit using register \"reg_B\[5\]~_emulated\" and latch \"reg_B\[5\]~41\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_B[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[4\] reg_A\[4\]~_emulated reg_A\[4\]~45 " "Register \"reg_A\[4\]\" is converted into an equivalent circuit using register \"reg_A\[4\]~_emulated\" and latch \"reg_A\[4\]~45\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_A[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[4\] reg_B\[4\]~_emulated reg_B\[4\]~45 " "Register \"reg_B\[4\]\" is converted into an equivalent circuit using register \"reg_B\[4\]~_emulated\" and latch \"reg_B\[4\]~45\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_B[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[3\] reg_A\[3\]~_emulated reg_A\[3\]~49 " "Register \"reg_A\[3\]\" is converted into an equivalent circuit using register \"reg_A\[3\]~_emulated\" and latch \"reg_A\[3\]~49\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_A[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[3\] reg_B\[3\]~_emulated reg_B\[3\]~49 " "Register \"reg_B\[3\]\" is converted into an equivalent circuit using register \"reg_B\[3\]~_emulated\" and latch \"reg_B\[3\]~49\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_B[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[2\] reg_A\[2\]~_emulated reg_A\[2\]~53 " "Register \"reg_A\[2\]\" is converted into an equivalent circuit using register \"reg_A\[2\]~_emulated\" and latch \"reg_A\[2\]~53\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_A[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[2\] reg_B\[2\]~_emulated reg_B\[2\]~53 " "Register \"reg_B\[2\]\" is converted into an equivalent circuit using register \"reg_B\[2\]~_emulated\" and latch \"reg_B\[2\]~53\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_B[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[1\] reg_A\[1\]~_emulated reg_A\[1\]~57 " "Register \"reg_A\[1\]\" is converted into an equivalent circuit using register \"reg_A\[1\]~_emulated\" and latch \"reg_A\[1\]~57\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_A[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[1\] reg_B\[1\]~_emulated reg_B\[1\]~57 " "Register \"reg_B\[1\]\" is converted into an equivalent circuit using register \"reg_B\[1\]~_emulated\" and latch \"reg_B\[1\]~57\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_B[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_A\[0\] reg_A\[0\]~_emulated reg_A\[0\]~61 " "Register \"reg_A\[0\]\" is converted into an equivalent circuit using register \"reg_A\[0\]~_emulated\" and latch \"reg_A\[0\]~61\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_A[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_B\[0\] reg_B\[0\]~_emulated reg_B\[0\]~61 " "Register \"reg_B\[0\]\" is converted into an equivalent circuit using register \"reg_B\[0\]~_emulated\" and latch \"reg_B\[0\]~61\"" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766086185319 "|floatingPointAdderSubtactor|reg_B[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1766086185319 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1766086185698 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766086186304 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1766086187254 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766086187254 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "615 " "Implemented 615 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1766086188009 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1766086188009 ""} { "Info" "ICUT_CUT_TM_LCELLS" "590 " "Implemented 590 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1766086188009 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1766086188009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766086188752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 13:29:48 2025 " "Processing ended: Thu Dec 18 13:29:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766086188752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766086188752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766086188752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766086188752 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1766086191257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766086191257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 13:29:50 2025 " "Processing started: Thu Dec 18 13:29:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766086191257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1766086191257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FloatingPointAdderSubtactor -c FloatingPointAdderSubtactor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FloatingPointAdderSubtactor -c FloatingPointAdderSubtactor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1766086191257 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1766086191421 ""}
{ "Info" "0" "" "Project  = FloatingPointAdderSubtactor" {  } {  } 0 0 "Project  = FloatingPointAdderSubtactor" 0 0 "Fitter" 0 0 1766086191421 ""}
{ "Info" "0" "" "Revision = FloatingPointAdderSubtactor" {  } {  } 0 0 "Revision = FloatingPointAdderSubtactor" 0 0 "Fitter" 0 0 1766086191422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1766086191529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1766086191529 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FloatingPointAdderSubtactor 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"FloatingPointAdderSubtactor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1766086191539 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1766086191572 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1766086191572 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1766086191765 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1766086191776 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1766086191927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1766086191927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1766086191927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1766086191927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1766086191927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1766086191927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1766086191927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1766086191927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1766086191927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1766086191927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1766086191927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1766086191927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1766086191927 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1766086191927 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 1119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1766086191938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 1121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1766086191938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 1123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1766086191938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 1125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1766086191938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 1127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1766086191938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 1129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1766086191938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 1131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1766086191938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 1133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1766086191938 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1766086191938 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1766086191938 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1766086191938 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1766086191938 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1766086191939 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1766086191940 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1766086192614 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FloatingPointAdderSubtactor.sdc " "Synopsys Design Constraints File file not found: 'FloatingPointAdderSubtactor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1766086192615 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1766086192615 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1766086192621 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1766086192622 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1766086192623 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node Clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1766086192664 ""}  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 1110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766086192664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ClockLadder:DisplayClockLadder\|Y\[22\]  " "Automatically promoted node ClockLadder:DisplayClockLadder\|Y\[22\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1766086192664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ClockLadder:DisplayClockLadder\|Y\[22\]~48 " "Destination node ClockLadder:DisplayClockLadder\|Y\[22\]~48" {  } { { "MuxDisplayFiles/ClockLadder.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/ClockLadder.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 1001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1766086192664 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1766086192664 ""}  } { { "MuxDisplayFiles/ClockLadder.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/ClockLadder.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766086192664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keypad_input:keypad_input_inst\|keypad_base:keypad_base\|valid  " "Automatically promoted node keypad_input:keypad_input_inst\|keypad_base:keypad_base\|valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1766086192664 ""}  } { { "KeypadFiles/keypad_base.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/KeypadFiles/keypad_base.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766086192664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg_B\[15\]~82  " "Automatically promoted node reg_B\[15\]~82 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1766086192664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_B\[15\]~2 " "Destination node reg_B\[15\]~2" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1766086192664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_B\[13\]~6 " "Destination node reg_B\[13\]~6" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1766086192664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_B\[12\]~10 " "Destination node reg_B\[12\]~10" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1766086192664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_B\[11\]~14 " "Destination node reg_B\[11\]~14" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1766086192664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_B\[10\]~18 " "Destination node reg_B\[10\]~18" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1766086192664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_B\[14\]~22 " "Destination node reg_B\[14\]~22" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1766086192664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_B\[9\]~26 " "Destination node reg_B\[9\]~26" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1766086192664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_B\[8\]~30 " "Destination node reg_B\[8\]~30" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1766086192664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_B\[7\]~34 " "Destination node reg_B\[7\]~34" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1766086192664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_B\[6\]~38 " "Destination node reg_B\[6\]~38" {  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1766086192664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1766086192664 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1766086192664 ""}  } { { "FloatingPointAdderSubtactor.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/FloatingPointAdderSubtactor.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 1056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766086192664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\]  " "Automatically promoted node mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1766086192664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\]~49 " "Destination node mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\]~49" {  } { { "MuxDisplayFiles/ClockLadder.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/ClockLadder.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1766086192664 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1766086192664 ""}  } { { "MuxDisplayFiles/ClockLadder.sv" "" { Text "D:/DL2 Labs/Final Project/TOPLEVEL/MuxDisplayFiles/ClockLadder.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766086192664 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1766086198571 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1766086198572 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1766086198572 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1766086198573 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1766086198574 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1766086198574 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1766086198574 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1766086198575 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1766086198575 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1766086198576 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1766086198576 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766086198654 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1766086198674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1766086202102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766086202267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1766086202293 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1766086205166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766086205166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1766086208267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "D:/DL2 Labs/Final Project/TOPLEVEL/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1766086209865 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1766086209865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1766086212843 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1766086212843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766086212846 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.14 " "Total time spent on timing analysis during the Fitter is 1.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1766086220106 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1766086220118 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1766086220370 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1766086220370 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1766086220746 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766086221542 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DL2 Labs/Final Project/TOPLEVEL/output_files/FloatingPointAdderSubtactor.fit.smsg " "Generated suppressed messages file D:/DL2 Labs/Final Project/TOPLEVEL/output_files/FloatingPointAdderSubtactor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1766086222981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6634 " "Peak virtual memory: 6634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766086235782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 13:30:35 2025 " "Processing ended: Thu Dec 18 13:30:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766086235782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766086235782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766086235782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1766086235782 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1766086238444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766086238444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 13:30:38 2025 " "Processing started: Thu Dec 18 13:30:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766086238444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1766086238444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FloatingPointAdderSubtactor -c FloatingPointAdderSubtactor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FloatingPointAdderSubtactor -c FloatingPointAdderSubtactor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1766086238444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1766086239384 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1766086240613 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1766086242000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766086246041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 13:30:46 2025 " "Processing ended: Thu Dec 18 13:30:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766086246041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766086246041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766086246041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1766086246041 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1766086246737 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1766086247225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766086247225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 13:30:46 2025 " "Processing started: Thu Dec 18 13:30:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766086247225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1766086247225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FloatingPointAdderSubtactor -c FloatingPointAdderSubtactor " "Command: quartus_sta FloatingPointAdderSubtactor -c FloatingPointAdderSubtactor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1766086247225 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1766086247335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1766086248057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1766086248057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766086248085 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766086248085 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1766086248273 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FloatingPointAdderSubtactor.sdc " "Synopsys Design Constraints File file not found: 'FloatingPointAdderSubtactor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1766086249942 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1766086249942 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockLadder:DisplayClockLadder\|Y\[22\] ClockLadder:DisplayClockLadder\|Y\[22\] " "create_clock -period 1.000 -name ClockLadder:DisplayClockLadder\|Y\[22\] ClockLadder:DisplayClockLadder\|Y\[22\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1766086249944 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Reset Reset " "create_clock -period 1.000 -name Reset Reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1766086249944 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Row\[0\] Row\[0\] " "create_clock -period 1.000 -name Row\[0\] Row\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1766086249944 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " "create_clock -period 1.000 -name keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1766086249944 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1766086249944 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LoadA LoadA " "create_clock -period 1.000 -name LoadA LoadA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1766086249944 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\] mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\] " "create_clock -period 1.000 -name mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\] mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1766086249944 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1766086249944 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1766086249947 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1766086249947 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1766086249949 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1766086249973 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1766086249990 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1766086249995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.735 " "Worst-case setup slack is -21.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.735            -333.913 ClockLadder:DisplayClockLadder\|Y\[22\]  " "  -21.735            -333.913 ClockLadder:DisplayClockLadder\|Y\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.286            -167.479 LoadA  " "   -7.286            -167.479 LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.011            -119.871 Clock  " "   -7.011            -119.871 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.504             -54.127 Reset  " "   -3.504             -54.127 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.251             -39.111 Row\[0\]  " "   -3.251             -39.111 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.827             -11.781 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.827             -11.781 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\]  " "    0.110               0.000 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766086250006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.009 " "Worst-case hold slack is -0.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.009 Row\[0\]  " "   -0.009              -0.009 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\]  " "    0.342               0.000 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 Clock  " "    0.355               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.378               0.000 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 ClockLadder:DisplayClockLadder\|Y\[22\]  " "    0.461               0.000 ClockLadder:DisplayClockLadder\|Y\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.604               0.000 Reset  " "    0.604               0.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.730               0.000 LoadA  " "    1.730               0.000 LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766086250098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.153 " "Worst-case recovery slack is -3.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.153             -66.636 Reset  " "   -3.153             -66.636 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.048             -28.657 Row\[0\]  " "   -2.048             -28.657 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.082              -2.164 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\]  " "   -1.082              -2.164 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.065             -14.216 ClockLadder:DisplayClockLadder\|Y\[22\]  " "   -1.065             -14.216 ClockLadder:DisplayClockLadder\|Y\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.634             -14.438 Clock  " "   -0.634             -14.438 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766086250110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.192 " "Worst-case removal slack is 0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 Row\[0\]  " "    0.192               0.000 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 Clock  " "    0.461               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 ClockLadder:DisplayClockLadder\|Y\[22\]  " "    0.562               0.000 ClockLadder:DisplayClockLadder\|Y\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.078               0.000 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\]  " "    1.078               0.000 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.252               0.000 Reset  " "    1.252               0.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766086250126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -99.235 Row\[0\]  " "   -3.000             -99.235 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -82.971 Clock  " "   -3.000             -82.971 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.299 Reset  " "   -3.000             -49.299 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LoadA  " "   -3.000              -3.000 LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 ClockLadder:DisplayClockLadder\|Y\[22\]  " "   -1.403             -22.448 ClockLadder:DisplayClockLadder\|Y\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.403             -11.224 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\]  " "   -1.403              -2.806 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086250728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766086250728 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1766086250756 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1766086250775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1766086251212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1766086254305 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1766086254326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.036 " "Worst-case setup slack is -20.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.036            -307.797 ClockLadder:DisplayClockLadder\|Y\[22\]  " "  -20.036            -307.797 ClockLadder:DisplayClockLadder\|Y\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.617            -153.478 LoadA  " "   -6.617            -153.478 LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.337            -102.949 Clock  " "   -6.337            -102.949 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.089             -48.037 Reset  " "   -3.089             -48.037 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.966             -34.942 Row\[0\]  " "   -2.966             -34.942 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.645             -10.309 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.645             -10.309 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\]  " "    0.181               0.000 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766086254335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.012 " "Worst-case hold slack is -0.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.012              -0.012 Row\[0\]  " "   -0.012              -0.012 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\]  " "    0.306               0.000 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 Clock  " "    0.322               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.339               0.000 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 ClockLadder:DisplayClockLadder\|Y\[22\]  " "    0.507               0.000 ClockLadder:DisplayClockLadder\|Y\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.648               0.000 Reset  " "    0.648               0.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.750               0.000 LoadA  " "    1.750               0.000 LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766086254429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.920 " "Worst-case recovery slack is -2.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.920             -62.335 Reset  " "   -2.920             -62.335 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.647             -22.590 Row\[0\]  " "   -1.647             -22.590 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.151              -2.302 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\]  " "   -1.151              -2.302 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.924             -12.235 ClockLadder:DisplayClockLadder\|Y\[22\]  " "   -0.924             -12.235 ClockLadder:DisplayClockLadder\|Y\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.541             -12.324 Clock  " "   -0.541             -12.324 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086254442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766086254442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.230 " "Worst-case removal slack is 0.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086255025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086255025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 Row\[0\]  " "    0.230               0.000 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086255025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 Clock  " "    0.534               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086255025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.650               0.000 ClockLadder:DisplayClockLadder\|Y\[22\]  " "    0.650               0.000 ClockLadder:DisplayClockLadder\|Y\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086255025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.032               0.000 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\]  " "    1.032               0.000 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086255025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127               0.000 Reset  " "    1.127               0.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086255025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766086255025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086255038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086255038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -92.246 Row\[0\]  " "   -3.000             -92.246 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086255038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -82.971 Clock  " "   -3.000             -82.971 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086255038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.299 Reset  " "   -3.000             -49.299 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086255038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LoadA  " "   -3.000              -3.000 LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086255038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 ClockLadder:DisplayClockLadder\|Y\[22\]  " "   -1.403             -22.448 ClockLadder:DisplayClockLadder\|Y\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086255038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.403             -11.224 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086255038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\]  " "   -1.403              -2.806 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086255038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766086255038 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1766086255064 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1766086260427 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1766086260432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.117 " "Worst-case setup slack is -9.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.117            -140.126 ClockLadder:DisplayClockLadder\|Y\[22\]  " "   -9.117            -140.126 ClockLadder:DisplayClockLadder\|Y\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.271             -61.095 LoadA  " "   -3.271             -61.095 LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.295             -18.974 Clock  " "   -2.295             -18.974 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.195             -16.176 Reset  " "   -1.195             -16.176 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.162             -17.045 Row\[0\]  " "   -1.162             -17.045 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.694              -2.621 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -0.694              -2.621 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.616               0.000 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\]  " "    0.616               0.000 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766086260947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.040 " "Worst-case hold slack is -0.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040              -0.049 Row\[0\]  " "   -0.040              -0.049 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 Reset  " "    0.147               0.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\]  " "    0.147               0.000 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 Clock  " "    0.151               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.166               0.000 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 LoadA  " "    0.500               0.000 LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 ClockLadder:DisplayClockLadder\|Y\[22\]  " "    0.502               0.000 ClockLadder:DisplayClockLadder\|Y\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766086260967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.399 " "Worst-case recovery slack is -1.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.399             -20.123 Row\[0\]  " "   -1.399             -20.123 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.936             -13.863 Reset  " "   -0.936             -13.863 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494              -6.381 ClockLadder:DisplayClockLadder\|Y\[22\]  " "   -0.494              -6.381 ClockLadder:DisplayClockLadder\|Y\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.221              -5.004 Clock  " "   -0.221              -5.004 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\]  " "    0.082               0.000 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766086260981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.076 " "Worst-case removal slack is -0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076              -1.664 Clock  " "   -0.076              -1.664 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013              -0.031 ClockLadder:DisplayClockLadder\|Y\[22\]  " "   -0.013              -0.031 ClockLadder:DisplayClockLadder\|Y\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 Row\[0\]  " "    0.117               0.000 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\]  " "    0.590               0.000 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.725               0.000 Reset  " "    0.725               0.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086260996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766086260996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086261012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086261012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -61.782 Clock  " "   -3.000             -61.782 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086261012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.860 Row\[0\]  " "   -3.000             -52.860 Row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086261012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.371 Reset  " "   -3.000             -39.371 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086261012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LoadA  " "   -3.000              -3.000 LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086261012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 ClockLadder:DisplayClockLadder\|Y\[22\]  " "   -1.000             -16.000 ClockLadder:DisplayClockLadder\|Y\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086261012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.000              -8.000 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086261012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\]  " "   -1.000              -2.000 mux7seg:mux7seg_inst\|ClockLadder:ClockLadder_inst\|Y\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766086261012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766086261012 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1766086265613 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1766086265614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4985 " "Peak virtual memory: 4985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766086267977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 13:31:07 2025 " "Processing ended: Thu Dec 18 13:31:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766086267977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766086267977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766086267977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1766086267977 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1766086269882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766086269882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 13:31:09 2025 " "Processing started: Thu Dec 18 13:31:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766086269882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1766086269882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FloatingPointAdderSubtactor -c FloatingPointAdderSubtactor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FloatingPointAdderSubtactor -c FloatingPointAdderSubtactor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1766086269882 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1766086270267 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FloatingPointAdderSubtactor.vo D:/DL2 Labs/Final Project/TOPLEVEL/simulation/questa/ simulation " "Generated file FloatingPointAdderSubtactor.vo in folder \"D:/DL2 Labs/Final Project/TOPLEVEL/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1766086271049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766086271209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 13:31:11 2025 " "Processing ended: Thu Dec 18 13:31:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766086271209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766086271209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766086271209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1766086271209 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus Prime Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1766086271884 ""}
