WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2631648 heartbeat IPC: 3.8 cumulative IPC: 3.8 (Simulation time: 00 hr 03 min 19 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2631649 cumulative IPC: 3.8 (Simulation time: 00 hr 03 min 19 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2631649 cumulative IPC: 3.8 (Simulation time: 00 hr 03 min 19 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 109486001 heartbeat IPC: 0.09359 cumulative IPC: 0.09359 (Simulation time: 00 hr 16 min 23 sec)
Simulation finished CPU 0 instructions: 10000003 cycles: 106854354 cumulative IPC: 0.09359 (Simulation time: 00 hr 16 min 23 sec)
Simulation complete CPU 0 instructions: 10000003 cycles: 106854354 cumulative IPC: 0.09359 (Simulation time: 00 hr 16 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_46B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.09359 instructions: 10000003 cycles: 106854354
CPU 0 Branch Prediction Accuracy: 93.02% MPKI: 18.99 Average ROB Occupancy at Mispredict: 35.48
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.851
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 18.1
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:    1248470 HIT:     470556 MISS:     777914
LLC LOAD         ACCESS:     907369 HIT:     216351 MISS:     691018
LLC RFO          ACCESS:      15833 HIT:       4855 MISS:      10978
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     232284 HIT:     232099 MISS:        185
LLC TRANSLATION  ACCESS:      92984 HIT:      17251 MISS:      75733
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1250 cycles
cpu0_DTLB TOTAL        ACCESS:    2504661 HIT:    1346843 MISS:    1157818
cpu0_DTLB LOAD         ACCESS:    2504661 HIT:    1346843 MISS:    1157818
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 120.6 cycles
cpu0_ITLB TOTAL        ACCESS:          7 HIT:          7 MISS:          0
cpu0_ITLB LOAD         ACCESS:          7 HIT:          7 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3036922 HIT:    1377595 MISS:    1659327
cpu0_L1D LOAD         ACCESS:    2331269 HIT:     846834 MISS:    1484435
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     566287 HIT:     516627 MISS:      49660
cpu0_L1D TRANSLATION  ACCESS:     139366 HIT:      14134 MISS:     125232
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 604.3 cycles
cpu0_L1I TOTAL        ACCESS:          7 HIT:          7 MISS:          0
cpu0_L1I LOAD         ACCESS:          7 HIT:          7 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:    1641953 HIT:     625753 MISS:    1016200
cpu0_L2C LOAD         ACCESS:    1183437 HIT:     276066 MISS:     907371
cpu0_L2C RFO          ACCESS:      30963 HIT:      15130 MISS:      15833
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     302847 HIT:     302836 MISS:         11
cpu0_L2C TRANSLATION  ACCESS:     124706 HIT:      31721 MISS:      92985
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 977.8 cycles
cpu0_STLB TOTAL        ACCESS:     920403 HIT:     815157 MISS:     105246
cpu0_STLB LOAD         ACCESS:     920403 HIT:     815157 MISS:     105246
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1291 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      25846
  ROW_BUFFER_MISS:     751637
 AVG DBUS CONGESTED CYCLE: 3.982
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2597
  FULL:     204457
Heartbeat CPU 0 instructions: 20000000 cycles: 109486001 heartbeat IPC: 0.09359 cumulative IPC: 0.09359 (Simulation time: 00 hr 16 min 40 sec)
Simulation finished CPU 0 instructions: 10000003 cycles: 106854354 cumulative IPC: 0.09359 (Simulation time: 00 hr 16 min 40 sec)
Simulation complete CPU 0 instructions: 10000003 cycles: 106854354 cumulative IPC: 0.09359 (Simulation time: 00 hr 16 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_46B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.09359 instructions: 10000003 cycles: 106854354
CPU 0 Branch Prediction Accuracy: 93.02% MPKI: 18.99 Average ROB Occupancy at Mispredict: 35.48
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.851
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 18.1
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:    1248470 HIT:     470556 MISS:     777914
LLC LOAD         ACCESS:     907369 HIT:     216351 MISS:     691018
LLC RFO          ACCESS:      15833 HIT:       4855 MISS:      10978
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     232284 HIT:     232099 MISS:        185
LLC TRANSLATION  ACCESS:      92984 HIT:      17251 MISS:      75733
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1250 cycles
cpu0_DTLB TOTAL        ACCESS:    2504661 HIT:    1346843 MISS:    1157818
cpu0_DTLB LOAD         ACCESS:    2504661 HIT:    1346843 MISS:    1157818
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 120.6 cycles
cpu0_ITLB TOTAL        ACCESS:          7 HIT:          7 MISS:          0
cpu0_ITLB LOAD         ACCESS:          7 HIT:          7 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3036922 HIT:    1377595 MISS:    1659327
cpu0_L1D LOAD         ACCESS:    2331269 HIT:     846834 MISS:    1484435
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     566287 HIT:     516627 MISS:      49660
cpu0_L1D TRANSLATION  ACCESS:     139366 HIT:      14134 MISS:     125232
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 604.3 cycles
cpu0_L1I TOTAL        ACCESS:          7 HIT:          7 MISS:          0
cpu0_L1I LOAD         ACCESS:          7 HIT:          7 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:    1641953 HIT:     625753 MISS:    1016200
cpu0_L2C LOAD         ACCESS:    1183437 HIT:     276066 MISS:     907371
cpu0_L2C RFO          ACCESS:      30963 HIT:      15130 MISS:      15833
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     302847 HIT:     302836 MISS:         11
cpu0_L2C TRANSLATION  ACCESS:     124706 HIT:      31721 MISS:      92985
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 977.8 cycles
cpu0_STLB TOTAL        ACCESS:     920403 HIT:     815157 MISS:     105246
cpu0_STLB LOAD         ACCESS:     920403 HIT:     815157 MISS:     105246
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1291 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      25846
  ROW_BUFFER_MISS:     751637
 AVG DBUS CONGESTED CYCLE: 3.982
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2597
  FULL:     204457
