
IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (130 537)  (130 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (17 5)  (185 533)  (185 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (4 0)  (250 528)  (250 528)  routing T_5_33.span4_vert_0 <X> T_5_33.lc_trk_g0_0
 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (6 1)  (252 529)  (252 529)  routing T_5_33.span4_vert_0 <X> T_5_33.lc_trk_g0_0
 (7 1)  (253 529)  (253 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_0 lc_trk_g0_0
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (4 3)  (304 530)  (304 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (5 3)  (305 530)  (305 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (7 3)  (307 530)  (307 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g0_2 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (17 9)  (293 537)  (293 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (17 9)  (347 537)  (347 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (17 5)  (401 533)  (401 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0



IO_Tile_10_33

 (11 6)  (525 535)  (525 535)  routing T_10_33.span4_horz_r_2 <X> T_10_33.span4_horz_l_14


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (17 9)  (551 537)  (551 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (0 10)  (569 539)  (569 539)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_4 <X> T_16_33.wire_gbuf/in
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g1_4 <X> T_16_33.wire_gbuf/in
 (6 13)  (834 541)  (834 541)  routing T_16_33.span12_vert_12 <X> T_16_33.lc_trk_g1_4
 (7 13)  (835 541)  (835 541)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_12 lc_trk_g1_4


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (4 2)  (1418 531)  (1418 531)  routing T_27_33.span4_vert_10 <X> T_27_33.lc_trk_g0_2
 (4 3)  (1418 530)  (1418 530)  routing T_27_33.span4_vert_10 <X> T_27_33.lc_trk_g0_2
 (6 3)  (1420 530)  (1420 530)  routing T_27_33.span4_vert_10 <X> T_27_33.lc_trk_g0_2
 (7 3)  (1421 530)  (1421 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g0_2 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (4 8)  (1472 536)  (1472 536)  routing T_28_33.span4_vert_0 <X> T_28_33.lc_trk_g1_0
 (6 9)  (1474 537)  (1474 537)  routing T_28_33.span4_vert_0 <X> T_28_33.lc_trk_g1_0
 (7 9)  (1475 537)  (1475 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_0 lc_trk_g1_0
 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_0 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (4 0)  (1526 528)  (1526 528)  routing T_29_33.span4_vert_8 <X> T_29_33.lc_trk_g0_0
 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (4 1)  (1526 529)  (1526 529)  routing T_29_33.span4_vert_8 <X> T_29_33.lc_trk_g0_0
 (6 1)  (1528 529)  (1528 529)  routing T_29_33.span4_vert_8 <X> T_29_33.lc_trk_g0_0
 (7 1)  (1529 529)  (1529 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_8 lc_trk_g0_0
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0



IO_Tile_31_33

 (5 0)  (1635 528)  (1635 528)  routing T_31_33.span4_horz_r_1 <X> T_31_33.lc_trk_g0_1
 (7 0)  (1637 528)  (1637 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_1 lc_trk_g0_1
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (8 1)  (1638 529)  (1638 529)  routing T_31_33.span4_horz_r_1 <X> T_31_33.lc_trk_g0_1
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0


LogicTile_4_31

 (3 0)  (183 496)  (183 496)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_v_b_0


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (4 4)  (1730 500)  (1730 500)  routing T_33_31.span4_vert_b_12 <X> T_33_31.lc_trk_g0_4
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g0_4 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (5 5)  (1731 501)  (1731 501)  routing T_33_31.span4_vert_b_12 <X> T_33_31.lc_trk_g0_4
 (7 5)  (1733 501)  (1733 501)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0



IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 1)  (75 481)  (75 481)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_v_b_0


LogicTile_10_30

 (3 1)  (495 481)  (495 481)  routing T_10_30.sp12_h_l_23 <X> T_10_30.sp12_v_b_0


LogicTile_12_30

 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0


LogicTile_20_30

 (3 0)  (1039 480)  (1039 480)  routing T_20_30.sp12_h_r_0 <X> T_20_30.sp12_v_b_0
 (3 1)  (1039 481)  (1039 481)  routing T_20_30.sp12_h_r_0 <X> T_20_30.sp12_v_b_0


LogicTile_23_30

 (3 4)  (1201 484)  (1201 484)  routing T_23_30.sp12_v_b_0 <X> T_23_30.sp12_h_r_0
 (3 5)  (1201 485)  (1201 485)  routing T_23_30.sp12_v_b_0 <X> T_23_30.sp12_h_r_0


LogicTile_24_30

 (3 0)  (1255 480)  (1255 480)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_v_b_0
 (3 1)  (1255 481)  (1255 481)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_v_b_0


RAM_Tile_25_30

 (3 4)  (1309 484)  (1309 484)  routing T_25_30.sp12_v_b_0 <X> T_25_30.sp12_h_r_0
 (3 5)  (1309 485)  (1309 485)  routing T_25_30.sp12_v_b_0 <X> T_25_30.sp12_h_r_0


LogicTile_27_30

 (2 0)  (1404 480)  (1404 480)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_30_30

 (8 0)  (1572 480)  (1572 480)  routing T_30_30.sp4_h_l_40 <X> T_30_30.sp4_h_r_1
 (10 0)  (1574 480)  (1574 480)  routing T_30_30.sp4_h_l_40 <X> T_30_30.sp4_h_r_1


LogicTile_31_30

 (2 4)  (1620 484)  (1620 484)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_32_30

 (3 2)  (1675 482)  (1675 482)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23
 (3 3)  (1675 483)  (1675 483)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23


IO_Tile_33_30

 (12 0)  (1738 480)  (1738 480)  routing T_33_30.span4_horz_25 <X> T_33_30.span4_vert_t_12
 (17 1)  (1743 481)  (1743 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (12 2)  (1738 482)  (1738 482)  routing T_33_30.span4_horz_31 <X> T_33_30.span4_vert_t_13
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (17 5)  (1743 485)  (1743 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0



LogicTile_4_29

 (3 0)  (183 464)  (183 464)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_v_b_0


LogicTile_5_29

 (4 2)  (238 466)  (238 466)  routing T_5_29.sp4_h_r_0 <X> T_5_29.sp4_v_t_37
 (5 3)  (239 467)  (239 467)  routing T_5_29.sp4_h_r_0 <X> T_5_29.sp4_v_t_37


RAM_Tile_8_29

 (3 0)  (399 464)  (399 464)  routing T_8_29.sp12_v_t_23 <X> T_8_29.sp12_v_b_0


LogicTile_9_29

 (5 2)  (443 466)  (443 466)  routing T_9_29.sp4_v_b_0 <X> T_9_29.sp4_h_l_37


LogicTile_10_29

 (3 0)  (495 464)  (495 464)  routing T_10_29.sp12_h_r_0 <X> T_10_29.sp12_v_b_0
 (3 1)  (495 465)  (495 465)  routing T_10_29.sp12_h_r_0 <X> T_10_29.sp12_v_b_0


LogicTile_13_29

 (3 12)  (657 476)  (657 476)  routing T_13_29.sp12_v_b_1 <X> T_13_29.sp12_h_r_1
 (3 13)  (657 477)  (657 477)  routing T_13_29.sp12_v_b_1 <X> T_13_29.sp12_h_r_1


LogicTile_21_29

 (5 0)  (1095 464)  (1095 464)  routing T_21_29.sp4_v_b_0 <X> T_21_29.sp4_h_r_0
 (6 1)  (1096 465)  (1096 465)  routing T_21_29.sp4_v_b_0 <X> T_21_29.sp4_h_r_0


LogicTile_22_29

 (3 2)  (1147 466)  (1147 466)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_h_l_23
 (3 3)  (1147 467)  (1147 467)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_h_l_23


LogicTile_24_29

 (8 8)  (1260 472)  (1260 472)  routing T_24_29.sp4_v_b_1 <X> T_24_29.sp4_h_r_7
 (9 8)  (1261 472)  (1261 472)  routing T_24_29.sp4_v_b_1 <X> T_24_29.sp4_h_r_7
 (10 8)  (1262 472)  (1262 472)  routing T_24_29.sp4_v_b_1 <X> T_24_29.sp4_h_r_7
 (2 14)  (1254 478)  (1254 478)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


RAM_Tile_25_29

 (5 4)  (1311 468)  (1311 468)  routing T_25_29.sp4_h_l_37 <X> T_25_29.sp4_h_r_3
 (4 5)  (1310 469)  (1310 469)  routing T_25_29.sp4_h_l_37 <X> T_25_29.sp4_h_r_3


LogicTile_27_29

 (8 15)  (1410 479)  (1410 479)  routing T_27_29.sp4_h_l_47 <X> T_27_29.sp4_v_t_47


LogicTile_28_29

 (6 2)  (1462 466)  (1462 466)  routing T_28_29.sp4_h_l_42 <X> T_28_29.sp4_v_t_37


LogicTile_29_29

 (11 10)  (1521 474)  (1521 474)  routing T_29_29.sp4_h_l_38 <X> T_29_29.sp4_v_t_45


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_v_b_0
 (3 1)  (1567 465)  (1567 465)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_v_b_0


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 472)  (1742 472)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


LogicTile_9_28

 (19 0)  (457 448)  (457 448)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_21_28

 (19 0)  (1109 448)  (1109 448)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_24_28

 (19 1)  (1271 449)  (1271 449)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_32_28

 (3 0)  (1675 448)  (1675 448)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0
 (3 1)  (1675 449)  (1675 449)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0


IO_Tile_33_28

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (4 2)  (13 434)  (13 434)  routing T_0_27.span4_horz_34 <X> T_0_27.lc_trk_g0_2
 (5 3)  (12 435)  (12 435)  routing T_0_27.span4_horz_34 <X> T_0_27.lc_trk_g0_2
 (6 3)  (11 435)  (11 435)  routing T_0_27.span4_horz_34 <X> T_0_27.lc_trk_g0_2
 (7 3)  (10 435)  (10 435)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_34 lc_trk_g0_2
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (10 11)  (7 443)  (7 443)  routing T_0_27.lc_trk_g0_2 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit
 (4 15)  (13 447)  (13 447)  routing T_0_27.span12_horz_22 <X> T_0_27.lc_trk_g1_6
 (6 15)  (11 447)  (11 447)  routing T_0_27.span12_horz_22 <X> T_0_27.lc_trk_g1_6
 (7 15)  (10 447)  (10 447)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_22 lc_trk_g1_6


LogicTile_1_27

 (3 10)  (21 442)  (21 442)  routing T_1_27.sp12_h_r_1 <X> T_1_27.sp12_h_l_22
 (3 11)  (21 443)  (21 443)  routing T_1_27.sp12_h_r_1 <X> T_1_27.sp12_h_l_22


LogicTile_2_27

 (8 14)  (80 446)  (80 446)  routing T_2_27.sp4_h_r_2 <X> T_2_27.sp4_h_l_47
 (10 14)  (82 446)  (82 446)  routing T_2_27.sp4_h_r_2 <X> T_2_27.sp4_h_l_47


LogicTile_4_27

 (3 1)  (183 433)  (183 433)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_v_b_0


LogicTile_6_27

 (3 0)  (291 432)  (291 432)  routing T_6_27.sp12_v_t_23 <X> T_6_27.sp12_v_b_0
 (12 2)  (300 434)  (300 434)  routing T_6_27.sp4_v_b_2 <X> T_6_27.sp4_h_l_39


LogicTile_7_27

 (3 0)  (345 432)  (345 432)  routing T_7_27.sp12_v_t_23 <X> T_7_27.sp12_v_b_0


LogicTile_11_27

 (3 0)  (549 432)  (549 432)  routing T_11_27.sp12_v_t_23 <X> T_11_27.sp12_v_b_0


LogicTile_13_27

 (3 11)  (657 443)  (657 443)  routing T_13_27.sp12_v_b_1 <X> T_13_27.sp12_h_l_22


LogicTile_16_27

 (3 6)  (819 438)  (819 438)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_v_t_23


LogicTile_30_27

 (3 0)  (1567 432)  (1567 432)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0
 (3 1)  (1567 433)  (1567 433)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


LogicTile_6_26

 (19 2)  (307 418)  (307 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 401)  (0 401)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 408)  (1 408)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (3 1)  (75 401)  (75 401)  routing T_2_25.sp12_h_l_23 <X> T_2_25.sp12_v_b_0


LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (2 8)  (398 408)  (398 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25

 (4 4)  (550 404)  (550 404)  routing T_11_25.sp4_h_l_44 <X> T_11_25.sp4_v_b_3
 (6 4)  (552 404)  (552 404)  routing T_11_25.sp4_h_l_44 <X> T_11_25.sp4_v_b_3
 (5 5)  (551 405)  (551 405)  routing T_11_25.sp4_h_l_44 <X> T_11_25.sp4_v_b_3


LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24

 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_3_23

 (3 4)  (129 372)  (129 372)  routing T_3_23.sp12_v_t_23 <X> T_3_23.sp12_h_r_0


LogicTile_15_23

 (3 1)  (765 369)  (765 369)  routing T_15_23.sp12_h_l_23 <X> T_15_23.sp12_v_b_0


LogicTile_26_23

 (3 0)  (1351 368)  (1351 368)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_v_b_0
 (3 1)  (1351 369)  (1351 369)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_v_b_0


LogicTile_30_23

 (3 0)  (1567 368)  (1567 368)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_v_b_0
 (3 1)  (1567 369)  (1567 369)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_v_b_0


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 377)  (1743 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0



LogicTile_4_22

 (2 0)  (182 352)  (182 352)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_7_22

 (11 12)  (353 364)  (353 364)  routing T_7_22.sp4_h_l_40 <X> T_7_22.sp4_v_b_11
 (13 12)  (355 364)  (355 364)  routing T_7_22.sp4_h_l_40 <X> T_7_22.sp4_v_b_11
 (12 13)  (354 365)  (354 365)  routing T_7_22.sp4_h_l_40 <X> T_7_22.sp4_v_b_11


LogicTile_11_21

 (4 4)  (550 340)  (550 340)  routing T_11_21.sp4_v_t_38 <X> T_11_21.sp4_v_b_3


LogicTile_18_21

 (3 0)  (931 336)  (931 336)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (3 1)  (931 337)  (931 337)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0


LogicTile_20_21

 (3 0)  (1039 336)  (1039 336)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (3 1)  (1039 337)  (1039 337)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (19 8)  (1055 344)  (1055 344)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 0)  (1675 336)  (1675 336)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_v_b_0
 (3 1)  (1675 337)  (1675 337)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_v_b_0
 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_4_20

 (19 10)  (199 330)  (199 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_6_20

 (3 1)  (291 321)  (291 321)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_v_b_0


LogicTile_10_20

 (2 12)  (494 332)  (494 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_13_20

 (13 12)  (667 332)  (667 332)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_11
 (12 13)  (666 333)  (666 333)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_11


LogicTile_18_20

 (3 0)  (931 320)  (931 320)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_4_19

 (3 4)  (183 308)  (183 308)  routing T_4_19.sp12_v_t_23 <X> T_4_19.sp12_h_r_0


LogicTile_7_19

 (2 0)  (344 304)  (344 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_9_19

 (2 4)  (440 308)  (440 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_10_19

 (2 4)  (494 308)  (494 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 10)  (511 314)  (511 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (11 12)  (503 316)  (503 316)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_11
 (13 12)  (505 316)  (505 316)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_11
 (12 13)  (504 317)  (504 317)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_11


LogicTile_11_19

 (2 8)  (548 312)  (548 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_12_19

 (8 1)  (608 305)  (608 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (9 1)  (609 305)  (609 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (10 1)  (610 305)  (610 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (31 2)  (631 306)  (631 306)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 306)  (634 306)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 306)  (637 306)  LC_1 Logic Functioning bit
 (39 2)  (639 306)  (639 306)  LC_1 Logic Functioning bit
 (40 2)  (640 306)  (640 306)  LC_1 Logic Functioning bit
 (41 2)  (641 306)  (641 306)  LC_1 Logic Functioning bit
 (42 2)  (642 306)  (642 306)  LC_1 Logic Functioning bit
 (43 2)  (643 306)  (643 306)  LC_1 Logic Functioning bit
 (52 2)  (652 306)  (652 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (627 307)  (627 307)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 307)  (631 307)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 307)  (636 307)  LC_1 Logic Functioning bit
 (38 3)  (638 307)  (638 307)  LC_1 Logic Functioning bit
 (40 3)  (640 307)  (640 307)  LC_1 Logic Functioning bit
 (41 3)  (641 307)  (641 307)  LC_1 Logic Functioning bit
 (42 3)  (642 307)  (642 307)  LC_1 Logic Functioning bit
 (43 3)  (643 307)  (643 307)  LC_1 Logic Functioning bit
 (15 5)  (615 309)  (615 309)  routing T_12_19.sp4_v_t_5 <X> T_12_19.lc_trk_g1_0
 (16 5)  (616 309)  (616 309)  routing T_12_19.sp4_v_t_5 <X> T_12_19.lc_trk_g1_0
 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 6)  (621 310)  (621 310)  routing T_12_19.sp4_v_b_7 <X> T_12_19.lc_trk_g1_7
 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (623 310)  (623 310)  routing T_12_19.sp4_v_b_7 <X> T_12_19.lc_trk_g1_7


LogicTile_13_19

 (8 1)  (662 305)  (662 305)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_v_b_1
 (9 1)  (663 305)  (663 305)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_v_b_1
 (10 1)  (664 305)  (664 305)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_v_b_1


LogicTile_14_19

 (4 12)  (712 316)  (712 316)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_9
 (5 13)  (713 317)  (713 317)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_9


LogicTile_18_19

 (3 0)  (931 304)  (931 304)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (3 1)  (931 305)  (931 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0


LogicTile_19_19

 (5 5)  (987 309)  (987 309)  routing T_19_19.sp4_h_r_3 <X> T_19_19.sp4_v_b_3


LogicTile_20_19

 (19 15)  (1055 319)  (1055 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (17 5)  (0 293)  (0 293)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_2_18

 (3 4)  (75 292)  (75 292)  routing T_2_18.sp12_v_t_23 <X> T_2_18.sp12_h_r_0


LogicTile_4_18

 (3 5)  (183 293)  (183 293)  routing T_4_18.sp12_h_l_23 <X> T_4_18.sp12_h_r_0


LogicTile_6_18

 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0


LogicTile_7_18

 (10 4)  (352 292)  (352 292)  routing T_7_18.sp4_v_t_46 <X> T_7_18.sp4_h_r_4


RAM_Tile_8_18

 (2 8)  (398 296)  (398 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (19 10)  (415 298)  (415 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10


LogicTile_10_18

 (14 0)  (506 288)  (506 288)  routing T_10_18.wire_logic_cluster/lc_0/out <X> T_10_18.lc_trk_g0_0
 (26 0)  (518 288)  (518 288)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (32 0)  (524 288)  (524 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 288)  (526 288)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 288)  (528 288)  LC_0 Logic Functioning bit
 (38 0)  (530 288)  (530 288)  LC_0 Logic Functioning bit
 (17 1)  (509 289)  (509 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (518 289)  (518 289)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 289)  (519 289)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 289)  (521 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 289)  (523 289)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (37 1)  (529 289)  (529 289)  LC_0 Logic Functioning bit
 (39 1)  (531 289)  (531 289)  LC_0 Logic Functioning bit
 (14 3)  (506 291)  (506 291)  routing T_10_18.sp12_h_r_20 <X> T_10_18.lc_trk_g0_4
 (16 3)  (508 291)  (508 291)  routing T_10_18.sp12_h_r_20 <X> T_10_18.lc_trk_g0_4
 (17 3)  (509 291)  (509 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 4)  (518 292)  (518 292)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 292)  (519 292)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 292)  (521 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 292)  (523 292)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 292)  (526 292)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 292)  (529 292)  LC_2 Logic Functioning bit
 (39 4)  (531 292)  (531 292)  LC_2 Logic Functioning bit
 (14 5)  (506 293)  (506 293)  routing T_10_18.sp12_h_r_16 <X> T_10_18.lc_trk_g1_0
 (16 5)  (508 293)  (508 293)  routing T_10_18.sp12_h_r_16 <X> T_10_18.lc_trk_g1_0
 (17 5)  (509 293)  (509 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (514 293)  (514 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (517 293)  (517 293)  routing T_10_18.sp4_r_v_b_26 <X> T_10_18.lc_trk_g1_2
 (26 5)  (518 293)  (518 293)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 293)  (520 293)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 293)  (521 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 293)  (524 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (525 293)  (525 293)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.input_2_2
 (34 5)  (526 293)  (526 293)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.input_2_2
 (39 5)  (531 293)  (531 293)  LC_2 Logic Functioning bit
 (41 5)  (533 293)  (533 293)  LC_2 Logic Functioning bit
 (43 5)  (535 293)  (535 293)  LC_2 Logic Functioning bit
 (22 6)  (514 294)  (514 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (518 294)  (518 294)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 294)  (521 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 294)  (523 294)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 294)  (525 294)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 294)  (526 294)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 294)  (528 294)  LC_3 Logic Functioning bit
 (37 6)  (529 294)  (529 294)  LC_3 Logic Functioning bit
 (39 6)  (531 294)  (531 294)  LC_3 Logic Functioning bit
 (40 6)  (532 294)  (532 294)  LC_3 Logic Functioning bit
 (42 6)  (534 294)  (534 294)  LC_3 Logic Functioning bit
 (50 6)  (542 294)  (542 294)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (543 294)  (543 294)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (506 295)  (506 295)  routing T_10_18.sp12_h_r_20 <X> T_10_18.lc_trk_g1_4
 (16 7)  (508 295)  (508 295)  routing T_10_18.sp12_h_r_20 <X> T_10_18.lc_trk_g1_4
 (17 7)  (509 295)  (509 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (21 7)  (513 295)  (513 295)  routing T_10_18.sp4_r_v_b_31 <X> T_10_18.lc_trk_g1_7
 (26 7)  (518 295)  (518 295)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 295)  (520 295)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 295)  (523 295)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 295)  (528 295)  LC_3 Logic Functioning bit
 (37 7)  (529 295)  (529 295)  LC_3 Logic Functioning bit
 (38 7)  (530 295)  (530 295)  LC_3 Logic Functioning bit
 (42 7)  (534 295)  (534 295)  LC_3 Logic Functioning bit
 (27 8)  (519 296)  (519 296)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 296)  (522 296)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 296)  (523 296)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 296)  (525 296)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 296)  (527 296)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.input_2_4
 (38 8)  (530 296)  (530 296)  LC_4 Logic Functioning bit
 (39 8)  (531 296)  (531 296)  LC_4 Logic Functioning bit
 (27 9)  (519 297)  (519 297)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 297)  (520 297)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 297)  (521 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 297)  (523 297)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 297)  (524 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (525 297)  (525 297)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.input_2_4
 (35 9)  (527 297)  (527 297)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.input_2_4
 (39 9)  (531 297)  (531 297)  LC_4 Logic Functioning bit
 (22 10)  (514 298)  (514 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (515 298)  (515 298)  routing T_10_18.sp12_v_t_12 <X> T_10_18.lc_trk_g2_7
 (27 10)  (519 298)  (519 298)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 298)  (520 298)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 298)  (521 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 298)  (522 298)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 298)  (523 298)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 298)  (524 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 298)  (526 298)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 298)  (528 298)  LC_5 Logic Functioning bit
 (37 10)  (529 298)  (529 298)  LC_5 Logic Functioning bit
 (39 10)  (531 298)  (531 298)  LC_5 Logic Functioning bit
 (42 10)  (534 298)  (534 298)  LC_5 Logic Functioning bit
 (43 10)  (535 298)  (535 298)  LC_5 Logic Functioning bit
 (50 10)  (542 298)  (542 298)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (514 299)  (514 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (517 299)  (517 299)  routing T_10_18.sp4_r_v_b_38 <X> T_10_18.lc_trk_g2_6
 (26 11)  (518 299)  (518 299)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 299)  (519 299)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 299)  (521 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 299)  (522 299)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 299)  (523 299)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 299)  (528 299)  LC_5 Logic Functioning bit
 (37 11)  (529 299)  (529 299)  LC_5 Logic Functioning bit
 (42 11)  (534 299)  (534 299)  LC_5 Logic Functioning bit
 (43 11)  (535 299)  (535 299)  LC_5 Logic Functioning bit
 (15 12)  (507 300)  (507 300)  routing T_10_18.sp4_h_r_41 <X> T_10_18.lc_trk_g3_1
 (16 12)  (508 300)  (508 300)  routing T_10_18.sp4_h_r_41 <X> T_10_18.lc_trk_g3_1
 (17 12)  (509 300)  (509 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (510 300)  (510 300)  routing T_10_18.sp4_h_r_41 <X> T_10_18.lc_trk_g3_1
 (26 12)  (518 300)  (518 300)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 300)  (519 300)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 300)  (521 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 300)  (523 300)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 300)  (525 300)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (40 12)  (532 300)  (532 300)  LC_6 Logic Functioning bit
 (41 12)  (533 300)  (533 300)  LC_6 Logic Functioning bit
 (50 12)  (542 300)  (542 300)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (544 300)  (544 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (510 301)  (510 301)  routing T_10_18.sp4_h_r_41 <X> T_10_18.lc_trk_g3_1
 (29 13)  (521 301)  (521 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 301)  (523 301)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (38 13)  (530 301)  (530 301)  LC_6 Logic Functioning bit
 (39 13)  (531 301)  (531 301)  LC_6 Logic Functioning bit
 (40 13)  (532 301)  (532 301)  LC_6 Logic Functioning bit
 (41 13)  (533 301)  (533 301)  LC_6 Logic Functioning bit
 (22 14)  (514 302)  (514 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (515 302)  (515 302)  routing T_10_18.sp12_v_b_23 <X> T_10_18.lc_trk_g3_7
 (21 15)  (513 303)  (513 303)  routing T_10_18.sp12_v_b_23 <X> T_10_18.lc_trk_g3_7


LogicTile_11_18

 (28 2)  (574 290)  (574 290)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 290)  (576 290)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 290)  (580 290)  routing T_11_18.lc_trk_g1_1 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 290)  (582 290)  LC_1 Logic Functioning bit
 (38 2)  (584 290)  (584 290)  LC_1 Logic Functioning bit
 (39 2)  (585 290)  (585 290)  LC_1 Logic Functioning bit
 (40 2)  (586 290)  (586 290)  LC_1 Logic Functioning bit
 (52 2)  (598 290)  (598 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (573 291)  (573 291)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 291)  (576 291)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 291)  (578 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (579 291)  (579 291)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.input_2_1
 (36 3)  (582 291)  (582 291)  LC_1 Logic Functioning bit
 (38 3)  (584 291)  (584 291)  LC_1 Logic Functioning bit
 (39 3)  (585 291)  (585 291)  LC_1 Logic Functioning bit
 (41 3)  (587 291)  (587 291)  LC_1 Logic Functioning bit
 (43 3)  (589 291)  (589 291)  LC_1 Logic Functioning bit
 (4 4)  (550 292)  (550 292)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (6 4)  (552 292)  (552 292)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (14 4)  (560 292)  (560 292)  routing T_11_18.lft_op_0 <X> T_11_18.lc_trk_g1_0
 (15 4)  (561 292)  (561 292)  routing T_11_18.sp4_h_r_1 <X> T_11_18.lc_trk_g1_1
 (16 4)  (562 292)  (562 292)  routing T_11_18.sp4_h_r_1 <X> T_11_18.lc_trk_g1_1
 (17 4)  (563 292)  (563 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (5 5)  (551 293)  (551 293)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (15 5)  (561 293)  (561 293)  routing T_11_18.lft_op_0 <X> T_11_18.lc_trk_g1_0
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (564 293)  (564 293)  routing T_11_18.sp4_h_r_1 <X> T_11_18.lc_trk_g1_1
 (6 8)  (552 296)  (552 296)  routing T_11_18.sp4_h_r_1 <X> T_11_18.sp4_v_b_6
 (17 8)  (563 296)  (563 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (19 8)  (565 296)  (565 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (25 10)  (571 298)  (571 298)  routing T_11_18.bnl_op_6 <X> T_11_18.lc_trk_g2_6
 (22 11)  (568 299)  (568 299)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (571 299)  (571 299)  routing T_11_18.bnl_op_6 <X> T_11_18.lc_trk_g2_6
 (8 13)  (554 301)  (554 301)  routing T_11_18.sp4_h_l_41 <X> T_11_18.sp4_v_b_10
 (9 13)  (555 301)  (555 301)  routing T_11_18.sp4_h_l_41 <X> T_11_18.sp4_v_b_10
 (10 13)  (556 301)  (556 301)  routing T_11_18.sp4_h_l_41 <X> T_11_18.sp4_v_b_10


LogicTile_12_18

 (3 2)  (603 290)  (603 290)  routing T_12_18.sp12_v_t_23 <X> T_12_18.sp12_h_l_23
 (2 4)  (602 292)  (602 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 13)  (619 301)  (619 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_13_18

 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (677 288)  (677 288)  routing T_13_18.sp4_v_b_19 <X> T_13_18.lc_trk_g0_3
 (24 0)  (678 288)  (678 288)  routing T_13_18.sp4_v_b_19 <X> T_13_18.lc_trk_g0_3
 (21 4)  (675 292)  (675 292)  routing T_13_18.sp4_v_b_11 <X> T_13_18.lc_trk_g1_3
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (677 292)  (677 292)  routing T_13_18.sp4_v_b_11 <X> T_13_18.lc_trk_g1_3
 (21 5)  (675 293)  (675 293)  routing T_13_18.sp4_v_b_11 <X> T_13_18.lc_trk_g1_3
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (677 293)  (677 293)  routing T_13_18.sp4_v_b_18 <X> T_13_18.lc_trk_g1_2
 (24 5)  (678 293)  (678 293)  routing T_13_18.sp4_v_b_18 <X> T_13_18.lc_trk_g1_2
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 294)  (687 294)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 294)  (691 294)  LC_3 Logic Functioning bit
 (39 6)  (693 294)  (693 294)  LC_3 Logic Functioning bit
 (40 6)  (694 294)  (694 294)  LC_3 Logic Functioning bit
 (41 6)  (695 294)  (695 294)  LC_3 Logic Functioning bit
 (42 6)  (696 294)  (696 294)  LC_3 Logic Functioning bit
 (43 6)  (697 294)  (697 294)  LC_3 Logic Functioning bit
 (52 6)  (706 294)  (706 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (680 295)  (680 295)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 295)  (690 295)  LC_3 Logic Functioning bit
 (38 7)  (692 295)  (692 295)  LC_3 Logic Functioning bit
 (40 7)  (694 295)  (694 295)  LC_3 Logic Functioning bit
 (41 7)  (695 295)  (695 295)  LC_3 Logic Functioning bit
 (42 7)  (696 295)  (696 295)  LC_3 Logic Functioning bit
 (43 7)  (697 295)  (697 295)  LC_3 Logic Functioning bit
 (14 11)  (668 299)  (668 299)  routing T_13_18.sp4_h_l_17 <X> T_13_18.lc_trk_g2_4
 (15 11)  (669 299)  (669 299)  routing T_13_18.sp4_h_l_17 <X> T_13_18.lc_trk_g2_4
 (16 11)  (670 299)  (670 299)  routing T_13_18.sp4_h_l_17 <X> T_13_18.lc_trk_g2_4
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (12 12)  (666 300)  (666 300)  routing T_13_18.sp4_v_b_11 <X> T_13_18.sp4_h_r_11
 (16 12)  (670 300)  (670 300)  routing T_13_18.sp4_v_t_12 <X> T_13_18.lc_trk_g3_1
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (672 300)  (672 300)  routing T_13_18.sp4_v_t_12 <X> T_13_18.lc_trk_g3_1
 (27 12)  (681 300)  (681 300)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 300)  (685 300)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 300)  (687 300)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 300)  (688 300)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 300)  (689 300)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.input_2_6
 (42 12)  (696 300)  (696 300)  LC_6 Logic Functioning bit
 (43 12)  (697 300)  (697 300)  LC_6 Logic Functioning bit
 (47 12)  (701 300)  (701 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (11 13)  (665 301)  (665 301)  routing T_13_18.sp4_v_b_11 <X> T_13_18.sp4_h_r_11
 (26 13)  (680 301)  (680 301)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 301)  (681 301)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 301)  (684 301)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 301)  (686 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (687 301)  (687 301)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.input_2_6
 (37 13)  (691 301)  (691 301)  LC_6 Logic Functioning bit
 (39 13)  (693 301)  (693 301)  LC_6 Logic Functioning bit
 (40 13)  (694 301)  (694 301)  LC_6 Logic Functioning bit
 (42 13)  (696 301)  (696 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_15_18

 (21 0)  (783 288)  (783 288)  routing T_15_18.sp4_v_b_11 <X> T_15_18.lc_trk_g0_3
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (785 288)  (785 288)  routing T_15_18.sp4_v_b_11 <X> T_15_18.lc_trk_g0_3
 (8 1)  (770 289)  (770 289)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_1
 (9 1)  (771 289)  (771 289)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_1
 (10 1)  (772 289)  (772 289)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_1
 (21 1)  (783 289)  (783 289)  routing T_15_18.sp4_v_b_11 <X> T_15_18.lc_trk_g0_3
 (10 6)  (772 294)  (772 294)  routing T_15_18.sp4_v_b_11 <X> T_15_18.sp4_h_l_41
 (21 12)  (783 300)  (783 300)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g3_3
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 300)  (785 300)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g3_3
 (24 12)  (786 300)  (786 300)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g3_3
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (40 12)  (802 300)  (802 300)  LC_6 Logic Functioning bit
 (42 12)  (804 300)  (804 300)  LC_6 Logic Functioning bit
 (47 12)  (809 300)  (809 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (788 301)  (788 301)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 301)  (789 301)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 301)  (790 301)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 301)  (793 301)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (41 13)  (803 301)  (803 301)  LC_6 Logic Functioning bit
 (43 13)  (805 301)  (805 301)  LC_6 Logic Functioning bit


LogicTile_16_18

 (3 1)  (819 289)  (819 289)  routing T_16_18.sp12_h_l_23 <X> T_16_18.sp12_v_b_0
 (19 10)  (835 298)  (835 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_20_18

 (9 5)  (1045 293)  (1045 293)  routing T_20_18.sp4_v_t_45 <X> T_20_18.sp4_v_b_4
 (10 5)  (1046 293)  (1046 293)  routing T_20_18.sp4_v_t_45 <X> T_20_18.sp4_v_b_4


LogicTile_23_18

 (3 7)  (1201 295)  (1201 295)  routing T_23_18.sp12_h_l_23 <X> T_23_18.sp12_v_t_23


LogicTile_24_18

 (3 2)  (1255 290)  (1255 290)  routing T_24_18.sp12_v_t_23 <X> T_24_18.sp12_h_l_23


RAM_Tile_25_18

 (3 7)  (1309 295)  (1309 295)  routing T_25_18.sp12_h_l_23 <X> T_25_18.sp12_v_t_23


IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (17 5)  (0 277)  (0 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (16 9)  (1 281)  (1 281)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (6 13)  (11 285)  (11 285)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_4 lc_trk_g1_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_4_17

 (3 1)  (183 273)  (183 273)  routing T_4_17.sp12_h_l_23 <X> T_4_17.sp12_v_b_0
 (3 4)  (183 276)  (183 276)  routing T_4_17.sp12_v_t_23 <X> T_4_17.sp12_h_r_0
 (8 6)  (188 278)  (188 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41
 (9 6)  (189 278)  (189 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41
 (10 6)  (190 278)  (190 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41


LogicTile_6_17

 (3 6)  (291 278)  (291 278)  routing T_6_17.sp12_h_r_0 <X> T_6_17.sp12_v_t_23
 (3 7)  (291 279)  (291 279)  routing T_6_17.sp12_h_r_0 <X> T_6_17.sp12_v_t_23


RAM_Tile_8_17

 (2 12)  (398 284)  (398 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_9_17

 (3 6)  (441 278)  (441 278)  routing T_9_17.sp12_h_r_0 <X> T_9_17.sp12_v_t_23
 (3 7)  (441 279)  (441 279)  routing T_9_17.sp12_h_r_0 <X> T_9_17.sp12_v_t_23


LogicTile_10_17

 (37 0)  (529 272)  (529 272)  LC_0 Logic Functioning bit
 (39 0)  (531 272)  (531 272)  LC_0 Logic Functioning bit
 (40 0)  (532 272)  (532 272)  LC_0 Logic Functioning bit
 (42 0)  (534 272)  (534 272)  LC_0 Logic Functioning bit
 (47 0)  (539 272)  (539 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (28 1)  (520 273)  (520 273)  routing T_10_17.lc_trk_g2_0 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 273)  (521 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (528 273)  (528 273)  LC_0 Logic Functioning bit
 (38 1)  (530 273)  (530 273)  LC_0 Logic Functioning bit
 (41 1)  (533 273)  (533 273)  LC_0 Logic Functioning bit
 (43 1)  (535 273)  (535 273)  LC_0 Logic Functioning bit
 (27 2)  (519 274)  (519 274)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 274)  (520 274)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 274)  (521 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 274)  (522 274)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 274)  (525 274)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 274)  (526 274)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (41 2)  (533 274)  (533 274)  LC_1 Logic Functioning bit
 (43 2)  (535 274)  (535 274)  LC_1 Logic Functioning bit
 (30 3)  (522 275)  (522 275)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 275)  (523 275)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (41 3)  (533 275)  (533 275)  LC_1 Logic Functioning bit
 (43 3)  (535 275)  (535 275)  LC_1 Logic Functioning bit
 (15 4)  (507 276)  (507 276)  routing T_10_17.bot_op_1 <X> T_10_17.lc_trk_g1_1
 (17 4)  (509 276)  (509 276)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (517 276)  (517 276)  routing T_10_17.sp4_v_b_10 <X> T_10_17.lc_trk_g1_2
 (26 4)  (518 276)  (518 276)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 276)  (519 276)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 276)  (520 276)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 276)  (521 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 276)  (522 276)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 276)  (526 276)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 276)  (529 276)  LC_2 Logic Functioning bit
 (39 4)  (531 276)  (531 276)  LC_2 Logic Functioning bit
 (22 5)  (514 277)  (514 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (515 277)  (515 277)  routing T_10_17.sp4_v_b_10 <X> T_10_17.lc_trk_g1_2
 (25 5)  (517 277)  (517 277)  routing T_10_17.sp4_v_b_10 <X> T_10_17.lc_trk_g1_2
 (26 5)  (518 277)  (518 277)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 277)  (519 277)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 277)  (520 277)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 277)  (521 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 277)  (523 277)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (14 8)  (506 280)  (506 280)  routing T_10_17.rgt_op_0 <X> T_10_17.lc_trk_g2_0
 (15 9)  (507 281)  (507 281)  routing T_10_17.rgt_op_0 <X> T_10_17.lc_trk_g2_0
 (17 9)  (509 281)  (509 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 10)  (514 282)  (514 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (515 282)  (515 282)  routing T_10_17.sp4_v_b_47 <X> T_10_17.lc_trk_g2_7
 (24 10)  (516 282)  (516 282)  routing T_10_17.sp4_v_b_47 <X> T_10_17.lc_trk_g2_7
 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (21 12)  (513 284)  (513 284)  routing T_10_17.sp4_v_t_22 <X> T_10_17.lc_trk_g3_3
 (22 12)  (514 284)  (514 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (515 284)  (515 284)  routing T_10_17.sp4_v_t_22 <X> T_10_17.lc_trk_g3_3
 (26 12)  (518 284)  (518 284)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 284)  (519 284)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 284)  (520 284)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 284)  (522 284)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 284)  (523 284)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 284)  (525 284)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 284)  (527 284)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.input_2_6
 (38 12)  (530 284)  (530 284)  LC_6 Logic Functioning bit
 (39 12)  (531 284)  (531 284)  LC_6 Logic Functioning bit
 (42 12)  (534 284)  (534 284)  LC_6 Logic Functioning bit
 (43 12)  (535 284)  (535 284)  LC_6 Logic Functioning bit
 (21 13)  (513 285)  (513 285)  routing T_10_17.sp4_v_t_22 <X> T_10_17.lc_trk_g3_3
 (26 13)  (518 285)  (518 285)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 285)  (519 285)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 285)  (520 285)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 285)  (521 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 285)  (523 285)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 285)  (524 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (525 285)  (525 285)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.input_2_6
 (35 13)  (527 285)  (527 285)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.input_2_6
 (39 13)  (531 285)  (531 285)  LC_6 Logic Functioning bit
 (42 13)  (534 285)  (534 285)  LC_6 Logic Functioning bit
 (14 14)  (506 286)  (506 286)  routing T_10_17.sp4_h_r_44 <X> T_10_17.lc_trk_g3_4
 (22 14)  (514 286)  (514 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (518 286)  (518 286)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 286)  (519 286)  routing T_10_17.lc_trk_g1_1 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 286)  (521 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 286)  (523 286)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 286)  (524 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 286)  (525 286)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (529 286)  (529 286)  LC_7 Logic Functioning bit
 (39 14)  (531 286)  (531 286)  LC_7 Logic Functioning bit
 (40 14)  (532 286)  (532 286)  LC_7 Logic Functioning bit
 (47 14)  (539 286)  (539 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (506 287)  (506 287)  routing T_10_17.sp4_h_r_44 <X> T_10_17.lc_trk_g3_4
 (15 15)  (507 287)  (507 287)  routing T_10_17.sp4_h_r_44 <X> T_10_17.lc_trk_g3_4
 (16 15)  (508 287)  (508 287)  routing T_10_17.sp4_h_r_44 <X> T_10_17.lc_trk_g3_4
 (17 15)  (509 287)  (509 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (26 15)  (518 287)  (518 287)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 287)  (520 287)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 287)  (521 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 287)  (523 287)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 287)  (524 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (526 287)  (526 287)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.input_2_7
 (35 15)  (527 287)  (527 287)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.input_2_7
 (39 15)  (531 287)  (531 287)  LC_7 Logic Functioning bit
 (40 15)  (532 287)  (532 287)  LC_7 Logic Functioning bit
 (42 15)  (534 287)  (534 287)  LC_7 Logic Functioning bit


LogicTile_11_17

 (26 0)  (572 272)  (572 272)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 272)  (573 272)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 272)  (577 272)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 272)  (579 272)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 272)  (580 272)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 272)  (582 272)  LC_0 Logic Functioning bit
 (37 0)  (583 272)  (583 272)  LC_0 Logic Functioning bit
 (38 0)  (584 272)  (584 272)  LC_0 Logic Functioning bit
 (39 0)  (585 272)  (585 272)  LC_0 Logic Functioning bit
 (40 0)  (586 272)  (586 272)  LC_0 Logic Functioning bit
 (41 0)  (587 272)  (587 272)  LC_0 Logic Functioning bit
 (42 0)  (588 272)  (588 272)  LC_0 Logic Functioning bit
 (43 0)  (589 272)  (589 272)  LC_0 Logic Functioning bit
 (45 0)  (591 272)  (591 272)  LC_0 Logic Functioning bit
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 273)  (576 273)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 273)  (577 273)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 273)  (582 273)  LC_0 Logic Functioning bit
 (38 1)  (584 273)  (584 273)  LC_0 Logic Functioning bit
 (40 1)  (586 273)  (586 273)  LC_0 Logic Functioning bit
 (41 1)  (587 273)  (587 273)  LC_0 Logic Functioning bit
 (42 1)  (588 273)  (588 273)  LC_0 Logic Functioning bit
 (43 1)  (589 273)  (589 273)  LC_0 Logic Functioning bit
 (44 1)  (590 273)  (590 273)  LC_0 Logic Functioning bit
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (560 275)  (560 275)  routing T_11_17.sp4_h_r_4 <X> T_11_17.lc_trk_g0_4
 (15 3)  (561 275)  (561 275)  routing T_11_17.sp4_h_r_4 <X> T_11_17.lc_trk_g0_4
 (16 3)  (562 275)  (562 275)  routing T_11_17.sp4_h_r_4 <X> T_11_17.lc_trk_g0_4
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (0 4)  (546 276)  (546 276)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_7/cen
 (1 4)  (547 276)  (547 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (547 277)  (547 277)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_7/cen
 (22 5)  (568 277)  (568 277)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (570 277)  (570 277)  routing T_11_17.bot_op_2 <X> T_11_17.lc_trk_g1_2
 (8 8)  (554 280)  (554 280)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_h_r_7
 (10 8)  (556 280)  (556 280)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_h_r_7
 (25 8)  (571 280)  (571 280)  routing T_11_17.sp4_v_t_23 <X> T_11_17.lc_trk_g2_2
 (22 9)  (568 281)  (568 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (569 281)  (569 281)  routing T_11_17.sp4_v_t_23 <X> T_11_17.lc_trk_g2_2
 (25 9)  (571 281)  (571 281)  routing T_11_17.sp4_v_t_23 <X> T_11_17.lc_trk_g2_2
 (6 12)  (552 284)  (552 284)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_b_9
 (0 14)  (546 286)  (546 286)  routing T_11_17.glb_netwk_4 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (551 286)  (551 286)  routing T_11_17.sp4_v_t_38 <X> T_11_17.sp4_h_l_44
 (4 15)  (550 287)  (550 287)  routing T_11_17.sp4_v_t_38 <X> T_11_17.sp4_h_l_44
 (6 15)  (552 287)  (552 287)  routing T_11_17.sp4_v_t_38 <X> T_11_17.sp4_h_l_44
 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (571 287)  (571 287)  routing T_11_17.sp4_r_v_b_46 <X> T_11_17.lc_trk_g3_6


LogicTile_12_17

 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 5)  (614 277)  (614 277)  routing T_12_17.sp12_h_r_16 <X> T_12_17.lc_trk_g1_0
 (16 5)  (616 277)  (616 277)  routing T_12_17.sp12_h_r_16 <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (41 6)  (641 278)  (641 278)  LC_3 Logic Functioning bit
 (43 6)  (643 278)  (643 278)  LC_3 Logic Functioning bit
 (45 6)  (645 278)  (645 278)  LC_3 Logic Functioning bit
 (48 6)  (648 278)  (648 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (53 6)  (653 278)  (653 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (27 7)  (627 279)  (627 279)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (39 7)  (639 279)  (639 279)  LC_3 Logic Functioning bit
 (40 7)  (640 279)  (640 279)  LC_3 Logic Functioning bit
 (42 7)  (642 279)  (642 279)  LC_3 Logic Functioning bit
 (44 7)  (644 279)  (644 279)  LC_3 Logic Functioning bit
 (48 7)  (648 279)  (648 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (0 14)  (600 286)  (600 286)  routing T_12_17.glb_netwk_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_17

 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (677 272)  (677 272)  routing T_13_17.sp4_v_b_19 <X> T_13_17.lc_trk_g0_3
 (24 0)  (678 272)  (678 272)  routing T_13_17.sp4_v_b_19 <X> T_13_17.lc_trk_g0_3
 (26 0)  (680 272)  (680 272)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 272)  (691 272)  LC_0 Logic Functioning bit
 (39 0)  (693 272)  (693 272)  LC_0 Logic Functioning bit
 (45 0)  (699 272)  (699 272)  LC_0 Logic Functioning bit
 (47 0)  (701 272)  (701 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (680 273)  (680 273)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 273)  (681 273)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 273)  (684 273)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 273)  (685 273)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (44 1)  (698 273)  (698 273)  LC_0 Logic Functioning bit
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (655 276)  (655 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (675 276)  (675 276)  routing T_13_17.bnr_op_3 <X> T_13_17.lc_trk_g1_3
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (0 5)  (654 277)  (654 277)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (1 5)  (655 277)  (655 277)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (5 5)  (659 277)  (659 277)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_b_3
 (21 5)  (675 277)  (675 277)  routing T_13_17.bnr_op_3 <X> T_13_17.lc_trk_g1_3
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (677 277)  (677 277)  routing T_13_17.sp4_v_b_18 <X> T_13_17.lc_trk_g1_2
 (24 5)  (678 277)  (678 277)  routing T_13_17.sp4_v_b_18 <X> T_13_17.lc_trk_g1_2
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (677 278)  (677 278)  routing T_13_17.sp4_v_b_23 <X> T_13_17.lc_trk_g1_7
 (24 6)  (678 278)  (678 278)  routing T_13_17.sp4_v_b_23 <X> T_13_17.lc_trk_g1_7
 (2 8)  (656 280)  (656 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (11 8)  (665 280)  (665 280)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_b_8
 (0 14)  (654 286)  (654 286)  routing T_13_17.glb_netwk_4 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_17

 (19 15)  (727 287)  (727 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_17

 (8 1)  (770 273)  (770 273)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_b_1
 (8 5)  (770 277)  (770 277)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_v_b_4
 (9 5)  (771 277)  (771 277)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_v_b_4
 (9 6)  (771 278)  (771 278)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_h_l_41
 (10 6)  (772 278)  (772 278)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_h_l_41
 (8 9)  (770 281)  (770 281)  routing T_15_17.sp4_h_l_42 <X> T_15_17.sp4_v_b_7
 (9 9)  (771 281)  (771 281)  routing T_15_17.sp4_h_l_42 <X> T_15_17.sp4_v_b_7


LogicTile_16_17

 (14 4)  (830 276)  (830 276)  routing T_16_17.sp12_h_r_0 <X> T_16_17.lc_trk_g1_0
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 276)  (850 276)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (856 276)  (856 276)  LC_2 Logic Functioning bit
 (41 4)  (857 276)  (857 276)  LC_2 Logic Functioning bit
 (42 4)  (858 276)  (858 276)  LC_2 Logic Functioning bit
 (43 4)  (859 276)  (859 276)  LC_2 Logic Functioning bit
 (52 4)  (868 276)  (868 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (830 277)  (830 277)  routing T_16_17.sp12_h_r_0 <X> T_16_17.lc_trk_g1_0
 (15 5)  (831 277)  (831 277)  routing T_16_17.sp12_h_r_0 <X> T_16_17.lc_trk_g1_0
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (40 5)  (856 277)  (856 277)  LC_2 Logic Functioning bit
 (41 5)  (857 277)  (857 277)  LC_2 Logic Functioning bit
 (42 5)  (858 277)  (858 277)  LC_2 Logic Functioning bit
 (43 5)  (859 277)  (859 277)  LC_2 Logic Functioning bit
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (3 7)  (819 279)  (819 279)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (4 12)  (820 284)  (820 284)  routing T_16_17.sp4_h_l_44 <X> T_16_17.sp4_v_b_9
 (5 13)  (821 285)  (821 285)  routing T_16_17.sp4_h_l_44 <X> T_16_17.sp4_v_b_9
 (19 13)  (835 285)  (835 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_17

 (3 3)  (877 275)  (877 275)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_h_l_23


LogicTile_19_17

 (5 5)  (987 277)  (987 277)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_b_3
 (3 13)  (985 285)  (985 285)  routing T_19_17.sp12_h_l_22 <X> T_19_17.sp12_h_r_1


LogicTile_20_17

 (19 15)  (1055 287)  (1055 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_17

 (3 7)  (1093 279)  (1093 279)  routing T_21_17.sp12_h_l_23 <X> T_21_17.sp12_v_t_23


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23


LogicTile_28_17

 (3 2)  (1459 274)  (1459 274)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23


LogicTile_31_17

 (3 9)  (1621 281)  (1621 281)  routing T_31_17.sp12_h_l_22 <X> T_31_17.sp12_v_b_1


IO_Tile_33_17

 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (6 6)  (11 262)  (11 262)  routing T_0_16.span12_horz_15 <X> T_0_16.lc_trk_g0_7
 (7 6)  (10 262)  (10 262)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_15 lc_trk_g0_7
 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_4_16

 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_h_r_0


LogicTile_5_16

 (3 2)  (237 258)  (237 258)  routing T_5_16.sp12_h_r_0 <X> T_5_16.sp12_h_l_23
 (3 3)  (237 259)  (237 259)  routing T_5_16.sp12_h_r_0 <X> T_5_16.sp12_h_l_23


LogicTile_10_16

 (17 0)  (509 256)  (509 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (510 257)  (510 257)  routing T_10_16.sp4_r_v_b_34 <X> T_10_16.lc_trk_g0_1
 (22 1)  (514 257)  (514 257)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (516 257)  (516 257)  routing T_10_16.top_op_2 <X> T_10_16.lc_trk_g0_2
 (25 1)  (517 257)  (517 257)  routing T_10_16.top_op_2 <X> T_10_16.lc_trk_g0_2
 (0 2)  (492 258)  (492 258)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (1 2)  (493 258)  (493 258)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (518 258)  (518 258)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 258)  (523 258)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 258)  (526 258)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 258)  (528 258)  LC_1 Logic Functioning bit
 (38 2)  (530 258)  (530 258)  LC_1 Logic Functioning bit
 (39 2)  (531 258)  (531 258)  LC_1 Logic Functioning bit
 (41 2)  (533 258)  (533 258)  LC_1 Logic Functioning bit
 (43 2)  (535 258)  (535 258)  LC_1 Logic Functioning bit
 (26 3)  (518 259)  (518 259)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 259)  (519 259)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 259)  (521 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 259)  (522 259)  routing T_10_16.lc_trk_g0_2 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 259)  (523 259)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 259)  (524 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (525 259)  (525 259)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.input_2_1
 (35 3)  (527 259)  (527 259)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.input_2_1
 (36 3)  (528 259)  (528 259)  LC_1 Logic Functioning bit
 (38 3)  (530 259)  (530 259)  LC_1 Logic Functioning bit
 (41 3)  (533 259)  (533 259)  LC_1 Logic Functioning bit
 (43 3)  (535 259)  (535 259)  LC_1 Logic Functioning bit
 (15 4)  (507 260)  (507 260)  routing T_10_16.top_op_1 <X> T_10_16.lc_trk_g1_1
 (17 4)  (509 260)  (509 260)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (18 5)  (510 261)  (510 261)  routing T_10_16.top_op_1 <X> T_10_16.lc_trk_g1_1
 (21 5)  (513 261)  (513 261)  routing T_10_16.sp4_r_v_b_27 <X> T_10_16.lc_trk_g1_3
 (14 6)  (506 262)  (506 262)  routing T_10_16.bnr_op_4 <X> T_10_16.lc_trk_g1_4
 (22 6)  (514 262)  (514 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 262)  (526 262)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 262)  (528 262)  LC_3 Logic Functioning bit
 (38 6)  (530 262)  (530 262)  LC_3 Logic Functioning bit
 (40 6)  (532 262)  (532 262)  LC_3 Logic Functioning bit
 (41 6)  (533 262)  (533 262)  LC_3 Logic Functioning bit
 (42 6)  (534 262)  (534 262)  LC_3 Logic Functioning bit
 (43 6)  (535 262)  (535 262)  LC_3 Logic Functioning bit
 (14 7)  (506 263)  (506 263)  routing T_10_16.bnr_op_4 <X> T_10_16.lc_trk_g1_4
 (17 7)  (509 263)  (509 263)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (514 263)  (514 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (517 263)  (517 263)  routing T_10_16.sp4_r_v_b_30 <X> T_10_16.lc_trk_g1_6
 (29 7)  (521 263)  (521 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 263)  (523 263)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (529 263)  (529 263)  LC_3 Logic Functioning bit
 (39 7)  (531 263)  (531 263)  LC_3 Logic Functioning bit
 (40 7)  (532 263)  (532 263)  LC_3 Logic Functioning bit
 (41 7)  (533 263)  (533 263)  LC_3 Logic Functioning bit
 (42 7)  (534 263)  (534 263)  LC_3 Logic Functioning bit
 (43 7)  (535 263)  (535 263)  LC_3 Logic Functioning bit
 (22 8)  (514 264)  (514 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (518 264)  (518 264)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 264)  (519 264)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 264)  (520 264)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 264)  (521 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 264)  (522 264)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 264)  (523 264)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 264)  (526 264)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 264)  (528 264)  LC_4 Logic Functioning bit
 (37 8)  (529 264)  (529 264)  LC_4 Logic Functioning bit
 (38 8)  (530 264)  (530 264)  LC_4 Logic Functioning bit
 (41 8)  (533 264)  (533 264)  LC_4 Logic Functioning bit
 (43 8)  (535 264)  (535 264)  LC_4 Logic Functioning bit
 (45 8)  (537 264)  (537 264)  LC_4 Logic Functioning bit
 (46 8)  (538 264)  (538 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (542 264)  (542 264)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (518 265)  (518 265)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 265)  (520 265)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 265)  (521 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 265)  (528 265)  LC_4 Logic Functioning bit
 (37 9)  (529 265)  (529 265)  LC_4 Logic Functioning bit
 (39 9)  (531 265)  (531 265)  LC_4 Logic Functioning bit
 (41 9)  (533 265)  (533 265)  LC_4 Logic Functioning bit
 (43 9)  (535 265)  (535 265)  LC_4 Logic Functioning bit
 (22 11)  (514 267)  (514 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (515 267)  (515 267)  routing T_10_16.sp4_v_b_46 <X> T_10_16.lc_trk_g2_6
 (24 11)  (516 267)  (516 267)  routing T_10_16.sp4_v_b_46 <X> T_10_16.lc_trk_g2_6
 (27 12)  (519 268)  (519 268)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 268)  (520 268)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 268)  (521 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 268)  (522 268)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 268)  (523 268)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 268)  (524 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 268)  (526 268)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (529 268)  (529 268)  LC_6 Logic Functioning bit
 (38 12)  (530 268)  (530 268)  LC_6 Logic Functioning bit
 (39 12)  (531 268)  (531 268)  LC_6 Logic Functioning bit
 (41 12)  (533 268)  (533 268)  LC_6 Logic Functioning bit
 (43 12)  (535 268)  (535 268)  LC_6 Logic Functioning bit
 (45 12)  (537 268)  (537 268)  LC_6 Logic Functioning bit
 (27 13)  (519 269)  (519 269)  routing T_10_16.lc_trk_g1_1 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 269)  (521 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 269)  (522 269)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 269)  (524 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (526 269)  (526 269)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.input_2_6
 (35 13)  (527 269)  (527 269)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.input_2_6
 (36 13)  (528 269)  (528 269)  LC_6 Logic Functioning bit
 (38 13)  (530 269)  (530 269)  LC_6 Logic Functioning bit
 (39 13)  (531 269)  (531 269)  LC_6 Logic Functioning bit
 (41 13)  (533 269)  (533 269)  LC_6 Logic Functioning bit
 (43 13)  (535 269)  (535 269)  LC_6 Logic Functioning bit
 (46 13)  (538 269)  (538 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (492 270)  (492 270)  routing T_10_16.glb_netwk_4 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 270)  (493 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 270)  (506 270)  routing T_10_16.wire_logic_cluster/lc_4/out <X> T_10_16.lc_trk_g3_4
 (25 14)  (517 270)  (517 270)  routing T_10_16.wire_logic_cluster/lc_6/out <X> T_10_16.lc_trk_g3_6
 (17 15)  (509 271)  (509 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (514 271)  (514 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_11_16

 (14 0)  (560 256)  (560 256)  routing T_11_16.sp4_h_r_8 <X> T_11_16.lc_trk_g0_0
 (15 0)  (561 256)  (561 256)  routing T_11_16.sp4_h_r_1 <X> T_11_16.lc_trk_g0_1
 (16 0)  (562 256)  (562 256)  routing T_11_16.sp4_h_r_1 <X> T_11_16.lc_trk_g0_1
 (17 0)  (563 256)  (563 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (26 0)  (572 256)  (572 256)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 256)  (574 256)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 256)  (576 256)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 256)  (577 256)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 256)  (579 256)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 256)  (581 256)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.input_2_0
 (37 0)  (583 256)  (583 256)  LC_0 Logic Functioning bit
 (42 0)  (588 256)  (588 256)  LC_0 Logic Functioning bit
 (43 0)  (589 256)  (589 256)  LC_0 Logic Functioning bit
 (45 0)  (591 256)  (591 256)  LC_0 Logic Functioning bit
 (53 0)  (599 256)  (599 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (15 1)  (561 257)  (561 257)  routing T_11_16.sp4_h_r_8 <X> T_11_16.lc_trk_g0_0
 (16 1)  (562 257)  (562 257)  routing T_11_16.sp4_h_r_8 <X> T_11_16.lc_trk_g0_0
 (17 1)  (563 257)  (563 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (564 257)  (564 257)  routing T_11_16.sp4_h_r_1 <X> T_11_16.lc_trk_g0_1
 (26 1)  (572 257)  (572 257)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 257)  (573 257)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 257)  (575 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 257)  (577 257)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 257)  (578 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (583 257)  (583 257)  LC_0 Logic Functioning bit
 (42 1)  (588 257)  (588 257)  LC_0 Logic Functioning bit
 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (557 258)  (557 258)  routing T_11_16.sp4_v_b_11 <X> T_11_16.sp4_v_t_39
 (12 3)  (558 259)  (558 259)  routing T_11_16.sp4_v_b_11 <X> T_11_16.sp4_v_t_39
 (15 3)  (561 259)  (561 259)  routing T_11_16.sp4_v_t_9 <X> T_11_16.lc_trk_g0_4
 (16 3)  (562 259)  (562 259)  routing T_11_16.sp4_v_t_9 <X> T_11_16.lc_trk_g0_4
 (17 3)  (563 259)  (563 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (568 259)  (568 259)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (14 4)  (560 260)  (560 260)  routing T_11_16.sp4_v_b_8 <X> T_11_16.lc_trk_g1_0
 (27 4)  (573 260)  (573 260)  routing T_11_16.lc_trk_g1_0 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 260)  (579 260)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (40 4)  (586 260)  (586 260)  LC_2 Logic Functioning bit
 (42 4)  (588 260)  (588 260)  LC_2 Logic Functioning bit
 (46 4)  (592 260)  (592 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (560 261)  (560 261)  routing T_11_16.sp4_v_b_8 <X> T_11_16.lc_trk_g1_0
 (16 5)  (562 261)  (562 261)  routing T_11_16.sp4_v_b_8 <X> T_11_16.lc_trk_g1_0
 (17 5)  (563 261)  (563 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (31 5)  (577 261)  (577 261)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (40 5)  (586 261)  (586 261)  LC_2 Logic Functioning bit
 (42 5)  (588 261)  (588 261)  LC_2 Logic Functioning bit
 (21 6)  (567 262)  (567 262)  routing T_11_16.sp4_v_b_15 <X> T_11_16.lc_trk_g1_7
 (22 6)  (568 262)  (568 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (569 262)  (569 262)  routing T_11_16.sp4_v_b_15 <X> T_11_16.lc_trk_g1_7
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 262)  (577 262)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 262)  (582 262)  LC_3 Logic Functioning bit
 (38 6)  (584 262)  (584 262)  LC_3 Logic Functioning bit
 (41 6)  (587 262)  (587 262)  LC_3 Logic Functioning bit
 (43 6)  (589 262)  (589 262)  LC_3 Logic Functioning bit
 (50 6)  (596 262)  (596 262)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (567 263)  (567 263)  routing T_11_16.sp4_v_b_15 <X> T_11_16.lc_trk_g1_7
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (583 263)  (583 263)  LC_3 Logic Functioning bit
 (38 7)  (584 263)  (584 263)  LC_3 Logic Functioning bit
 (39 7)  (585 263)  (585 263)  LC_3 Logic Functioning bit
 (40 7)  (586 263)  (586 263)  LC_3 Logic Functioning bit
 (42 7)  (588 263)  (588 263)  LC_3 Logic Functioning bit
 (22 8)  (568 264)  (568 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (569 264)  (569 264)  routing T_11_16.sp12_v_b_19 <X> T_11_16.lc_trk_g2_3
 (26 8)  (572 264)  (572 264)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (36 8)  (582 264)  (582 264)  LC_4 Logic Functioning bit
 (37 8)  (583 264)  (583 264)  LC_4 Logic Functioning bit
 (38 8)  (584 264)  (584 264)  LC_4 Logic Functioning bit
 (41 8)  (587 264)  (587 264)  LC_4 Logic Functioning bit
 (42 8)  (588 264)  (588 264)  LC_4 Logic Functioning bit
 (43 8)  (589 264)  (589 264)  LC_4 Logic Functioning bit
 (50 8)  (596 264)  (596 264)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (597 264)  (597 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (567 265)  (567 265)  routing T_11_16.sp12_v_b_19 <X> T_11_16.lc_trk_g2_3
 (26 9)  (572 265)  (572 265)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 265)  (575 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 265)  (582 265)  LC_4 Logic Functioning bit
 (37 9)  (583 265)  (583 265)  LC_4 Logic Functioning bit
 (39 9)  (585 265)  (585 265)  LC_4 Logic Functioning bit
 (40 9)  (586 265)  (586 265)  LC_4 Logic Functioning bit
 (42 9)  (588 265)  (588 265)  LC_4 Logic Functioning bit
 (43 9)  (589 265)  (589 265)  LC_4 Logic Functioning bit
 (1 10)  (547 266)  (547 266)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (17 10)  (563 266)  (563 266)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (564 266)  (564 266)  routing T_11_16.bnl_op_5 <X> T_11_16.lc_trk_g2_5
 (21 10)  (567 266)  (567 266)  routing T_11_16.bnl_op_7 <X> T_11_16.lc_trk_g2_7
 (22 10)  (568 266)  (568 266)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (1 11)  (547 267)  (547 267)  routing T_11_16.glb_netwk_4 <X> T_11_16.glb2local_2
 (9 11)  (555 267)  (555 267)  routing T_11_16.sp4_v_b_7 <X> T_11_16.sp4_v_t_42
 (18 11)  (564 267)  (564 267)  routing T_11_16.bnl_op_5 <X> T_11_16.lc_trk_g2_5
 (21 11)  (567 267)  (567 267)  routing T_11_16.bnl_op_7 <X> T_11_16.lc_trk_g2_7


LogicTile_12_16

 (21 0)  (621 256)  (621 256)  routing T_12_16.wire_logic_cluster/lc_3/out <X> T_12_16.lc_trk_g0_3
 (22 0)  (622 256)  (622 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (625 258)  (625 258)  routing T_12_16.bnr_op_6 <X> T_12_16.lc_trk_g0_6
 (22 3)  (622 259)  (622 259)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (625 259)  (625 259)  routing T_12_16.bnr_op_6 <X> T_12_16.lc_trk_g0_6
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 260)  (624 260)  routing T_12_16.top_op_3 <X> T_12_16.lc_trk_g1_3
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (37 4)  (637 260)  (637 260)  LC_2 Logic Functioning bit
 (38 4)  (638 260)  (638 260)  LC_2 Logic Functioning bit
 (39 4)  (639 260)  (639 260)  LC_2 Logic Functioning bit
 (45 4)  (645 260)  (645 260)  LC_2 Logic Functioning bit
 (21 5)  (621 261)  (621 261)  routing T_12_16.top_op_3 <X> T_12_16.lc_trk_g1_3
 (31 5)  (631 261)  (631 261)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 261)  (636 261)  LC_2 Logic Functioning bit
 (37 5)  (637 261)  (637 261)  LC_2 Logic Functioning bit
 (38 5)  (638 261)  (638 261)  LC_2 Logic Functioning bit
 (39 5)  (639 261)  (639 261)  LC_2 Logic Functioning bit
 (44 5)  (644 261)  (644 261)  LC_2 Logic Functioning bit
 (11 6)  (611 262)  (611 262)  routing T_12_16.sp4_h_l_37 <X> T_12_16.sp4_v_t_40
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 262)  (618 262)  routing T_12_16.wire_logic_cluster/lc_5/out <X> T_12_16.lc_trk_g1_5
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 262)  (634 262)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 262)  (636 262)  LC_3 Logic Functioning bit
 (37 6)  (637 262)  (637 262)  LC_3 Logic Functioning bit
 (38 6)  (638 262)  (638 262)  LC_3 Logic Functioning bit
 (39 6)  (639 262)  (639 262)  LC_3 Logic Functioning bit
 (45 6)  (645 262)  (645 262)  LC_3 Logic Functioning bit
 (22 7)  (622 263)  (622 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 263)  (624 263)  routing T_12_16.bot_op_6 <X> T_12_16.lc_trk_g1_6
 (31 7)  (631 263)  (631 263)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 263)  (636 263)  LC_3 Logic Functioning bit
 (37 7)  (637 263)  (637 263)  LC_3 Logic Functioning bit
 (38 7)  (638 263)  (638 263)  LC_3 Logic Functioning bit
 (39 7)  (639 263)  (639 263)  LC_3 Logic Functioning bit
 (44 7)  (644 263)  (644 263)  LC_3 Logic Functioning bit
 (27 8)  (627 264)  (627 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 264)  (628 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 264)  (630 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 264)  (631 264)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 264)  (633 264)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 264)  (634 264)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 264)  (637 264)  LC_4 Logic Functioning bit
 (39 8)  (639 264)  (639 264)  LC_4 Logic Functioning bit
 (40 8)  (640 264)  (640 264)  LC_4 Logic Functioning bit
 (42 8)  (642 264)  (642 264)  LC_4 Logic Functioning bit
 (26 9)  (626 265)  (626 265)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 265)  (627 265)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 265)  (631 265)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 265)  (636 265)  LC_4 Logic Functioning bit
 (38 9)  (638 265)  (638 265)  LC_4 Logic Functioning bit
 (26 10)  (626 266)  (626 266)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 266)  (627 266)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 266)  (630 266)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 266)  (631 266)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (38 10)  (638 266)  (638 266)  LC_5 Logic Functioning bit
 (39 10)  (639 266)  (639 266)  LC_5 Logic Functioning bit
 (41 10)  (641 266)  (641 266)  LC_5 Logic Functioning bit
 (45 10)  (645 266)  (645 266)  LC_5 Logic Functioning bit
 (50 10)  (650 266)  (650 266)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (651 266)  (651 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (614 267)  (614 267)  routing T_12_16.sp4_r_v_b_36 <X> T_12_16.lc_trk_g2_4
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (626 267)  (626 267)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 267)  (627 267)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 267)  (631 267)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (38 11)  (638 267)  (638 267)  LC_5 Logic Functioning bit
 (39 11)  (639 267)  (639 267)  LC_5 Logic Functioning bit
 (40 11)  (640 267)  (640 267)  LC_5 Logic Functioning bit
 (41 11)  (641 267)  (641 267)  LC_5 Logic Functioning bit
 (43 11)  (643 267)  (643 267)  LC_5 Logic Functioning bit
 (53 11)  (653 267)  (653 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (3 12)  (603 268)  (603 268)  routing T_12_16.sp12_v_t_22 <X> T_12_16.sp12_h_r_1
 (5 12)  (605 268)  (605 268)  routing T_12_16.sp4_v_b_9 <X> T_12_16.sp4_h_r_9
 (26 12)  (626 268)  (626 268)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (36 12)  (636 268)  (636 268)  LC_6 Logic Functioning bit
 (38 12)  (638 268)  (638 268)  LC_6 Logic Functioning bit
 (41 12)  (641 268)  (641 268)  LC_6 Logic Functioning bit
 (43 12)  (643 268)  (643 268)  LC_6 Logic Functioning bit
 (45 12)  (645 268)  (645 268)  LC_6 Logic Functioning bit
 (6 13)  (606 269)  (606 269)  routing T_12_16.sp4_v_b_9 <X> T_12_16.sp4_h_r_9
 (28 13)  (628 269)  (628 269)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 269)  (629 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (637 269)  (637 269)  LC_6 Logic Functioning bit
 (39 13)  (639 269)  (639 269)  LC_6 Logic Functioning bit
 (40 13)  (640 269)  (640 269)  LC_6 Logic Functioning bit
 (42 13)  (642 269)  (642 269)  LC_6 Logic Functioning bit
 (44 13)  (644 269)  (644 269)  LC_6 Logic Functioning bit
 (0 14)  (600 270)  (600 270)  routing T_12_16.glb_netwk_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (611 270)  (611 270)  routing T_12_16.sp4_h_r_5 <X> T_12_16.sp4_v_t_46
 (13 14)  (613 270)  (613 270)  routing T_12_16.sp4_h_r_5 <X> T_12_16.sp4_v_t_46
 (14 14)  (614 270)  (614 270)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g3_4
 (25 14)  (625 270)  (625 270)  routing T_12_16.wire_logic_cluster/lc_6/out <X> T_12_16.lc_trk_g3_6
 (12 15)  (612 271)  (612 271)  routing T_12_16.sp4_h_r_5 <X> T_12_16.sp4_v_t_46
 (14 15)  (614 271)  (614 271)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g3_4
 (16 15)  (616 271)  (616 271)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g3_4
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (622 271)  (622 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_16

 (11 0)  (665 256)  (665 256)  routing T_13_16.sp4_v_t_46 <X> T_13_16.sp4_v_b_2
 (26 0)  (680 256)  (680 256)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 256)  (684 256)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 256)  (685 256)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 256)  (691 256)  LC_0 Logic Functioning bit
 (42 0)  (696 256)  (696 256)  LC_0 Logic Functioning bit
 (45 0)  (699 256)  (699 256)  LC_0 Logic Functioning bit
 (46 0)  (700 256)  (700 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (12 1)  (666 257)  (666 257)  routing T_13_16.sp4_v_t_46 <X> T_13_16.sp4_v_b_2
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 257)  (687 257)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.input_2_0
 (35 1)  (689 257)  (689 257)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.input_2_0
 (36 1)  (690 257)  (690 257)  LC_0 Logic Functioning bit
 (38 1)  (692 257)  (692 257)  LC_0 Logic Functioning bit
 (43 1)  (697 257)  (697 257)  LC_0 Logic Functioning bit
 (44 1)  (698 257)  (698 257)  LC_0 Logic Functioning bit
 (47 1)  (701 257)  (701 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 258)  (668 258)  routing T_13_16.sp4_h_l_1 <X> T_13_16.lc_trk_g0_4
 (8 3)  (662 259)  (662 259)  routing T_13_16.sp4_h_l_36 <X> T_13_16.sp4_v_t_36
 (15 3)  (669 259)  (669 259)  routing T_13_16.sp4_h_l_1 <X> T_13_16.lc_trk_g0_4
 (16 3)  (670 259)  (670 259)  routing T_13_16.sp4_h_l_1 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 4)  (675 260)  (675 260)  routing T_13_16.wire_logic_cluster/lc_3/out <X> T_13_16.lc_trk_g1_3
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 6)  (679 262)  (679 262)  routing T_13_16.lft_op_6 <X> T_13_16.lc_trk_g1_6
 (26 6)  (680 262)  (680 262)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 262)  (681 262)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 262)  (685 262)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (689 262)  (689 262)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.input_2_3
 (36 6)  (690 262)  (690 262)  LC_3 Logic Functioning bit
 (37 6)  (691 262)  (691 262)  LC_3 Logic Functioning bit
 (38 6)  (692 262)  (692 262)  LC_3 Logic Functioning bit
 (41 6)  (695 262)  (695 262)  LC_3 Logic Functioning bit
 (42 6)  (696 262)  (696 262)  LC_3 Logic Functioning bit
 (43 6)  (697 262)  (697 262)  LC_3 Logic Functioning bit
 (45 6)  (699 262)  (699 262)  LC_3 Logic Functioning bit
 (52 6)  (706 262)  (706 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (676 263)  (676 263)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 263)  (678 263)  routing T_13_16.lft_op_6 <X> T_13_16.lc_trk_g1_6
 (26 7)  (680 263)  (680 263)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 263)  (681 263)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 263)  (682 263)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 263)  (684 263)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 263)  (686 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (687 263)  (687 263)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.input_2_3
 (35 7)  (689 263)  (689 263)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.input_2_3
 (36 7)  (690 263)  (690 263)  LC_3 Logic Functioning bit
 (37 7)  (691 263)  (691 263)  LC_3 Logic Functioning bit
 (41 7)  (695 263)  (695 263)  LC_3 Logic Functioning bit
 (42 7)  (696 263)  (696 263)  LC_3 Logic Functioning bit
 (43 7)  (697 263)  (697 263)  LC_3 Logic Functioning bit
 (44 7)  (698 263)  (698 263)  LC_3 Logic Functioning bit
 (25 8)  (679 264)  (679 264)  routing T_13_16.rgt_op_2 <X> T_13_16.lc_trk_g2_2
 (31 8)  (685 264)  (685 264)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 264)  (687 264)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 264)  (688 264)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (40 8)  (694 264)  (694 264)  LC_4 Logic Functioning bit
 (41 8)  (695 264)  (695 264)  LC_4 Logic Functioning bit
 (42 8)  (696 264)  (696 264)  LC_4 Logic Functioning bit
 (43 8)  (697 264)  (697 264)  LC_4 Logic Functioning bit
 (48 8)  (702 264)  (702 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (22 9)  (676 265)  (676 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 265)  (678 265)  routing T_13_16.rgt_op_2 <X> T_13_16.lc_trk_g2_2
 (31 9)  (685 265)  (685 265)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (40 9)  (694 265)  (694 265)  LC_4 Logic Functioning bit
 (41 9)  (695 265)  (695 265)  LC_4 Logic Functioning bit
 (42 9)  (696 265)  (696 265)  LC_4 Logic Functioning bit
 (43 9)  (697 265)  (697 265)  LC_4 Logic Functioning bit
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (676 266)  (676 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (31 12)  (685 268)  (685 268)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 268)  (688 268)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 268)  (690 268)  LC_6 Logic Functioning bit
 (37 12)  (691 268)  (691 268)  LC_6 Logic Functioning bit
 (38 12)  (692 268)  (692 268)  LC_6 Logic Functioning bit
 (39 12)  (693 268)  (693 268)  LC_6 Logic Functioning bit
 (45 12)  (699 268)  (699 268)  LC_6 Logic Functioning bit
 (31 13)  (685 269)  (685 269)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 269)  (690 269)  LC_6 Logic Functioning bit
 (37 13)  (691 269)  (691 269)  LC_6 Logic Functioning bit
 (38 13)  (692 269)  (692 269)  LC_6 Logic Functioning bit
 (39 13)  (693 269)  (693 269)  LC_6 Logic Functioning bit
 (44 13)  (698 269)  (698 269)  LC_6 Logic Functioning bit
 (48 13)  (702 269)  (702 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (654 270)  (654 270)  routing T_13_16.glb_netwk_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 270)  (668 270)  routing T_13_16.sp4_h_r_44 <X> T_13_16.lc_trk_g3_4
 (25 14)  (679 270)  (679 270)  routing T_13_16.sp4_v_b_38 <X> T_13_16.lc_trk_g3_6
 (14 15)  (668 271)  (668 271)  routing T_13_16.sp4_h_r_44 <X> T_13_16.lc_trk_g3_4
 (15 15)  (669 271)  (669 271)  routing T_13_16.sp4_h_r_44 <X> T_13_16.lc_trk_g3_4
 (16 15)  (670 271)  (670 271)  routing T_13_16.sp4_h_r_44 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 271)  (677 271)  routing T_13_16.sp4_v_b_38 <X> T_13_16.lc_trk_g3_6
 (25 15)  (679 271)  (679 271)  routing T_13_16.sp4_v_b_38 <X> T_13_16.lc_trk_g3_6


LogicTile_14_16

 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (727 258)  (727 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 2)  (729 258)  (729 258)  routing T_14_16.sp4_v_b_15 <X> T_14_16.lc_trk_g0_7
 (22 2)  (730 258)  (730 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (731 258)  (731 258)  routing T_14_16.sp4_v_b_15 <X> T_14_16.lc_trk_g0_7
 (21 3)  (729 259)  (729 259)  routing T_14_16.sp4_v_b_15 <X> T_14_16.lc_trk_g0_7
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 4)  (734 260)  (734 260)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (31 4)  (739 260)  (739 260)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 260)  (744 260)  LC_2 Logic Functioning bit
 (38 4)  (746 260)  (746 260)  LC_2 Logic Functioning bit
 (45 4)  (753 260)  (753 260)  LC_2 Logic Functioning bit
 (28 5)  (736 261)  (736 261)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 261)  (739 261)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 261)  (745 261)  LC_2 Logic Functioning bit
 (39 5)  (747 261)  (747 261)  LC_2 Logic Functioning bit
 (47 5)  (755 261)  (755 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 262)  (738 262)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 262)  (739 262)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 262)  (741 262)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (37 6)  (745 262)  (745 262)  LC_3 Logic Functioning bit
 (38 6)  (746 262)  (746 262)  LC_3 Logic Functioning bit
 (39 6)  (747 262)  (747 262)  LC_3 Logic Functioning bit
 (41 6)  (749 262)  (749 262)  LC_3 Logic Functioning bit
 (43 6)  (751 262)  (751 262)  LC_3 Logic Functioning bit
 (30 7)  (738 263)  (738 263)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (37 7)  (745 263)  (745 263)  LC_3 Logic Functioning bit
 (38 7)  (746 263)  (746 263)  LC_3 Logic Functioning bit
 (39 7)  (747 263)  (747 263)  LC_3 Logic Functioning bit
 (41 7)  (749 263)  (749 263)  LC_3 Logic Functioning bit
 (43 7)  (751 263)  (751 263)  LC_3 Logic Functioning bit
 (1 10)  (709 266)  (709 266)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (25 10)  (733 266)  (733 266)  routing T_14_16.bnl_op_6 <X> T_14_16.lc_trk_g2_6
 (1 11)  (709 267)  (709 267)  routing T_14_16.glb_netwk_4 <X> T_14_16.glb2local_2
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (733 267)  (733 267)  routing T_14_16.bnl_op_6 <X> T_14_16.lc_trk_g2_6


LogicTile_15_16

 (25 0)  (787 256)  (787 256)  routing T_15_16.wire_logic_cluster/lc_2/out <X> T_15_16.lc_trk_g0_2
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (790 258)  (790 258)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 258)  (792 258)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (802 258)  (802 258)  LC_1 Logic Functioning bit
 (42 2)  (804 258)  (804 258)  LC_1 Logic Functioning bit
 (27 3)  (789 259)  (789 259)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 259)  (790 259)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 259)  (793 259)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 259)  (794 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (795 259)  (795 259)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.input_2_1
 (35 3)  (797 259)  (797 259)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.input_2_1
 (40 3)  (802 259)  (802 259)  LC_1 Logic Functioning bit
 (41 3)  (803 259)  (803 259)  LC_1 Logic Functioning bit
 (43 3)  (805 259)  (805 259)  LC_1 Logic Functioning bit
 (26 4)  (788 260)  (788 260)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 260)  (789 260)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 260)  (790 260)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 260)  (792 260)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 260)  (796 260)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (38 4)  (800 260)  (800 260)  LC_2 Logic Functioning bit
 (41 4)  (803 260)  (803 260)  LC_2 Logic Functioning bit
 (45 4)  (807 260)  (807 260)  LC_2 Logic Functioning bit
 (50 4)  (812 260)  (812 260)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (788 261)  (788 261)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 261)  (789 261)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 261)  (790 261)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (39 5)  (801 261)  (801 261)  LC_2 Logic Functioning bit
 (47 5)  (809 261)  (809 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (810 261)  (810 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 8)  (784 264)  (784 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (785 264)  (785 264)  routing T_15_16.sp12_v_b_11 <X> T_15_16.lc_trk_g2_3
 (14 10)  (776 266)  (776 266)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g2_4
 (14 11)  (776 267)  (776 267)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g2_4
 (15 11)  (777 267)  (777 267)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g2_4
 (16 11)  (778 267)  (778 267)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g2_4
 (17 11)  (779 267)  (779 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (14 12)  (776 268)  (776 268)  routing T_15_16.sp4_h_r_40 <X> T_15_16.lc_trk_g3_0
 (14 13)  (776 269)  (776 269)  routing T_15_16.sp4_h_r_40 <X> T_15_16.lc_trk_g3_0
 (15 13)  (777 269)  (777 269)  routing T_15_16.sp4_h_r_40 <X> T_15_16.lc_trk_g3_0
 (16 13)  (778 269)  (778 269)  routing T_15_16.sp4_h_r_40 <X> T_15_16.lc_trk_g3_0
 (17 13)  (779 269)  (779 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 14)  (784 270)  (784 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (17 15)  (779 271)  (779 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (783 271)  (783 271)  routing T_15_16.sp4_r_v_b_47 <X> T_15_16.lc_trk_g3_7


LogicTile_16_16

 (3 1)  (819 257)  (819 257)  routing T_16_16.sp12_h_l_23 <X> T_16_16.sp12_v_b_0


LogicTile_21_16

 (11 8)  (1101 264)  (1101 264)  routing T_21_16.sp4_h_r_3 <X> T_21_16.sp4_v_b_8


LogicTile_22_16

 (19 15)  (1163 271)  (1163 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_23_16

 (8 1)  (1206 257)  (1206 257)  routing T_23_16.sp4_h_r_1 <X> T_23_16.sp4_v_b_1


LogicTile_24_16

 (19 13)  (1271 269)  (1271 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (3 15)  (1255 271)  (1255 271)  routing T_24_16.sp12_h_l_22 <X> T_24_16.sp12_v_t_22


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_v_t_23 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (17 5)  (1743 261)  (1743 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0



LogicTile_4_15

 (3 4)  (183 244)  (183 244)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_h_r_0


LogicTile_6_15

 (3 4)  (291 244)  (291 244)  routing T_6_15.sp12_v_t_23 <X> T_6_15.sp12_h_r_0


LogicTile_7_15

 (3 4)  (345 244)  (345 244)  routing T_7_15.sp12_v_t_23 <X> T_7_15.sp12_h_r_0


RAM_Tile_8_15

 (9 12)  (405 252)  (405 252)  routing T_8_15.sp4_v_t_47 <X> T_8_15.sp4_h_r_10


LogicTile_9_15

 (19 15)  (457 255)  (457 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_10_15

 (15 1)  (507 241)  (507 241)  routing T_10_15.bot_op_0 <X> T_10_15.lc_trk_g0_0
 (17 1)  (509 241)  (509 241)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 2)  (514 242)  (514 242)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (516 242)  (516 242)  routing T_10_15.bot_op_7 <X> T_10_15.lc_trk_g0_7
 (22 3)  (514 243)  (514 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (516 243)  (516 243)  routing T_10_15.bot_op_6 <X> T_10_15.lc_trk_g0_6
 (15 4)  (507 244)  (507 244)  routing T_10_15.bot_op_1 <X> T_10_15.lc_trk_g1_1
 (17 4)  (509 244)  (509 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 5)  (514 245)  (514 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (516 245)  (516 245)  routing T_10_15.bot_op_2 <X> T_10_15.lc_trk_g1_2
 (15 6)  (507 246)  (507 246)  routing T_10_15.bot_op_5 <X> T_10_15.lc_trk_g1_5
 (17 6)  (509 246)  (509 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (15 7)  (507 247)  (507 247)  routing T_10_15.bot_op_4 <X> T_10_15.lc_trk_g1_4
 (17 7)  (509 247)  (509 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 10)  (518 250)  (518 250)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 250)  (521 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 250)  (522 250)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 250)  (523 250)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 250)  (524 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 250)  (526 250)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (40 10)  (532 250)  (532 250)  LC_5 Logic Functioning bit
 (42 10)  (534 250)  (534 250)  LC_5 Logic Functioning bit
 (26 11)  (518 251)  (518 251)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 251)  (521 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 251)  (522 251)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (29 14)  (521 254)  (521 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 254)  (524 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 254)  (526 254)  routing T_10_15.lc_trk_g1_1 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 254)  (527 254)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.input_2_7
 (37 14)  (529 254)  (529 254)  LC_7 Logic Functioning bit
 (38 14)  (530 254)  (530 254)  LC_7 Logic Functioning bit
 (39 14)  (531 254)  (531 254)  LC_7 Logic Functioning bit
 (40 14)  (532 254)  (532 254)  LC_7 Logic Functioning bit
 (41 14)  (533 254)  (533 254)  LC_7 Logic Functioning bit
 (42 14)  (534 254)  (534 254)  LC_7 Logic Functioning bit
 (26 15)  (518 255)  (518 255)  routing T_10_15.lc_trk_g1_2 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 255)  (519 255)  routing T_10_15.lc_trk_g1_2 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 255)  (521 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (524 255)  (524 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (526 255)  (526 255)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.input_2_7
 (38 15)  (530 255)  (530 255)  LC_7 Logic Functioning bit
 (39 15)  (531 255)  (531 255)  LC_7 Logic Functioning bit
 (40 15)  (532 255)  (532 255)  LC_7 Logic Functioning bit
 (41 15)  (533 255)  (533 255)  LC_7 Logic Functioning bit
 (43 15)  (535 255)  (535 255)  LC_7 Logic Functioning bit


LogicTile_11_15

 (2 0)  (548 240)  (548 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (10 0)  (556 240)  (556 240)  routing T_11_15.sp4_v_t_45 <X> T_11_15.sp4_h_r_1
 (21 0)  (567 240)  (567 240)  routing T_11_15.wire_logic_cluster/lc_3/out <X> T_11_15.lc_trk_g0_3
 (22 0)  (568 240)  (568 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (16 1)  (562 241)  (562 241)  routing T_11_15.sp12_h_r_8 <X> T_11_15.lc_trk_g0_0
 (17 1)  (563 241)  (563 241)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 4)  (568 244)  (568 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 6)  (573 246)  (573 246)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 246)  (574 246)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 246)  (575 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 246)  (579 246)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 246)  (580 246)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 246)  (582 246)  LC_3 Logic Functioning bit
 (38 6)  (584 246)  (584 246)  LC_3 Logic Functioning bit
 (31 7)  (577 247)  (577 247)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 247)  (582 247)  LC_3 Logic Functioning bit
 (38 7)  (584 247)  (584 247)  LC_3 Logic Functioning bit
 (3 8)  (549 248)  (549 248)  routing T_11_15.sp12_v_t_22 <X> T_11_15.sp12_v_b_1
 (16 8)  (562 248)  (562 248)  routing T_11_15.sp4_v_b_33 <X> T_11_15.lc_trk_g2_1
 (17 8)  (563 248)  (563 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (564 248)  (564 248)  routing T_11_15.sp4_v_b_33 <X> T_11_15.lc_trk_g2_1
 (21 8)  (567 248)  (567 248)  routing T_11_15.sp4_v_t_22 <X> T_11_15.lc_trk_g2_3
 (22 8)  (568 248)  (568 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (569 248)  (569 248)  routing T_11_15.sp4_v_t_22 <X> T_11_15.lc_trk_g2_3
 (31 8)  (577 248)  (577 248)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 248)  (578 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 248)  (579 248)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 248)  (580 248)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 248)  (582 248)  LC_4 Logic Functioning bit
 (37 8)  (583 248)  (583 248)  LC_4 Logic Functioning bit
 (50 8)  (596 248)  (596 248)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (564 249)  (564 249)  routing T_11_15.sp4_v_b_33 <X> T_11_15.lc_trk_g2_1
 (21 9)  (567 249)  (567 249)  routing T_11_15.sp4_v_t_22 <X> T_11_15.lc_trk_g2_3
 (31 9)  (577 249)  (577 249)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 249)  (582 249)  LC_4 Logic Functioning bit
 (37 9)  (583 249)  (583 249)  LC_4 Logic Functioning bit
 (26 10)  (572 250)  (572 250)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 250)  (575 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 250)  (578 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 250)  (580 250)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 250)  (583 250)  LC_5 Logic Functioning bit
 (39 10)  (585 250)  (585 250)  LC_5 Logic Functioning bit
 (40 10)  (586 250)  (586 250)  LC_5 Logic Functioning bit
 (26 11)  (572 251)  (572 251)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 251)  (573 251)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 251)  (574 251)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 251)  (575 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 251)  (577 251)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 251)  (578 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (579 251)  (579 251)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.input_2_5
 (35 11)  (581 251)  (581 251)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.input_2_5
 (36 11)  (582 251)  (582 251)  LC_5 Logic Functioning bit
 (38 11)  (584 251)  (584 251)  LC_5 Logic Functioning bit
 (41 11)  (587 251)  (587 251)  LC_5 Logic Functioning bit
 (43 11)  (589 251)  (589 251)  LC_5 Logic Functioning bit
 (10 12)  (556 252)  (556 252)  routing T_11_15.sp4_v_t_40 <X> T_11_15.sp4_h_r_10
 (15 12)  (561 252)  (561 252)  routing T_11_15.rgt_op_1 <X> T_11_15.lc_trk_g3_1
 (17 12)  (563 252)  (563 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 252)  (564 252)  routing T_11_15.rgt_op_1 <X> T_11_15.lc_trk_g3_1
 (21 12)  (567 252)  (567 252)  routing T_11_15.rgt_op_3 <X> T_11_15.lc_trk_g3_3
 (22 12)  (568 252)  (568 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 252)  (570 252)  routing T_11_15.rgt_op_3 <X> T_11_15.lc_trk_g3_3
 (26 12)  (572 252)  (572 252)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 252)  (574 252)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 252)  (575 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 252)  (578 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (584 252)  (584 252)  LC_6 Logic Functioning bit
 (41 12)  (587 252)  (587 252)  LC_6 Logic Functioning bit
 (45 12)  (591 252)  (591 252)  LC_6 Logic Functioning bit
 (50 12)  (596 252)  (596 252)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (573 253)  (573 253)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 253)  (574 253)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 253)  (575 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 253)  (577 253)  routing T_11_15.lc_trk_g0_3 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (41 13)  (587 253)  (587 253)  LC_6 Logic Functioning bit
 (16 14)  (562 254)  (562 254)  routing T_11_15.sp4_v_t_16 <X> T_11_15.lc_trk_g3_5
 (17 14)  (563 254)  (563 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (564 254)  (564 254)  routing T_11_15.sp4_v_t_16 <X> T_11_15.lc_trk_g3_5
 (25 14)  (571 254)  (571 254)  routing T_11_15.wire_logic_cluster/lc_6/out <X> T_11_15.lc_trk_g3_6
 (8 15)  (554 255)  (554 255)  routing T_11_15.sp4_h_r_10 <X> T_11_15.sp4_v_t_47
 (9 15)  (555 255)  (555 255)  routing T_11_15.sp4_h_r_10 <X> T_11_15.sp4_v_t_47
 (22 15)  (568 255)  (568 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_12_15

 (9 0)  (609 240)  (609 240)  routing T_12_15.sp4_h_l_47 <X> T_12_15.sp4_h_r_1
 (10 0)  (610 240)  (610 240)  routing T_12_15.sp4_h_l_47 <X> T_12_15.sp4_h_r_1
 (27 0)  (627 240)  (627 240)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 240)  (628 240)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 240)  (634 240)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 240)  (635 240)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.input_2_0
 (38 0)  (638 240)  (638 240)  LC_0 Logic Functioning bit
 (41 0)  (641 240)  (641 240)  LC_0 Logic Functioning bit
 (45 0)  (645 240)  (645 240)  LC_0 Logic Functioning bit
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (624 241)  (624 241)  routing T_12_15.top_op_2 <X> T_12_15.lc_trk_g0_2
 (25 1)  (625 241)  (625 241)  routing T_12_15.top_op_2 <X> T_12_15.lc_trk_g0_2
 (28 1)  (628 241)  (628 241)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 241)  (630 241)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 241)  (632 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (633 241)  (633 241)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.input_2_0
 (34 1)  (634 241)  (634 241)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.input_2_0
 (35 1)  (635 241)  (635 241)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.input_2_0
 (39 1)  (639 241)  (639 241)  LC_0 Logic Functioning bit
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 242)  (614 242)  routing T_12_15.lft_op_4 <X> T_12_15.lc_trk_g0_4
 (15 2)  (615 242)  (615 242)  routing T_12_15.bot_op_5 <X> T_12_15.lc_trk_g0_5
 (17 2)  (617 242)  (617 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 242)  (630 242)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 242)  (631 242)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 242)  (633 242)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 242)  (635 242)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_1
 (40 2)  (640 242)  (640 242)  LC_1 Logic Functioning bit
 (15 3)  (615 243)  (615 243)  routing T_12_15.lft_op_4 <X> T_12_15.lc_trk_g0_4
 (17 3)  (617 243)  (617 243)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (622 243)  (622 243)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (624 243)  (624 243)  routing T_12_15.top_op_6 <X> T_12_15.lc_trk_g0_6
 (25 3)  (625 243)  (625 243)  routing T_12_15.top_op_6 <X> T_12_15.lc_trk_g0_6
 (26 3)  (626 243)  (626 243)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 243)  (627 243)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 243)  (629 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 243)  (630 243)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 243)  (631 243)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 243)  (632 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (633 243)  (633 243)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_1
 (34 3)  (634 243)  (634 243)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_1
 (35 3)  (635 243)  (635 243)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_1
 (8 4)  (608 244)  (608 244)  routing T_12_15.sp4_v_b_10 <X> T_12_15.sp4_h_r_4
 (9 4)  (609 244)  (609 244)  routing T_12_15.sp4_v_b_10 <X> T_12_15.sp4_h_r_4
 (10 4)  (610 244)  (610 244)  routing T_12_15.sp4_v_b_10 <X> T_12_15.sp4_h_r_4
 (14 4)  (614 244)  (614 244)  routing T_12_15.wire_logic_cluster/lc_0/out <X> T_12_15.lc_trk_g1_0
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 244)  (624 244)  routing T_12_15.top_op_3 <X> T_12_15.lc_trk_g1_3
 (25 4)  (625 244)  (625 244)  routing T_12_15.sp4_v_b_10 <X> T_12_15.lc_trk_g1_2
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 244)  (630 244)  routing T_12_15.lc_trk_g0_5 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 244)  (631 244)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 244)  (633 244)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (50 4)  (650 244)  (650 244)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (608 245)  (608 245)  routing T_12_15.sp4_h_l_47 <X> T_12_15.sp4_v_b_4
 (9 5)  (609 245)  (609 245)  routing T_12_15.sp4_h_l_47 <X> T_12_15.sp4_v_b_4
 (10 5)  (610 245)  (610 245)  routing T_12_15.sp4_h_l_47 <X> T_12_15.sp4_v_b_4
 (17 5)  (617 245)  (617 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (621 245)  (621 245)  routing T_12_15.top_op_3 <X> T_12_15.lc_trk_g1_3
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (623 245)  (623 245)  routing T_12_15.sp4_v_b_10 <X> T_12_15.lc_trk_g1_2
 (25 5)  (625 245)  (625 245)  routing T_12_15.sp4_v_b_10 <X> T_12_15.lc_trk_g1_2
 (31 5)  (631 245)  (631 245)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 245)  (636 245)  LC_2 Logic Functioning bit
 (25 6)  (625 246)  (625 246)  routing T_12_15.lft_op_6 <X> T_12_15.lc_trk_g1_6
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 246)  (634 246)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (38 6)  (638 246)  (638 246)  LC_3 Logic Functioning bit
 (22 7)  (622 247)  (622 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (624 247)  (624 247)  routing T_12_15.lft_op_6 <X> T_12_15.lc_trk_g1_6
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 247)  (631 247)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (38 7)  (638 247)  (638 247)  LC_3 Logic Functioning bit
 (3 8)  (603 248)  (603 248)  routing T_12_15.sp12_h_r_1 <X> T_12_15.sp12_v_b_1
 (21 8)  (621 248)  (621 248)  routing T_12_15.rgt_op_3 <X> T_12_15.lc_trk_g2_3
 (22 8)  (622 248)  (622 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 248)  (624 248)  routing T_12_15.rgt_op_3 <X> T_12_15.lc_trk_g2_3
 (26 8)  (626 248)  (626 248)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 248)  (630 248)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 248)  (631 248)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 248)  (633 248)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 248)  (634 248)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (50 8)  (650 248)  (650 248)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (603 249)  (603 249)  routing T_12_15.sp12_h_r_1 <X> T_12_15.sp12_v_b_1
 (14 9)  (614 249)  (614 249)  routing T_12_15.sp4_r_v_b_32 <X> T_12_15.lc_trk_g2_0
 (17 9)  (617 249)  (617 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (26 9)  (626 249)  (626 249)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 249)  (630 249)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 249)  (631 249)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (43 9)  (643 249)  (643 249)  LC_4 Logic Functioning bit
 (17 10)  (617 250)  (617 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 250)  (618 250)  routing T_12_15.wire_logic_cluster/lc_5/out <X> T_12_15.lc_trk_g2_5
 (21 10)  (621 250)  (621 250)  routing T_12_15.wire_logic_cluster/lc_7/out <X> T_12_15.lc_trk_g2_7
 (22 10)  (622 250)  (622 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (626 250)  (626 250)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 250)  (628 250)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 250)  (631 250)  routing T_12_15.lc_trk_g0_4 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (38 10)  (638 250)  (638 250)  LC_5 Logic Functioning bit
 (41 10)  (641 250)  (641 250)  LC_5 Logic Functioning bit
 (45 10)  (645 250)  (645 250)  LC_5 Logic Functioning bit
 (22 11)  (622 251)  (622 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (623 251)  (623 251)  routing T_12_15.sp4_v_b_46 <X> T_12_15.lc_trk_g2_6
 (24 11)  (624 251)  (624 251)  routing T_12_15.sp4_v_b_46 <X> T_12_15.lc_trk_g2_6
 (28 11)  (628 251)  (628 251)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 251)  (632 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (633 251)  (633 251)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.input_2_5
 (35 11)  (635 251)  (635 251)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.input_2_5
 (38 11)  (638 251)  (638 251)  LC_5 Logic Functioning bit
 (4 12)  (604 252)  (604 252)  routing T_12_15.sp4_h_l_38 <X> T_12_15.sp4_v_b_9
 (6 12)  (606 252)  (606 252)  routing T_12_15.sp4_h_l_38 <X> T_12_15.sp4_v_b_9
 (25 12)  (625 252)  (625 252)  routing T_12_15.wire_logic_cluster/lc_2/out <X> T_12_15.lc_trk_g3_2
 (28 12)  (628 252)  (628 252)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 252)  (630 252)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 252)  (633 252)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (38 12)  (638 252)  (638 252)  LC_6 Logic Functioning bit
 (5 13)  (605 253)  (605 253)  routing T_12_15.sp4_h_l_38 <X> T_12_15.sp4_v_b_9
 (22 13)  (622 253)  (622 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (631 253)  (631 253)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 253)  (636 253)  LC_6 Logic Functioning bit
 (38 13)  (638 253)  (638 253)  LC_6 Logic Functioning bit
 (21 14)  (621 254)  (621 254)  routing T_12_15.rgt_op_7 <X> T_12_15.lc_trk_g3_7
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 254)  (624 254)  routing T_12_15.rgt_op_7 <X> T_12_15.lc_trk_g3_7
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 254)  (634 254)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (40 14)  (640 254)  (640 254)  LC_7 Logic Functioning bit
 (42 14)  (642 254)  (642 254)  LC_7 Logic Functioning bit
 (22 15)  (622 255)  (622 255)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (624 255)  (624 255)  routing T_12_15.tnr_op_6 <X> T_12_15.lc_trk_g3_6
 (30 15)  (630 255)  (630 255)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 255)  (631 255)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (40 15)  (640 255)  (640 255)  LC_7 Logic Functioning bit
 (42 15)  (642 255)  (642 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (14 0)  (668 240)  (668 240)  routing T_13_15.lft_op_0 <X> T_13_15.lc_trk_g0_0
 (15 0)  (669 240)  (669 240)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g0_1
 (16 0)  (670 240)  (670 240)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g0_1
 (17 0)  (671 240)  (671 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (672 240)  (672 240)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g0_1
 (21 0)  (675 240)  (675 240)  routing T_13_15.lft_op_3 <X> T_13_15.lc_trk_g0_3
 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (678 240)  (678 240)  routing T_13_15.lft_op_3 <X> T_13_15.lc_trk_g0_3
 (26 0)  (680 240)  (680 240)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 240)  (687 240)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 240)  (688 240)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 240)  (690 240)  LC_0 Logic Functioning bit
 (15 1)  (669 241)  (669 241)  routing T_13_15.lft_op_0 <X> T_13_15.lc_trk_g0_0
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (672 241)  (672 241)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g0_1
 (26 1)  (680 241)  (680 241)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 241)  (681 241)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 241)  (682 241)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 241)  (684 241)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 241)  (685 241)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (688 241)  (688 241)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.input_2_0
 (15 2)  (669 242)  (669 242)  routing T_13_15.lft_op_5 <X> T_13_15.lc_trk_g0_5
 (17 2)  (671 242)  (671 242)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 242)  (672 242)  routing T_13_15.lft_op_5 <X> T_13_15.lc_trk_g0_5
 (26 2)  (680 242)  (680 242)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 242)  (684 242)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (50 2)  (704 242)  (704 242)  Cascade bit: LH_LC01_inmux02_5

 (27 3)  (681 243)  (681 243)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 243)  (682 243)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 243)  (685 243)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (15 4)  (669 244)  (669 244)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (16 4)  (670 244)  (670 244)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 244)  (672 244)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (27 4)  (681 244)  (681 244)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 244)  (684 244)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 244)  (685 244)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 244)  (687 244)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (38 4)  (692 244)  (692 244)  LC_2 Logic Functioning bit
 (18 5)  (672 245)  (672 245)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 245)  (685 245)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 245)  (690 245)  LC_2 Logic Functioning bit
 (38 5)  (692 245)  (692 245)  LC_2 Logic Functioning bit
 (6 6)  (660 246)  (660 246)  routing T_13_15.sp4_v_b_0 <X> T_13_15.sp4_v_t_38
 (14 6)  (668 246)  (668 246)  routing T_13_15.lft_op_4 <X> T_13_15.lc_trk_g1_4
 (21 6)  (675 246)  (675 246)  routing T_13_15.lft_op_7 <X> T_13_15.lc_trk_g1_7
 (22 6)  (676 246)  (676 246)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 246)  (678 246)  routing T_13_15.lft_op_7 <X> T_13_15.lc_trk_g1_7
 (27 6)  (681 246)  (681 246)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 246)  (682 246)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 246)  (684 246)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 246)  (685 246)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 246)  (688 246)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (50 6)  (704 246)  (704 246)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (659 247)  (659 247)  routing T_13_15.sp4_v_b_0 <X> T_13_15.sp4_v_t_38
 (15 7)  (669 247)  (669 247)  routing T_13_15.lft_op_4 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 247)  (678 247)  routing T_13_15.top_op_6 <X> T_13_15.lc_trk_g1_6
 (25 7)  (679 247)  (679 247)  routing T_13_15.top_op_6 <X> T_13_15.lc_trk_g1_6
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 247)  (684 247)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 247)  (685 247)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 248)  (684 248)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 248)  (685 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 248)  (687 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 248)  (688 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (38 8)  (692 248)  (692 248)  LC_4 Logic Functioning bit
 (40 8)  (694 248)  (694 248)  LC_4 Logic Functioning bit
 (41 8)  (695 248)  (695 248)  LC_4 Logic Functioning bit
 (42 8)  (696 248)  (696 248)  LC_4 Logic Functioning bit
 (50 8)  (704 248)  (704 248)  Cascade bit: LH_LC04_inmux02_5

 (38 9)  (692 249)  (692 249)  LC_4 Logic Functioning bit
 (40 9)  (694 249)  (694 249)  LC_4 Logic Functioning bit
 (41 9)  (695 249)  (695 249)  LC_4 Logic Functioning bit
 (42 9)  (696 249)  (696 249)  LC_4 Logic Functioning bit
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (38 10)  (692 250)  (692 250)  LC_5 Logic Functioning bit
 (51 10)  (705 250)  (705 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (662 251)  (662 251)  routing T_13_15.sp4_v_b_4 <X> T_13_15.sp4_v_t_42
 (10 11)  (664 251)  (664 251)  routing T_13_15.sp4_v_b_4 <X> T_13_15.sp4_v_t_42
 (26 11)  (680 251)  (680 251)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 251)  (681 251)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 251)  (682 251)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 251)  (685 251)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (677 252)  (677 252)  routing T_13_15.sp12_v_b_11 <X> T_13_15.lc_trk_g3_3
 (25 12)  (679 252)  (679 252)  routing T_13_15.wire_logic_cluster/lc_2/out <X> T_13_15.lc_trk_g3_2
 (26 12)  (680 252)  (680 252)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 252)  (691 252)  LC_6 Logic Functioning bit
 (39 12)  (693 252)  (693 252)  LC_6 Logic Functioning bit
 (42 12)  (696 252)  (696 252)  LC_6 Logic Functioning bit
 (50 12)  (704 252)  (704 252)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (659 253)  (659 253)  routing T_13_15.sp4_h_r_9 <X> T_13_15.sp4_v_b_9
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (680 253)  (680 253)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 253)  (681 253)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 253)  (682 253)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (14 14)  (668 254)  (668 254)  routing T_13_15.rgt_op_4 <X> T_13_15.lc_trk_g3_4
 (16 14)  (670 254)  (670 254)  routing T_13_15.sp12_v_t_10 <X> T_13_15.lc_trk_g3_5
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (677 254)  (677 254)  routing T_13_15.sp4_v_b_47 <X> T_13_15.lc_trk_g3_7
 (24 14)  (678 254)  (678 254)  routing T_13_15.sp4_v_b_47 <X> T_13_15.lc_trk_g3_7
 (27 14)  (681 254)  (681 254)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 254)  (682 254)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 254)  (684 254)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 254)  (685 254)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 254)  (688 254)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (15 15)  (669 255)  (669 255)  routing T_13_15.rgt_op_4 <X> T_13_15.lc_trk_g3_4
 (17 15)  (671 255)  (671 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (678 255)  (678 255)  routing T_13_15.tnl_op_6 <X> T_13_15.lc_trk_g3_6
 (25 15)  (679 255)  (679 255)  routing T_13_15.tnl_op_6 <X> T_13_15.lc_trk_g3_6
 (26 15)  (680 255)  (680 255)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 255)  (681 255)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 255)  (682 255)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 255)  (684 255)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 255)  (685 255)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 255)  (686 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (39 15)  (693 255)  (693 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (15 0)  (723 240)  (723 240)  routing T_14_15.sp4_v_b_17 <X> T_14_15.lc_trk_g0_1
 (16 0)  (724 240)  (724 240)  routing T_14_15.sp4_v_b_17 <X> T_14_15.lc_trk_g0_1
 (17 0)  (725 240)  (725 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 241)  (732 241)  routing T_14_15.bot_op_2 <X> T_14_15.lc_trk_g0_2
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (722 244)  (722 244)  routing T_14_15.lft_op_0 <X> T_14_15.lc_trk_g1_0
 (17 4)  (725 244)  (725 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 244)  (739 244)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 244)  (741 244)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 244)  (742 244)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (41 4)  (749 244)  (749 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (15 5)  (723 245)  (723 245)  routing T_14_15.lft_op_0 <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (726 245)  (726 245)  routing T_14_15.sp4_r_v_b_25 <X> T_14_15.lc_trk_g1_1
 (31 5)  (739 245)  (739 245)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (41 5)  (749 245)  (749 245)  LC_2 Logic Functioning bit
 (43 5)  (751 245)  (751 245)  LC_2 Logic Functioning bit
 (48 5)  (756 245)  (756 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (722 246)  (722 246)  routing T_14_15.lft_op_4 <X> T_14_15.lc_trk_g1_4
 (27 6)  (735 246)  (735 246)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 246)  (736 246)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 246)  (738 246)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 246)  (739 246)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 246)  (741 246)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (15 7)  (723 247)  (723 247)  routing T_14_15.lft_op_4 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (735 247)  (735 247)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (2 8)  (710 248)  (710 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (31 8)  (739 248)  (739 248)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 248)  (742 248)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (41 8)  (749 248)  (749 248)  LC_4 Logic Functioning bit
 (45 8)  (753 248)  (753 248)  LC_4 Logic Functioning bit
 (50 8)  (758 248)  (758 248)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (735 249)  (735 249)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (40 9)  (748 249)  (748 249)  LC_4 Logic Functioning bit
 (17 10)  (725 250)  (725 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (11 12)  (719 252)  (719 252)  routing T_14_15.sp4_h_l_40 <X> T_14_15.sp4_v_b_11
 (13 12)  (721 252)  (721 252)  routing T_14_15.sp4_h_l_40 <X> T_14_15.sp4_v_b_11
 (21 12)  (729 252)  (729 252)  routing T_14_15.bnl_op_3 <X> T_14_15.lc_trk_g3_3
 (22 12)  (730 252)  (730 252)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (12 13)  (720 253)  (720 253)  routing T_14_15.sp4_h_l_40 <X> T_14_15.sp4_v_b_11
 (17 13)  (725 253)  (725 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (729 253)  (729 253)  routing T_14_15.bnl_op_3 <X> T_14_15.lc_trk_g3_3
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (730 254)  (730 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (735 254)  (735 254)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 254)  (736 254)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (743 254)  (743 254)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.input_2_7
 (40 14)  (748 254)  (748 254)  LC_7 Logic Functioning bit
 (42 14)  (750 254)  (750 254)  LC_7 Logic Functioning bit
 (22 15)  (730 255)  (730 255)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (731 255)  (731 255)  routing T_14_15.sp12_v_b_14 <X> T_14_15.lc_trk_g3_6
 (27 15)  (735 255)  (735 255)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 255)  (736 255)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 255)  (737 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 255)  (738 255)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 255)  (739 255)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 255)  (740 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (741 255)  (741 255)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.input_2_7
 (39 15)  (747 255)  (747 255)  LC_7 Logic Functioning bit
 (40 15)  (748 255)  (748 255)  LC_7 Logic Functioning bit
 (42 15)  (750 255)  (750 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (783 244)  (783 244)  routing T_15_15.lft_op_3 <X> T_15_15.lc_trk_g1_3
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 244)  (786 244)  routing T_15_15.lft_op_3 <X> T_15_15.lc_trk_g1_3
 (14 6)  (776 246)  (776 246)  routing T_15_15.lft_op_4 <X> T_15_15.lc_trk_g1_4
 (15 7)  (777 247)  (777 247)  routing T_15_15.lft_op_4 <X> T_15_15.lc_trk_g1_4
 (17 7)  (779 247)  (779 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (8 9)  (770 249)  (770 249)  routing T_15_15.sp4_h_l_36 <X> T_15_15.sp4_v_b_7
 (9 9)  (771 249)  (771 249)  routing T_15_15.sp4_h_l_36 <X> T_15_15.sp4_v_b_7
 (10 9)  (772 249)  (772 249)  routing T_15_15.sp4_h_l_36 <X> T_15_15.sp4_v_b_7
 (0 14)  (762 254)  (762 254)  routing T_15_15.glb_netwk_4 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (783 254)  (783 254)  routing T_15_15.wire_logic_cluster/lc_7/out <X> T_15_15.lc_trk_g3_7
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (788 254)  (788 254)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 254)  (789 254)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 254)  (790 254)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 254)  (792 254)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 254)  (796 254)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 254)  (797 254)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.input_2_7
 (36 14)  (798 254)  (798 254)  LC_7 Logic Functioning bit
 (38 14)  (800 254)  (800 254)  LC_7 Logic Functioning bit
 (41 14)  (803 254)  (803 254)  LC_7 Logic Functioning bit
 (43 14)  (805 254)  (805 254)  LC_7 Logic Functioning bit
 (45 14)  (807 254)  (807 254)  LC_7 Logic Functioning bit
 (47 14)  (809 254)  (809 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (813 254)  (813 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (785 255)  (785 255)  routing T_15_15.sp12_v_t_21 <X> T_15_15.lc_trk_g3_6
 (25 15)  (787 255)  (787 255)  routing T_15_15.sp12_v_t_21 <X> T_15_15.lc_trk_g3_6
 (27 15)  (789 255)  (789 255)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 255)  (792 255)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 255)  (793 255)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 255)  (794 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (795 255)  (795 255)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.input_2_7
 (34 15)  (796 255)  (796 255)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.input_2_7
 (35 15)  (797 255)  (797 255)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.input_2_7
 (37 15)  (799 255)  (799 255)  LC_7 Logic Functioning bit
 (38 15)  (800 255)  (800 255)  LC_7 Logic Functioning bit
 (39 15)  (801 255)  (801 255)  LC_7 Logic Functioning bit
 (41 15)  (803 255)  (803 255)  LC_7 Logic Functioning bit
 (42 15)  (804 255)  (804 255)  LC_7 Logic Functioning bit


LogicTile_16_15

 (3 1)  (819 241)  (819 241)  routing T_16_15.sp12_h_l_23 <X> T_16_15.sp12_v_b_0
 (8 1)  (824 241)  (824 241)  routing T_16_15.sp4_h_l_36 <X> T_16_15.sp4_v_b_1
 (9 1)  (825 241)  (825 241)  routing T_16_15.sp4_h_l_36 <X> T_16_15.sp4_v_b_1
 (4 8)  (820 248)  (820 248)  routing T_16_15.sp4_v_t_47 <X> T_16_15.sp4_v_b_6
 (6 8)  (822 248)  (822 248)  routing T_16_15.sp4_v_t_47 <X> T_16_15.sp4_v_b_6


LogicTile_17_15

 (8 1)  (882 241)  (882 241)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_b_1


LogicTile_18_15

 (19 13)  (947 253)  (947 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_15

 (4 4)  (986 244)  (986 244)  routing T_19_15.sp4_v_t_38 <X> T_19_15.sp4_v_b_3
 (8 9)  (990 249)  (990 249)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_b_7


LogicTile_20_15

 (3 0)  (1039 240)  (1039 240)  routing T_20_15.sp12_h_r_0 <X> T_20_15.sp12_v_b_0
 (3 1)  (1039 241)  (1039 241)  routing T_20_15.sp12_h_r_0 <X> T_20_15.sp12_v_b_0
 (2 4)  (1038 244)  (1038 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_v_t_23 <X> T_30_15.sp12_h_l_23


LogicTile_32_15

 (3 2)  (1675 242)  (1675 242)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23
 (3 3)  (1675 243)  (1675 243)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 241)  (1743 241)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


LogicTile_10_14

 (27 0)  (519 224)  (519 224)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 224)  (520 224)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 224)  (521 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 224)  (524 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 224)  (528 224)  LC_0 Logic Functioning bit
 (37 0)  (529 224)  (529 224)  LC_0 Logic Functioning bit
 (38 0)  (530 224)  (530 224)  LC_0 Logic Functioning bit
 (39 0)  (531 224)  (531 224)  LC_0 Logic Functioning bit
 (44 0)  (536 224)  (536 224)  LC_0 Logic Functioning bit
 (45 0)  (537 224)  (537 224)  LC_0 Logic Functioning bit
 (40 1)  (532 225)  (532 225)  LC_0 Logic Functioning bit
 (41 1)  (533 225)  (533 225)  LC_0 Logic Functioning bit
 (42 1)  (534 225)  (534 225)  LC_0 Logic Functioning bit
 (43 1)  (535 225)  (535 225)  LC_0 Logic Functioning bit
 (45 1)  (537 225)  (537 225)  LC_0 Logic Functioning bit
 (50 1)  (542 225)  (542 225)  Carry_In_Mux bit 

 (0 2)  (492 226)  (492 226)  routing T_10_14.glb_netwk_3 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (519 226)  (519 226)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 226)  (520 226)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 226)  (521 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 226)  (524 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 226)  (528 226)  LC_1 Logic Functioning bit
 (37 2)  (529 226)  (529 226)  LC_1 Logic Functioning bit
 (38 2)  (530 226)  (530 226)  LC_1 Logic Functioning bit
 (39 2)  (531 226)  (531 226)  LC_1 Logic Functioning bit
 (44 2)  (536 226)  (536 226)  LC_1 Logic Functioning bit
 (45 2)  (537 226)  (537 226)  LC_1 Logic Functioning bit
 (0 3)  (492 227)  (492 227)  routing T_10_14.glb_netwk_3 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (40 3)  (532 227)  (532 227)  LC_1 Logic Functioning bit
 (41 3)  (533 227)  (533 227)  LC_1 Logic Functioning bit
 (42 3)  (534 227)  (534 227)  LC_1 Logic Functioning bit
 (43 3)  (535 227)  (535 227)  LC_1 Logic Functioning bit
 (45 3)  (537 227)  (537 227)  LC_1 Logic Functioning bit
 (21 4)  (513 228)  (513 228)  routing T_10_14.wire_logic_cluster/lc_3/out <X> T_10_14.lc_trk_g1_3
 (22 4)  (514 228)  (514 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 228)  (517 228)  routing T_10_14.wire_logic_cluster/lc_2/out <X> T_10_14.lc_trk_g1_2
 (27 4)  (519 228)  (519 228)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 228)  (521 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 228)  (524 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 228)  (528 228)  LC_2 Logic Functioning bit
 (37 4)  (529 228)  (529 228)  LC_2 Logic Functioning bit
 (38 4)  (530 228)  (530 228)  LC_2 Logic Functioning bit
 (39 4)  (531 228)  (531 228)  LC_2 Logic Functioning bit
 (44 4)  (536 228)  (536 228)  LC_2 Logic Functioning bit
 (45 4)  (537 228)  (537 228)  LC_2 Logic Functioning bit
 (22 5)  (514 229)  (514 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 229)  (522 229)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (40 5)  (532 229)  (532 229)  LC_2 Logic Functioning bit
 (41 5)  (533 229)  (533 229)  LC_2 Logic Functioning bit
 (42 5)  (534 229)  (534 229)  LC_2 Logic Functioning bit
 (43 5)  (535 229)  (535 229)  LC_2 Logic Functioning bit
 (45 5)  (537 229)  (537 229)  LC_2 Logic Functioning bit
 (17 6)  (509 230)  (509 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 230)  (510 230)  routing T_10_14.wire_logic_cluster/lc_5/out <X> T_10_14.lc_trk_g1_5
 (21 6)  (513 230)  (513 230)  routing T_10_14.wire_logic_cluster/lc_7/out <X> T_10_14.lc_trk_g1_7
 (22 6)  (514 230)  (514 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (517 230)  (517 230)  routing T_10_14.wire_logic_cluster/lc_6/out <X> T_10_14.lc_trk_g1_6
 (27 6)  (519 230)  (519 230)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 230)  (521 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 230)  (524 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 230)  (528 230)  LC_3 Logic Functioning bit
 (37 6)  (529 230)  (529 230)  LC_3 Logic Functioning bit
 (38 6)  (530 230)  (530 230)  LC_3 Logic Functioning bit
 (39 6)  (531 230)  (531 230)  LC_3 Logic Functioning bit
 (44 6)  (536 230)  (536 230)  LC_3 Logic Functioning bit
 (45 6)  (537 230)  (537 230)  LC_3 Logic Functioning bit
 (22 7)  (514 231)  (514 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (522 231)  (522 231)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (40 7)  (532 231)  (532 231)  LC_3 Logic Functioning bit
 (41 7)  (533 231)  (533 231)  LC_3 Logic Functioning bit
 (42 7)  (534 231)  (534 231)  LC_3 Logic Functioning bit
 (43 7)  (535 231)  (535 231)  LC_3 Logic Functioning bit
 (45 7)  (537 231)  (537 231)  LC_3 Logic Functioning bit
 (53 7)  (545 231)  (545 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (519 232)  (519 232)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 232)  (520 232)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 232)  (521 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 232)  (522 232)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 232)  (524 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 232)  (528 232)  LC_4 Logic Functioning bit
 (37 8)  (529 232)  (529 232)  LC_4 Logic Functioning bit
 (38 8)  (530 232)  (530 232)  LC_4 Logic Functioning bit
 (39 8)  (531 232)  (531 232)  LC_4 Logic Functioning bit
 (44 8)  (536 232)  (536 232)  LC_4 Logic Functioning bit
 (45 8)  (537 232)  (537 232)  LC_4 Logic Functioning bit
 (40 9)  (532 233)  (532 233)  LC_4 Logic Functioning bit
 (41 9)  (533 233)  (533 233)  LC_4 Logic Functioning bit
 (42 9)  (534 233)  (534 233)  LC_4 Logic Functioning bit
 (43 9)  (535 233)  (535 233)  LC_4 Logic Functioning bit
 (45 9)  (537 233)  (537 233)  LC_4 Logic Functioning bit
 (14 10)  (506 234)  (506 234)  routing T_10_14.sp4_h_r_44 <X> T_10_14.lc_trk_g2_4
 (27 10)  (519 234)  (519 234)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 234)  (521 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 234)  (522 234)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 234)  (524 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 234)  (528 234)  LC_5 Logic Functioning bit
 (37 10)  (529 234)  (529 234)  LC_5 Logic Functioning bit
 (38 10)  (530 234)  (530 234)  LC_5 Logic Functioning bit
 (39 10)  (531 234)  (531 234)  LC_5 Logic Functioning bit
 (44 10)  (536 234)  (536 234)  LC_5 Logic Functioning bit
 (45 10)  (537 234)  (537 234)  LC_5 Logic Functioning bit
 (14 11)  (506 235)  (506 235)  routing T_10_14.sp4_h_r_44 <X> T_10_14.lc_trk_g2_4
 (15 11)  (507 235)  (507 235)  routing T_10_14.sp4_h_r_44 <X> T_10_14.lc_trk_g2_4
 (16 11)  (508 235)  (508 235)  routing T_10_14.sp4_h_r_44 <X> T_10_14.lc_trk_g2_4
 (17 11)  (509 235)  (509 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (40 11)  (532 235)  (532 235)  LC_5 Logic Functioning bit
 (41 11)  (533 235)  (533 235)  LC_5 Logic Functioning bit
 (42 11)  (534 235)  (534 235)  LC_5 Logic Functioning bit
 (43 11)  (535 235)  (535 235)  LC_5 Logic Functioning bit
 (45 11)  (537 235)  (537 235)  LC_5 Logic Functioning bit
 (14 12)  (506 236)  (506 236)  routing T_10_14.wire_logic_cluster/lc_0/out <X> T_10_14.lc_trk_g3_0
 (17 12)  (509 236)  (509 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 236)  (510 236)  routing T_10_14.wire_logic_cluster/lc_1/out <X> T_10_14.lc_trk_g3_1
 (27 12)  (519 236)  (519 236)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 236)  (521 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 236)  (522 236)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 236)  (524 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (528 236)  (528 236)  LC_6 Logic Functioning bit
 (37 12)  (529 236)  (529 236)  LC_6 Logic Functioning bit
 (38 12)  (530 236)  (530 236)  LC_6 Logic Functioning bit
 (39 12)  (531 236)  (531 236)  LC_6 Logic Functioning bit
 (44 12)  (536 236)  (536 236)  LC_6 Logic Functioning bit
 (45 12)  (537 236)  (537 236)  LC_6 Logic Functioning bit
 (17 13)  (509 237)  (509 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (522 237)  (522 237)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (40 13)  (532 237)  (532 237)  LC_6 Logic Functioning bit
 (41 13)  (533 237)  (533 237)  LC_6 Logic Functioning bit
 (42 13)  (534 237)  (534 237)  LC_6 Logic Functioning bit
 (43 13)  (535 237)  (535 237)  LC_6 Logic Functioning bit
 (45 13)  (537 237)  (537 237)  LC_6 Logic Functioning bit
 (0 14)  (492 238)  (492 238)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 238)  (493 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 238)  (506 238)  routing T_10_14.wire_logic_cluster/lc_4/out <X> T_10_14.lc_trk_g3_4
 (27 14)  (519 238)  (519 238)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 238)  (521 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 238)  (522 238)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 238)  (524 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (529 238)  (529 238)  LC_7 Logic Functioning bit
 (39 14)  (531 238)  (531 238)  LC_7 Logic Functioning bit
 (41 14)  (533 238)  (533 238)  LC_7 Logic Functioning bit
 (43 14)  (535 238)  (535 238)  LC_7 Logic Functioning bit
 (45 14)  (537 238)  (537 238)  LC_7 Logic Functioning bit
 (1 15)  (493 239)  (493 239)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (17 15)  (509 239)  (509 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (522 239)  (522 239)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (37 15)  (529 239)  (529 239)  LC_7 Logic Functioning bit
 (39 15)  (531 239)  (531 239)  LC_7 Logic Functioning bit
 (41 15)  (533 239)  (533 239)  LC_7 Logic Functioning bit
 (43 15)  (535 239)  (535 239)  LC_7 Logic Functioning bit
 (45 15)  (537 239)  (537 239)  LC_7 Logic Functioning bit


LogicTile_11_14

 (31 0)  (577 224)  (577 224)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 224)  (578 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 224)  (579 224)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 224)  (580 224)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 224)  (582 224)  LC_0 Logic Functioning bit
 (37 0)  (583 224)  (583 224)  LC_0 Logic Functioning bit
 (38 0)  (584 224)  (584 224)  LC_0 Logic Functioning bit
 (39 0)  (585 224)  (585 224)  LC_0 Logic Functioning bit
 (45 0)  (591 224)  (591 224)  LC_0 Logic Functioning bit
 (31 1)  (577 225)  (577 225)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 225)  (582 225)  LC_0 Logic Functioning bit
 (37 1)  (583 225)  (583 225)  LC_0 Logic Functioning bit
 (38 1)  (584 225)  (584 225)  LC_0 Logic Functioning bit
 (39 1)  (585 225)  (585 225)  LC_0 Logic Functioning bit
 (51 1)  (597 225)  (597 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (599 225)  (599 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (546 226)  (546 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 2)  (547 226)  (547 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (546 228)  (546 228)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (1 4)  (547 228)  (547 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (547 229)  (547 229)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (22 9)  (568 233)  (568 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (571 233)  (571 233)  routing T_11_14.sp4_r_v_b_34 <X> T_11_14.lc_trk_g2_2
 (0 14)  (546 238)  (546 238)  routing T_11_14.glb_netwk_4 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 238)  (547 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (551 238)  (551 238)  routing T_11_14.sp4_v_b_9 <X> T_11_14.sp4_h_l_44
 (25 14)  (571 238)  (571 238)  routing T_11_14.rgt_op_6 <X> T_11_14.lc_trk_g3_6
 (22 15)  (568 239)  (568 239)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (570 239)  (570 239)  routing T_11_14.rgt_op_6 <X> T_11_14.lc_trk_g3_6


LogicTile_12_14

 (15 0)  (615 224)  (615 224)  routing T_12_14.bot_op_1 <X> T_12_14.lc_trk_g0_1
 (17 0)  (617 224)  (617 224)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (626 224)  (626 224)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 224)  (627 224)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 224)  (628 224)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 224)  (630 224)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 224)  (633 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 224)  (634 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 224)  (637 224)  LC_0 Logic Functioning bit
 (39 0)  (639 224)  (639 224)  LC_0 Logic Functioning bit
 (40 0)  (640 224)  (640 224)  LC_0 Logic Functioning bit
 (42 0)  (642 224)  (642 224)  LC_0 Logic Functioning bit
 (27 1)  (627 225)  (627 225)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 225)  (629 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 225)  (630 225)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (41 1)  (641 225)  (641 225)  LC_0 Logic Functioning bit
 (43 1)  (643 225)  (643 225)  LC_0 Logic Functioning bit
 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (617 226)  (617 226)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (622 226)  (622 226)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (624 226)  (624 226)  routing T_12_14.top_op_7 <X> T_12_14.lc_trk_g0_7
 (26 2)  (626 226)  (626 226)  routing T_12_14.lc_trk_g0_5 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (38 2)  (638 226)  (638 226)  LC_1 Logic Functioning bit
 (39 2)  (639 226)  (639 226)  LC_1 Logic Functioning bit
 (40 2)  (640 226)  (640 226)  LC_1 Logic Functioning bit
 (41 2)  (641 226)  (641 226)  LC_1 Logic Functioning bit
 (43 2)  (643 226)  (643 226)  LC_1 Logic Functioning bit
 (50 2)  (650 226)  (650 226)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (621 227)  (621 227)  routing T_12_14.top_op_7 <X> T_12_14.lc_trk_g0_7
 (29 3)  (629 227)  (629 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (637 227)  (637 227)  LC_1 Logic Functioning bit
 (38 3)  (638 227)  (638 227)  LC_1 Logic Functioning bit
 (39 3)  (639 227)  (639 227)  LC_1 Logic Functioning bit
 (40 3)  (640 227)  (640 227)  LC_1 Logic Functioning bit
 (41 3)  (641 227)  (641 227)  LC_1 Logic Functioning bit
 (42 3)  (642 227)  (642 227)  LC_1 Logic Functioning bit
 (51 3)  (651 227)  (651 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (614 228)  (614 228)  routing T_12_14.wire_logic_cluster/lc_0/out <X> T_12_14.lc_trk_g1_0
 (15 4)  (615 228)  (615 228)  routing T_12_14.top_op_1 <X> T_12_14.lc_trk_g1_1
 (17 4)  (617 228)  (617 228)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (25 4)  (625 228)  (625 228)  routing T_12_14.sp4_v_b_10 <X> T_12_14.lc_trk_g1_2
 (17 5)  (617 229)  (617 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (618 229)  (618 229)  routing T_12_14.top_op_1 <X> T_12_14.lc_trk_g1_1
 (22 5)  (622 229)  (622 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (623 229)  (623 229)  routing T_12_14.sp4_v_b_10 <X> T_12_14.lc_trk_g1_2
 (25 5)  (625 229)  (625 229)  routing T_12_14.sp4_v_b_10 <X> T_12_14.lc_trk_g1_2
 (17 6)  (617 230)  (617 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 230)  (618 230)  routing T_12_14.wire_logic_cluster/lc_5/out <X> T_12_14.lc_trk_g1_5
 (27 6)  (627 230)  (627 230)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 230)  (628 230)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 230)  (631 230)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 230)  (633 230)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 230)  (634 230)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 230)  (637 230)  LC_3 Logic Functioning bit
 (39 6)  (639 230)  (639 230)  LC_3 Logic Functioning bit
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 231)  (624 231)  routing T_12_14.bot_op_6 <X> T_12_14.lc_trk_g1_6
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 231)  (630 231)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (1 8)  (601 232)  (601 232)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (15 8)  (615 232)  (615 232)  routing T_12_14.tnr_op_1 <X> T_12_14.lc_trk_g2_1
 (17 8)  (617 232)  (617 232)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (626 232)  (626 232)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 232)  (627 232)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 232)  (631 232)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 232)  (634 232)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (45 8)  (645 232)  (645 232)  LC_4 Logic Functioning bit
 (1 9)  (601 233)  (601 233)  routing T_12_14.glb_netwk_4 <X> T_12_14.glb2local_1
 (15 9)  (615 233)  (615 233)  routing T_12_14.tnr_op_0 <X> T_12_14.lc_trk_g2_0
 (17 9)  (617 233)  (617 233)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (26 9)  (626 233)  (626 233)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 233)  (628 233)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 233)  (629 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 233)  (630 233)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 233)  (631 233)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 233)  (632 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (633 233)  (633 233)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.input_2_4
 (34 9)  (634 233)  (634 233)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.input_2_4
 (42 9)  (642 233)  (642 233)  LC_4 Logic Functioning bit
 (28 10)  (628 234)  (628 234)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 234)  (630 234)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 234)  (634 234)  routing T_12_14.lc_trk_g1_1 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 234)  (635 234)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.input_2_5
 (45 10)  (645 234)  (645 234)  LC_5 Logic Functioning bit
 (48 10)  (648 234)  (648 234)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (22 11)  (622 235)  (622 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (625 235)  (625 235)  routing T_12_14.sp4_r_v_b_38 <X> T_12_14.lc_trk_g2_6
 (27 11)  (627 235)  (627 235)  routing T_12_14.lc_trk_g1_0 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 235)  (629 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 235)  (630 235)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 235)  (632 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (635 235)  (635 235)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.input_2_5
 (38 11)  (638 235)  (638 235)  LC_5 Logic Functioning bit
 (41 11)  (641 235)  (641 235)  LC_5 Logic Functioning bit
 (43 11)  (643 235)  (643 235)  LC_5 Logic Functioning bit
 (15 12)  (615 236)  (615 236)  routing T_12_14.sp4_v_t_28 <X> T_12_14.lc_trk_g3_1
 (16 12)  (616 236)  (616 236)  routing T_12_14.sp4_v_t_28 <X> T_12_14.lc_trk_g3_1
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 236)  (623 236)  routing T_12_14.sp4_v_t_30 <X> T_12_14.lc_trk_g3_3
 (24 12)  (624 236)  (624 236)  routing T_12_14.sp4_v_t_30 <X> T_12_14.lc_trk_g3_3
 (26 12)  (626 236)  (626 236)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 236)  (628 236)  routing T_12_14.lc_trk_g2_1 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 236)  (631 236)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 236)  (633 236)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 236)  (634 236)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (38 12)  (638 236)  (638 236)  LC_6 Logic Functioning bit
 (41 12)  (641 236)  (641 236)  LC_6 Logic Functioning bit
 (43 12)  (643 236)  (643 236)  LC_6 Logic Functioning bit
 (45 12)  (645 236)  (645 236)  LC_6 Logic Functioning bit
 (15 13)  (615 237)  (615 237)  routing T_12_14.tnr_op_0 <X> T_12_14.lc_trk_g3_0
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (26 13)  (626 237)  (626 237)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 237)  (628 237)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 237)  (631 237)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 237)  (632 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (633 237)  (633 237)  routing T_12_14.lc_trk_g2_0 <X> T_12_14.input_2_6
 (39 13)  (639 237)  (639 237)  LC_6 Logic Functioning bit
 (4 14)  (604 238)  (604 238)  routing T_12_14.sp4_v_b_1 <X> T_12_14.sp4_v_t_44
 (6 14)  (606 238)  (606 238)  routing T_12_14.sp4_v_b_1 <X> T_12_14.sp4_v_t_44
 (15 14)  (615 238)  (615 238)  routing T_12_14.tnr_op_5 <X> T_12_14.lc_trk_g3_5
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (625 238)  (625 238)  routing T_12_14.wire_logic_cluster/lc_6/out <X> T_12_14.lc_trk_g3_6
 (22 15)  (622 239)  (622 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_14

 (17 0)  (671 224)  (671 224)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (672 224)  (672 224)  routing T_13_14.bnr_op_1 <X> T_13_14.lc_trk_g0_1
 (21 0)  (675 224)  (675 224)  routing T_13_14.bnr_op_3 <X> T_13_14.lc_trk_g0_3
 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (679 224)  (679 224)  routing T_13_14.wire_logic_cluster/lc_2/out <X> T_13_14.lc_trk_g0_2
 (27 0)  (681 224)  (681 224)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 224)  (682 224)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 224)  (684 224)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 224)  (685 224)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 224)  (687 224)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 224)  (690 224)  LC_0 Logic Functioning bit
 (38 0)  (692 224)  (692 224)  LC_0 Logic Functioning bit
 (45 0)  (699 224)  (699 224)  LC_0 Logic Functioning bit
 (18 1)  (672 225)  (672 225)  routing T_13_14.bnr_op_1 <X> T_13_14.lc_trk_g0_1
 (21 1)  (675 225)  (675 225)  routing T_13_14.bnr_op_3 <X> T_13_14.lc_trk_g0_3
 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (680 225)  (680 225)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 225)  (684 225)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 225)  (687 225)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.input_2_0
 (36 1)  (690 225)  (690 225)  LC_0 Logic Functioning bit
 (43 1)  (697 225)  (697 225)  LC_0 Logic Functioning bit
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 226)  (668 226)  routing T_13_14.lft_op_4 <X> T_13_14.lc_trk_g0_4
 (15 2)  (669 226)  (669 226)  routing T_13_14.bot_op_5 <X> T_13_14.lc_trk_g0_5
 (17 2)  (671 226)  (671 226)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (681 226)  (681 226)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 226)  (682 226)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 226)  (685 226)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 226)  (687 226)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (45 2)  (699 226)  (699 226)  LC_1 Logic Functioning bit
 (15 3)  (669 227)  (669 227)  routing T_13_14.lft_op_4 <X> T_13_14.lc_trk_g0_4
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (40 3)  (694 227)  (694 227)  LC_1 Logic Functioning bit
 (41 3)  (695 227)  (695 227)  LC_1 Logic Functioning bit
 (42 3)  (696 227)  (696 227)  LC_1 Logic Functioning bit
 (43 3)  (697 227)  (697 227)  LC_1 Logic Functioning bit
 (47 3)  (701 227)  (701 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (702 227)  (702 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (17 4)  (671 228)  (671 228)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (672 228)  (672 228)  routing T_13_14.bnr_op_1 <X> T_13_14.lc_trk_g1_1
 (21 4)  (675 228)  (675 228)  routing T_13_14.wire_logic_cluster/lc_3/out <X> T_13_14.lc_trk_g1_3
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 228)  (679 228)  routing T_13_14.bnr_op_2 <X> T_13_14.lc_trk_g1_2
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 228)  (684 228)  routing T_13_14.lc_trk_g0_5 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 228)  (687 228)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (40 4)  (694 228)  (694 228)  LC_2 Logic Functioning bit
 (18 5)  (672 229)  (672 229)  routing T_13_14.bnr_op_1 <X> T_13_14.lc_trk_g1_1
 (22 5)  (676 229)  (676 229)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (679 229)  (679 229)  routing T_13_14.bnr_op_2 <X> T_13_14.lc_trk_g1_2
 (27 5)  (681 229)  (681 229)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 229)  (682 229)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 229)  (686 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (688 229)  (688 229)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.input_2_2
 (42 5)  (696 229)  (696 229)  LC_2 Logic Functioning bit
 (14 6)  (668 230)  (668 230)  routing T_13_14.bnr_op_4 <X> T_13_14.lc_trk_g1_4
 (21 6)  (675 230)  (675 230)  routing T_13_14.wire_logic_cluster/lc_7/out <X> T_13_14.lc_trk_g1_7
 (22 6)  (676 230)  (676 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (680 230)  (680 230)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 230)  (684 230)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 230)  (687 230)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (38 6)  (692 230)  (692 230)  LC_3 Logic Functioning bit
 (39 6)  (693 230)  (693 230)  LC_3 Logic Functioning bit
 (40 6)  (694 230)  (694 230)  LC_3 Logic Functioning bit
 (41 6)  (695 230)  (695 230)  LC_3 Logic Functioning bit
 (42 6)  (696 230)  (696 230)  LC_3 Logic Functioning bit
 (43 6)  (697 230)  (697 230)  LC_3 Logic Functioning bit
 (46 6)  (700 230)  (700 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (707 230)  (707 230)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (668 231)  (668 231)  routing T_13_14.bnr_op_4 <X> T_13_14.lc_trk_g1_4
 (17 7)  (671 231)  (671 231)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (27 7)  (681 231)  (681 231)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 231)  (690 231)  LC_3 Logic Functioning bit
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (38 7)  (692 231)  (692 231)  LC_3 Logic Functioning bit
 (39 7)  (693 231)  (693 231)  LC_3 Logic Functioning bit
 (41 7)  (695 231)  (695 231)  LC_3 Logic Functioning bit
 (43 7)  (697 231)  (697 231)  LC_3 Logic Functioning bit
 (48 7)  (702 231)  (702 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (668 232)  (668 232)  routing T_13_14.wire_logic_cluster/lc_0/out <X> T_13_14.lc_trk_g2_0
 (15 8)  (669 232)  (669 232)  routing T_13_14.rgt_op_1 <X> T_13_14.lc_trk_g2_1
 (17 8)  (671 232)  (671 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 232)  (672 232)  routing T_13_14.rgt_op_1 <X> T_13_14.lc_trk_g2_1
 (27 8)  (681 232)  (681 232)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (50 8)  (704 232)  (704 232)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (27 9)  (681 233)  (681 233)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 233)  (682 233)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 233)  (684 233)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 233)  (685 233)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (39 9)  (693 233)  (693 233)  LC_4 Logic Functioning bit
 (4 10)  (658 234)  (658 234)  routing T_13_14.sp4_v_b_6 <X> T_13_14.sp4_v_t_43
 (14 10)  (668 234)  (668 234)  routing T_13_14.rgt_op_4 <X> T_13_14.lc_trk_g2_4
 (17 10)  (671 234)  (671 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 234)  (672 234)  routing T_13_14.wire_logic_cluster/lc_5/out <X> T_13_14.lc_trk_g2_5
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 234)  (684 234)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 234)  (687 234)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 234)  (691 234)  LC_5 Logic Functioning bit
 (39 10)  (693 234)  (693 234)  LC_5 Logic Functioning bit
 (15 11)  (669 235)  (669 235)  routing T_13_14.rgt_op_4 <X> T_13_14.lc_trk_g2_4
 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (680 235)  (680 235)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 235)  (681 235)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 235)  (682 235)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 235)  (690 235)  LC_5 Logic Functioning bit
 (38 11)  (692 235)  (692 235)  LC_5 Logic Functioning bit
 (41 11)  (695 235)  (695 235)  LC_5 Logic Functioning bit
 (43 11)  (697 235)  (697 235)  LC_5 Logic Functioning bit
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 236)  (672 236)  routing T_13_14.wire_logic_cluster/lc_1/out <X> T_13_14.lc_trk_g3_1
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 236)  (677 236)  routing T_13_14.sp4_h_r_27 <X> T_13_14.lc_trk_g3_3
 (24 12)  (678 236)  (678 236)  routing T_13_14.sp4_h_r_27 <X> T_13_14.lc_trk_g3_3
 (25 12)  (679 236)  (679 236)  routing T_13_14.rgt_op_2 <X> T_13_14.lc_trk_g3_2
 (27 12)  (681 236)  (681 236)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 236)  (682 236)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 236)  (688 236)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (14 13)  (668 237)  (668 237)  routing T_13_14.sp12_v_b_16 <X> T_13_14.lc_trk_g3_0
 (16 13)  (670 237)  (670 237)  routing T_13_14.sp12_v_b_16 <X> T_13_14.lc_trk_g3_0
 (17 13)  (671 237)  (671 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (675 237)  (675 237)  routing T_13_14.sp4_h_r_27 <X> T_13_14.lc_trk_g3_3
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 237)  (678 237)  routing T_13_14.rgt_op_2 <X> T_13_14.lc_trk_g3_2
 (26 13)  (680 237)  (680 237)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 237)  (681 237)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 237)  (685 237)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (41 13)  (695 237)  (695 237)  LC_6 Logic Functioning bit
 (43 13)  (697 237)  (697 237)  LC_6 Logic Functioning bit
 (48 13)  (702 237)  (702 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (13 14)  (667 238)  (667 238)  routing T_13_14.sp4_v_b_11 <X> T_13_14.sp4_v_t_46
 (25 14)  (679 238)  (679 238)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g3_6
 (26 14)  (680 238)  (680 238)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 238)  (681 238)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 238)  (682 238)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 238)  (685 238)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 238)  (688 238)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (38 14)  (692 238)  (692 238)  LC_7 Logic Functioning bit
 (45 14)  (699 238)  (699 238)  LC_7 Logic Functioning bit
 (50 14)  (704 238)  (704 238)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (705 238)  (705 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 239)  (677 239)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g3_6
 (25 15)  (679 239)  (679 239)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g3_6
 (26 15)  (680 239)  (680 239)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 239)  (681 239)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 239)  (682 239)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 239)  (684 239)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 239)  (685 239)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 239)  (691 239)  LC_7 Logic Functioning bit
 (39 15)  (693 239)  (693 239)  LC_7 Logic Functioning bit
 (42 15)  (696 239)  (696 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (15 0)  (723 224)  (723 224)  routing T_14_14.lft_op_1 <X> T_14_14.lc_trk_g0_1
 (17 0)  (725 224)  (725 224)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 224)  (726 224)  routing T_14_14.lft_op_1 <X> T_14_14.lc_trk_g0_1
 (21 0)  (729 224)  (729 224)  routing T_14_14.bnr_op_3 <X> T_14_14.lc_trk_g0_3
 (22 0)  (730 224)  (730 224)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (733 224)  (733 224)  routing T_14_14.bnr_op_2 <X> T_14_14.lc_trk_g0_2
 (21 1)  (729 225)  (729 225)  routing T_14_14.bnr_op_3 <X> T_14_14.lc_trk_g0_3
 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (733 225)  (733 225)  routing T_14_14.bnr_op_2 <X> T_14_14.lc_trk_g0_2
 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (730 226)  (730 226)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 226)  (732 226)  routing T_14_14.top_op_7 <X> T_14_14.lc_trk_g0_7
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (37 2)  (745 226)  (745 226)  LC_1 Logic Functioning bit
 (38 2)  (746 226)  (746 226)  LC_1 Logic Functioning bit
 (39 2)  (747 226)  (747 226)  LC_1 Logic Functioning bit
 (41 2)  (749 226)  (749 226)  LC_1 Logic Functioning bit
 (43 2)  (751 226)  (751 226)  LC_1 Logic Functioning bit
 (21 3)  (729 227)  (729 227)  routing T_14_14.top_op_7 <X> T_14_14.lc_trk_g0_7
 (22 3)  (730 227)  (730 227)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (734 227)  (734 227)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 227)  (735 227)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 227)  (738 227)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 227)  (739 227)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (38 3)  (746 227)  (746 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (40 3)  (748 227)  (748 227)  LC_1 Logic Functioning bit
 (41 3)  (749 227)  (749 227)  LC_1 Logic Functioning bit
 (42 3)  (750 227)  (750 227)  LC_1 Logic Functioning bit
 (43 3)  (751 227)  (751 227)  LC_1 Logic Functioning bit
 (5 4)  (713 228)  (713 228)  routing T_14_14.sp4_v_b_9 <X> T_14_14.sp4_h_r_3
 (15 4)  (723 228)  (723 228)  routing T_14_14.bot_op_1 <X> T_14_14.lc_trk_g1_1
 (17 4)  (725 228)  (725 228)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 228)  (732 228)  routing T_14_14.bot_op_3 <X> T_14_14.lc_trk_g1_3
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (37 4)  (745 228)  (745 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (41 4)  (749 228)  (749 228)  LC_2 Logic Functioning bit
 (42 4)  (750 228)  (750 228)  LC_2 Logic Functioning bit
 (43 4)  (751 228)  (751 228)  LC_2 Logic Functioning bit
 (50 4)  (758 228)  (758 228)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (759 228)  (759 228)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (4 5)  (712 229)  (712 229)  routing T_14_14.sp4_v_b_9 <X> T_14_14.sp4_h_r_3
 (6 5)  (714 229)  (714 229)  routing T_14_14.sp4_v_b_9 <X> T_14_14.sp4_h_r_3
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 229)  (732 229)  routing T_14_14.bot_op_2 <X> T_14_14.lc_trk_g1_2
 (27 5)  (735 229)  (735 229)  routing T_14_14.lc_trk_g1_1 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 229)  (744 229)  LC_2 Logic Functioning bit
 (37 5)  (745 229)  (745 229)  LC_2 Logic Functioning bit
 (38 5)  (746 229)  (746 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (40 5)  (748 229)  (748 229)  LC_2 Logic Functioning bit
 (41 5)  (749 229)  (749 229)  LC_2 Logic Functioning bit
 (42 5)  (750 229)  (750 229)  LC_2 Logic Functioning bit
 (43 5)  (751 229)  (751 229)  LC_2 Logic Functioning bit
 (16 6)  (724 230)  (724 230)  routing T_14_14.sp4_v_b_13 <X> T_14_14.lc_trk_g1_5
 (17 6)  (725 230)  (725 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (726 230)  (726 230)  routing T_14_14.sp4_v_b_13 <X> T_14_14.lc_trk_g1_5
 (21 6)  (729 230)  (729 230)  routing T_14_14.lft_op_7 <X> T_14_14.lc_trk_g1_7
 (22 6)  (730 230)  (730 230)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 230)  (732 230)  routing T_14_14.lft_op_7 <X> T_14_14.lc_trk_g1_7
 (27 6)  (735 230)  (735 230)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 230)  (736 230)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 230)  (742 230)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (39 6)  (747 230)  (747 230)  LC_3 Logic Functioning bit
 (41 6)  (749 230)  (749 230)  LC_3 Logic Functioning bit
 (50 6)  (758 230)  (758 230)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (723 231)  (723 231)  routing T_14_14.bot_op_4 <X> T_14_14.lc_trk_g1_4
 (17 7)  (725 231)  (725 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (726 231)  (726 231)  routing T_14_14.sp4_v_b_13 <X> T_14_14.lc_trk_g1_5
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (38 7)  (746 231)  (746 231)  LC_3 Logic Functioning bit
 (39 7)  (747 231)  (747 231)  LC_3 Logic Functioning bit
 (41 7)  (749 231)  (749 231)  LC_3 Logic Functioning bit
 (26 8)  (734 232)  (734 232)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 232)  (739 232)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 232)  (741 232)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 232)  (744 232)  LC_4 Logic Functioning bit
 (37 8)  (745 232)  (745 232)  LC_4 Logic Functioning bit
 (38 8)  (746 232)  (746 232)  LC_4 Logic Functioning bit
 (41 8)  (749 232)  (749 232)  LC_4 Logic Functioning bit
 (42 8)  (750 232)  (750 232)  LC_4 Logic Functioning bit
 (43 8)  (751 232)  (751 232)  LC_4 Logic Functioning bit
 (50 8)  (758 232)  (758 232)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (734 233)  (734 233)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 233)  (737 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 233)  (738 233)  routing T_14_14.lc_trk_g0_3 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 233)  (739 233)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 233)  (744 233)  LC_4 Logic Functioning bit
 (37 9)  (745 233)  (745 233)  LC_4 Logic Functioning bit
 (38 9)  (746 233)  (746 233)  LC_4 Logic Functioning bit
 (39 9)  (747 233)  (747 233)  LC_4 Logic Functioning bit
 (40 9)  (748 233)  (748 233)  LC_4 Logic Functioning bit
 (42 9)  (750 233)  (750 233)  LC_4 Logic Functioning bit
 (43 9)  (751 233)  (751 233)  LC_4 Logic Functioning bit
 (1 10)  (709 234)  (709 234)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (21 10)  (729 234)  (729 234)  routing T_14_14.bnl_op_7 <X> T_14_14.lc_trk_g2_7
 (22 10)  (730 234)  (730 234)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (1 11)  (709 235)  (709 235)  routing T_14_14.glb_netwk_4 <X> T_14_14.glb2local_2
 (21 11)  (729 235)  (729 235)  routing T_14_14.bnl_op_7 <X> T_14_14.lc_trk_g2_7
 (5 12)  (713 236)  (713 236)  routing T_14_14.sp4_v_b_3 <X> T_14_14.sp4_h_r_9
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 236)  (726 236)  routing T_14_14.wire_logic_cluster/lc_1/out <X> T_14_14.lc_trk_g3_1
 (21 12)  (729 236)  (729 236)  routing T_14_14.sp4_h_r_35 <X> T_14_14.lc_trk_g3_3
 (22 12)  (730 236)  (730 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (731 236)  (731 236)  routing T_14_14.sp4_h_r_35 <X> T_14_14.lc_trk_g3_3
 (24 12)  (732 236)  (732 236)  routing T_14_14.sp4_h_r_35 <X> T_14_14.lc_trk_g3_3
 (26 12)  (734 236)  (734 236)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 236)  (735 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 236)  (736 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 236)  (738 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 236)  (739 236)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 236)  (744 236)  LC_6 Logic Functioning bit
 (38 12)  (746 236)  (746 236)  LC_6 Logic Functioning bit
 (39 12)  (747 236)  (747 236)  LC_6 Logic Functioning bit
 (41 12)  (749 236)  (749 236)  LC_6 Logic Functioning bit
 (43 12)  (751 236)  (751 236)  LC_6 Logic Functioning bit
 (45 12)  (753 236)  (753 236)  LC_6 Logic Functioning bit
 (47 12)  (755 236)  (755 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (4 13)  (712 237)  (712 237)  routing T_14_14.sp4_v_b_3 <X> T_14_14.sp4_h_r_9
 (6 13)  (714 237)  (714 237)  routing T_14_14.sp4_v_b_3 <X> T_14_14.sp4_h_r_9
 (26 13)  (734 237)  (734 237)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 237)  (735 237)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 237)  (738 237)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 237)  (739 237)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 237)  (740 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (742 237)  (742 237)  routing T_14_14.lc_trk_g1_1 <X> T_14_14.input_2_6
 (37 13)  (745 237)  (745 237)  LC_6 Logic Functioning bit
 (38 13)  (746 237)  (746 237)  LC_6 Logic Functioning bit
 (39 13)  (747 237)  (747 237)  LC_6 Logic Functioning bit
 (41 13)  (749 237)  (749 237)  LC_6 Logic Functioning bit
 (43 13)  (751 237)  (751 237)  LC_6 Logic Functioning bit
 (44 13)  (752 237)  (752 237)  LC_6 Logic Functioning bit
 (0 14)  (708 238)  (708 238)  routing T_14_14.glb_netwk_4 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (733 238)  (733 238)  routing T_14_14.wire_logic_cluster/lc_6/out <X> T_14_14.lc_trk_g3_6
 (27 14)  (735 238)  (735 238)  routing T_14_14.lc_trk_g1_1 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 238)  (741 238)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 238)  (742 238)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 238)  (743 238)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.input_2_7
 (40 14)  (748 238)  (748 238)  LC_7 Logic Functioning bit
 (43 14)  (751 238)  (751 238)  LC_7 Logic Functioning bit
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (737 239)  (737 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 239)  (740 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (742 239)  (742 239)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.input_2_7
 (40 15)  (748 239)  (748 239)  LC_7 Logic Functioning bit


LogicTile_15_14

 (27 0)  (789 224)  (789 224)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 224)  (792 224)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 224)  (793 224)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 224)  (796 224)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (40 0)  (802 224)  (802 224)  LC_0 Logic Functioning bit
 (42 0)  (804 224)  (804 224)  LC_0 Logic Functioning bit
 (9 1)  (771 225)  (771 225)  routing T_15_14.sp4_v_t_36 <X> T_15_14.sp4_v_b_1
 (30 1)  (792 225)  (792 225)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (40 1)  (802 225)  (802 225)  LC_0 Logic Functioning bit
 (42 1)  (804 225)  (804 225)  LC_0 Logic Functioning bit
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 226)  (776 226)  routing T_15_14.sp4_v_b_4 <X> T_15_14.lc_trk_g0_4
 (17 2)  (779 226)  (779 226)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (28 2)  (790 226)  (790 226)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 226)  (792 226)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 226)  (795 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 226)  (796 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (42 2)  (804 226)  (804 226)  LC_1 Logic Functioning bit
 (50 2)  (812 226)  (812 226)  Cascade bit: LH_LC01_inmux02_5

 (16 3)  (778 227)  (778 227)  routing T_15_14.sp4_v_b_4 <X> T_15_14.lc_trk_g0_4
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (26 3)  (788 227)  (788 227)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 227)  (789 227)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 227)  (790 227)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 227)  (792 227)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (26 4)  (788 228)  (788 228)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 228)  (790 228)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 228)  (793 228)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 228)  (795 228)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 228)  (796 228)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (50 4)  (812 228)  (812 228)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (770 229)  (770 229)  routing T_15_14.sp4_h_l_47 <X> T_15_14.sp4_v_b_4
 (9 5)  (771 229)  (771 229)  routing T_15_14.sp4_h_l_47 <X> T_15_14.sp4_v_b_4
 (10 5)  (772 229)  (772 229)  routing T_15_14.sp4_h_l_47 <X> T_15_14.sp4_v_b_4
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 229)  (793 229)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (42 5)  (804 229)  (804 229)  LC_2 Logic Functioning bit
 (43 5)  (805 229)  (805 229)  LC_2 Logic Functioning bit
 (14 6)  (776 230)  (776 230)  routing T_15_14.wire_logic_cluster/lc_4/out <X> T_15_14.lc_trk_g1_4
 (26 6)  (788 230)  (788 230)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (37 6)  (799 230)  (799 230)  LC_3 Logic Functioning bit
 (38 6)  (800 230)  (800 230)  LC_3 Logic Functioning bit
 (41 6)  (803 230)  (803 230)  LC_3 Logic Functioning bit
 (42 6)  (804 230)  (804 230)  LC_3 Logic Functioning bit
 (43 6)  (805 230)  (805 230)  LC_3 Logic Functioning bit
 (50 6)  (812 230)  (812 230)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (766 231)  (766 231)  routing T_15_14.sp4_v_b_10 <X> T_15_14.sp4_h_l_38
 (17 7)  (779 231)  (779 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (784 231)  (784 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (785 231)  (785 231)  routing T_15_14.sp4_v_b_22 <X> T_15_14.lc_trk_g1_6
 (24 7)  (786 231)  (786 231)  routing T_15_14.sp4_v_b_22 <X> T_15_14.lc_trk_g1_6
 (29 7)  (791 231)  (791 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (798 231)  (798 231)  LC_3 Logic Functioning bit
 (37 7)  (799 231)  (799 231)  LC_3 Logic Functioning bit
 (39 7)  (801 231)  (801 231)  LC_3 Logic Functioning bit
 (40 7)  (802 231)  (802 231)  LC_3 Logic Functioning bit
 (42 7)  (804 231)  (804 231)  LC_3 Logic Functioning bit
 (43 7)  (805 231)  (805 231)  LC_3 Logic Functioning bit
 (1 8)  (763 232)  (763 232)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (17 8)  (779 232)  (779 232)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (780 232)  (780 232)  routing T_15_14.bnl_op_1 <X> T_15_14.lc_trk_g2_1
 (26 8)  (788 232)  (788 232)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 232)  (790 232)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 232)  (792 232)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 232)  (793 232)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (45 8)  (807 232)  (807 232)  LC_4 Logic Functioning bit
 (1 9)  (763 233)  (763 233)  routing T_15_14.glb_netwk_4 <X> T_15_14.glb2local_1
 (18 9)  (780 233)  (780 233)  routing T_15_14.bnl_op_1 <X> T_15_14.lc_trk_g2_1
 (28 9)  (790 233)  (790 233)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 233)  (791 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 233)  (792 233)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (40 9)  (802 233)  (802 233)  LC_4 Logic Functioning bit
 (41 9)  (803 233)  (803 233)  LC_4 Logic Functioning bit
 (42 9)  (804 233)  (804 233)  LC_4 Logic Functioning bit
 (43 9)  (805 233)  (805 233)  LC_4 Logic Functioning bit
 (48 9)  (810 233)  (810 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (776 234)  (776 234)  routing T_15_14.wire_logic_cluster/lc_4/out <X> T_15_14.lc_trk_g2_4
 (17 10)  (779 234)  (779 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (783 234)  (783 234)  routing T_15_14.wire_logic_cluster/lc_7/out <X> T_15_14.lc_trk_g2_7
 (22 10)  (784 234)  (784 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (787 234)  (787 234)  routing T_15_14.wire_logic_cluster/lc_6/out <X> T_15_14.lc_trk_g2_6
 (27 10)  (789 234)  (789 234)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 234)  (790 234)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 234)  (791 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 234)  (793 234)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 234)  (795 234)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 234)  (796 234)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 234)  (797 234)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.input_2_5
 (37 10)  (799 234)  (799 234)  LC_5 Logic Functioning bit
 (38 10)  (800 234)  (800 234)  LC_5 Logic Functioning bit
 (42 10)  (804 234)  (804 234)  LC_5 Logic Functioning bit
 (43 10)  (805 234)  (805 234)  LC_5 Logic Functioning bit
 (17 11)  (779 235)  (779 235)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (784 235)  (784 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (788 235)  (788 235)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 235)  (789 235)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 235)  (790 235)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 235)  (791 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 235)  (793 235)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 235)  (794 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (795 235)  (795 235)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.input_2_5
 (36 11)  (798 235)  (798 235)  LC_5 Logic Functioning bit
 (37 11)  (799 235)  (799 235)  LC_5 Logic Functioning bit
 (42 11)  (804 235)  (804 235)  LC_5 Logic Functioning bit
 (43 11)  (805 235)  (805 235)  LC_5 Logic Functioning bit
 (4 12)  (766 236)  (766 236)  routing T_15_14.sp4_h_l_44 <X> T_15_14.sp4_v_b_9
 (15 12)  (777 236)  (777 236)  routing T_15_14.rgt_op_1 <X> T_15_14.lc_trk_g3_1
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 236)  (780 236)  routing T_15_14.rgt_op_1 <X> T_15_14.lc_trk_g3_1
 (25 12)  (787 236)  (787 236)  routing T_15_14.bnl_op_2 <X> T_15_14.lc_trk_g3_2
 (31 12)  (793 236)  (793 236)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (42 12)  (804 236)  (804 236)  LC_6 Logic Functioning bit
 (43 12)  (805 236)  (805 236)  LC_6 Logic Functioning bit
 (45 12)  (807 236)  (807 236)  LC_6 Logic Functioning bit
 (50 12)  (812 236)  (812 236)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (767 237)  (767 237)  routing T_15_14.sp4_h_l_44 <X> T_15_14.sp4_v_b_9
 (22 13)  (784 237)  (784 237)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (787 237)  (787 237)  routing T_15_14.bnl_op_2 <X> T_15_14.lc_trk_g3_2
 (42 13)  (804 237)  (804 237)  LC_6 Logic Functioning bit
 (43 13)  (805 237)  (805 237)  LC_6 Logic Functioning bit
 (52 13)  (814 237)  (814 237)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (21 14)  (783 238)  (783 238)  routing T_15_14.bnl_op_7 <X> T_15_14.lc_trk_g3_7
 (22 14)  (784 238)  (784 238)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (787 238)  (787 238)  routing T_15_14.sp4_h_r_46 <X> T_15_14.lc_trk_g3_6
 (27 14)  (789 238)  (789 238)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 238)  (790 238)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 238)  (793 238)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 238)  (795 238)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 238)  (796 238)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 238)  (797 238)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.input_2_7
 (36 14)  (798 238)  (798 238)  LC_7 Logic Functioning bit
 (3 15)  (765 239)  (765 239)  routing T_15_14.sp12_h_l_22 <X> T_15_14.sp12_v_t_22
 (4 15)  (766 239)  (766 239)  routing T_15_14.sp4_v_b_4 <X> T_15_14.sp4_h_l_44
 (21 15)  (783 239)  (783 239)  routing T_15_14.bnl_op_7 <X> T_15_14.lc_trk_g3_7
 (22 15)  (784 239)  (784 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (785 239)  (785 239)  routing T_15_14.sp4_h_r_46 <X> T_15_14.lc_trk_g3_6
 (24 15)  (786 239)  (786 239)  routing T_15_14.sp4_h_r_46 <X> T_15_14.lc_trk_g3_6
 (25 15)  (787 239)  (787 239)  routing T_15_14.sp4_h_r_46 <X> T_15_14.lc_trk_g3_6
 (26 15)  (788 239)  (788 239)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 239)  (789 239)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 239)  (790 239)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 239)  (791 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 239)  (793 239)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 239)  (794 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (795 239)  (795 239)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.input_2_7
 (48 15)  (810 239)  (810 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_14

 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (845 226)  (845 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 226)  (846 226)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 226)  (849 226)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 226)  (850 226)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 226)  (853 226)  LC_1 Logic Functioning bit
 (39 2)  (855 226)  (855 226)  LC_1 Logic Functioning bit
 (45 2)  (861 226)  (861 226)  LC_1 Logic Functioning bit
 (22 3)  (838 227)  (838 227)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (28 3)  (844 227)  (844 227)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 227)  (845 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 227)  (846 227)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 227)  (848 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (849 227)  (849 227)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.input_2_1
 (35 3)  (851 227)  (851 227)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.input_2_1
 (39 3)  (855 227)  (855 227)  LC_1 Logic Functioning bit
 (42 3)  (858 227)  (858 227)  LC_1 Logic Functioning bit
 (15 8)  (831 232)  (831 232)  routing T_16_14.sp4_h_r_33 <X> T_16_14.lc_trk_g2_1
 (16 8)  (832 232)  (832 232)  routing T_16_14.sp4_h_r_33 <X> T_16_14.lc_trk_g2_1
 (17 8)  (833 232)  (833 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (834 232)  (834 232)  routing T_16_14.sp4_h_r_33 <X> T_16_14.lc_trk_g2_1
 (22 8)  (838 232)  (838 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (839 232)  (839 232)  routing T_16_14.sp4_h_r_27 <X> T_16_14.lc_trk_g2_3
 (24 8)  (840 232)  (840 232)  routing T_16_14.sp4_h_r_27 <X> T_16_14.lc_trk_g2_3
 (21 9)  (837 233)  (837 233)  routing T_16_14.sp4_h_r_27 <X> T_16_14.lc_trk_g2_3
 (1 10)  (817 234)  (817 234)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (1 11)  (817 235)  (817 235)  routing T_16_14.glb_netwk_4 <X> T_16_14.glb2local_2
 (17 12)  (833 236)  (833 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 236)  (834 236)  routing T_16_14.wire_logic_cluster/lc_1/out <X> T_16_14.lc_trk_g3_1


LogicTile_18_14

 (25 0)  (953 224)  (953 224)  routing T_18_14.wire_logic_cluster/lc_2/out <X> T_18_14.lc_trk_g0_2
 (22 1)  (950 225)  (950 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 4)  (947 228)  (947 228)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 4)  (954 228)  (954 228)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 228)  (961 228)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 228)  (962 228)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 228)  (964 228)  LC_2 Logic Functioning bit
 (38 4)  (966 228)  (966 228)  LC_2 Logic Functioning bit
 (45 4)  (973 228)  (973 228)  LC_2 Logic Functioning bit
 (26 5)  (954 229)  (954 229)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 229)  (956 229)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 229)  (957 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 229)  (959 229)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (965 229)  (965 229)  LC_2 Logic Functioning bit
 (39 5)  (967 229)  (967 229)  LC_2 Logic Functioning bit
 (44 5)  (972 229)  (972 229)  LC_2 Logic Functioning bit
 (19 6)  (947 230)  (947 230)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 235)  (953 235)  routing T_18_14.sp4_r_v_b_38 <X> T_18_14.lc_trk_g2_6
 (25 12)  (953 236)  (953 236)  routing T_18_14.sp4_h_r_34 <X> T_18_14.lc_trk_g3_2
 (22 13)  (950 237)  (950 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (951 237)  (951 237)  routing T_18_14.sp4_h_r_34 <X> T_18_14.lc_trk_g3_2
 (24 13)  (952 237)  (952 237)  routing T_18_14.sp4_h_r_34 <X> T_18_14.lc_trk_g3_2
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (964 238)  (964 238)  LC_7 Logic Functioning bit
 (37 14)  (965 238)  (965 238)  LC_7 Logic Functioning bit
 (38 14)  (966 238)  (966 238)  LC_7 Logic Functioning bit
 (39 14)  (967 238)  (967 238)  LC_7 Logic Functioning bit
 (45 14)  (973 238)  (973 238)  LC_7 Logic Functioning bit
 (31 15)  (959 239)  (959 239)  routing T_18_14.lc_trk_g0_2 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 239)  (964 239)  LC_7 Logic Functioning bit
 (37 15)  (965 239)  (965 239)  LC_7 Logic Functioning bit
 (38 15)  (966 239)  (966 239)  LC_7 Logic Functioning bit
 (39 15)  (967 239)  (967 239)  LC_7 Logic Functioning bit
 (44 15)  (972 239)  (972 239)  LC_7 Logic Functioning bit


LogicTile_20_14

 (19 6)  (1055 230)  (1055 230)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (8 14)  (1044 238)  (1044 238)  routing T_20_14.sp4_v_t_41 <X> T_20_14.sp4_h_l_47
 (9 14)  (1045 238)  (1045 238)  routing T_20_14.sp4_v_t_41 <X> T_20_14.sp4_h_l_47
 (10 14)  (1046 238)  (1046 238)  routing T_20_14.sp4_v_t_41 <X> T_20_14.sp4_h_l_47


LogicTile_21_14

 (6 8)  (1096 232)  (1096 232)  routing T_21_14.sp4_h_r_1 <X> T_21_14.sp4_v_b_6


LogicTile_22_14

 (2 12)  (1146 236)  (1146 236)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (19 13)  (1163 237)  (1163 237)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_14

 (11 13)  (1317 237)  (1317 237)  routing T_25_14.sp4_h_l_46 <X> T_25_14.sp4_h_r_11


LogicTile_29_14

 (11 4)  (1521 228)  (1521 228)  routing T_29_14.sp4_h_l_46 <X> T_29_14.sp4_v_b_5
 (13 4)  (1523 228)  (1523 228)  routing T_29_14.sp4_h_l_46 <X> T_29_14.sp4_v_b_5
 (12 5)  (1522 229)  (1522 229)  routing T_29_14.sp4_h_l_46 <X> T_29_14.sp4_v_b_5


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 232)  (1742 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


LogicTile_2_13

 (3 4)  (75 212)  (75 212)  routing T_2_13.sp12_v_t_23 <X> T_2_13.sp12_h_r_0


LogicTile_10_13

 (3 6)  (495 214)  (495 214)  routing T_10_13.sp12_h_r_0 <X> T_10_13.sp12_v_t_23
 (3 7)  (495 215)  (495 215)  routing T_10_13.sp12_h_r_0 <X> T_10_13.sp12_v_t_23
 (2 8)  (494 216)  (494 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 15)  (500 223)  (500 223)  routing T_10_13.sp4_h_r_4 <X> T_10_13.sp4_v_t_47
 (9 15)  (501 223)  (501 223)  routing T_10_13.sp4_h_r_4 <X> T_10_13.sp4_v_t_47
 (10 15)  (502 223)  (502 223)  routing T_10_13.sp4_h_r_4 <X> T_10_13.sp4_v_t_47


LogicTile_11_13

 (27 4)  (573 212)  (573 212)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 212)  (575 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 212)  (576 212)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 212)  (577 212)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 212)  (578 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 212)  (579 212)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 212)  (581 212)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.input_2_2
 (26 5)  (572 213)  (572 213)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 213)  (573 213)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 213)  (574 213)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 213)  (575 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 213)  (576 213)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 213)  (577 213)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 213)  (578 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (580 213)  (580 213)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.input_2_2
 (41 5)  (587 213)  (587 213)  LC_2 Logic Functioning bit
 (48 5)  (594 213)  (594 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (3 6)  (549 214)  (549 214)  routing T_11_13.sp12_h_r_0 <X> T_11_13.sp12_v_t_23
 (11 6)  (557 214)  (557 214)  routing T_11_13.sp4_h_r_11 <X> T_11_13.sp4_v_t_40
 (13 6)  (559 214)  (559 214)  routing T_11_13.sp4_h_r_11 <X> T_11_13.sp4_v_t_40
 (15 6)  (561 214)  (561 214)  routing T_11_13.sp4_h_r_13 <X> T_11_13.lc_trk_g1_5
 (16 6)  (562 214)  (562 214)  routing T_11_13.sp4_h_r_13 <X> T_11_13.lc_trk_g1_5
 (17 6)  (563 214)  (563 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (564 214)  (564 214)  routing T_11_13.sp4_h_r_13 <X> T_11_13.lc_trk_g1_5
 (25 6)  (571 214)  (571 214)  routing T_11_13.sp4_h_r_14 <X> T_11_13.lc_trk_g1_6
 (3 7)  (549 215)  (549 215)  routing T_11_13.sp12_h_r_0 <X> T_11_13.sp12_v_t_23
 (12 7)  (558 215)  (558 215)  routing T_11_13.sp4_h_r_11 <X> T_11_13.sp4_v_t_40
 (22 7)  (568 215)  (568 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (569 215)  (569 215)  routing T_11_13.sp4_h_r_14 <X> T_11_13.lc_trk_g1_6
 (24 7)  (570 215)  (570 215)  routing T_11_13.sp4_h_r_14 <X> T_11_13.lc_trk_g1_6
 (22 10)  (568 218)  (568 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (567 219)  (567 219)  routing T_11_13.sp4_r_v_b_39 <X> T_11_13.lc_trk_g2_7
 (22 12)  (568 220)  (568 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (567 221)  (567 221)  routing T_11_13.sp4_r_v_b_43 <X> T_11_13.lc_trk_g3_3
 (13 14)  (559 222)  (559 222)  routing T_11_13.sp4_h_r_11 <X> T_11_13.sp4_v_t_46
 (12 15)  (558 223)  (558 223)  routing T_11_13.sp4_h_r_11 <X> T_11_13.sp4_v_t_46


LogicTile_12_13

 (22 0)  (622 208)  (622 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (623 208)  (623 208)  routing T_12_13.sp4_h_r_3 <X> T_12_13.lc_trk_g0_3
 (24 0)  (624 208)  (624 208)  routing T_12_13.sp4_h_r_3 <X> T_12_13.lc_trk_g0_3
 (21 1)  (621 209)  (621 209)  routing T_12_13.sp4_h_r_3 <X> T_12_13.lc_trk_g0_3
 (0 2)  (600 210)  (600 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (1 2)  (601 210)  (601 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (625 210)  (625 210)  routing T_12_13.wire_logic_cluster/lc_6/out <X> T_12_13.lc_trk_g0_6
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 210)  (633 210)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 210)  (636 210)  LC_1 Logic Functioning bit
 (37 2)  (637 210)  (637 210)  LC_1 Logic Functioning bit
 (38 2)  (638 210)  (638 210)  LC_1 Logic Functioning bit
 (39 2)  (639 210)  (639 210)  LC_1 Logic Functioning bit
 (45 2)  (645 210)  (645 210)  LC_1 Logic Functioning bit
 (53 2)  (653 210)  (653 210)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (22 3)  (622 211)  (622 211)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (31 3)  (631 211)  (631 211)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 211)  (636 211)  LC_1 Logic Functioning bit
 (37 3)  (637 211)  (637 211)  LC_1 Logic Functioning bit
 (38 3)  (638 211)  (638 211)  LC_1 Logic Functioning bit
 (39 3)  (639 211)  (639 211)  LC_1 Logic Functioning bit
 (44 3)  (644 211)  (644 211)  LC_1 Logic Functioning bit
 (51 3)  (651 211)  (651 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 4)  (622 212)  (622 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 212)  (624 212)  routing T_12_13.top_op_3 <X> T_12_13.lc_trk_g1_3
 (25 4)  (625 212)  (625 212)  routing T_12_13.sp4_h_r_10 <X> T_12_13.lc_trk_g1_2
 (21 5)  (621 213)  (621 213)  routing T_12_13.top_op_3 <X> T_12_13.lc_trk_g1_3
 (22 5)  (622 213)  (622 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (623 213)  (623 213)  routing T_12_13.sp4_h_r_10 <X> T_12_13.lc_trk_g1_2
 (24 5)  (624 213)  (624 213)  routing T_12_13.sp4_h_r_10 <X> T_12_13.lc_trk_g1_2
 (27 6)  (627 214)  (627 214)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 214)  (628 214)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 214)  (634 214)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 214)  (636 214)  LC_3 Logic Functioning bit
 (37 6)  (637 214)  (637 214)  LC_3 Logic Functioning bit
 (38 6)  (638 214)  (638 214)  LC_3 Logic Functioning bit
 (39 6)  (639 214)  (639 214)  LC_3 Logic Functioning bit
 (41 6)  (641 214)  (641 214)  LC_3 Logic Functioning bit
 (43 6)  (643 214)  (643 214)  LC_3 Logic Functioning bit
 (45 6)  (645 214)  (645 214)  LC_3 Logic Functioning bit
 (46 6)  (646 214)  (646 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (28 7)  (628 215)  (628 215)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 215)  (629 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 215)  (630 215)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 215)  (631 215)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 215)  (632 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (633 215)  (633 215)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.input_2_3
 (35 7)  (635 215)  (635 215)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.input_2_3
 (36 7)  (636 215)  (636 215)  LC_3 Logic Functioning bit
 (37 7)  (637 215)  (637 215)  LC_3 Logic Functioning bit
 (38 7)  (638 215)  (638 215)  LC_3 Logic Functioning bit
 (39 7)  (639 215)  (639 215)  LC_3 Logic Functioning bit
 (43 7)  (643 215)  (643 215)  LC_3 Logic Functioning bit
 (44 7)  (644 215)  (644 215)  LC_3 Logic Functioning bit
 (16 8)  (616 216)  (616 216)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g2_1
 (17 8)  (617 216)  (617 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (618 216)  (618 216)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g2_1
 (21 8)  (621 216)  (621 216)  routing T_12_13.sp4_v_t_14 <X> T_12_13.lc_trk_g2_3
 (22 8)  (622 216)  (622 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (623 216)  (623 216)  routing T_12_13.sp4_v_t_14 <X> T_12_13.lc_trk_g2_3
 (25 8)  (625 216)  (625 216)  routing T_12_13.sp4_h_r_42 <X> T_12_13.lc_trk_g2_2
 (18 9)  (618 217)  (618 217)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g2_1
 (22 9)  (622 217)  (622 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (623 217)  (623 217)  routing T_12_13.sp4_h_r_42 <X> T_12_13.lc_trk_g2_2
 (24 9)  (624 217)  (624 217)  routing T_12_13.sp4_h_r_42 <X> T_12_13.lc_trk_g2_2
 (25 9)  (625 217)  (625 217)  routing T_12_13.sp4_h_r_42 <X> T_12_13.lc_trk_g2_2
 (28 10)  (628 218)  (628 218)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 218)  (630 218)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 218)  (631 218)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 218)  (633 218)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 218)  (636 218)  LC_5 Logic Functioning bit
 (37 10)  (637 218)  (637 218)  LC_5 Logic Functioning bit
 (38 10)  (638 218)  (638 218)  LC_5 Logic Functioning bit
 (39 10)  (639 218)  (639 218)  LC_5 Logic Functioning bit
 (41 10)  (641 218)  (641 218)  LC_5 Logic Functioning bit
 (43 10)  (643 218)  (643 218)  LC_5 Logic Functioning bit
 (15 11)  (615 219)  (615 219)  routing T_12_13.tnr_op_4 <X> T_12_13.lc_trk_g2_4
 (17 11)  (617 219)  (617 219)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (622 219)  (622 219)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (624 219)  (624 219)  routing T_12_13.tnr_op_6 <X> T_12_13.lc_trk_g2_6
 (26 11)  (626 219)  (626 219)  routing T_12_13.lc_trk_g0_3 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 219)  (629 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 219)  (631 219)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 219)  (636 219)  LC_5 Logic Functioning bit
 (37 11)  (637 219)  (637 219)  LC_5 Logic Functioning bit
 (38 11)  (638 219)  (638 219)  LC_5 Logic Functioning bit
 (39 11)  (639 219)  (639 219)  LC_5 Logic Functioning bit
 (21 12)  (621 220)  (621 220)  routing T_12_13.wire_logic_cluster/lc_3/out <X> T_12_13.lc_trk_g3_3
 (22 12)  (622 220)  (622 220)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (626 220)  (626 220)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 220)  (627 220)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 220)  (631 220)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 220)  (633 220)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 220)  (634 220)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (38 12)  (638 220)  (638 220)  LC_6 Logic Functioning bit
 (41 12)  (641 220)  (641 220)  LC_6 Logic Functioning bit
 (42 12)  (642 220)  (642 220)  LC_6 Logic Functioning bit
 (45 12)  (645 220)  (645 220)  LC_6 Logic Functioning bit
 (46 12)  (646 220)  (646 220)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (47 12)  (647 220)  (647 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (650 220)  (650 220)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (653 220)  (653 220)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (26 13)  (626 221)  (626 221)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 221)  (630 221)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (39 13)  (639 221)  (639 221)  LC_6 Logic Functioning bit
 (40 13)  (640 221)  (640 221)  LC_6 Logic Functioning bit
 (42 13)  (642 221)  (642 221)  LC_6 Logic Functioning bit
 (48 13)  (648 221)  (648 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (653 221)  (653 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (600 222)  (600 222)  routing T_12_13.glb_netwk_4 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 222)  (601 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 222)  (614 222)  routing T_12_13.rgt_op_4 <X> T_12_13.lc_trk_g3_4
 (15 15)  (615 223)  (615 223)  routing T_12_13.rgt_op_4 <X> T_12_13.lc_trk_g3_4
 (17 15)  (617 223)  (617 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_13_13

 (28 0)  (682 208)  (682 208)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 208)  (685 208)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 208)  (687 208)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 208)  (688 208)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (14 1)  (668 209)  (668 209)  routing T_13_13.top_op_0 <X> T_13_13.lc_trk_g0_0
 (15 1)  (669 209)  (669 209)  routing T_13_13.top_op_0 <X> T_13_13.lc_trk_g0_0
 (17 1)  (671 209)  (671 209)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (27 1)  (681 209)  (681 209)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 209)  (683 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 209)  (684 209)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 209)  (686 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 209)  (687 209)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.input_2_0
 (35 1)  (689 209)  (689 209)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.input_2_0
 (43 1)  (697 209)  (697 209)  LC_0 Logic Functioning bit
 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (676 210)  (676 210)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (678 210)  (678 210)  routing T_13_13.bot_op_7 <X> T_13_13.lc_trk_g0_7
 (27 2)  (681 210)  (681 210)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 210)  (684 210)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 210)  (688 210)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (14 3)  (668 211)  (668 211)  routing T_13_13.top_op_4 <X> T_13_13.lc_trk_g0_4
 (15 3)  (669 211)  (669 211)  routing T_13_13.top_op_4 <X> T_13_13.lc_trk_g0_4
 (17 3)  (671 211)  (671 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (680 211)  (680 211)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 211)  (682 211)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 211)  (683 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 211)  (684 211)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 211)  (686 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (687 211)  (687 211)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.input_2_1
 (34 3)  (688 211)  (688 211)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.input_2_1
 (35 3)  (689 211)  (689 211)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.input_2_1
 (38 3)  (692 211)  (692 211)  LC_1 Logic Functioning bit
 (4 4)  (658 212)  (658 212)  routing T_13_13.sp4_h_l_44 <X> T_13_13.sp4_v_b_3
 (6 4)  (660 212)  (660 212)  routing T_13_13.sp4_h_l_44 <X> T_13_13.sp4_v_b_3
 (15 4)  (669 212)  (669 212)  routing T_13_13.top_op_1 <X> T_13_13.lc_trk_g1_1
 (17 4)  (671 212)  (671 212)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (675 212)  (675 212)  routing T_13_13.wire_logic_cluster/lc_3/out <X> T_13_13.lc_trk_g1_3
 (22 4)  (676 212)  (676 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (682 212)  (682 212)  routing T_13_13.lc_trk_g2_1 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 212)  (685 212)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 212)  (687 212)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 212)  (690 212)  LC_2 Logic Functioning bit
 (38 4)  (692 212)  (692 212)  LC_2 Logic Functioning bit
 (50 4)  (704 212)  (704 212)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (659 213)  (659 213)  routing T_13_13.sp4_h_l_44 <X> T_13_13.sp4_v_b_3
 (18 5)  (672 213)  (672 213)  routing T_13_13.top_op_1 <X> T_13_13.lc_trk_g1_1
 (26 5)  (680 213)  (680 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 213)  (681 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 213)  (682 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 213)  (685 213)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 213)  (690 213)  LC_2 Logic Functioning bit
 (38 5)  (692 213)  (692 213)  LC_2 Logic Functioning bit
 (43 5)  (697 213)  (697 213)  LC_2 Logic Functioning bit
 (14 6)  (668 214)  (668 214)  routing T_13_13.wire_logic_cluster/lc_4/out <X> T_13_13.lc_trk_g1_4
 (15 6)  (669 214)  (669 214)  routing T_13_13.sp12_h_r_5 <X> T_13_13.lc_trk_g1_5
 (17 6)  (671 214)  (671 214)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (672 214)  (672 214)  routing T_13_13.sp12_h_r_5 <X> T_13_13.lc_trk_g1_5
 (22 6)  (676 214)  (676 214)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 214)  (678 214)  routing T_13_13.top_op_7 <X> T_13_13.lc_trk_g1_7
 (26 6)  (680 214)  (680 214)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 214)  (688 214)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 214)  (690 214)  LC_3 Logic Functioning bit
 (38 6)  (692 214)  (692 214)  LC_3 Logic Functioning bit
 (39 6)  (693 214)  (693 214)  LC_3 Logic Functioning bit
 (40 6)  (694 214)  (694 214)  LC_3 Logic Functioning bit
 (45 6)  (699 214)  (699 214)  LC_3 Logic Functioning bit
 (50 6)  (704 214)  (704 214)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (707 214)  (707 214)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (671 215)  (671 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (672 215)  (672 215)  routing T_13_13.sp12_h_r_5 <X> T_13_13.lc_trk_g1_5
 (21 7)  (675 215)  (675 215)  routing T_13_13.top_op_7 <X> T_13_13.lc_trk_g1_7
 (26 7)  (680 215)  (680 215)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 215)  (685 215)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 215)  (691 215)  LC_3 Logic Functioning bit
 (38 7)  (692 215)  (692 215)  LC_3 Logic Functioning bit
 (39 7)  (693 215)  (693 215)  LC_3 Logic Functioning bit
 (41 7)  (695 215)  (695 215)  LC_3 Logic Functioning bit
 (46 7)  (700 215)  (700 215)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (47 7)  (701 215)  (701 215)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (13 8)  (667 216)  (667 216)  routing T_13_13.sp4_v_t_45 <X> T_13_13.sp4_v_b_8
 (14 8)  (668 216)  (668 216)  routing T_13_13.wire_logic_cluster/lc_0/out <X> T_13_13.lc_trk_g2_0
 (15 8)  (669 216)  (669 216)  routing T_13_13.sp4_h_r_25 <X> T_13_13.lc_trk_g2_1
 (16 8)  (670 216)  (670 216)  routing T_13_13.sp4_h_r_25 <X> T_13_13.lc_trk_g2_1
 (17 8)  (671 216)  (671 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (675 216)  (675 216)  routing T_13_13.rgt_op_3 <X> T_13_13.lc_trk_g2_3
 (22 8)  (676 216)  (676 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 216)  (678 216)  routing T_13_13.rgt_op_3 <X> T_13_13.lc_trk_g2_3
 (25 8)  (679 216)  (679 216)  routing T_13_13.rgt_op_2 <X> T_13_13.lc_trk_g2_2
 (27 8)  (681 216)  (681 216)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 216)  (684 216)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 216)  (687 216)  routing T_13_13.lc_trk_g2_1 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 216)  (689 216)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.input_2_4
 (36 8)  (690 216)  (690 216)  LC_4 Logic Functioning bit
 (37 8)  (691 216)  (691 216)  LC_4 Logic Functioning bit
 (45 8)  (699 216)  (699 216)  LC_4 Logic Functioning bit
 (51 8)  (705 216)  (705 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (671 217)  (671 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (672 217)  (672 217)  routing T_13_13.sp4_h_r_25 <X> T_13_13.lc_trk_g2_1
 (22 9)  (676 217)  (676 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 217)  (678 217)  routing T_13_13.rgt_op_2 <X> T_13_13.lc_trk_g2_2
 (27 9)  (681 217)  (681 217)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 217)  (682 217)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 217)  (683 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 217)  (686 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (688 217)  (688 217)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.input_2_4
 (36 9)  (690 217)  (690 217)  LC_4 Logic Functioning bit
 (37 9)  (691 217)  (691 217)  LC_4 Logic Functioning bit
 (38 9)  (692 217)  (692 217)  LC_4 Logic Functioning bit
 (53 9)  (707 217)  (707 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 10)  (662 218)  (662 218)  routing T_13_13.sp4_v_t_36 <X> T_13_13.sp4_h_l_42
 (9 10)  (663 218)  (663 218)  routing T_13_13.sp4_v_t_36 <X> T_13_13.sp4_h_l_42
 (10 10)  (664 218)  (664 218)  routing T_13_13.sp4_v_t_36 <X> T_13_13.sp4_h_l_42
 (22 10)  (676 218)  (676 218)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (678 218)  (678 218)  routing T_13_13.tnr_op_7 <X> T_13_13.lc_trk_g2_7
 (26 10)  (680 218)  (680 218)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 218)  (685 218)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 218)  (687 218)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 218)  (691 218)  LC_5 Logic Functioning bit
 (39 10)  (693 218)  (693 218)  LC_5 Logic Functioning bit
 (40 10)  (694 218)  (694 218)  LC_5 Logic Functioning bit
 (42 10)  (696 218)  (696 218)  LC_5 Logic Functioning bit
 (14 11)  (668 219)  (668 219)  routing T_13_13.tnl_op_4 <X> T_13_13.lc_trk_g2_4
 (15 11)  (669 219)  (669 219)  routing T_13_13.tnl_op_4 <X> T_13_13.lc_trk_g2_4
 (17 11)  (671 219)  (671 219)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (27 11)  (681 219)  (681 219)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 219)  (682 219)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 219)  (690 219)  LC_5 Logic Functioning bit
 (38 11)  (692 219)  (692 219)  LC_5 Logic Functioning bit
 (40 11)  (694 219)  (694 219)  LC_5 Logic Functioning bit
 (41 11)  (695 219)  (695 219)  LC_5 Logic Functioning bit
 (42 11)  (696 219)  (696 219)  LC_5 Logic Functioning bit
 (43 11)  (697 219)  (697 219)  LC_5 Logic Functioning bit
 (12 12)  (666 220)  (666 220)  routing T_13_13.sp4_v_t_46 <X> T_13_13.sp4_h_r_11
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (672 220)  (672 220)  routing T_13_13.bnl_op_1 <X> T_13_13.lc_trk_g3_1
 (21 12)  (675 220)  (675 220)  routing T_13_13.sp4_v_t_22 <X> T_13_13.lc_trk_g3_3
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 220)  (677 220)  routing T_13_13.sp4_v_t_22 <X> T_13_13.lc_trk_g3_3
 (25 12)  (679 220)  (679 220)  routing T_13_13.rgt_op_2 <X> T_13_13.lc_trk_g3_2
 (27 12)  (681 220)  (681 220)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 220)  (682 220)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 220)  (687 220)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (50 12)  (704 220)  (704 220)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (672 221)  (672 221)  routing T_13_13.bnl_op_1 <X> T_13_13.lc_trk_g3_1
 (21 13)  (675 221)  (675 221)  routing T_13_13.sp4_v_t_22 <X> T_13_13.lc_trk_g3_3
 (22 13)  (676 221)  (676 221)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 221)  (678 221)  routing T_13_13.rgt_op_2 <X> T_13_13.lc_trk_g3_2
 (27 13)  (681 221)  (681 221)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 221)  (684 221)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 221)  (685 221)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (40 13)  (694 221)  (694 221)  LC_6 Logic Functioning bit
 (14 14)  (668 222)  (668 222)  routing T_13_13.rgt_op_4 <X> T_13_13.lc_trk_g3_4
 (28 14)  (682 222)  (682 222)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 222)  (683 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 222)  (685 222)  routing T_13_13.lc_trk_g0_4 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 222)  (690 222)  LC_7 Logic Functioning bit
 (37 14)  (691 222)  (691 222)  LC_7 Logic Functioning bit
 (38 14)  (692 222)  (692 222)  LC_7 Logic Functioning bit
 (39 14)  (693 222)  (693 222)  LC_7 Logic Functioning bit
 (41 14)  (695 222)  (695 222)  LC_7 Logic Functioning bit
 (42 14)  (696 222)  (696 222)  LC_7 Logic Functioning bit
 (43 14)  (697 222)  (697 222)  LC_7 Logic Functioning bit
 (50 14)  (704 222)  (704 222)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (669 223)  (669 223)  routing T_13_13.rgt_op_4 <X> T_13_13.lc_trk_g3_4
 (17 15)  (671 223)  (671 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (36 15)  (690 223)  (690 223)  LC_7 Logic Functioning bit
 (37 15)  (691 223)  (691 223)  LC_7 Logic Functioning bit
 (38 15)  (692 223)  (692 223)  LC_7 Logic Functioning bit
 (39 15)  (693 223)  (693 223)  LC_7 Logic Functioning bit
 (41 15)  (695 223)  (695 223)  LC_7 Logic Functioning bit
 (42 15)  (696 223)  (696 223)  LC_7 Logic Functioning bit
 (43 15)  (697 223)  (697 223)  LC_7 Logic Functioning bit


LogicTile_14_13

 (15 0)  (723 208)  (723 208)  routing T_14_13.top_op_1 <X> T_14_13.lc_trk_g0_1
 (17 0)  (725 208)  (725 208)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (28 0)  (736 208)  (736 208)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 208)  (742 208)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (38 0)  (746 208)  (746 208)  LC_0 Logic Functioning bit
 (40 0)  (748 208)  (748 208)  LC_0 Logic Functioning bit
 (4 1)  (712 209)  (712 209)  routing T_14_13.sp4_h_l_41 <X> T_14_13.sp4_h_r_0
 (6 1)  (714 209)  (714 209)  routing T_14_13.sp4_h_l_41 <X> T_14_13.sp4_h_r_0
 (18 1)  (726 209)  (726 209)  routing T_14_13.top_op_1 <X> T_14_13.lc_trk_g0_1
 (26 1)  (734 209)  (734 209)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 209)  (736 209)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 209)  (737 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 209)  (739 209)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 209)  (740 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (741 209)  (741 209)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.input_2_0
 (34 1)  (742 209)  (742 209)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.input_2_0
 (35 1)  (743 209)  (743 209)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.input_2_0
 (36 1)  (744 209)  (744 209)  LC_0 Logic Functioning bit
 (38 1)  (746 209)  (746 209)  LC_0 Logic Functioning bit
 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (712 210)  (712 210)  routing T_14_13.sp4_v_b_4 <X> T_14_13.sp4_v_t_37
 (6 2)  (714 210)  (714 210)  routing T_14_13.sp4_v_b_4 <X> T_14_13.sp4_v_t_37
 (22 2)  (730 210)  (730 210)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (734 210)  (734 210)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (39 2)  (747 210)  (747 210)  LC_1 Logic Functioning bit
 (40 2)  (748 210)  (748 210)  LC_1 Logic Functioning bit
 (45 2)  (753 210)  (753 210)  LC_1 Logic Functioning bit
 (50 2)  (758 210)  (758 210)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (760 210)  (760 210)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (4 3)  (712 211)  (712 211)  routing T_14_13.sp4_v_b_7 <X> T_14_13.sp4_h_l_37
 (14 3)  (722 211)  (722 211)  routing T_14_13.top_op_4 <X> T_14_13.lc_trk_g0_4
 (15 3)  (723 211)  (723 211)  routing T_14_13.top_op_4 <X> T_14_13.lc_trk_g0_4
 (17 3)  (725 211)  (725 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (734 211)  (734 211)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (38 3)  (746 211)  (746 211)  LC_1 Logic Functioning bit
 (41 3)  (749 211)  (749 211)  LC_1 Logic Functioning bit
 (47 3)  (755 211)  (755 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (17 4)  (725 212)  (725 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (729 212)  (729 212)  routing T_14_13.wire_logic_cluster/lc_3/out <X> T_14_13.lc_trk_g1_3
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (734 212)  (734 212)  routing T_14_13.lc_trk_g0_4 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 212)  (736 212)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 212)  (738 212)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 212)  (741 212)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 212)  (742 212)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 212)  (745 212)  LC_2 Logic Functioning bit
 (39 4)  (747 212)  (747 212)  LC_2 Logic Functioning bit
 (45 4)  (753 212)  (753 212)  LC_2 Logic Functioning bit
 (22 5)  (730 213)  (730 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 213)  (732 213)  routing T_14_13.top_op_2 <X> T_14_13.lc_trk_g1_2
 (25 5)  (733 213)  (733 213)  routing T_14_13.top_op_2 <X> T_14_13.lc_trk_g1_2
 (29 5)  (737 213)  (737 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 213)  (738 213)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 213)  (739 213)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (41 5)  (749 213)  (749 213)  LC_2 Logic Functioning bit
 (43 5)  (751 213)  (751 213)  LC_2 Logic Functioning bit
 (48 5)  (756 213)  (756 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (761 213)  (761 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (722 214)  (722 214)  routing T_14_13.wire_logic_cluster/lc_4/out <X> T_14_13.lc_trk_g1_4
 (15 6)  (723 214)  (723 214)  routing T_14_13.lft_op_5 <X> T_14_13.lc_trk_g1_5
 (17 6)  (725 214)  (725 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 214)  (726 214)  routing T_14_13.lft_op_5 <X> T_14_13.lc_trk_g1_5
 (27 6)  (735 214)  (735 214)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 214)  (739 214)  routing T_14_13.lc_trk_g0_4 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (743 214)  (743 214)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.input_2_3
 (41 6)  (749 214)  (749 214)  LC_3 Logic Functioning bit
 (45 6)  (753 214)  (753 214)  LC_3 Logic Functioning bit
 (17 7)  (725 215)  (725 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (736 215)  (736 215)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 215)  (738 215)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 215)  (740 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (741 215)  (741 215)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.input_2_3
 (34 7)  (742 215)  (742 215)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.input_2_3
 (41 7)  (749 215)  (749 215)  LC_3 Logic Functioning bit
 (42 7)  (750 215)  (750 215)  LC_3 Logic Functioning bit
 (43 7)  (751 215)  (751 215)  LC_3 Logic Functioning bit
 (53 7)  (761 215)  (761 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (725 216)  (725 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 216)  (726 216)  routing T_14_13.wire_logic_cluster/lc_1/out <X> T_14_13.lc_trk_g2_1
 (25 8)  (733 216)  (733 216)  routing T_14_13.bnl_op_2 <X> T_14_13.lc_trk_g2_2
 (27 8)  (735 216)  (735 216)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 216)  (736 216)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 216)  (739 216)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 216)  (742 216)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 216)  (743 216)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.input_2_4
 (36 8)  (744 216)  (744 216)  LC_4 Logic Functioning bit
 (38 8)  (746 216)  (746 216)  LC_4 Logic Functioning bit
 (43 8)  (751 216)  (751 216)  LC_4 Logic Functioning bit
 (45 8)  (753 216)  (753 216)  LC_4 Logic Functioning bit
 (46 8)  (754 216)  (754 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (730 217)  (730 217)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (733 217)  (733 217)  routing T_14_13.bnl_op_2 <X> T_14_13.lc_trk_g2_2
 (27 9)  (735 217)  (735 217)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 217)  (737 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 217)  (738 217)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 217)  (740 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (741 217)  (741 217)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.input_2_4
 (37 9)  (745 217)  (745 217)  LC_4 Logic Functioning bit
 (39 9)  (747 217)  (747 217)  LC_4 Logic Functioning bit
 (14 10)  (722 218)  (722 218)  routing T_14_13.rgt_op_4 <X> T_14_13.lc_trk_g2_4
 (21 10)  (729 218)  (729 218)  routing T_14_13.wire_logic_cluster/lc_7/out <X> T_14_13.lc_trk_g2_7
 (22 10)  (730 218)  (730 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (735 218)  (735 218)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 218)  (741 218)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 218)  (742 218)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (15 11)  (723 219)  (723 219)  routing T_14_13.rgt_op_4 <X> T_14_13.lc_trk_g2_4
 (17 11)  (725 219)  (725 219)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (28 11)  (736 219)  (736 219)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 219)  (737 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 219)  (744 219)  LC_5 Logic Functioning bit
 (38 11)  (746 219)  (746 219)  LC_5 Logic Functioning bit
 (1 12)  (709 220)  (709 220)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (15 12)  (723 220)  (723 220)  routing T_14_13.tnl_op_1 <X> T_14_13.lc_trk_g3_1
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (730 220)  (730 220)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 220)  (732 220)  routing T_14_13.tnl_op_3 <X> T_14_13.lc_trk_g3_3
 (25 12)  (733 220)  (733 220)  routing T_14_13.wire_logic_cluster/lc_2/out <X> T_14_13.lc_trk_g3_2
 (26 12)  (734 220)  (734 220)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 220)  (739 220)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 220)  (741 220)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 220)  (742 220)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (37 12)  (745 220)  (745 220)  LC_6 Logic Functioning bit
 (38 12)  (746 220)  (746 220)  LC_6 Logic Functioning bit
 (39 12)  (747 220)  (747 220)  LC_6 Logic Functioning bit
 (50 12)  (758 220)  (758 220)  Cascade bit: LH_LC06_inmux02_5

 (1 13)  (709 221)  (709 221)  routing T_14_13.glb_netwk_4 <X> T_14_13.glb2local_3
 (18 13)  (726 221)  (726 221)  routing T_14_13.tnl_op_1 <X> T_14_13.lc_trk_g3_1
 (21 13)  (729 221)  (729 221)  routing T_14_13.tnl_op_3 <X> T_14_13.lc_trk_g3_3
 (22 13)  (730 221)  (730 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (735 221)  (735 221)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 221)  (739 221)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 221)  (744 221)  LC_6 Logic Functioning bit
 (37 13)  (745 221)  (745 221)  LC_6 Logic Functioning bit
 (38 13)  (746 221)  (746 221)  LC_6 Logic Functioning bit
 (39 13)  (747 221)  (747 221)  LC_6 Logic Functioning bit
 (42 13)  (750 221)  (750 221)  LC_6 Logic Functioning bit
 (25 14)  (733 222)  (733 222)  routing T_14_13.rgt_op_6 <X> T_14_13.lc_trk_g3_6
 (27 14)  (735 222)  (735 222)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 222)  (736 222)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 222)  (742 222)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 222)  (744 222)  LC_7 Logic Functioning bit
 (38 14)  (746 222)  (746 222)  LC_7 Logic Functioning bit
 (17 15)  (725 223)  (725 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (730 223)  (730 223)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (732 223)  (732 223)  routing T_14_13.rgt_op_6 <X> T_14_13.lc_trk_g3_6
 (28 15)  (736 223)  (736 223)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 223)  (739 223)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (48 15)  (756 223)  (756 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_13

 (4 0)  (766 208)  (766 208)  routing T_15_13.sp4_v_t_41 <X> T_15_13.sp4_v_b_0
 (6 0)  (768 208)  (768 208)  routing T_15_13.sp4_v_t_41 <X> T_15_13.sp4_v_b_0
 (15 0)  (777 208)  (777 208)  routing T_15_13.sp4_v_b_17 <X> T_15_13.lc_trk_g0_1
 (16 0)  (778 208)  (778 208)  routing T_15_13.sp4_v_b_17 <X> T_15_13.lc_trk_g0_1
 (17 0)  (779 208)  (779 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (25 0)  (787 208)  (787 208)  routing T_15_13.sp4_h_l_7 <X> T_15_13.lc_trk_g0_2
 (28 0)  (790 208)  (790 208)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 208)  (793 208)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 208)  (796 208)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 208)  (797 208)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.input_2_0
 (36 0)  (798 208)  (798 208)  LC_0 Logic Functioning bit
 (37 0)  (799 208)  (799 208)  LC_0 Logic Functioning bit
 (38 0)  (800 208)  (800 208)  LC_0 Logic Functioning bit
 (41 0)  (803 208)  (803 208)  LC_0 Logic Functioning bit
 (43 0)  (805 208)  (805 208)  LC_0 Logic Functioning bit
 (45 0)  (807 208)  (807 208)  LC_0 Logic Functioning bit
 (47 0)  (809 208)  (809 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (814 208)  (814 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (9 1)  (771 209)  (771 209)  routing T_15_13.sp4_v_t_36 <X> T_15_13.sp4_v_b_1
 (17 1)  (779 209)  (779 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (784 209)  (784 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (785 209)  (785 209)  routing T_15_13.sp4_h_l_7 <X> T_15_13.lc_trk_g0_2
 (24 1)  (786 209)  (786 209)  routing T_15_13.sp4_h_l_7 <X> T_15_13.lc_trk_g0_2
 (25 1)  (787 209)  (787 209)  routing T_15_13.sp4_h_l_7 <X> T_15_13.lc_trk_g0_2
 (26 1)  (788 209)  (788 209)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 209)  (791 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 209)  (792 209)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 209)  (794 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (796 209)  (796 209)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.input_2_0
 (37 1)  (799 209)  (799 209)  LC_0 Logic Functioning bit
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (770 210)  (770 210)  routing T_15_13.sp4_v_t_36 <X> T_15_13.sp4_h_l_36
 (9 2)  (771 210)  (771 210)  routing T_15_13.sp4_v_t_36 <X> T_15_13.sp4_h_l_36
 (22 2)  (784 210)  (784 210)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (786 210)  (786 210)  routing T_15_13.bot_op_7 <X> T_15_13.lc_trk_g0_7
 (27 2)  (789 210)  (789 210)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 210)  (795 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 210)  (796 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (41 2)  (803 210)  (803 210)  LC_1 Logic Functioning bit
 (43 2)  (805 210)  (805 210)  LC_1 Logic Functioning bit
 (46 2)  (808 210)  (808 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (776 211)  (776 211)  routing T_15_13.top_op_4 <X> T_15_13.lc_trk_g0_4
 (15 3)  (777 211)  (777 211)  routing T_15_13.top_op_4 <X> T_15_13.lc_trk_g0_4
 (17 3)  (779 211)  (779 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (784 211)  (784 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (787 211)  (787 211)  routing T_15_13.sp4_r_v_b_30 <X> T_15_13.lc_trk_g0_6
 (41 3)  (803 211)  (803 211)  LC_1 Logic Functioning bit
 (43 3)  (805 211)  (805 211)  LC_1 Logic Functioning bit
 (1 4)  (763 212)  (763 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (777 212)  (777 212)  routing T_15_13.lft_op_1 <X> T_15_13.lc_trk_g1_1
 (17 4)  (779 212)  (779 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 212)  (780 212)  routing T_15_13.lft_op_1 <X> T_15_13.lc_trk_g1_1
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 212)  (786 212)  routing T_15_13.top_op_3 <X> T_15_13.lc_trk_g1_3
 (25 4)  (787 212)  (787 212)  routing T_15_13.lft_op_2 <X> T_15_13.lc_trk_g1_2
 (26 4)  (788 212)  (788 212)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 212)  (790 212)  routing T_15_13.lc_trk_g2_1 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 212)  (793 212)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (37 4)  (799 212)  (799 212)  LC_2 Logic Functioning bit
 (38 4)  (800 212)  (800 212)  LC_2 Logic Functioning bit
 (39 4)  (801 212)  (801 212)  LC_2 Logic Functioning bit
 (41 4)  (803 212)  (803 212)  LC_2 Logic Functioning bit
 (42 4)  (804 212)  (804 212)  LC_2 Logic Functioning bit
 (43 4)  (805 212)  (805 212)  LC_2 Logic Functioning bit
 (0 5)  (762 213)  (762 213)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (1 5)  (763 213)  (763 213)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (21 5)  (783 213)  (783 213)  routing T_15_13.top_op_3 <X> T_15_13.lc_trk_g1_3
 (22 5)  (784 213)  (784 213)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 213)  (786 213)  routing T_15_13.lft_op_2 <X> T_15_13.lc_trk_g1_2
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 213)  (793 213)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 213)  (794 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (798 213)  (798 213)  LC_2 Logic Functioning bit
 (37 5)  (799 213)  (799 213)  LC_2 Logic Functioning bit
 (38 5)  (800 213)  (800 213)  LC_2 Logic Functioning bit
 (39 5)  (801 213)  (801 213)  LC_2 Logic Functioning bit
 (40 5)  (802 213)  (802 213)  LC_2 Logic Functioning bit
 (41 5)  (803 213)  (803 213)  LC_2 Logic Functioning bit
 (42 5)  (804 213)  (804 213)  LC_2 Logic Functioning bit
 (43 5)  (805 213)  (805 213)  LC_2 Logic Functioning bit
 (14 6)  (776 214)  (776 214)  routing T_15_13.wire_logic_cluster/lc_4/out <X> T_15_13.lc_trk_g1_4
 (15 6)  (777 214)  (777 214)  routing T_15_13.sp4_h_r_13 <X> T_15_13.lc_trk_g1_5
 (16 6)  (778 214)  (778 214)  routing T_15_13.sp4_h_r_13 <X> T_15_13.lc_trk_g1_5
 (17 6)  (779 214)  (779 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (780 214)  (780 214)  routing T_15_13.sp4_h_r_13 <X> T_15_13.lc_trk_g1_5
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 214)  (796 214)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (38 6)  (800 214)  (800 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (50 6)  (812 214)  (812 214)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (779 215)  (779 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (38 7)  (800 215)  (800 215)  LC_3 Logic Functioning bit
 (39 7)  (801 215)  (801 215)  LC_3 Logic Functioning bit
 (47 7)  (809 215)  (809 215)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (813 215)  (813 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (9 8)  (771 216)  (771 216)  routing T_15_13.sp4_v_t_42 <X> T_15_13.sp4_h_r_7
 (15 8)  (777 216)  (777 216)  routing T_15_13.tnr_op_1 <X> T_15_13.lc_trk_g2_1
 (17 8)  (779 216)  (779 216)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (783 216)  (783 216)  routing T_15_13.sp4_h_r_35 <X> T_15_13.lc_trk_g2_3
 (22 8)  (784 216)  (784 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (785 216)  (785 216)  routing T_15_13.sp4_h_r_35 <X> T_15_13.lc_trk_g2_3
 (24 8)  (786 216)  (786 216)  routing T_15_13.sp4_h_r_35 <X> T_15_13.lc_trk_g2_3
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 216)  (793 216)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 216)  (795 216)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 216)  (799 216)  LC_4 Logic Functioning bit
 (50 8)  (812 216)  (812 216)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (813 216)  (813 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (784 217)  (784 217)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (786 217)  (786 217)  routing T_15_13.tnl_op_2 <X> T_15_13.lc_trk_g2_2
 (25 9)  (787 217)  (787 217)  routing T_15_13.tnl_op_2 <X> T_15_13.lc_trk_g2_2
 (31 9)  (793 217)  (793 217)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 217)  (799 217)  LC_4 Logic Functioning bit
 (21 10)  (783 218)  (783 218)  routing T_15_13.sp4_v_t_26 <X> T_15_13.lc_trk_g2_7
 (22 10)  (784 218)  (784 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (785 218)  (785 218)  routing T_15_13.sp4_v_t_26 <X> T_15_13.lc_trk_g2_7
 (26 10)  (788 218)  (788 218)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 218)  (792 218)  routing T_15_13.lc_trk_g0_6 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 218)  (793 218)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 218)  (795 218)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 218)  (796 218)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (41 10)  (803 218)  (803 218)  LC_5 Logic Functioning bit
 (43 10)  (805 218)  (805 218)  LC_5 Logic Functioning bit
 (21 11)  (783 219)  (783 219)  routing T_15_13.sp4_v_t_26 <X> T_15_13.lc_trk_g2_7
 (26 11)  (788 219)  (788 219)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 219)  (790 219)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 219)  (791 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 219)  (792 219)  routing T_15_13.lc_trk_g0_6 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 219)  (794 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (796 219)  (796 219)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.input_2_5
 (35 11)  (797 219)  (797 219)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.input_2_5
 (43 11)  (805 219)  (805 219)  LC_5 Logic Functioning bit
 (4 12)  (766 220)  (766 220)  routing T_15_13.sp4_v_t_44 <X> T_15_13.sp4_v_b_9
 (15 12)  (777 220)  (777 220)  routing T_15_13.tnl_op_1 <X> T_15_13.lc_trk_g3_1
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (787 220)  (787 220)  routing T_15_13.wire_logic_cluster/lc_2/out <X> T_15_13.lc_trk_g3_2
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 220)  (795 220)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 220)  (796 220)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (50 12)  (812 220)  (812 220)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (780 221)  (780 221)  routing T_15_13.tnl_op_1 <X> T_15_13.lc_trk_g3_1
 (22 13)  (784 221)  (784 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (789 221)  (789 221)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 221)  (791 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 221)  (793 221)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (42 13)  (804 221)  (804 221)  LC_6 Logic Functioning bit
 (0 14)  (762 222)  (762 222)  routing T_15_13.glb_netwk_4 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 222)  (777 222)  routing T_15_13.sp4_h_l_24 <X> T_15_13.lc_trk_g3_5
 (16 14)  (778 222)  (778 222)  routing T_15_13.sp4_h_l_24 <X> T_15_13.lc_trk_g3_5
 (17 14)  (779 222)  (779 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (780 222)  (780 222)  routing T_15_13.sp4_h_l_24 <X> T_15_13.lc_trk_g3_5
 (22 14)  (784 222)  (784 222)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (786 222)  (786 222)  routing T_15_13.tnl_op_7 <X> T_15_13.lc_trk_g3_7
 (27 14)  (789 222)  (789 222)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 222)  (790 222)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 222)  (792 222)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 222)  (795 222)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 222)  (798 222)  LC_7 Logic Functioning bit
 (37 14)  (799 222)  (799 222)  LC_7 Logic Functioning bit
 (38 14)  (800 222)  (800 222)  LC_7 Logic Functioning bit
 (40 14)  (802 222)  (802 222)  LC_7 Logic Functioning bit
 (41 14)  (803 222)  (803 222)  LC_7 Logic Functioning bit
 (42 14)  (804 222)  (804 222)  LC_7 Logic Functioning bit
 (43 14)  (805 222)  (805 222)  LC_7 Logic Functioning bit
 (50 14)  (812 222)  (812 222)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (783 223)  (783 223)  routing T_15_13.tnl_op_7 <X> T_15_13.lc_trk_g3_7
 (30 15)  (792 223)  (792 223)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 223)  (793 223)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 223)  (798 223)  LC_7 Logic Functioning bit
 (37 15)  (799 223)  (799 223)  LC_7 Logic Functioning bit
 (38 15)  (800 223)  (800 223)  LC_7 Logic Functioning bit
 (40 15)  (802 223)  (802 223)  LC_7 Logic Functioning bit
 (41 15)  (803 223)  (803 223)  LC_7 Logic Functioning bit
 (42 15)  (804 223)  (804 223)  LC_7 Logic Functioning bit
 (43 15)  (805 223)  (805 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (19 2)  (835 210)  (835 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 8)  (819 216)  (819 216)  routing T_16_13.sp12_h_r_1 <X> T_16_13.sp12_v_b_1
 (3 9)  (819 217)  (819 217)  routing T_16_13.sp12_h_r_1 <X> T_16_13.sp12_v_b_1


LogicTile_17_13

 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (874 212)  (874 212)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (889 212)  (889 212)  routing T_17_13.sp4_h_r_9 <X> T_17_13.lc_trk_g1_1
 (16 4)  (890 212)  (890 212)  routing T_17_13.sp4_h_r_9 <X> T_17_13.lc_trk_g1_1
 (17 4)  (891 212)  (891 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (892 212)  (892 212)  routing T_17_13.sp4_h_r_9 <X> T_17_13.lc_trk_g1_1
 (0 5)  (874 213)  (874 213)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (1 5)  (875 213)  (875 213)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (26 6)  (900 214)  (900 214)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 214)  (902 214)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 214)  (903 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 214)  (904 214)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 214)  (906 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 214)  (908 214)  routing T_17_13.lc_trk_g1_1 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 214)  (910 214)  LC_3 Logic Functioning bit
 (38 6)  (912 214)  (912 214)  LC_3 Logic Functioning bit
 (41 6)  (915 214)  (915 214)  LC_3 Logic Functioning bit
 (43 6)  (917 214)  (917 214)  LC_3 Logic Functioning bit
 (45 6)  (919 214)  (919 214)  LC_3 Logic Functioning bit
 (51 6)  (925 214)  (925 214)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (900 215)  (900 215)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 215)  (901 215)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 215)  (902 215)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 215)  (903 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 215)  (904 215)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 215)  (910 215)  LC_3 Logic Functioning bit
 (38 7)  (912 215)  (912 215)  LC_3 Logic Functioning bit
 (16 10)  (890 218)  (890 218)  routing T_17_13.sp4_v_b_37 <X> T_17_13.lc_trk_g2_5
 (17 10)  (891 218)  (891 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (892 218)  (892 218)  routing T_17_13.sp4_v_b_37 <X> T_17_13.lc_trk_g2_5
 (25 10)  (899 218)  (899 218)  routing T_17_13.rgt_op_6 <X> T_17_13.lc_trk_g2_6
 (26 10)  (900 218)  (900 218)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 218)  (901 218)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 218)  (902 218)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 218)  (903 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 218)  (904 218)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 218)  (908 218)  routing T_17_13.lc_trk_g1_1 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 218)  (909 218)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.input_2_5
 (45 10)  (919 218)  (919 218)  LC_5 Logic Functioning bit
 (47 10)  (921 218)  (921 218)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (18 11)  (892 219)  (892 219)  routing T_17_13.sp4_v_b_37 <X> T_17_13.lc_trk_g2_5
 (22 11)  (896 219)  (896 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 219)  (898 219)  routing T_17_13.rgt_op_6 <X> T_17_13.lc_trk_g2_6
 (26 11)  (900 219)  (900 219)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 219)  (901 219)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 219)  (902 219)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 219)  (903 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 219)  (906 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (907 219)  (907 219)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.input_2_5
 (41 11)  (915 219)  (915 219)  LC_5 Logic Functioning bit
 (5 12)  (879 220)  (879 220)  routing T_17_13.sp4_h_l_43 <X> T_17_13.sp4_h_r_9
 (21 12)  (895 220)  (895 220)  routing T_17_13.sp4_v_t_22 <X> T_17_13.lc_trk_g3_3
 (22 12)  (896 220)  (896 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (897 220)  (897 220)  routing T_17_13.sp4_v_t_22 <X> T_17_13.lc_trk_g3_3
 (4 13)  (878 221)  (878 221)  routing T_17_13.sp4_h_l_43 <X> T_17_13.sp4_h_r_9
 (21 13)  (895 221)  (895 221)  routing T_17_13.sp4_v_t_22 <X> T_17_13.lc_trk_g3_3
 (0 14)  (874 222)  (874 222)  routing T_17_13.glb_netwk_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 222)  (891 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (892 223)  (892 223)  routing T_17_13.sp4_r_v_b_45 <X> T_17_13.lc_trk_g3_5
 (22 15)  (896 223)  (896 223)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (897 223)  (897 223)  routing T_17_13.sp12_v_t_21 <X> T_17_13.lc_trk_g3_6
 (25 15)  (899 223)  (899 223)  routing T_17_13.sp12_v_t_21 <X> T_17_13.lc_trk_g3_6


LogicTile_18_13

 (25 0)  (953 208)  (953 208)  routing T_18_13.bnr_op_2 <X> T_18_13.lc_trk_g0_2
 (14 1)  (942 209)  (942 209)  routing T_18_13.sp12_h_r_16 <X> T_18_13.lc_trk_g0_0
 (16 1)  (944 209)  (944 209)  routing T_18_13.sp12_h_r_16 <X> T_18_13.lc_trk_g0_0
 (17 1)  (945 209)  (945 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (950 209)  (950 209)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (953 209)  (953 209)  routing T_18_13.bnr_op_2 <X> T_18_13.lc_trk_g0_2
 (14 5)  (942 213)  (942 213)  routing T_18_13.sp12_h_r_16 <X> T_18_13.lc_trk_g1_0
 (16 5)  (944 213)  (944 213)  routing T_18_13.sp12_h_r_16 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (950 213)  (950 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (952 213)  (952 213)  routing T_18_13.top_op_2 <X> T_18_13.lc_trk_g1_2
 (25 5)  (953 213)  (953 213)  routing T_18_13.top_op_2 <X> T_18_13.lc_trk_g1_2
 (22 6)  (950 214)  (950 214)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (952 214)  (952 214)  routing T_18_13.top_op_7 <X> T_18_13.lc_trk_g1_7
 (31 6)  (959 214)  (959 214)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 214)  (960 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 214)  (962 214)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 214)  (965 214)  LC_3 Logic Functioning bit
 (39 6)  (967 214)  (967 214)  LC_3 Logic Functioning bit
 (47 6)  (975 214)  (975 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (21 7)  (949 215)  (949 215)  routing T_18_13.top_op_7 <X> T_18_13.lc_trk_g1_7
 (26 7)  (954 215)  (954 215)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 215)  (955 215)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 215)  (957 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 215)  (959 215)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 215)  (964 215)  LC_3 Logic Functioning bit
 (38 7)  (966 215)  (966 215)  LC_3 Logic Functioning bit
 (25 8)  (953 216)  (953 216)  routing T_18_13.sp4_h_r_42 <X> T_18_13.lc_trk_g2_2
 (22 9)  (950 217)  (950 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (951 217)  (951 217)  routing T_18_13.sp4_h_r_42 <X> T_18_13.lc_trk_g2_2
 (24 9)  (952 217)  (952 217)  routing T_18_13.sp4_h_r_42 <X> T_18_13.lc_trk_g2_2
 (25 9)  (953 217)  (953 217)  routing T_18_13.sp4_h_r_42 <X> T_18_13.lc_trk_g2_2
 (15 10)  (943 218)  (943 218)  routing T_18_13.sp4_v_t_32 <X> T_18_13.lc_trk_g2_5
 (16 10)  (944 218)  (944 218)  routing T_18_13.sp4_v_t_32 <X> T_18_13.lc_trk_g2_5
 (17 10)  (945 218)  (945 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (950 218)  (950 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (29 10)  (957 218)  (957 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 218)  (960 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (963 218)  (963 218)  routing T_18_13.lc_trk_g2_5 <X> T_18_13.input_2_5
 (38 10)  (966 218)  (966 218)  LC_5 Logic Functioning bit
 (39 10)  (967 218)  (967 218)  LC_5 Logic Functioning bit
 (40 10)  (968 218)  (968 218)  LC_5 Logic Functioning bit
 (41 10)  (969 218)  (969 218)  LC_5 Logic Functioning bit
 (42 10)  (970 218)  (970 218)  LC_5 Logic Functioning bit
 (27 11)  (955 219)  (955 219)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 219)  (956 219)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 219)  (957 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 219)  (959 219)  routing T_18_13.lc_trk_g0_2 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 219)  (960 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (961 219)  (961 219)  routing T_18_13.lc_trk_g2_5 <X> T_18_13.input_2_5
 (38 11)  (966 219)  (966 219)  LC_5 Logic Functioning bit
 (41 11)  (969 219)  (969 219)  LC_5 Logic Functioning bit
 (42 11)  (970 219)  (970 219)  LC_5 Logic Functioning bit
 (14 12)  (942 220)  (942 220)  routing T_18_13.bnl_op_0 <X> T_18_13.lc_trk_g3_0
 (27 12)  (955 220)  (955 220)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 220)  (957 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 220)  (959 220)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 220)  (960 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 220)  (961 220)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 220)  (964 220)  LC_6 Logic Functioning bit
 (38 12)  (966 220)  (966 220)  LC_6 Logic Functioning bit
 (39 12)  (967 220)  (967 220)  LC_6 Logic Functioning bit
 (40 12)  (968 220)  (968 220)  LC_6 Logic Functioning bit
 (43 12)  (971 220)  (971 220)  LC_6 Logic Functioning bit
 (50 12)  (978 220)  (978 220)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (942 221)  (942 221)  routing T_18_13.bnl_op_0 <X> T_18_13.lc_trk_g3_0
 (17 13)  (945 221)  (945 221)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (26 13)  (954 221)  (954 221)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 221)  (956 221)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 221)  (957 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 221)  (959 221)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (38 13)  (966 221)  (966 221)  LC_6 Logic Functioning bit
 (39 13)  (967 221)  (967 221)  LC_6 Logic Functioning bit
 (40 13)  (968 221)  (968 221)  LC_6 Logic Functioning bit


LogicTile_20_13

 (26 12)  (1062 220)  (1062 220)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 220)  (1063 220)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 220)  (1064 220)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 220)  (1065 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 220)  (1067 220)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 220)  (1068 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 220)  (1069 220)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 220)  (1070 220)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 220)  (1072 220)  LC_6 Logic Functioning bit
 (38 12)  (1074 220)  (1074 220)  LC_6 Logic Functioning bit
 (41 12)  (1077 220)  (1077 220)  LC_6 Logic Functioning bit
 (43 12)  (1079 220)  (1079 220)  LC_6 Logic Functioning bit
 (15 13)  (1051 221)  (1051 221)  routing T_20_13.sp4_v_t_29 <X> T_20_13.lc_trk_g3_0
 (16 13)  (1052 221)  (1052 221)  routing T_20_13.sp4_v_t_29 <X> T_20_13.lc_trk_g3_0
 (17 13)  (1053 221)  (1053 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (1062 221)  (1062 221)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 221)  (1063 221)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 221)  (1064 221)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 221)  (1065 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (1072 221)  (1072 221)  LC_6 Logic Functioning bit
 (38 13)  (1074 221)  (1074 221)  LC_6 Logic Functioning bit
 (14 14)  (1050 222)  (1050 222)  routing T_20_13.sp4_h_r_44 <X> T_20_13.lc_trk_g3_4
 (22 14)  (1058 222)  (1058 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1059 222)  (1059 222)  routing T_20_13.sp4_v_b_47 <X> T_20_13.lc_trk_g3_7
 (24 14)  (1060 222)  (1060 222)  routing T_20_13.sp4_v_b_47 <X> T_20_13.lc_trk_g3_7
 (14 15)  (1050 223)  (1050 223)  routing T_20_13.sp4_h_r_44 <X> T_20_13.lc_trk_g3_4
 (15 15)  (1051 223)  (1051 223)  routing T_20_13.sp4_h_r_44 <X> T_20_13.lc_trk_g3_4
 (16 15)  (1052 223)  (1052 223)  routing T_20_13.sp4_h_r_44 <X> T_20_13.lc_trk_g3_4
 (17 15)  (1053 223)  (1053 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_31_13

 (19 5)  (1637 213)  (1637 213)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (17 5)  (0 197)  (0 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 200)  (1 200)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_2_12

 (3 5)  (75 197)  (75 197)  routing T_2_12.sp12_h_l_23 <X> T_2_12.sp12_h_r_0


LogicTile_4_12

 (3 5)  (183 197)  (183 197)  routing T_4_12.sp12_h_l_23 <X> T_4_12.sp12_h_r_0


RAM_Tile_8_12

 (3 0)  (399 192)  (399 192)  routing T_8_12.sp12_h_r_0 <X> T_8_12.sp12_v_b_0
 (3 1)  (399 193)  (399 193)  routing T_8_12.sp12_h_r_0 <X> T_8_12.sp12_v_b_0


LogicTile_10_12

 (3 4)  (495 196)  (495 196)  routing T_10_12.sp12_v_t_23 <X> T_10_12.sp12_h_r_0
 (2 8)  (494 200)  (494 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_11_12

 (8 11)  (554 203)  (554 203)  routing T_11_12.sp4_h_r_7 <X> T_11_12.sp4_v_t_42
 (9 11)  (555 203)  (555 203)  routing T_11_12.sp4_h_r_7 <X> T_11_12.sp4_v_t_42
 (11 14)  (557 206)  (557 206)  routing T_11_12.sp4_h_r_5 <X> T_11_12.sp4_v_t_46
 (13 14)  (559 206)  (559 206)  routing T_11_12.sp4_h_r_5 <X> T_11_12.sp4_v_t_46
 (12 15)  (558 207)  (558 207)  routing T_11_12.sp4_h_r_5 <X> T_11_12.sp4_v_t_46


LogicTile_12_12

 (17 0)  (617 192)  (617 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 192)  (618 192)  routing T_12_12.wire_logic_cluster/lc_1/out <X> T_12_12.lc_trk_g0_1
 (22 0)  (622 192)  (622 192)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (623 192)  (623 192)  routing T_12_12.sp12_h_r_11 <X> T_12_12.lc_trk_g0_3
 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 192)  (632 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 192)  (634 192)  routing T_12_12.lc_trk_g1_0 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 192)  (635 192)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.input_2_0
 (37 0)  (637 192)  (637 192)  LC_0 Logic Functioning bit
 (38 0)  (638 192)  (638 192)  LC_0 Logic Functioning bit
 (39 0)  (639 192)  (639 192)  LC_0 Logic Functioning bit
 (42 0)  (642 192)  (642 192)  LC_0 Logic Functioning bit
 (45 0)  (645 192)  (645 192)  LC_0 Logic Functioning bit
 (46 0)  (646 192)  (646 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (647 192)  (647 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (626 193)  (626 193)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 193)  (627 193)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 193)  (628 193)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 193)  (629 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 193)  (630 193)  routing T_12_12.lc_trk_g0_3 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 193)  (632 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (634 193)  (634 193)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.input_2_0
 (36 1)  (636 193)  (636 193)  LC_0 Logic Functioning bit
 (37 1)  (637 193)  (637 193)  LC_0 Logic Functioning bit
 (38 1)  (638 193)  (638 193)  LC_0 Logic Functioning bit
 (39 1)  (639 193)  (639 193)  LC_0 Logic Functioning bit
 (42 1)  (642 193)  (642 193)  LC_0 Logic Functioning bit
 (43 1)  (643 193)  (643 193)  LC_0 Logic Functioning bit
 (44 1)  (644 193)  (644 193)  LC_0 Logic Functioning bit
 (0 2)  (600 194)  (600 194)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (1 2)  (601 194)  (601 194)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (613 194)  (613 194)  routing T_12_12.sp4_h_r_2 <X> T_12_12.sp4_v_t_39
 (27 2)  (627 194)  (627 194)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 194)  (628 194)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 194)  (629 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 194)  (631 194)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 194)  (634 194)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 194)  (636 194)  LC_1 Logic Functioning bit
 (38 2)  (638 194)  (638 194)  LC_1 Logic Functioning bit
 (41 2)  (641 194)  (641 194)  LC_1 Logic Functioning bit
 (43 2)  (643 194)  (643 194)  LC_1 Logic Functioning bit
 (45 2)  (645 194)  (645 194)  LC_1 Logic Functioning bit
 (46 2)  (646 194)  (646 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (12 3)  (612 195)  (612 195)  routing T_12_12.sp4_h_r_2 <X> T_12_12.sp4_v_t_39
 (29 3)  (629 195)  (629 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 195)  (630 195)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 195)  (636 195)  LC_1 Logic Functioning bit
 (38 3)  (638 195)  (638 195)  LC_1 Logic Functioning bit
 (40 3)  (640 195)  (640 195)  LC_1 Logic Functioning bit
 (42 3)  (642 195)  (642 195)  LC_1 Logic Functioning bit
 (51 3)  (651 195)  (651 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (653 195)  (653 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (614 196)  (614 196)  routing T_12_12.wire_logic_cluster/lc_0/out <X> T_12_12.lc_trk_g1_0
 (17 5)  (617 197)  (617 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 6)  (614 198)  (614 198)  routing T_12_12.wire_logic_cluster/lc_4/out <X> T_12_12.lc_trk_g1_4
 (15 6)  (615 198)  (615 198)  routing T_12_12.top_op_5 <X> T_12_12.lc_trk_g1_5
 (17 6)  (617 198)  (617 198)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (17 7)  (617 199)  (617 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (618 199)  (618 199)  routing T_12_12.top_op_5 <X> T_12_12.lc_trk_g1_5
 (15 8)  (615 200)  (615 200)  routing T_12_12.sp4_v_t_28 <X> T_12_12.lc_trk_g2_1
 (16 8)  (616 200)  (616 200)  routing T_12_12.sp4_v_t_28 <X> T_12_12.lc_trk_g2_1
 (17 8)  (617 200)  (617 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (626 200)  (626 200)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 200)  (628 200)  routing T_12_12.lc_trk_g2_1 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 200)  (631 200)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 200)  (634 200)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 200)  (637 200)  LC_4 Logic Functioning bit
 (39 8)  (639 200)  (639 200)  LC_4 Logic Functioning bit
 (45 8)  (645 200)  (645 200)  LC_4 Logic Functioning bit
 (28 9)  (628 201)  (628 201)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 201)  (629 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 201)  (636 201)  LC_4 Logic Functioning bit
 (37 9)  (637 201)  (637 201)  LC_4 Logic Functioning bit
 (38 9)  (638 201)  (638 201)  LC_4 Logic Functioning bit
 (39 9)  (639 201)  (639 201)  LC_4 Logic Functioning bit
 (40 9)  (640 201)  (640 201)  LC_4 Logic Functioning bit
 (42 9)  (642 201)  (642 201)  LC_4 Logic Functioning bit
 (44 9)  (644 201)  (644 201)  LC_4 Logic Functioning bit
 (48 9)  (648 201)  (648 201)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (53 9)  (653 201)  (653 201)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (604 202)  (604 202)  routing T_12_12.sp4_h_r_0 <X> T_12_12.sp4_v_t_43
 (6 10)  (606 202)  (606 202)  routing T_12_12.sp4_h_r_0 <X> T_12_12.sp4_v_t_43
 (5 11)  (605 203)  (605 203)  routing T_12_12.sp4_h_r_0 <X> T_12_12.sp4_v_t_43
 (14 11)  (614 203)  (614 203)  routing T_12_12.sp4_r_v_b_36 <X> T_12_12.lc_trk_g2_4
 (17 11)  (617 203)  (617 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 12)  (622 204)  (622 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 204)  (623 204)  routing T_12_12.sp4_h_r_27 <X> T_12_12.lc_trk_g3_3
 (24 12)  (624 204)  (624 204)  routing T_12_12.sp4_h_r_27 <X> T_12_12.lc_trk_g3_3
 (21 13)  (621 205)  (621 205)  routing T_12_12.sp4_h_r_27 <X> T_12_12.lc_trk_g3_3
 (0 14)  (600 206)  (600 206)  routing T_12_12.glb_netwk_4 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 206)  (601 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_12

 (10 0)  (664 192)  (664 192)  routing T_13_12.sp4_v_t_45 <X> T_13_12.sp4_h_r_1
 (14 0)  (668 192)  (668 192)  routing T_13_12.wire_logic_cluster/lc_0/out <X> T_13_12.lc_trk_g0_0
 (31 0)  (685 192)  (685 192)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 192)  (687 192)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 192)  (688 192)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 192)  (690 192)  LC_0 Logic Functioning bit
 (37 0)  (691 192)  (691 192)  LC_0 Logic Functioning bit
 (38 0)  (692 192)  (692 192)  LC_0 Logic Functioning bit
 (39 0)  (693 192)  (693 192)  LC_0 Logic Functioning bit
 (45 0)  (699 192)  (699 192)  LC_0 Logic Functioning bit
 (52 0)  (706 192)  (706 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (671 193)  (671 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (36 1)  (690 193)  (690 193)  LC_0 Logic Functioning bit
 (37 1)  (691 193)  (691 193)  LC_0 Logic Functioning bit
 (38 1)  (692 193)  (692 193)  LC_0 Logic Functioning bit
 (39 1)  (693 193)  (693 193)  LC_0 Logic Functioning bit
 (44 1)  (698 193)  (698 193)  LC_0 Logic Functioning bit
 (47 1)  (701 193)  (701 193)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (654 194)  (654 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (1 2)  (655 194)  (655 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (690 194)  (690 194)  LC_1 Logic Functioning bit
 (38 2)  (692 194)  (692 194)  LC_1 Logic Functioning bit
 (41 2)  (695 194)  (695 194)  LC_1 Logic Functioning bit
 (43 2)  (697 194)  (697 194)  LC_1 Logic Functioning bit
 (45 2)  (699 194)  (699 194)  LC_1 Logic Functioning bit
 (52 2)  (706 194)  (706 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (36 3)  (690 195)  (690 195)  LC_1 Logic Functioning bit
 (38 3)  (692 195)  (692 195)  LC_1 Logic Functioning bit
 (41 3)  (695 195)  (695 195)  LC_1 Logic Functioning bit
 (43 3)  (697 195)  (697 195)  LC_1 Logic Functioning bit
 (44 3)  (698 195)  (698 195)  LC_1 Logic Functioning bit
 (47 3)  (701 195)  (701 195)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (11 4)  (665 196)  (665 196)  routing T_13_12.sp4_v_t_39 <X> T_13_12.sp4_v_b_5
 (12 4)  (666 196)  (666 196)  routing T_13_12.sp4_v_t_40 <X> T_13_12.sp4_h_r_5
 (17 4)  (671 196)  (671 196)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (672 196)  (672 196)  routing T_13_12.wire_logic_cluster/lc_1/out <X> T_13_12.lc_trk_g1_1
 (27 4)  (681 196)  (681 196)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 196)  (684 196)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 196)  (685 196)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 196)  (687 196)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 196)  (688 196)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 196)  (690 196)  LC_2 Logic Functioning bit
 (38 4)  (692 196)  (692 196)  LC_2 Logic Functioning bit
 (41 4)  (695 196)  (695 196)  LC_2 Logic Functioning bit
 (43 4)  (697 196)  (697 196)  LC_2 Logic Functioning bit
 (52 4)  (706 196)  (706 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (12 5)  (666 197)  (666 197)  routing T_13_12.sp4_v_t_39 <X> T_13_12.sp4_v_b_5
 (14 5)  (668 197)  (668 197)  routing T_13_12.top_op_0 <X> T_13_12.lc_trk_g1_0
 (15 5)  (669 197)  (669 197)  routing T_13_12.top_op_0 <X> T_13_12.lc_trk_g1_0
 (17 5)  (671 197)  (671 197)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (29 5)  (683 197)  (683 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 197)  (685 197)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 197)  (686 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (688 197)  (688 197)  routing T_13_12.lc_trk_g1_1 <X> T_13_12.input_2_2
 (36 5)  (690 197)  (690 197)  LC_2 Logic Functioning bit
 (37 5)  (691 197)  (691 197)  LC_2 Logic Functioning bit
 (38 5)  (692 197)  (692 197)  LC_2 Logic Functioning bit
 (41 5)  (695 197)  (695 197)  LC_2 Logic Functioning bit
 (43 5)  (697 197)  (697 197)  LC_2 Logic Functioning bit
 (53 5)  (707 197)  (707 197)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (669 198)  (669 198)  routing T_13_12.sp4_v_b_21 <X> T_13_12.lc_trk_g1_5
 (16 6)  (670 198)  (670 198)  routing T_13_12.sp4_v_b_21 <X> T_13_12.lc_trk_g1_5
 (17 6)  (671 198)  (671 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (28 6)  (682 198)  (682 198)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 198)  (683 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 198)  (686 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 198)  (687 198)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 198)  (688 198)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 198)  (690 198)  LC_3 Logic Functioning bit
 (38 6)  (692 198)  (692 198)  LC_3 Logic Functioning bit
 (40 6)  (694 198)  (694 198)  LC_3 Logic Functioning bit
 (41 6)  (695 198)  (695 198)  LC_3 Logic Functioning bit
 (43 6)  (697 198)  (697 198)  LC_3 Logic Functioning bit
 (50 6)  (704 198)  (704 198)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (668 199)  (668 199)  routing T_13_12.top_op_4 <X> T_13_12.lc_trk_g1_4
 (15 7)  (669 199)  (669 199)  routing T_13_12.top_op_4 <X> T_13_12.lc_trk_g1_4
 (17 7)  (671 199)  (671 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (676 199)  (676 199)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 199)  (678 199)  routing T_13_12.top_op_6 <X> T_13_12.lc_trk_g1_6
 (25 7)  (679 199)  (679 199)  routing T_13_12.top_op_6 <X> T_13_12.lc_trk_g1_6
 (26 7)  (680 199)  (680 199)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 199)  (682 199)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 199)  (683 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 199)  (684 199)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (37 7)  (691 199)  (691 199)  LC_3 Logic Functioning bit
 (39 7)  (693 199)  (693 199)  LC_3 Logic Functioning bit
 (22 8)  (676 200)  (676 200)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (678 200)  (678 200)  routing T_13_12.tnr_op_3 <X> T_13_12.lc_trk_g2_3
 (22 9)  (676 201)  (676 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 201)  (677 201)  routing T_13_12.sp4_v_b_42 <X> T_13_12.lc_trk_g2_2
 (24 9)  (678 201)  (678 201)  routing T_13_12.sp4_v_b_42 <X> T_13_12.lc_trk_g2_2
 (21 10)  (675 202)  (675 202)  routing T_13_12.rgt_op_7 <X> T_13_12.lc_trk_g2_7
 (22 10)  (676 202)  (676 202)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 202)  (678 202)  routing T_13_12.rgt_op_7 <X> T_13_12.lc_trk_g2_7
 (22 11)  (676 203)  (676 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 203)  (677 203)  routing T_13_12.sp4_v_b_46 <X> T_13_12.lc_trk_g2_6
 (24 11)  (678 203)  (678 203)  routing T_13_12.sp4_v_b_46 <X> T_13_12.lc_trk_g2_6
 (4 12)  (658 204)  (658 204)  routing T_13_12.sp4_h_l_44 <X> T_13_12.sp4_v_b_9
 (15 12)  (669 204)  (669 204)  routing T_13_12.tnr_op_1 <X> T_13_12.lc_trk_g3_1
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (676 204)  (676 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 204)  (677 204)  routing T_13_12.sp4_h_r_27 <X> T_13_12.lc_trk_g3_3
 (24 12)  (678 204)  (678 204)  routing T_13_12.sp4_h_r_27 <X> T_13_12.lc_trk_g3_3
 (26 12)  (680 204)  (680 204)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 204)  (681 204)  routing T_13_12.lc_trk_g1_0 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 204)  (685 204)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 204)  (688 204)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 204)  (690 204)  LC_6 Logic Functioning bit
 (43 12)  (697 204)  (697 204)  LC_6 Logic Functioning bit
 (5 13)  (659 205)  (659 205)  routing T_13_12.sp4_h_l_44 <X> T_13_12.sp4_v_b_9
 (21 13)  (675 205)  (675 205)  routing T_13_12.sp4_h_r_27 <X> T_13_12.lc_trk_g3_3
 (27 13)  (681 205)  (681 205)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 205)  (683 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 205)  (685 205)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 205)  (686 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (687 205)  (687 205)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.input_2_6
 (34 13)  (688 205)  (688 205)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.input_2_6
 (35 13)  (689 205)  (689 205)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.input_2_6
 (37 13)  (691 205)  (691 205)  LC_6 Logic Functioning bit
 (0 14)  (654 206)  (654 206)  routing T_13_12.glb_netwk_4 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 206)  (655 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (679 206)  (679 206)  routing T_13_12.rgt_op_6 <X> T_13_12.lc_trk_g3_6
 (26 14)  (680 206)  (680 206)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 206)  (682 206)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 206)  (684 206)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 206)  (685 206)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 206)  (688 206)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 206)  (690 206)  LC_7 Logic Functioning bit
 (37 14)  (691 206)  (691 206)  LC_7 Logic Functioning bit
 (39 14)  (693 206)  (693 206)  LC_7 Logic Functioning bit
 (42 14)  (696 206)  (696 206)  LC_7 Logic Functioning bit
 (43 14)  (697 206)  (697 206)  LC_7 Logic Functioning bit
 (50 14)  (704 206)  (704 206)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (669 207)  (669 207)  routing T_13_12.sp4_v_t_33 <X> T_13_12.lc_trk_g3_4
 (16 15)  (670 207)  (670 207)  routing T_13_12.sp4_v_t_33 <X> T_13_12.lc_trk_g3_4
 (17 15)  (671 207)  (671 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (676 207)  (676 207)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 207)  (678 207)  routing T_13_12.rgt_op_6 <X> T_13_12.lc_trk_g3_6
 (26 15)  (680 207)  (680 207)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 207)  (682 207)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 207)  (683 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 207)  (684 207)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 207)  (690 207)  LC_7 Logic Functioning bit
 (37 15)  (691 207)  (691 207)  LC_7 Logic Functioning bit
 (42 15)  (696 207)  (696 207)  LC_7 Logic Functioning bit
 (43 15)  (697 207)  (697 207)  LC_7 Logic Functioning bit


LogicTile_14_12

 (21 0)  (729 192)  (729 192)  routing T_14_12.lft_op_3 <X> T_14_12.lc_trk_g0_3
 (22 0)  (730 192)  (730 192)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 192)  (732 192)  routing T_14_12.lft_op_3 <X> T_14_12.lc_trk_g0_3
 (26 0)  (734 192)  (734 192)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 192)  (736 192)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 192)  (738 192)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 192)  (739 192)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 192)  (741 192)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 192)  (743 192)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.input_2_0
 (36 0)  (744 192)  (744 192)  LC_0 Logic Functioning bit
 (38 0)  (746 192)  (746 192)  LC_0 Logic Functioning bit
 (22 1)  (730 193)  (730 193)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 193)  (732 193)  routing T_14_12.top_op_2 <X> T_14_12.lc_trk_g0_2
 (25 1)  (733 193)  (733 193)  routing T_14_12.top_op_2 <X> T_14_12.lc_trk_g0_2
 (26 1)  (734 193)  (734 193)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 193)  (735 193)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 193)  (736 193)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 193)  (737 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 193)  (739 193)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 193)  (740 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (744 193)  (744 193)  LC_0 Logic Functioning bit
 (38 1)  (746 193)  (746 193)  LC_0 Logic Functioning bit
 (43 1)  (751 193)  (751 193)  LC_0 Logic Functioning bit
 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (1 2)  (709 194)  (709 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (725 194)  (725 194)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (726 194)  (726 194)  routing T_14_12.wire_logic_cluster/lc_5/out <X> T_14_12.lc_trk_g0_5
 (21 2)  (729 194)  (729 194)  routing T_14_12.lft_op_7 <X> T_14_12.lc_trk_g0_7
 (22 2)  (730 194)  (730 194)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 194)  (732 194)  routing T_14_12.lft_op_7 <X> T_14_12.lc_trk_g0_7
 (27 2)  (735 194)  (735 194)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 194)  (738 194)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 194)  (741 194)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 194)  (742 194)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 194)  (744 194)  LC_1 Logic Functioning bit
 (38 2)  (746 194)  (746 194)  LC_1 Logic Functioning bit
 (39 2)  (747 194)  (747 194)  LC_1 Logic Functioning bit
 (40 2)  (748 194)  (748 194)  LC_1 Logic Functioning bit
 (45 2)  (753 194)  (753 194)  LC_1 Logic Functioning bit
 (46 2)  (754 194)  (754 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (758 194)  (758 194)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (722 195)  (722 195)  routing T_14_12.sp4_r_v_b_28 <X> T_14_12.lc_trk_g0_4
 (17 3)  (725 195)  (725 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (730 195)  (730 195)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 195)  (732 195)  routing T_14_12.top_op_6 <X> T_14_12.lc_trk_g0_6
 (25 3)  (733 195)  (733 195)  routing T_14_12.top_op_6 <X> T_14_12.lc_trk_g0_6
 (30 3)  (738 195)  (738 195)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 195)  (744 195)  LC_1 Logic Functioning bit
 (38 3)  (746 195)  (746 195)  LC_1 Logic Functioning bit
 (39 3)  (747 195)  (747 195)  LC_1 Logic Functioning bit
 (40 3)  (748 195)  (748 195)  LC_1 Logic Functioning bit
 (48 3)  (756 195)  (756 195)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (5 6)  (713 198)  (713 198)  routing T_14_12.sp4_v_t_44 <X> T_14_12.sp4_h_l_38
 (14 6)  (722 198)  (722 198)  routing T_14_12.wire_logic_cluster/lc_4/out <X> T_14_12.lc_trk_g1_4
 (21 6)  (729 198)  (729 198)  routing T_14_12.lft_op_7 <X> T_14_12.lc_trk_g1_7
 (22 6)  (730 198)  (730 198)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 198)  (732 198)  routing T_14_12.lft_op_7 <X> T_14_12.lc_trk_g1_7
 (27 6)  (735 198)  (735 198)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 198)  (736 198)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 198)  (738 198)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 198)  (739 198)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 198)  (741 198)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 198)  (745 198)  LC_3 Logic Functioning bit
 (39 6)  (747 198)  (747 198)  LC_3 Logic Functioning bit
 (4 7)  (712 199)  (712 199)  routing T_14_12.sp4_v_t_44 <X> T_14_12.sp4_h_l_38
 (6 7)  (714 199)  (714 199)  routing T_14_12.sp4_v_t_44 <X> T_14_12.sp4_h_l_38
 (17 7)  (725 199)  (725 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (735 199)  (735 199)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 199)  (736 199)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 199)  (737 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (26 8)  (734 200)  (734 200)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 200)  (738 200)  routing T_14_12.lc_trk_g0_7 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 200)  (739 200)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 200)  (742 200)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 200)  (744 200)  LC_4 Logic Functioning bit
 (38 8)  (746 200)  (746 200)  LC_4 Logic Functioning bit
 (39 8)  (747 200)  (747 200)  LC_4 Logic Functioning bit
 (40 8)  (748 200)  (748 200)  LC_4 Logic Functioning bit
 (45 8)  (753 200)  (753 200)  LC_4 Logic Functioning bit
 (46 8)  (754 200)  (754 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (755 200)  (755 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (758 200)  (758 200)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (730 201)  (730 201)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (732 201)  (732 201)  routing T_14_12.tnr_op_2 <X> T_14_12.lc_trk_g2_2
 (26 9)  (734 201)  (734 201)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 201)  (737 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 201)  (738 201)  routing T_14_12.lc_trk_g0_7 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 201)  (744 201)  LC_4 Logic Functioning bit
 (38 9)  (746 201)  (746 201)  LC_4 Logic Functioning bit
 (46 9)  (754 201)  (754 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (756 201)  (756 201)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (725 202)  (725 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (730 202)  (730 202)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (732 202)  (732 202)  routing T_14_12.tnr_op_7 <X> T_14_12.lc_trk_g2_7
 (26 10)  (734 202)  (734 202)  routing T_14_12.lc_trk_g0_5 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 202)  (735 202)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 202)  (737 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 202)  (738 202)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 202)  (739 202)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 202)  (741 202)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 202)  (743 202)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.input_2_5
 (36 10)  (744 202)  (744 202)  LC_5 Logic Functioning bit
 (38 10)  (746 202)  (746 202)  LC_5 Logic Functioning bit
 (39 10)  (747 202)  (747 202)  LC_5 Logic Functioning bit
 (40 10)  (748 202)  (748 202)  LC_5 Logic Functioning bit
 (41 10)  (749 202)  (749 202)  LC_5 Logic Functioning bit
 (42 10)  (750 202)  (750 202)  LC_5 Logic Functioning bit
 (43 10)  (751 202)  (751 202)  LC_5 Logic Functioning bit
 (45 10)  (753 202)  (753 202)  LC_5 Logic Functioning bit
 (46 10)  (754 202)  (754 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (756 202)  (756 202)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (17 11)  (725 203)  (725 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (730 203)  (730 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (731 203)  (731 203)  routing T_14_12.sp4_v_b_46 <X> T_14_12.lc_trk_g2_6
 (24 11)  (732 203)  (732 203)  routing T_14_12.sp4_v_b_46 <X> T_14_12.lc_trk_g2_6
 (29 11)  (737 203)  (737 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 203)  (738 203)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 203)  (740 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (741 203)  (741 203)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.input_2_5
 (35 11)  (743 203)  (743 203)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.input_2_5
 (39 11)  (747 203)  (747 203)  LC_5 Logic Functioning bit
 (40 11)  (748 203)  (748 203)  LC_5 Logic Functioning bit
 (42 11)  (750 203)  (750 203)  LC_5 Logic Functioning bit
 (48 11)  (756 203)  (756 203)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (760 203)  (760 203)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (725 204)  (725 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 204)  (726 204)  routing T_14_12.wire_logic_cluster/lc_1/out <X> T_14_12.lc_trk_g3_1
 (26 12)  (734 204)  (734 204)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 204)  (735 204)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 204)  (736 204)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 204)  (739 204)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 204)  (741 204)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 204)  (742 204)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 204)  (743 204)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.input_2_6
 (36 12)  (744 204)  (744 204)  LC_6 Logic Functioning bit
 (37 12)  (745 204)  (745 204)  LC_6 Logic Functioning bit
 (42 12)  (750 204)  (750 204)  LC_6 Logic Functioning bit
 (45 12)  (753 204)  (753 204)  LC_6 Logic Functioning bit
 (16 13)  (724 205)  (724 205)  routing T_14_12.sp12_v_b_8 <X> T_14_12.lc_trk_g3_0
 (17 13)  (725 205)  (725 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (730 205)  (730 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (733 205)  (733 205)  routing T_14_12.sp4_r_v_b_42 <X> T_14_12.lc_trk_g3_2
 (26 13)  (734 205)  (734 205)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 205)  (736 205)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 205)  (737 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 205)  (738 205)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 205)  (740 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (741 205)  (741 205)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.input_2_6
 (36 13)  (744 205)  (744 205)  LC_6 Logic Functioning bit
 (37 13)  (745 205)  (745 205)  LC_6 Logic Functioning bit
 (14 14)  (722 206)  (722 206)  routing T_14_12.rgt_op_4 <X> T_14_12.lc_trk_g3_4
 (15 14)  (723 206)  (723 206)  routing T_14_12.tnl_op_5 <X> T_14_12.lc_trk_g3_5
 (17 14)  (725 206)  (725 206)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (730 206)  (730 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (731 206)  (731 206)  routing T_14_12.sp4_v_b_47 <X> T_14_12.lc_trk_g3_7
 (24 14)  (732 206)  (732 206)  routing T_14_12.sp4_v_b_47 <X> T_14_12.lc_trk_g3_7
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 206)  (741 206)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (40 14)  (748 206)  (748 206)  LC_7 Logic Functioning bit
 (42 14)  (750 206)  (750 206)  LC_7 Logic Functioning bit
 (15 15)  (723 207)  (723 207)  routing T_14_12.rgt_op_4 <X> T_14_12.lc_trk_g3_4
 (17 15)  (725 207)  (725 207)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (726 207)  (726 207)  routing T_14_12.tnl_op_5 <X> T_14_12.lc_trk_g3_5
 (26 15)  (734 207)  (734 207)  routing T_14_12.lc_trk_g0_3 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 207)  (737 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 207)  (738 207)  routing T_14_12.lc_trk_g0_2 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 207)  (739 207)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_7/in_3


LogicTile_15_12

 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (788 194)  (788 194)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 194)  (790 194)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 194)  (792 194)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 194)  (793 194)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 194)  (795 194)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 194)  (796 194)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 194)  (797 194)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.input_2_1
 (36 2)  (798 194)  (798 194)  LC_1 Logic Functioning bit
 (38 2)  (800 194)  (800 194)  LC_1 Logic Functioning bit
 (39 2)  (801 194)  (801 194)  LC_1 Logic Functioning bit
 (40 2)  (802 194)  (802 194)  LC_1 Logic Functioning bit
 (22 3)  (784 195)  (784 195)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (788 195)  (788 195)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 195)  (789 195)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 195)  (791 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 195)  (793 195)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 195)  (794 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (795 195)  (795 195)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.input_2_1
 (36 3)  (798 195)  (798 195)  LC_1 Logic Functioning bit
 (38 3)  (800 195)  (800 195)  LC_1 Logic Functioning bit
 (39 3)  (801 195)  (801 195)  LC_1 Logic Functioning bit
 (41 3)  (803 195)  (803 195)  LC_1 Logic Functioning bit
 (43 3)  (805 195)  (805 195)  LC_1 Logic Functioning bit
 (51 3)  (813 195)  (813 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 6)  (767 198)  (767 198)  routing T_15_12.sp4_v_t_38 <X> T_15_12.sp4_h_l_38
 (25 6)  (787 198)  (787 198)  routing T_15_12.lft_op_6 <X> T_15_12.lc_trk_g1_6
 (6 7)  (768 199)  (768 199)  routing T_15_12.sp4_v_t_38 <X> T_15_12.sp4_h_l_38
 (22 7)  (784 199)  (784 199)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (786 199)  (786 199)  routing T_15_12.lft_op_6 <X> T_15_12.lc_trk_g1_6
 (14 8)  (776 200)  (776 200)  routing T_15_12.sp4_v_t_21 <X> T_15_12.lc_trk_g2_0
 (15 8)  (777 200)  (777 200)  routing T_15_12.sp4_h_r_25 <X> T_15_12.lc_trk_g2_1
 (16 8)  (778 200)  (778 200)  routing T_15_12.sp4_h_r_25 <X> T_15_12.lc_trk_g2_1
 (17 8)  (779 200)  (779 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (28 8)  (790 200)  (790 200)  routing T_15_12.lc_trk_g2_1 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 200)  (791 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 200)  (793 200)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 200)  (796 200)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 200)  (799 200)  LC_4 Logic Functioning bit
 (39 8)  (801 200)  (801 200)  LC_4 Logic Functioning bit
 (14 9)  (776 201)  (776 201)  routing T_15_12.sp4_v_t_21 <X> T_15_12.lc_trk_g2_0
 (16 9)  (778 201)  (778 201)  routing T_15_12.sp4_v_t_21 <X> T_15_12.lc_trk_g2_0
 (17 9)  (779 201)  (779 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (780 201)  (780 201)  routing T_15_12.sp4_h_r_25 <X> T_15_12.lc_trk_g2_1
 (31 9)  (793 201)  (793 201)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 201)  (799 201)  LC_4 Logic Functioning bit
 (39 9)  (801 201)  (801 201)  LC_4 Logic Functioning bit
 (1 10)  (763 202)  (763 202)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (15 10)  (777 202)  (777 202)  routing T_15_12.sp4_h_l_16 <X> T_15_12.lc_trk_g2_5
 (16 10)  (778 202)  (778 202)  routing T_15_12.sp4_h_l_16 <X> T_15_12.lc_trk_g2_5
 (17 10)  (779 202)  (779 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (783 202)  (783 202)  routing T_15_12.wire_logic_cluster/lc_7/out <X> T_15_12.lc_trk_g2_7
 (22 10)  (784 202)  (784 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (1 11)  (763 203)  (763 203)  routing T_15_12.glb_netwk_4 <X> T_15_12.glb2local_2
 (12 11)  (774 203)  (774 203)  routing T_15_12.sp4_h_l_45 <X> T_15_12.sp4_v_t_45
 (14 11)  (776 203)  (776 203)  routing T_15_12.sp4_r_v_b_36 <X> T_15_12.lc_trk_g2_4
 (17 11)  (779 203)  (779 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (780 203)  (780 203)  routing T_15_12.sp4_h_l_16 <X> T_15_12.lc_trk_g2_5
 (8 12)  (770 204)  (770 204)  routing T_15_12.sp4_v_b_10 <X> T_15_12.sp4_h_r_10
 (9 12)  (771 204)  (771 204)  routing T_15_12.sp4_v_b_10 <X> T_15_12.sp4_h_r_10
 (22 14)  (784 206)  (784 206)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (785 206)  (785 206)  routing T_15_12.sp12_v_b_23 <X> T_15_12.lc_trk_g3_7
 (25 14)  (787 206)  (787 206)  routing T_15_12.sp4_v_b_38 <X> T_15_12.lc_trk_g3_6
 (26 14)  (788 206)  (788 206)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 206)  (791 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 206)  (792 206)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 206)  (794 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 206)  (795 206)  routing T_15_12.lc_trk_g2_0 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 206)  (797 206)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.input_2_7
 (37 14)  (799 206)  (799 206)  LC_7 Logic Functioning bit
 (42 14)  (804 206)  (804 206)  LC_7 Logic Functioning bit
 (45 14)  (807 206)  (807 206)  LC_7 Logic Functioning bit
 (51 14)  (813 206)  (813 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (8 15)  (770 207)  (770 207)  routing T_15_12.sp4_h_l_47 <X> T_15_12.sp4_v_t_47
 (21 15)  (783 207)  (783 207)  routing T_15_12.sp12_v_b_23 <X> T_15_12.lc_trk_g3_7
 (22 15)  (784 207)  (784 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 207)  (785 207)  routing T_15_12.sp4_v_b_38 <X> T_15_12.lc_trk_g3_6
 (25 15)  (787 207)  (787 207)  routing T_15_12.sp4_v_b_38 <X> T_15_12.lc_trk_g3_6
 (26 15)  (788 207)  (788 207)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 207)  (789 207)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 207)  (790 207)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 207)  (791 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 207)  (792 207)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 207)  (794 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (795 207)  (795 207)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.input_2_7
 (35 15)  (797 207)  (797 207)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.input_2_7
 (39 15)  (801 207)  (801 207)  LC_7 Logic Functioning bit
 (42 15)  (804 207)  (804 207)  LC_7 Logic Functioning bit


LogicTile_16_12

 (4 0)  (820 192)  (820 192)  routing T_16_12.sp4_h_l_37 <X> T_16_12.sp4_v_b_0
 (3 1)  (819 193)  (819 193)  routing T_16_12.sp12_h_l_23 <X> T_16_12.sp12_v_b_0
 (5 1)  (821 193)  (821 193)  routing T_16_12.sp4_h_l_37 <X> T_16_12.sp4_v_b_0
 (6 1)  (822 193)  (822 193)  routing T_16_12.sp4_h_l_37 <X> T_16_12.sp4_h_r_0
 (19 2)  (835 194)  (835 194)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (12 4)  (828 196)  (828 196)  routing T_16_12.sp4_h_l_39 <X> T_16_12.sp4_h_r_5
 (13 5)  (829 197)  (829 197)  routing T_16_12.sp4_h_l_39 <X> T_16_12.sp4_h_r_5
 (11 8)  (827 200)  (827 200)  routing T_16_12.sp4_h_l_39 <X> T_16_12.sp4_v_b_8
 (13 8)  (829 200)  (829 200)  routing T_16_12.sp4_h_l_39 <X> T_16_12.sp4_v_b_8
 (12 9)  (828 201)  (828 201)  routing T_16_12.sp4_h_l_39 <X> T_16_12.sp4_v_b_8


LogicTile_17_12

 (32 0)  (906 192)  (906 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 192)  (907 192)  routing T_17_12.lc_trk_g2_1 <X> T_17_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 192)  (910 192)  LC_0 Logic Functioning bit
 (37 0)  (911 192)  (911 192)  LC_0 Logic Functioning bit
 (38 0)  (912 192)  (912 192)  LC_0 Logic Functioning bit
 (39 0)  (913 192)  (913 192)  LC_0 Logic Functioning bit
 (45 0)  (919 192)  (919 192)  LC_0 Logic Functioning bit
 (10 1)  (884 193)  (884 193)  routing T_17_12.sp4_h_r_8 <X> T_17_12.sp4_v_b_1
 (36 1)  (910 193)  (910 193)  LC_0 Logic Functioning bit
 (37 1)  (911 193)  (911 193)  LC_0 Logic Functioning bit
 (38 1)  (912 193)  (912 193)  LC_0 Logic Functioning bit
 (39 1)  (913 193)  (913 193)  LC_0 Logic Functioning bit
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (880 194)  (880 194)  routing T_17_12.sp4_h_l_42 <X> T_17_12.sp4_v_t_37
 (26 2)  (900 194)  (900 194)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_1/in_0
 (36 2)  (910 194)  (910 194)  LC_1 Logic Functioning bit
 (38 2)  (912 194)  (912 194)  LC_1 Logic Functioning bit
 (41 2)  (915 194)  (915 194)  LC_1 Logic Functioning bit
 (43 2)  (917 194)  (917 194)  LC_1 Logic Functioning bit
 (45 2)  (919 194)  (919 194)  LC_1 Logic Functioning bit
 (27 3)  (901 195)  (901 195)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 195)  (902 195)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 195)  (903 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (911 195)  (911 195)  LC_1 Logic Functioning bit
 (39 3)  (913 195)  (913 195)  LC_1 Logic Functioning bit
 (40 3)  (914 195)  (914 195)  LC_1 Logic Functioning bit
 (42 3)  (916 195)  (916 195)  LC_1 Logic Functioning bit
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (9 4)  (883 196)  (883 196)  routing T_17_12.sp4_h_l_36 <X> T_17_12.sp4_h_r_4
 (10 4)  (884 196)  (884 196)  routing T_17_12.sp4_h_l_36 <X> T_17_12.sp4_h_r_4
 (14 4)  (888 196)  (888 196)  routing T_17_12.sp4_h_r_8 <X> T_17_12.lc_trk_g1_0
 (22 4)  (896 196)  (896 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (897 196)  (897 196)  routing T_17_12.sp4_h_r_3 <X> T_17_12.lc_trk_g1_3
 (24 4)  (898 196)  (898 196)  routing T_17_12.sp4_h_r_3 <X> T_17_12.lc_trk_g1_3
 (36 4)  (910 196)  (910 196)  LC_2 Logic Functioning bit
 (38 4)  (912 196)  (912 196)  LC_2 Logic Functioning bit
 (41 4)  (915 196)  (915 196)  LC_2 Logic Functioning bit
 (43 4)  (917 196)  (917 196)  LC_2 Logic Functioning bit
 (45 4)  (919 196)  (919 196)  LC_2 Logic Functioning bit
 (0 5)  (874 197)  (874 197)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (1 5)  (875 197)  (875 197)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (15 5)  (889 197)  (889 197)  routing T_17_12.sp4_h_r_8 <X> T_17_12.lc_trk_g1_0
 (16 5)  (890 197)  (890 197)  routing T_17_12.sp4_h_r_8 <X> T_17_12.lc_trk_g1_0
 (17 5)  (891 197)  (891 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (895 197)  (895 197)  routing T_17_12.sp4_h_r_3 <X> T_17_12.lc_trk_g1_3
 (27 5)  (901 197)  (901 197)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 197)  (902 197)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 197)  (903 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (37 5)  (911 197)  (911 197)  LC_2 Logic Functioning bit
 (39 5)  (913 197)  (913 197)  LC_2 Logic Functioning bit
 (40 5)  (914 197)  (914 197)  LC_2 Logic Functioning bit
 (42 5)  (916 197)  (916 197)  LC_2 Logic Functioning bit
 (8 8)  (882 200)  (882 200)  routing T_17_12.sp4_h_l_42 <X> T_17_12.sp4_h_r_7
 (15 8)  (889 200)  (889 200)  routing T_17_12.sp4_h_r_33 <X> T_17_12.lc_trk_g2_1
 (16 8)  (890 200)  (890 200)  routing T_17_12.sp4_h_r_33 <X> T_17_12.lc_trk_g2_1
 (17 8)  (891 200)  (891 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (892 200)  (892 200)  routing T_17_12.sp4_h_r_33 <X> T_17_12.lc_trk_g2_1
 (17 12)  (891 204)  (891 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (896 204)  (896 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (32 12)  (906 204)  (906 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 204)  (908 204)  routing T_17_12.lc_trk_g1_0 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 204)  (910 204)  LC_6 Logic Functioning bit
 (37 12)  (911 204)  (911 204)  LC_6 Logic Functioning bit
 (38 12)  (912 204)  (912 204)  LC_6 Logic Functioning bit
 (39 12)  (913 204)  (913 204)  LC_6 Logic Functioning bit
 (45 12)  (919 204)  (919 204)  LC_6 Logic Functioning bit
 (48 12)  (922 204)  (922 204)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (18 13)  (892 205)  (892 205)  routing T_17_12.sp4_r_v_b_41 <X> T_17_12.lc_trk_g3_1
 (21 13)  (895 205)  (895 205)  routing T_17_12.sp4_r_v_b_43 <X> T_17_12.lc_trk_g3_3
 (36 13)  (910 205)  (910 205)  LC_6 Logic Functioning bit
 (37 13)  (911 205)  (911 205)  LC_6 Logic Functioning bit
 (38 13)  (912 205)  (912 205)  LC_6 Logic Functioning bit
 (39 13)  (913 205)  (913 205)  LC_6 Logic Functioning bit
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 206)  (888 206)  routing T_17_12.sp4_v_b_36 <X> T_17_12.lc_trk_g3_4
 (32 14)  (906 206)  (906 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 206)  (907 206)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 206)  (908 206)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 206)  (910 206)  LC_7 Logic Functioning bit
 (37 14)  (911 206)  (911 206)  LC_7 Logic Functioning bit
 (38 14)  (912 206)  (912 206)  LC_7 Logic Functioning bit
 (39 14)  (913 206)  (913 206)  LC_7 Logic Functioning bit
 (45 14)  (919 206)  (919 206)  LC_7 Logic Functioning bit
 (3 15)  (877 207)  (877 207)  routing T_17_12.sp12_h_l_22 <X> T_17_12.sp12_v_t_22
 (14 15)  (888 207)  (888 207)  routing T_17_12.sp4_v_b_36 <X> T_17_12.lc_trk_g3_4
 (16 15)  (890 207)  (890 207)  routing T_17_12.sp4_v_b_36 <X> T_17_12.lc_trk_g3_4
 (17 15)  (891 207)  (891 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (31 15)  (905 207)  (905 207)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 207)  (910 207)  LC_7 Logic Functioning bit
 (37 15)  (911 207)  (911 207)  LC_7 Logic Functioning bit
 (38 15)  (912 207)  (912 207)  LC_7 Logic Functioning bit
 (39 15)  (913 207)  (913 207)  LC_7 Logic Functioning bit
 (48 15)  (922 207)  (922 207)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_12

 (15 0)  (943 192)  (943 192)  routing T_18_12.sp4_h_l_4 <X> T_18_12.lc_trk_g0_1
 (16 0)  (944 192)  (944 192)  routing T_18_12.sp4_h_l_4 <X> T_18_12.lc_trk_g0_1
 (17 0)  (945 192)  (945 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (946 192)  (946 192)  routing T_18_12.sp4_h_l_4 <X> T_18_12.lc_trk_g0_1
 (29 0)  (957 192)  (957 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 192)  (960 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 192)  (961 192)  routing T_18_12.lc_trk_g2_3 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (38 0)  (966 192)  (966 192)  LC_0 Logic Functioning bit
 (39 0)  (967 192)  (967 192)  LC_0 Logic Functioning bit
 (40 0)  (968 192)  (968 192)  LC_0 Logic Functioning bit
 (41 0)  (969 192)  (969 192)  LC_0 Logic Functioning bit
 (42 0)  (970 192)  (970 192)  LC_0 Logic Functioning bit
 (16 1)  (944 193)  (944 193)  routing T_18_12.sp12_h_r_8 <X> T_18_12.lc_trk_g0_0
 (17 1)  (945 193)  (945 193)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (18 1)  (946 193)  (946 193)  routing T_18_12.sp4_h_l_4 <X> T_18_12.lc_trk_g0_1
 (27 1)  (955 193)  (955 193)  routing T_18_12.lc_trk_g1_1 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 193)  (957 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 193)  (959 193)  routing T_18_12.lc_trk_g2_3 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 193)  (960 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (966 193)  (966 193)  LC_0 Logic Functioning bit
 (41 1)  (969 193)  (969 193)  LC_0 Logic Functioning bit
 (42 1)  (970 193)  (970 193)  LC_0 Logic Functioning bit
 (17 3)  (945 195)  (945 195)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (15 4)  (943 196)  (943 196)  routing T_18_12.bot_op_1 <X> T_18_12.lc_trk_g1_1
 (17 4)  (945 196)  (945 196)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (950 196)  (950 196)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (952 196)  (952 196)  routing T_18_12.top_op_3 <X> T_18_12.lc_trk_g1_3
 (21 5)  (949 197)  (949 197)  routing T_18_12.top_op_3 <X> T_18_12.lc_trk_g1_3
 (1 6)  (929 198)  (929 198)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (929 199)  (929 199)  routing T_18_12.glb_netwk_4 <X> T_18_12.glb2local_0
 (21 8)  (949 200)  (949 200)  routing T_18_12.rgt_op_3 <X> T_18_12.lc_trk_g2_3
 (22 8)  (950 200)  (950 200)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 200)  (952 200)  routing T_18_12.rgt_op_3 <X> T_18_12.lc_trk_g2_3
 (12 11)  (940 203)  (940 203)  routing T_18_12.sp4_h_l_45 <X> T_18_12.sp4_v_t_45
 (29 14)  (957 206)  (957 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 206)  (958 206)  routing T_18_12.lc_trk_g0_4 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 206)  (960 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 206)  (962 206)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 206)  (964 206)  LC_7 Logic Functioning bit
 (37 14)  (965 206)  (965 206)  LC_7 Logic Functioning bit
 (38 14)  (966 206)  (966 206)  LC_7 Logic Functioning bit
 (39 14)  (967 206)  (967 206)  LC_7 Logic Functioning bit
 (41 14)  (969 206)  (969 206)  LC_7 Logic Functioning bit
 (43 14)  (971 206)  (971 206)  LC_7 Logic Functioning bit
 (31 15)  (959 207)  (959 207)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 207)  (964 207)  LC_7 Logic Functioning bit
 (37 15)  (965 207)  (965 207)  LC_7 Logic Functioning bit
 (38 15)  (966 207)  (966 207)  LC_7 Logic Functioning bit
 (39 15)  (967 207)  (967 207)  LC_7 Logic Functioning bit
 (41 15)  (969 207)  (969 207)  LC_7 Logic Functioning bit
 (43 15)  (971 207)  (971 207)  LC_7 Logic Functioning bit
 (46 15)  (974 207)  (974 207)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (979 207)  (979 207)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_19_12

 (15 0)  (997 192)  (997 192)  routing T_19_12.sp4_h_r_1 <X> T_19_12.lc_trk_g0_1
 (16 0)  (998 192)  (998 192)  routing T_19_12.sp4_h_r_1 <X> T_19_12.lc_trk_g0_1
 (17 0)  (999 192)  (999 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (1000 193)  (1000 193)  routing T_19_12.sp4_h_r_1 <X> T_19_12.lc_trk_g0_1
 (0 2)  (982 194)  (982 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (1 2)  (983 194)  (983 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (983 196)  (983 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1004 196)  (1004 196)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1006 196)  (1006 196)  routing T_19_12.bot_op_3 <X> T_19_12.lc_trk_g1_3
 (31 4)  (1013 196)  (1013 196)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 196)  (1014 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 196)  (1015 196)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 196)  (1016 196)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 196)  (1018 196)  LC_2 Logic Functioning bit
 (37 4)  (1019 196)  (1019 196)  LC_2 Logic Functioning bit
 (38 4)  (1020 196)  (1020 196)  LC_2 Logic Functioning bit
 (39 4)  (1021 196)  (1021 196)  LC_2 Logic Functioning bit
 (45 4)  (1027 196)  (1027 196)  LC_2 Logic Functioning bit
 (0 5)  (982 197)  (982 197)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (1 5)  (983 197)  (983 197)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (31 5)  (1013 197)  (1013 197)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 197)  (1018 197)  LC_2 Logic Functioning bit
 (37 5)  (1019 197)  (1019 197)  LC_2 Logic Functioning bit
 (38 5)  (1020 197)  (1020 197)  LC_2 Logic Functioning bit
 (39 5)  (1021 197)  (1021 197)  LC_2 Logic Functioning bit
 (36 6)  (1018 198)  (1018 198)  LC_3 Logic Functioning bit
 (38 6)  (1020 198)  (1020 198)  LC_3 Logic Functioning bit
 (41 6)  (1023 198)  (1023 198)  LC_3 Logic Functioning bit
 (43 6)  (1025 198)  (1025 198)  LC_3 Logic Functioning bit
 (45 6)  (1027 198)  (1027 198)  LC_3 Logic Functioning bit
 (29 7)  (1011 199)  (1011 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (1019 199)  (1019 199)  LC_3 Logic Functioning bit
 (39 7)  (1021 199)  (1021 199)  LC_3 Logic Functioning bit
 (40 7)  (1022 199)  (1022 199)  LC_3 Logic Functioning bit
 (42 7)  (1024 199)  (1024 199)  LC_3 Logic Functioning bit
 (4 9)  (986 201)  (986 201)  routing T_19_12.sp4_h_l_47 <X> T_19_12.sp4_h_r_6
 (6 9)  (988 201)  (988 201)  routing T_19_12.sp4_h_l_47 <X> T_19_12.sp4_h_r_6
 (22 9)  (1004 201)  (1004 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1005 201)  (1005 201)  routing T_19_12.sp4_v_b_42 <X> T_19_12.lc_trk_g2_2
 (24 9)  (1006 201)  (1006 201)  routing T_19_12.sp4_v_b_42 <X> T_19_12.lc_trk_g2_2
 (32 10)  (1014 202)  (1014 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 202)  (1015 202)  routing T_19_12.lc_trk_g2_2 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 202)  (1018 202)  LC_5 Logic Functioning bit
 (37 10)  (1019 202)  (1019 202)  LC_5 Logic Functioning bit
 (38 10)  (1020 202)  (1020 202)  LC_5 Logic Functioning bit
 (39 10)  (1021 202)  (1021 202)  LC_5 Logic Functioning bit
 (45 10)  (1027 202)  (1027 202)  LC_5 Logic Functioning bit
 (31 11)  (1013 203)  (1013 203)  routing T_19_12.lc_trk_g2_2 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 203)  (1018 203)  LC_5 Logic Functioning bit
 (37 11)  (1019 203)  (1019 203)  LC_5 Logic Functioning bit
 (38 11)  (1020 203)  (1020 203)  LC_5 Logic Functioning bit
 (39 11)  (1021 203)  (1021 203)  LC_5 Logic Functioning bit
 (8 13)  (990 205)  (990 205)  routing T_19_12.sp4_h_l_47 <X> T_19_12.sp4_v_b_10
 (9 13)  (991 205)  (991 205)  routing T_19_12.sp4_h_l_47 <X> T_19_12.sp4_v_b_10
 (0 14)  (982 206)  (982 206)  routing T_19_12.glb_netwk_4 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 206)  (983 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1007 206)  (1007 206)  routing T_19_12.sp4_v_b_38 <X> T_19_12.lc_trk_g3_6
 (4 15)  (986 207)  (986 207)  routing T_19_12.sp4_h_r_1 <X> T_19_12.sp4_h_l_44
 (6 15)  (988 207)  (988 207)  routing T_19_12.sp4_h_r_1 <X> T_19_12.sp4_h_l_44
 (22 15)  (1004 207)  (1004 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 207)  (1005 207)  routing T_19_12.sp4_v_b_38 <X> T_19_12.lc_trk_g3_6
 (25 15)  (1007 207)  (1007 207)  routing T_19_12.sp4_v_b_38 <X> T_19_12.lc_trk_g3_6


LogicTile_20_12

 (4 0)  (1040 192)  (1040 192)  routing T_20_12.sp4_h_l_37 <X> T_20_12.sp4_v_b_0
 (5 1)  (1041 193)  (1041 193)  routing T_20_12.sp4_h_l_37 <X> T_20_12.sp4_v_b_0
 (0 2)  (1036 194)  (1036 194)  routing T_20_12.glb_netwk_6 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 194)  (1037 194)  routing T_20_12.glb_netwk_6 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 194)  (1038 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (1037 196)  (1037 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (13 4)  (1049 196)  (1049 196)  routing T_20_12.sp4_h_l_40 <X> T_20_12.sp4_v_b_5
 (21 4)  (1057 196)  (1057 196)  routing T_20_12.sp4_h_r_19 <X> T_20_12.lc_trk_g1_3
 (22 4)  (1058 196)  (1058 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1059 196)  (1059 196)  routing T_20_12.sp4_h_r_19 <X> T_20_12.lc_trk_g1_3
 (24 4)  (1060 196)  (1060 196)  routing T_20_12.sp4_h_r_19 <X> T_20_12.lc_trk_g1_3
 (0 5)  (1036 197)  (1036 197)  routing T_20_12.lc_trk_g1_3 <X> T_20_12.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 197)  (1037 197)  routing T_20_12.lc_trk_g1_3 <X> T_20_12.wire_logic_cluster/lc_7/cen
 (12 5)  (1048 197)  (1048 197)  routing T_20_12.sp4_h_l_40 <X> T_20_12.sp4_v_b_5
 (21 5)  (1057 197)  (1057 197)  routing T_20_12.sp4_h_r_19 <X> T_20_12.lc_trk_g1_3
 (11 6)  (1047 198)  (1047 198)  routing T_20_12.sp4_h_l_37 <X> T_20_12.sp4_v_t_40
 (15 6)  (1051 198)  (1051 198)  routing T_20_12.lft_op_5 <X> T_20_12.lc_trk_g1_5
 (17 6)  (1053 198)  (1053 198)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1054 198)  (1054 198)  routing T_20_12.lft_op_5 <X> T_20_12.lc_trk_g1_5
 (22 7)  (1058 199)  (1058 199)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1060 199)  (1060 199)  routing T_20_12.top_op_6 <X> T_20_12.lc_trk_g1_6
 (25 7)  (1061 199)  (1061 199)  routing T_20_12.top_op_6 <X> T_20_12.lc_trk_g1_6
 (15 8)  (1051 200)  (1051 200)  routing T_20_12.sp4_h_r_41 <X> T_20_12.lc_trk_g2_1
 (16 8)  (1052 200)  (1052 200)  routing T_20_12.sp4_h_r_41 <X> T_20_12.lc_trk_g2_1
 (17 8)  (1053 200)  (1053 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1054 200)  (1054 200)  routing T_20_12.sp4_h_r_41 <X> T_20_12.lc_trk_g2_1
 (27 8)  (1063 200)  (1063 200)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 200)  (1065 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 200)  (1066 200)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 200)  (1068 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 200)  (1069 200)  routing T_20_12.lc_trk_g2_1 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 200)  (1071 200)  routing T_20_12.lc_trk_g1_5 <X> T_20_12.input_2_4
 (36 8)  (1072 200)  (1072 200)  LC_4 Logic Functioning bit
 (38 8)  (1074 200)  (1074 200)  LC_4 Logic Functioning bit
 (43 8)  (1079 200)  (1079 200)  LC_4 Logic Functioning bit
 (45 8)  (1081 200)  (1081 200)  LC_4 Logic Functioning bit
 (47 8)  (1083 200)  (1083 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (16 9)  (1052 201)  (1052 201)  routing T_20_12.sp12_v_b_8 <X> T_20_12.lc_trk_g2_0
 (17 9)  (1053 201)  (1053 201)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (1054 201)  (1054 201)  routing T_20_12.sp4_h_r_41 <X> T_20_12.lc_trk_g2_1
 (26 9)  (1062 201)  (1062 201)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 201)  (1063 201)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 201)  (1064 201)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 201)  (1065 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 201)  (1066 201)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (32 9)  (1068 201)  (1068 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1070 201)  (1070 201)  routing T_20_12.lc_trk_g1_5 <X> T_20_12.input_2_4
 (43 9)  (1079 201)  (1079 201)  LC_4 Logic Functioning bit
 (22 12)  (1058 204)  (1058 204)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1059 204)  (1059 204)  routing T_20_12.sp12_v_b_11 <X> T_20_12.lc_trk_g3_3
 (27 12)  (1063 204)  (1063 204)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 204)  (1065 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 204)  (1066 204)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 204)  (1068 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 204)  (1069 204)  routing T_20_12.lc_trk_g2_1 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 204)  (1071 204)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.input_2_6
 (36 12)  (1072 204)  (1072 204)  LC_6 Logic Functioning bit
 (38 12)  (1074 204)  (1074 204)  LC_6 Logic Functioning bit
 (43 12)  (1079 204)  (1079 204)  LC_6 Logic Functioning bit
 (45 12)  (1081 204)  (1081 204)  LC_6 Logic Functioning bit
 (52 12)  (1088 204)  (1088 204)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (28 13)  (1064 205)  (1064 205)  routing T_20_12.lc_trk_g2_0 <X> T_20_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 205)  (1065 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 205)  (1066 205)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (1068 205)  (1068 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1069 205)  (1069 205)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.input_2_6
 (34 13)  (1070 205)  (1070 205)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.input_2_6
 (35 13)  (1071 205)  (1071 205)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.input_2_6
 (43 13)  (1079 205)  (1079 205)  LC_6 Logic Functioning bit
 (0 14)  (1036 206)  (1036 206)  routing T_20_12.glb_netwk_4 <X> T_20_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 206)  (1037 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1057 206)  (1057 206)  routing T_20_12.sp12_v_b_7 <X> T_20_12.lc_trk_g3_7
 (22 14)  (1058 206)  (1058 206)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1060 206)  (1060 206)  routing T_20_12.sp12_v_b_7 <X> T_20_12.lc_trk_g3_7
 (10 15)  (1046 207)  (1046 207)  routing T_20_12.sp4_h_l_40 <X> T_20_12.sp4_v_t_47
 (21 15)  (1057 207)  (1057 207)  routing T_20_12.sp12_v_b_7 <X> T_20_12.lc_trk_g3_7


LogicTile_21_12

 (8 1)  (1098 193)  (1098 193)  routing T_21_12.sp4_h_l_42 <X> T_21_12.sp4_v_b_1
 (9 1)  (1099 193)  (1099 193)  routing T_21_12.sp4_h_l_42 <X> T_21_12.sp4_v_b_1
 (10 1)  (1100 193)  (1100 193)  routing T_21_12.sp4_h_l_42 <X> T_21_12.sp4_v_b_1
 (12 10)  (1102 202)  (1102 202)  routing T_21_12.sp4_v_t_45 <X> T_21_12.sp4_h_l_45
 (11 11)  (1101 203)  (1101 203)  routing T_21_12.sp4_v_t_45 <X> T_21_12.sp4_h_l_45


LogicTile_22_12

 (3 5)  (1147 197)  (1147 197)  routing T_22_12.sp12_h_l_23 <X> T_22_12.sp12_h_r_0


LogicTile_23_12

 (8 2)  (1206 194)  (1206 194)  routing T_23_12.sp4_v_t_36 <X> T_23_12.sp4_h_l_36
 (9 2)  (1207 194)  (1207 194)  routing T_23_12.sp4_v_t_36 <X> T_23_12.sp4_h_l_36


LogicTile_26_12

 (2 0)  (1350 192)  (1350 192)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 4)  (1350 196)  (1350 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_29_12

 (8 9)  (1518 201)  (1518 201)  routing T_29_12.sp4_h_l_42 <X> T_29_12.sp4_v_b_7
 (9 9)  (1519 201)  (1519 201)  routing T_29_12.sp4_h_l_42 <X> T_29_12.sp4_v_b_7
 (11 12)  (1521 204)  (1521 204)  routing T_29_12.sp4_h_l_40 <X> T_29_12.sp4_v_b_11
 (13 12)  (1523 204)  (1523 204)  routing T_29_12.sp4_h_l_40 <X> T_29_12.sp4_v_b_11
 (12 13)  (1522 205)  (1522 205)  routing T_29_12.sp4_h_l_40 <X> T_29_12.sp4_v_b_11


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 184)  (1 184)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_2_11

 (3 5)  (75 181)  (75 181)  routing T_2_11.sp12_h_l_23 <X> T_2_11.sp12_h_r_0


LogicTile_7_11

 (3 4)  (345 180)  (345 180)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0
 (3 5)  (345 181)  (345 181)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0


RAM_Tile_8_11

 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_9_11

 (19 15)  (457 191)  (457 191)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_12_11

 (5 7)  (605 183)  (605 183)  routing T_12_11.sp4_h_l_38 <X> T_12_11.sp4_v_t_38
 (16 8)  (616 184)  (616 184)  routing T_12_11.sp12_v_t_6 <X> T_12_11.lc_trk_g2_1
 (17 8)  (617 184)  (617 184)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (28 12)  (628 188)  (628 188)  routing T_12_11.lc_trk_g2_1 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 188)  (629 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 188)  (631 188)  routing T_12_11.lc_trk_g3_4 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 188)  (632 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 188)  (633 188)  routing T_12_11.lc_trk_g3_4 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 188)  (634 188)  routing T_12_11.lc_trk_g3_4 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (40 12)  (640 188)  (640 188)  LC_6 Logic Functioning bit
 (42 12)  (642 188)  (642 188)  LC_6 Logic Functioning bit
 (52 12)  (652 188)  (652 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (40 13)  (640 189)  (640 189)  LC_6 Logic Functioning bit
 (42 13)  (642 189)  (642 189)  LC_6 Logic Functioning bit
 (14 14)  (614 190)  (614 190)  routing T_12_11.sp4_v_b_36 <X> T_12_11.lc_trk_g3_4
 (14 15)  (614 191)  (614 191)  routing T_12_11.sp4_v_b_36 <X> T_12_11.lc_trk_g3_4
 (16 15)  (616 191)  (616 191)  routing T_12_11.sp4_v_b_36 <X> T_12_11.lc_trk_g3_4
 (17 15)  (617 191)  (617 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_13_11

 (25 0)  (679 176)  (679 176)  routing T_13_11.sp4_h_l_7 <X> T_13_11.lc_trk_g0_2
 (27 0)  (681 176)  (681 176)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 176)  (685 176)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 176)  (686 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 176)  (687 176)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 176)  (688 176)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 176)  (689 176)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.input_2_0
 (37 0)  (691 176)  (691 176)  LC_0 Logic Functioning bit
 (39 0)  (693 176)  (693 176)  LC_0 Logic Functioning bit
 (40 0)  (694 176)  (694 176)  LC_0 Logic Functioning bit
 (41 0)  (695 176)  (695 176)  LC_0 Logic Functioning bit
 (43 0)  (697 176)  (697 176)  LC_0 Logic Functioning bit
 (15 1)  (669 177)  (669 177)  routing T_13_11.sp4_v_t_5 <X> T_13_11.lc_trk_g0_0
 (16 1)  (670 177)  (670 177)  routing T_13_11.sp4_v_t_5 <X> T_13_11.lc_trk_g0_0
 (17 1)  (671 177)  (671 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (676 177)  (676 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (677 177)  (677 177)  routing T_13_11.sp4_h_l_7 <X> T_13_11.lc_trk_g0_2
 (24 1)  (678 177)  (678 177)  routing T_13_11.sp4_h_l_7 <X> T_13_11.lc_trk_g0_2
 (25 1)  (679 177)  (679 177)  routing T_13_11.sp4_h_l_7 <X> T_13_11.lc_trk_g0_2
 (26 1)  (680 177)  (680 177)  routing T_13_11.lc_trk_g0_2 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 177)  (683 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 177)  (684 177)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 177)  (686 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (688 177)  (688 177)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.input_2_0
 (40 1)  (694 177)  (694 177)  LC_0 Logic Functioning bit
 (41 1)  (695 177)  (695 177)  LC_0 Logic Functioning bit
 (43 1)  (697 177)  (697 177)  LC_0 Logic Functioning bit
 (4 2)  (658 178)  (658 178)  routing T_13_11.sp4_h_r_6 <X> T_13_11.sp4_v_t_37
 (6 2)  (660 178)  (660 178)  routing T_13_11.sp4_h_r_6 <X> T_13_11.sp4_v_t_37
 (16 2)  (670 178)  (670 178)  routing T_13_11.sp12_h_r_13 <X> T_13_11.lc_trk_g0_5
 (17 2)  (671 178)  (671 178)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (25 2)  (679 178)  (679 178)  routing T_13_11.sp12_h_l_5 <X> T_13_11.lc_trk_g0_6
 (27 2)  (681 178)  (681 178)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 178)  (682 178)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 178)  (683 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 178)  (685 178)  routing T_13_11.lc_trk_g0_4 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 178)  (686 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 178)  (690 178)  LC_1 Logic Functioning bit
 (38 2)  (692 178)  (692 178)  LC_1 Logic Functioning bit
 (39 2)  (693 178)  (693 178)  LC_1 Logic Functioning bit
 (40 2)  (694 178)  (694 178)  LC_1 Logic Functioning bit
 (43 2)  (697 178)  (697 178)  LC_1 Logic Functioning bit
 (50 2)  (704 178)  (704 178)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (659 179)  (659 179)  routing T_13_11.sp4_h_r_6 <X> T_13_11.sp4_v_t_37
 (15 3)  (669 179)  (669 179)  routing T_13_11.sp4_v_t_9 <X> T_13_11.lc_trk_g0_4
 (16 3)  (670 179)  (670 179)  routing T_13_11.sp4_v_t_9 <X> T_13_11.lc_trk_g0_4
 (17 3)  (671 179)  (671 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (676 179)  (676 179)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (678 179)  (678 179)  routing T_13_11.sp12_h_l_5 <X> T_13_11.lc_trk_g0_6
 (25 3)  (679 179)  (679 179)  routing T_13_11.sp12_h_l_5 <X> T_13_11.lc_trk_g0_6
 (26 3)  (680 179)  (680 179)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 179)  (681 179)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 179)  (683 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 179)  (684 179)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (38 3)  (692 179)  (692 179)  LC_1 Logic Functioning bit
 (39 3)  (693 179)  (693 179)  LC_1 Logic Functioning bit
 (41 3)  (695 179)  (695 179)  LC_1 Logic Functioning bit
 (25 4)  (679 180)  (679 180)  routing T_13_11.sp4_h_r_10 <X> T_13_11.lc_trk_g1_2
 (22 5)  (676 181)  (676 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (677 181)  (677 181)  routing T_13_11.sp4_h_r_10 <X> T_13_11.lc_trk_g1_2
 (24 5)  (678 181)  (678 181)  routing T_13_11.sp4_h_r_10 <X> T_13_11.lc_trk_g1_2
 (15 6)  (669 182)  (669 182)  routing T_13_11.sp12_h_r_5 <X> T_13_11.lc_trk_g1_5
 (17 6)  (671 182)  (671 182)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (672 182)  (672 182)  routing T_13_11.sp12_h_r_5 <X> T_13_11.lc_trk_g1_5
 (22 6)  (676 182)  (676 182)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (677 182)  (677 182)  routing T_13_11.sp12_h_r_23 <X> T_13_11.lc_trk_g1_7
 (18 7)  (672 183)  (672 183)  routing T_13_11.sp12_h_r_5 <X> T_13_11.lc_trk_g1_5
 (21 7)  (675 183)  (675 183)  routing T_13_11.sp12_h_r_23 <X> T_13_11.lc_trk_g1_7
 (15 11)  (669 187)  (669 187)  routing T_13_11.tnr_op_4 <X> T_13_11.lc_trk_g2_4
 (17 11)  (671 187)  (671 187)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (10 12)  (664 188)  (664 188)  routing T_13_11.sp4_v_t_40 <X> T_13_11.sp4_h_r_10
 (21 12)  (675 188)  (675 188)  routing T_13_11.sp4_v_t_14 <X> T_13_11.lc_trk_g3_3
 (22 12)  (676 188)  (676 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (677 188)  (677 188)  routing T_13_11.sp4_v_t_14 <X> T_13_11.lc_trk_g3_3
 (26 12)  (680 188)  (680 188)  routing T_13_11.lc_trk_g0_6 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 188)  (681 188)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 188)  (683 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 188)  (685 188)  routing T_13_11.lc_trk_g0_5 <X> T_13_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 188)  (686 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (689 188)  (689 188)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.input_2_6
 (37 12)  (691 188)  (691 188)  LC_6 Logic Functioning bit
 (38 12)  (692 188)  (692 188)  LC_6 Logic Functioning bit
 (40 12)  (694 188)  (694 188)  LC_6 Logic Functioning bit
 (41 12)  (695 188)  (695 188)  LC_6 Logic Functioning bit
 (42 12)  (696 188)  (696 188)  LC_6 Logic Functioning bit
 (26 13)  (680 189)  (680 189)  routing T_13_11.lc_trk_g0_6 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 189)  (683 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 189)  (684 189)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 189)  (686 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (687 189)  (687 189)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.input_2_6
 (38 13)  (692 189)  (692 189)  LC_6 Logic Functioning bit
 (40 13)  (694 189)  (694 189)  LC_6 Logic Functioning bit
 (41 13)  (695 189)  (695 189)  LC_6 Logic Functioning bit
 (29 14)  (683 190)  (683 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 190)  (685 190)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 190)  (686 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 190)  (688 190)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 190)  (690 190)  LC_7 Logic Functioning bit
 (38 14)  (692 190)  (692 190)  LC_7 Logic Functioning bit
 (39 14)  (693 190)  (693 190)  LC_7 Logic Functioning bit
 (40 14)  (694 190)  (694 190)  LC_7 Logic Functioning bit
 (43 14)  (697 190)  (697 190)  LC_7 Logic Functioning bit
 (50 14)  (704 190)  (704 190)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (669 191)  (669 191)  routing T_13_11.tnr_op_4 <X> T_13_11.lc_trk_g3_4
 (17 15)  (671 191)  (671 191)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (26 15)  (680 191)  (680 191)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 191)  (681 191)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 191)  (683 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 191)  (685 191)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (38 15)  (692 191)  (692 191)  LC_7 Logic Functioning bit
 (39 15)  (693 191)  (693 191)  LC_7 Logic Functioning bit
 (41 15)  (695 191)  (695 191)  LC_7 Logic Functioning bit


LogicTile_14_11

 (15 0)  (723 176)  (723 176)  routing T_14_11.top_op_1 <X> T_14_11.lc_trk_g0_1
 (17 0)  (725 176)  (725 176)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (729 176)  (729 176)  routing T_14_11.sp4_h_r_19 <X> T_14_11.lc_trk_g0_3
 (22 0)  (730 176)  (730 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (731 176)  (731 176)  routing T_14_11.sp4_h_r_19 <X> T_14_11.lc_trk_g0_3
 (24 0)  (732 176)  (732 176)  routing T_14_11.sp4_h_r_19 <X> T_14_11.lc_trk_g0_3
 (32 0)  (740 176)  (740 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 176)  (741 176)  routing T_14_11.lc_trk_g2_1 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 176)  (744 176)  LC_0 Logic Functioning bit
 (38 0)  (746 176)  (746 176)  LC_0 Logic Functioning bit
 (45 0)  (753 176)  (753 176)  LC_0 Logic Functioning bit
 (52 0)  (760 176)  (760 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (725 177)  (725 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (726 177)  (726 177)  routing T_14_11.top_op_1 <X> T_14_11.lc_trk_g0_1
 (21 1)  (729 177)  (729 177)  routing T_14_11.sp4_h_r_19 <X> T_14_11.lc_trk_g0_3
 (22 1)  (730 177)  (730 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (733 177)  (733 177)  routing T_14_11.sp4_r_v_b_33 <X> T_14_11.lc_trk_g0_2
 (29 1)  (737 177)  (737 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (745 177)  (745 177)  LC_0 Logic Functioning bit
 (39 1)  (747 177)  (747 177)  LC_0 Logic Functioning bit
 (0 2)  (708 178)  (708 178)  routing T_14_11.glb_netwk_6 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (1 2)  (709 178)  (709 178)  routing T_14_11.glb_netwk_6 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 2)  (710 178)  (710 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (725 178)  (725 178)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (29 2)  (737 178)  (737 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 178)  (740 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (45 2)  (753 178)  (753 178)  LC_1 Logic Functioning bit
 (14 3)  (722 179)  (722 179)  routing T_14_11.top_op_4 <X> T_14_11.lc_trk_g0_4
 (15 3)  (723 179)  (723 179)  routing T_14_11.top_op_4 <X> T_14_11.lc_trk_g0_4
 (17 3)  (725 179)  (725 179)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (734 179)  (734 179)  routing T_14_11.lc_trk_g0_3 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 179)  (737 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 179)  (739 179)  routing T_14_11.lc_trk_g0_2 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 179)  (744 179)  LC_1 Logic Functioning bit
 (38 3)  (746 179)  (746 179)  LC_1 Logic Functioning bit
 (14 4)  (722 180)  (722 180)  routing T_14_11.wire_logic_cluster/lc_0/out <X> T_14_11.lc_trk_g1_0
 (26 4)  (734 180)  (734 180)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 180)  (737 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 180)  (739 180)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 180)  (740 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 180)  (741 180)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 180)  (743 180)  routing T_14_11.lc_trk_g0_4 <X> T_14_11.input_2_2
 (37 4)  (745 180)  (745 180)  LC_2 Logic Functioning bit
 (40 4)  (748 180)  (748 180)  LC_2 Logic Functioning bit
 (42 4)  (750 180)  (750 180)  LC_2 Logic Functioning bit
 (17 5)  (725 181)  (725 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (735 181)  (735 181)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 181)  (737 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 181)  (739 181)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 181)  (740 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (39 5)  (747 181)  (747 181)  LC_2 Logic Functioning bit
 (40 5)  (748 181)  (748 181)  LC_2 Logic Functioning bit
 (15 6)  (723 182)  (723 182)  routing T_14_11.top_op_5 <X> T_14_11.lc_trk_g1_5
 (17 6)  (725 182)  (725 182)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (734 182)  (734 182)  routing T_14_11.lc_trk_g0_5 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (36 6)  (744 182)  (744 182)  LC_3 Logic Functioning bit
 (37 6)  (745 182)  (745 182)  LC_3 Logic Functioning bit
 (38 6)  (746 182)  (746 182)  LC_3 Logic Functioning bit
 (41 6)  (749 182)  (749 182)  LC_3 Logic Functioning bit
 (42 6)  (750 182)  (750 182)  LC_3 Logic Functioning bit
 (43 6)  (751 182)  (751 182)  LC_3 Logic Functioning bit
 (46 6)  (754 182)  (754 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (758 182)  (758 182)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (761 182)  (761 182)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (726 183)  (726 183)  routing T_14_11.top_op_5 <X> T_14_11.lc_trk_g1_5
 (29 7)  (737 183)  (737 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 183)  (744 183)  LC_3 Logic Functioning bit
 (37 7)  (745 183)  (745 183)  LC_3 Logic Functioning bit
 (39 7)  (747 183)  (747 183)  LC_3 Logic Functioning bit
 (40 7)  (748 183)  (748 183)  LC_3 Logic Functioning bit
 (42 7)  (750 183)  (750 183)  LC_3 Logic Functioning bit
 (43 7)  (751 183)  (751 183)  LC_3 Logic Functioning bit
 (53 7)  (761 183)  (761 183)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (1 8)  (709 184)  (709 184)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (17 8)  (725 184)  (725 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 184)  (726 184)  routing T_14_11.wire_logic_cluster/lc_1/out <X> T_14_11.lc_trk_g2_1
 (1 9)  (709 185)  (709 185)  routing T_14_11.glb_netwk_4 <X> T_14_11.glb2local_1
 (22 10)  (730 186)  (730 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (731 186)  (731 186)  routing T_14_11.sp4_v_b_47 <X> T_14_11.lc_trk_g2_7
 (24 10)  (732 186)  (732 186)  routing T_14_11.sp4_v_b_47 <X> T_14_11.lc_trk_g2_7
 (27 12)  (735 188)  (735 188)  routing T_14_11.lc_trk_g1_0 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 188)  (737 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 188)  (741 188)  routing T_14_11.lc_trk_g2_1 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (40 12)  (748 188)  (748 188)  LC_6 Logic Functioning bit
 (42 12)  (750 188)  (750 188)  LC_6 Logic Functioning bit
 (40 13)  (748 189)  (748 189)  LC_6 Logic Functioning bit
 (42 13)  (750 189)  (750 189)  LC_6 Logic Functioning bit
 (51 13)  (759 189)  (759 189)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17


LogicTile_15_11

 (22 1)  (784 177)  (784 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 2)  (791 178)  (791 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 178)  (793 178)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 178)  (794 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 178)  (795 178)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 178)  (796 178)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 178)  (797 178)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.input_2_1
 (36 2)  (798 178)  (798 178)  LC_1 Logic Functioning bit
 (38 2)  (800 178)  (800 178)  LC_1 Logic Functioning bit
 (40 2)  (802 178)  (802 178)  LC_1 Logic Functioning bit
 (42 2)  (804 178)  (804 178)  LC_1 Logic Functioning bit
 (43 2)  (805 178)  (805 178)  LC_1 Logic Functioning bit
 (26 3)  (788 179)  (788 179)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 179)  (789 179)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 179)  (790 179)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 179)  (791 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 179)  (792 179)  routing T_15_11.lc_trk_g0_2 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 179)  (793 179)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 179)  (794 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (795 179)  (795 179)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.input_2_1
 (35 3)  (797 179)  (797 179)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.input_2_1
 (41 3)  (803 179)  (803 179)  LC_1 Logic Functioning bit
 (42 3)  (804 179)  (804 179)  LC_1 Logic Functioning bit
 (43 3)  (805 179)  (805 179)  LC_1 Logic Functioning bit
 (26 4)  (788 180)  (788 180)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 180)  (789 180)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 180)  (790 180)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 180)  (791 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 180)  (792 180)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 180)  (793 180)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 180)  (794 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 180)  (796 180)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 180)  (799 180)  LC_2 Logic Functioning bit
 (39 4)  (801 180)  (801 180)  LC_2 Logic Functioning bit
 (40 4)  (802 180)  (802 180)  LC_2 Logic Functioning bit
 (41 4)  (803 180)  (803 180)  LC_2 Logic Functioning bit
 (42 4)  (804 180)  (804 180)  LC_2 Logic Functioning bit
 (27 5)  (789 181)  (789 181)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 181)  (791 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 181)  (794 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (795 181)  (795 181)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.input_2_2
 (35 5)  (797 181)  (797 181)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.input_2_2
 (37 5)  (799 181)  (799 181)  LC_2 Logic Functioning bit
 (41 5)  (803 181)  (803 181)  LC_2 Logic Functioning bit
 (42 5)  (804 181)  (804 181)  LC_2 Logic Functioning bit
 (15 6)  (777 182)  (777 182)  routing T_15_11.sp4_h_r_5 <X> T_15_11.lc_trk_g1_5
 (16 6)  (778 182)  (778 182)  routing T_15_11.sp4_h_r_5 <X> T_15_11.lc_trk_g1_5
 (17 6)  (779 182)  (779 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (784 182)  (784 182)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (785 182)  (785 182)  routing T_15_11.sp12_h_l_12 <X> T_15_11.lc_trk_g1_7
 (27 6)  (789 182)  (789 182)  routing T_15_11.lc_trk_g1_7 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 182)  (791 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 182)  (792 182)  routing T_15_11.lc_trk_g1_7 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 182)  (793 182)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 182)  (795 182)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 182)  (798 182)  LC_3 Logic Functioning bit
 (38 6)  (800 182)  (800 182)  LC_3 Logic Functioning bit
 (39 6)  (801 182)  (801 182)  LC_3 Logic Functioning bit
 (40 6)  (802 182)  (802 182)  LC_3 Logic Functioning bit
 (41 6)  (803 182)  (803 182)  LC_3 Logic Functioning bit
 (50 6)  (812 182)  (812 182)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (776 183)  (776 183)  routing T_15_11.sp4_h_r_4 <X> T_15_11.lc_trk_g1_4
 (15 7)  (777 183)  (777 183)  routing T_15_11.sp4_h_r_4 <X> T_15_11.lc_trk_g1_4
 (16 7)  (778 183)  (778 183)  routing T_15_11.sp4_h_r_4 <X> T_15_11.lc_trk_g1_4
 (17 7)  (779 183)  (779 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (780 183)  (780 183)  routing T_15_11.sp4_h_r_5 <X> T_15_11.lc_trk_g1_5
 (26 7)  (788 183)  (788 183)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 183)  (789 183)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 183)  (790 183)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 183)  (791 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 183)  (792 183)  routing T_15_11.lc_trk_g1_7 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (37 7)  (799 183)  (799 183)  LC_3 Logic Functioning bit
 (38 7)  (800 183)  (800 183)  LC_3 Logic Functioning bit
 (41 7)  (803 183)  (803 183)  LC_3 Logic Functioning bit
 (25 8)  (787 184)  (787 184)  routing T_15_11.sp4_h_r_34 <X> T_15_11.lc_trk_g2_2
 (22 9)  (784 185)  (784 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 185)  (785 185)  routing T_15_11.sp4_h_r_34 <X> T_15_11.lc_trk_g2_2
 (24 9)  (786 185)  (786 185)  routing T_15_11.sp4_h_r_34 <X> T_15_11.lc_trk_g2_2
 (14 10)  (776 186)  (776 186)  routing T_15_11.sp4_v_b_36 <X> T_15_11.lc_trk_g2_4
 (22 10)  (784 186)  (784 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (14 11)  (776 187)  (776 187)  routing T_15_11.sp4_v_b_36 <X> T_15_11.lc_trk_g2_4
 (16 11)  (778 187)  (778 187)  routing T_15_11.sp4_v_b_36 <X> T_15_11.lc_trk_g2_4
 (17 11)  (779 187)  (779 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (783 187)  (783 187)  routing T_15_11.sp4_r_v_b_39 <X> T_15_11.lc_trk_g2_7
 (25 12)  (787 188)  (787 188)  routing T_15_11.sp4_h_r_34 <X> T_15_11.lc_trk_g3_2
 (22 13)  (784 189)  (784 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (785 189)  (785 189)  routing T_15_11.sp4_h_r_34 <X> T_15_11.lc_trk_g3_2
 (24 13)  (786 189)  (786 189)  routing T_15_11.sp4_h_r_34 <X> T_15_11.lc_trk_g3_2
 (21 14)  (783 190)  (783 190)  routing T_15_11.rgt_op_7 <X> T_15_11.lc_trk_g3_7
 (22 14)  (784 190)  (784 190)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 190)  (786 190)  routing T_15_11.rgt_op_7 <X> T_15_11.lc_trk_g3_7
 (14 15)  (776 191)  (776 191)  routing T_15_11.tnl_op_4 <X> T_15_11.lc_trk_g3_4
 (15 15)  (777 191)  (777 191)  routing T_15_11.tnl_op_4 <X> T_15_11.lc_trk_g3_4
 (17 15)  (779 191)  (779 191)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_16_11

 (22 0)  (838 176)  (838 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (16 2)  (832 178)  (832 178)  routing T_16_11.sp4_v_b_13 <X> T_16_11.lc_trk_g0_5
 (17 2)  (833 178)  (833 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (834 178)  (834 178)  routing T_16_11.sp4_v_b_13 <X> T_16_11.lc_trk_g0_5
 (27 2)  (843 178)  (843 178)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 178)  (844 178)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 178)  (845 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 178)  (846 178)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 178)  (847 178)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 178)  (848 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 178)  (849 178)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 178)  (850 178)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 178)  (851 178)  routing T_16_11.lc_trk_g0_5 <X> T_16_11.input_2_1
 (38 2)  (854 178)  (854 178)  LC_1 Logic Functioning bit
 (39 2)  (855 178)  (855 178)  LC_1 Logic Functioning bit
 (40 2)  (856 178)  (856 178)  LC_1 Logic Functioning bit
 (41 2)  (857 178)  (857 178)  LC_1 Logic Functioning bit
 (42 2)  (858 178)  (858 178)  LC_1 Logic Functioning bit
 (18 3)  (834 179)  (834 179)  routing T_16_11.sp4_v_b_13 <X> T_16_11.lc_trk_g0_5
 (26 3)  (842 179)  (842 179)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 179)  (843 179)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 179)  (844 179)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 179)  (845 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 179)  (846 179)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 179)  (848 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (38 3)  (854 179)  (854 179)  LC_1 Logic Functioning bit
 (41 3)  (857 179)  (857 179)  LC_1 Logic Functioning bit
 (42 3)  (858 179)  (858 179)  LC_1 Logic Functioning bit
 (26 4)  (842 180)  (842 180)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 180)  (844 180)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 180)  (845 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 180)  (846 180)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 180)  (847 180)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 180)  (848 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 180)  (849 180)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 180)  (852 180)  LC_2 Logic Functioning bit
 (38 4)  (854 180)  (854 180)  LC_2 Logic Functioning bit
 (39 4)  (855 180)  (855 180)  LC_2 Logic Functioning bit
 (40 4)  (856 180)  (856 180)  LC_2 Logic Functioning bit
 (41 4)  (857 180)  (857 180)  LC_2 Logic Functioning bit
 (50 4)  (866 180)  (866 180)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (842 181)  (842 181)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 181)  (843 181)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 181)  (844 181)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 181)  (845 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 181)  (847 181)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 181)  (853 181)  LC_2 Logic Functioning bit
 (38 5)  (854 181)  (854 181)  LC_2 Logic Functioning bit
 (41 5)  (857 181)  (857 181)  LC_2 Logic Functioning bit
 (48 5)  (864 181)  (864 181)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (27 6)  (843 182)  (843 182)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 182)  (844 182)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 182)  (845 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 182)  (846 182)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 182)  (848 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 182)  (849 182)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 182)  (851 182)  routing T_16_11.lc_trk_g0_5 <X> T_16_11.input_2_3
 (38 6)  (854 182)  (854 182)  LC_3 Logic Functioning bit
 (39 6)  (855 182)  (855 182)  LC_3 Logic Functioning bit
 (40 6)  (856 182)  (856 182)  LC_3 Logic Functioning bit
 (41 6)  (857 182)  (857 182)  LC_3 Logic Functioning bit
 (42 6)  (858 182)  (858 182)  LC_3 Logic Functioning bit
 (26 7)  (842 183)  (842 183)  routing T_16_11.lc_trk_g0_3 <X> T_16_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 183)  (845 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 183)  (846 183)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 183)  (847 183)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 183)  (848 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (38 7)  (854 183)  (854 183)  LC_3 Logic Functioning bit
 (41 7)  (857 183)  (857 183)  LC_3 Logic Functioning bit
 (42 7)  (858 183)  (858 183)  LC_3 Logic Functioning bit
 (14 8)  (830 184)  (830 184)  routing T_16_11.rgt_op_0 <X> T_16_11.lc_trk_g2_0
 (15 8)  (831 184)  (831 184)  routing T_16_11.tnr_op_1 <X> T_16_11.lc_trk_g2_1
 (17 8)  (833 184)  (833 184)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (837 184)  (837 184)  routing T_16_11.sp12_v_t_0 <X> T_16_11.lc_trk_g2_3
 (22 8)  (838 184)  (838 184)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (840 184)  (840 184)  routing T_16_11.sp12_v_t_0 <X> T_16_11.lc_trk_g2_3
 (25 8)  (841 184)  (841 184)  routing T_16_11.rgt_op_2 <X> T_16_11.lc_trk_g2_2
 (26 8)  (842 184)  (842 184)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 184)  (843 184)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 184)  (844 184)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 184)  (845 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 184)  (846 184)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 184)  (848 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 184)  (849 184)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 184)  (852 184)  LC_4 Logic Functioning bit
 (38 8)  (854 184)  (854 184)  LC_4 Logic Functioning bit
 (39 8)  (855 184)  (855 184)  LC_4 Logic Functioning bit
 (40 8)  (856 184)  (856 184)  LC_4 Logic Functioning bit
 (43 8)  (859 184)  (859 184)  LC_4 Logic Functioning bit
 (50 8)  (866 184)  (866 184)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (831 185)  (831 185)  routing T_16_11.rgt_op_0 <X> T_16_11.lc_trk_g2_0
 (17 9)  (833 185)  (833 185)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (837 185)  (837 185)  routing T_16_11.sp12_v_t_0 <X> T_16_11.lc_trk_g2_3
 (22 9)  (838 185)  (838 185)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (840 185)  (840 185)  routing T_16_11.rgt_op_2 <X> T_16_11.lc_trk_g2_2
 (26 9)  (842 185)  (842 185)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 185)  (843 185)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 185)  (844 185)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 185)  (845 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 185)  (847 185)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (38 9)  (854 185)  (854 185)  LC_4 Logic Functioning bit
 (39 9)  (855 185)  (855 185)  LC_4 Logic Functioning bit
 (41 9)  (857 185)  (857 185)  LC_4 Logic Functioning bit
 (8 10)  (824 186)  (824 186)  routing T_16_11.sp4_h_r_7 <X> T_16_11.sp4_h_l_42
 (17 10)  (833 186)  (833 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (838 186)  (838 186)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (839 186)  (839 186)  routing T_16_11.sp12_v_t_12 <X> T_16_11.lc_trk_g2_7
 (18 11)  (834 187)  (834 187)  routing T_16_11.sp4_r_v_b_37 <X> T_16_11.lc_trk_g2_5
 (22 13)  (838 189)  (838 189)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (840 189)  (840 189)  routing T_16_11.tnr_op_2 <X> T_16_11.lc_trk_g3_2
 (15 14)  (831 190)  (831 190)  routing T_16_11.rgt_op_5 <X> T_16_11.lc_trk_g3_5
 (17 14)  (833 190)  (833 190)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (834 190)  (834 190)  routing T_16_11.rgt_op_5 <X> T_16_11.lc_trk_g3_5
 (21 14)  (837 190)  (837 190)  routing T_16_11.sp4_h_l_34 <X> T_16_11.lc_trk_g3_7
 (22 14)  (838 190)  (838 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (839 190)  (839 190)  routing T_16_11.sp4_h_l_34 <X> T_16_11.lc_trk_g3_7
 (24 14)  (840 190)  (840 190)  routing T_16_11.sp4_h_l_34 <X> T_16_11.lc_trk_g3_7
 (27 14)  (843 190)  (843 190)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 190)  (844 190)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 190)  (845 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 190)  (846 190)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 190)  (848 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 190)  (849 190)  routing T_16_11.lc_trk_g2_0 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 190)  (851 190)  routing T_16_11.lc_trk_g0_5 <X> T_16_11.input_2_7
 (38 14)  (854 190)  (854 190)  LC_7 Logic Functioning bit
 (39 14)  (855 190)  (855 190)  LC_7 Logic Functioning bit
 (40 14)  (856 190)  (856 190)  LC_7 Logic Functioning bit
 (41 14)  (857 190)  (857 190)  LC_7 Logic Functioning bit
 (42 14)  (858 190)  (858 190)  LC_7 Logic Functioning bit
 (17 15)  (833 191)  (833 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (837 191)  (837 191)  routing T_16_11.sp4_h_l_34 <X> T_16_11.lc_trk_g3_7
 (28 15)  (844 191)  (844 191)  routing T_16_11.lc_trk_g2_1 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 191)  (845 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 191)  (846 191)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 191)  (848 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (38 15)  (854 191)  (854 191)  LC_7 Logic Functioning bit
 (41 15)  (857 191)  (857 191)  LC_7 Logic Functioning bit
 (42 15)  (858 191)  (858 191)  LC_7 Logic Functioning bit


LogicTile_17_11

 (9 0)  (883 176)  (883 176)  routing T_17_11.sp4_v_t_36 <X> T_17_11.sp4_h_r_1
 (15 0)  (889 176)  (889 176)  routing T_17_11.sp4_h_r_1 <X> T_17_11.lc_trk_g0_1
 (16 0)  (890 176)  (890 176)  routing T_17_11.sp4_h_r_1 <X> T_17_11.lc_trk_g0_1
 (17 0)  (891 176)  (891 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (31 0)  (905 176)  (905 176)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 176)  (906 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 176)  (908 176)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 176)  (910 176)  LC_0 Logic Functioning bit
 (37 0)  (911 176)  (911 176)  LC_0 Logic Functioning bit
 (38 0)  (912 176)  (912 176)  LC_0 Logic Functioning bit
 (39 0)  (913 176)  (913 176)  LC_0 Logic Functioning bit
 (45 0)  (919 176)  (919 176)  LC_0 Logic Functioning bit
 (18 1)  (892 177)  (892 177)  routing T_17_11.sp4_h_r_1 <X> T_17_11.lc_trk_g0_1
 (22 1)  (896 177)  (896 177)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (897 177)  (897 177)  routing T_17_11.sp12_h_r_10 <X> T_17_11.lc_trk_g0_2
 (36 1)  (910 177)  (910 177)  LC_0 Logic Functioning bit
 (37 1)  (911 177)  (911 177)  LC_0 Logic Functioning bit
 (38 1)  (912 177)  (912 177)  LC_0 Logic Functioning bit
 (39 1)  (913 177)  (913 177)  LC_0 Logic Functioning bit
 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (1 2)  (875 178)  (875 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (36 2)  (910 178)  (910 178)  LC_1 Logic Functioning bit
 (38 2)  (912 178)  (912 178)  LC_1 Logic Functioning bit
 (41 2)  (915 178)  (915 178)  LC_1 Logic Functioning bit
 (43 2)  (917 178)  (917 178)  LC_1 Logic Functioning bit
 (45 2)  (919 178)  (919 178)  LC_1 Logic Functioning bit
 (46 2)  (920 178)  (920 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (29 3)  (903 179)  (903 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (911 179)  (911 179)  LC_1 Logic Functioning bit
 (39 3)  (913 179)  (913 179)  LC_1 Logic Functioning bit
 (40 3)  (914 179)  (914 179)  LC_1 Logic Functioning bit
 (42 3)  (916 179)  (916 179)  LC_1 Logic Functioning bit
 (1 4)  (875 180)  (875 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (26 4)  (900 180)  (900 180)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (36 4)  (910 180)  (910 180)  LC_2 Logic Functioning bit
 (38 4)  (912 180)  (912 180)  LC_2 Logic Functioning bit
 (41 4)  (915 180)  (915 180)  LC_2 Logic Functioning bit
 (43 4)  (917 180)  (917 180)  LC_2 Logic Functioning bit
 (45 4)  (919 180)  (919 180)  LC_2 Logic Functioning bit
 (1 5)  (875 181)  (875 181)  routing T_17_11.lc_trk_g0_2 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (26 5)  (900 181)  (900 181)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 181)  (901 181)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 181)  (903 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (911 181)  (911 181)  LC_2 Logic Functioning bit
 (39 5)  (913 181)  (913 181)  LC_2 Logic Functioning bit
 (40 5)  (914 181)  (914 181)  LC_2 Logic Functioning bit
 (42 5)  (916 181)  (916 181)  LC_2 Logic Functioning bit
 (14 6)  (888 182)  (888 182)  routing T_17_11.sp4_v_t_1 <X> T_17_11.lc_trk_g1_4
 (15 6)  (889 182)  (889 182)  routing T_17_11.sp4_h_r_13 <X> T_17_11.lc_trk_g1_5
 (16 6)  (890 182)  (890 182)  routing T_17_11.sp4_h_r_13 <X> T_17_11.lc_trk_g1_5
 (17 6)  (891 182)  (891 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (892 182)  (892 182)  routing T_17_11.sp4_h_r_13 <X> T_17_11.lc_trk_g1_5
 (21 6)  (895 182)  (895 182)  routing T_17_11.sp12_h_l_4 <X> T_17_11.lc_trk_g1_7
 (22 6)  (896 182)  (896 182)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (898 182)  (898 182)  routing T_17_11.sp12_h_l_4 <X> T_17_11.lc_trk_g1_7
 (26 6)  (900 182)  (900 182)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (36 6)  (910 182)  (910 182)  LC_3 Logic Functioning bit
 (38 6)  (912 182)  (912 182)  LC_3 Logic Functioning bit
 (41 6)  (915 182)  (915 182)  LC_3 Logic Functioning bit
 (43 6)  (917 182)  (917 182)  LC_3 Logic Functioning bit
 (45 6)  (919 182)  (919 182)  LC_3 Logic Functioning bit
 (47 6)  (921 182)  (921 182)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (888 183)  (888 183)  routing T_17_11.sp4_v_t_1 <X> T_17_11.lc_trk_g1_4
 (16 7)  (890 183)  (890 183)  routing T_17_11.sp4_v_t_1 <X> T_17_11.lc_trk_g1_4
 (17 7)  (891 183)  (891 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (895 183)  (895 183)  routing T_17_11.sp12_h_l_4 <X> T_17_11.lc_trk_g1_7
 (28 7)  (902 183)  (902 183)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 183)  (903 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (911 183)  (911 183)  LC_3 Logic Functioning bit
 (39 7)  (913 183)  (913 183)  LC_3 Logic Functioning bit
 (40 7)  (914 183)  (914 183)  LC_3 Logic Functioning bit
 (42 7)  (916 183)  (916 183)  LC_3 Logic Functioning bit
 (4 9)  (878 185)  (878 185)  routing T_17_11.sp4_h_l_47 <X> T_17_11.sp4_h_r_6
 (6 9)  (880 185)  (880 185)  routing T_17_11.sp4_h_l_47 <X> T_17_11.sp4_h_r_6
 (5 10)  (879 186)  (879 186)  routing T_17_11.sp4_v_b_6 <X> T_17_11.sp4_h_l_43
 (15 10)  (889 186)  (889 186)  routing T_17_11.sp4_h_l_24 <X> T_17_11.lc_trk_g2_5
 (16 10)  (890 186)  (890 186)  routing T_17_11.sp4_h_l_24 <X> T_17_11.lc_trk_g2_5
 (17 10)  (891 186)  (891 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (892 186)  (892 186)  routing T_17_11.sp4_h_l_24 <X> T_17_11.lc_trk_g2_5
 (31 10)  (905 186)  (905 186)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 186)  (906 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 186)  (907 186)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 186)  (908 186)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 186)  (910 186)  LC_5 Logic Functioning bit
 (37 10)  (911 186)  (911 186)  LC_5 Logic Functioning bit
 (38 10)  (912 186)  (912 186)  LC_5 Logic Functioning bit
 (39 10)  (913 186)  (913 186)  LC_5 Logic Functioning bit
 (45 10)  (919 186)  (919 186)  LC_5 Logic Functioning bit
 (36 11)  (910 187)  (910 187)  LC_5 Logic Functioning bit
 (37 11)  (911 187)  (911 187)  LC_5 Logic Functioning bit
 (38 11)  (912 187)  (912 187)  LC_5 Logic Functioning bit
 (39 11)  (913 187)  (913 187)  LC_5 Logic Functioning bit
 (26 12)  (900 188)  (900 188)  routing T_17_11.lc_trk_g1_5 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (36 12)  (910 188)  (910 188)  LC_6 Logic Functioning bit
 (38 12)  (912 188)  (912 188)  LC_6 Logic Functioning bit
 (41 12)  (915 188)  (915 188)  LC_6 Logic Functioning bit
 (43 12)  (917 188)  (917 188)  LC_6 Logic Functioning bit
 (45 12)  (919 188)  (919 188)  LC_6 Logic Functioning bit
 (46 12)  (920 188)  (920 188)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (27 13)  (901 189)  (901 189)  routing T_17_11.lc_trk_g1_5 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 189)  (903 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (911 189)  (911 189)  LC_6 Logic Functioning bit
 (39 13)  (913 189)  (913 189)  LC_6 Logic Functioning bit
 (40 13)  (914 189)  (914 189)  LC_6 Logic Functioning bit
 (42 13)  (916 189)  (916 189)  LC_6 Logic Functioning bit
 (0 14)  (874 190)  (874 190)  routing T_17_11.glb_netwk_4 <X> T_17_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 190)  (875 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 190)  (891 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (12 15)  (886 191)  (886 191)  routing T_17_11.sp4_h_l_46 <X> T_17_11.sp4_v_t_46


LogicTile_18_11

 (0 2)  (928 178)  (928 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (1 2)  (929 178)  (929 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (930 178)  (930 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (933 178)  (933 178)  routing T_18_11.sp4_v_t_43 <X> T_18_11.sp4_h_l_37
 (26 2)  (954 178)  (954 178)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_1/in_0
 (36 2)  (964 178)  (964 178)  LC_1 Logic Functioning bit
 (38 2)  (966 178)  (966 178)  LC_1 Logic Functioning bit
 (41 2)  (969 178)  (969 178)  LC_1 Logic Functioning bit
 (43 2)  (971 178)  (971 178)  LC_1 Logic Functioning bit
 (45 2)  (973 178)  (973 178)  LC_1 Logic Functioning bit
 (4 3)  (932 179)  (932 179)  routing T_18_11.sp4_v_t_43 <X> T_18_11.sp4_h_l_37
 (6 3)  (934 179)  (934 179)  routing T_18_11.sp4_v_t_43 <X> T_18_11.sp4_h_l_37
 (27 3)  (955 179)  (955 179)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 179)  (956 179)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 179)  (957 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (965 179)  (965 179)  LC_1 Logic Functioning bit
 (39 3)  (967 179)  (967 179)  LC_1 Logic Functioning bit
 (40 3)  (968 179)  (968 179)  LC_1 Logic Functioning bit
 (42 3)  (970 179)  (970 179)  LC_1 Logic Functioning bit
 (0 4)  (928 180)  (928 180)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_7/cen
 (1 4)  (929 180)  (929 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (942 180)  (942 180)  routing T_18_11.sp12_h_r_0 <X> T_18_11.lc_trk_g1_0
 (0 5)  (928 181)  (928 181)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_7/cen
 (1 5)  (929 181)  (929 181)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_7/cen
 (14 5)  (942 181)  (942 181)  routing T_18_11.sp12_h_r_0 <X> T_18_11.lc_trk_g1_0
 (15 5)  (943 181)  (943 181)  routing T_18_11.sp12_h_r_0 <X> T_18_11.lc_trk_g1_0
 (17 5)  (945 181)  (945 181)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 6)  (950 182)  (950 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (36 6)  (964 182)  (964 182)  LC_3 Logic Functioning bit
 (38 6)  (966 182)  (966 182)  LC_3 Logic Functioning bit
 (41 6)  (969 182)  (969 182)  LC_3 Logic Functioning bit
 (43 6)  (971 182)  (971 182)  LC_3 Logic Functioning bit
 (45 6)  (973 182)  (973 182)  LC_3 Logic Functioning bit
 (47 6)  (975 182)  (975 182)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (21 7)  (949 183)  (949 183)  routing T_18_11.sp4_r_v_b_31 <X> T_18_11.lc_trk_g1_7
 (27 7)  (955 183)  (955 183)  routing T_18_11.lc_trk_g1_0 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 183)  (957 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (965 183)  (965 183)  LC_3 Logic Functioning bit
 (39 7)  (967 183)  (967 183)  LC_3 Logic Functioning bit
 (40 7)  (968 183)  (968 183)  LC_3 Logic Functioning bit
 (42 7)  (970 183)  (970 183)  LC_3 Logic Functioning bit
 (19 8)  (947 184)  (947 184)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (22 8)  (950 184)  (950 184)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (951 184)  (951 184)  routing T_18_11.sp12_v_b_19 <X> T_18_11.lc_trk_g2_3
 (32 8)  (960 184)  (960 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 184)  (961 184)  routing T_18_11.lc_trk_g2_3 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 184)  (964 184)  LC_4 Logic Functioning bit
 (37 8)  (965 184)  (965 184)  LC_4 Logic Functioning bit
 (38 8)  (966 184)  (966 184)  LC_4 Logic Functioning bit
 (39 8)  (967 184)  (967 184)  LC_4 Logic Functioning bit
 (45 8)  (973 184)  (973 184)  LC_4 Logic Functioning bit
 (21 9)  (949 185)  (949 185)  routing T_18_11.sp12_v_b_19 <X> T_18_11.lc_trk_g2_3
 (31 9)  (959 185)  (959 185)  routing T_18_11.lc_trk_g2_3 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 185)  (964 185)  LC_4 Logic Functioning bit
 (37 9)  (965 185)  (965 185)  LC_4 Logic Functioning bit
 (38 9)  (966 185)  (966 185)  LC_4 Logic Functioning bit
 (39 9)  (967 185)  (967 185)  LC_4 Logic Functioning bit
 (47 9)  (975 185)  (975 185)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (22 12)  (950 188)  (950 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (951 188)  (951 188)  routing T_18_11.sp4_v_t_30 <X> T_18_11.lc_trk_g3_3
 (24 12)  (952 188)  (952 188)  routing T_18_11.sp4_v_t_30 <X> T_18_11.lc_trk_g3_3
 (0 14)  (928 190)  (928 190)  routing T_18_11.glb_netwk_4 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 190)  (929 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 190)  (942 190)  routing T_18_11.sp4_h_r_36 <X> T_18_11.lc_trk_g3_4
 (31 14)  (959 190)  (959 190)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 190)  (960 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 190)  (962 190)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 190)  (964 190)  LC_7 Logic Functioning bit
 (37 14)  (965 190)  (965 190)  LC_7 Logic Functioning bit
 (38 14)  (966 190)  (966 190)  LC_7 Logic Functioning bit
 (39 14)  (967 190)  (967 190)  LC_7 Logic Functioning bit
 (45 14)  (973 190)  (973 190)  LC_7 Logic Functioning bit
 (48 14)  (976 190)  (976 190)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (15 15)  (943 191)  (943 191)  routing T_18_11.sp4_h_r_36 <X> T_18_11.lc_trk_g3_4
 (16 15)  (944 191)  (944 191)  routing T_18_11.sp4_h_r_36 <X> T_18_11.lc_trk_g3_4
 (17 15)  (945 191)  (945 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (31 15)  (959 191)  (959 191)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 191)  (964 191)  LC_7 Logic Functioning bit
 (37 15)  (965 191)  (965 191)  LC_7 Logic Functioning bit
 (38 15)  (966 191)  (966 191)  LC_7 Logic Functioning bit
 (39 15)  (967 191)  (967 191)  LC_7 Logic Functioning bit


LogicTile_19_11

 (22 1)  (1004 177)  (1004 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1005 177)  (1005 177)  routing T_19_11.sp4_v_b_18 <X> T_19_11.lc_trk_g0_2
 (24 1)  (1006 177)  (1006 177)  routing T_19_11.sp4_v_b_18 <X> T_19_11.lc_trk_g0_2
 (8 2)  (990 178)  (990 178)  routing T_19_11.sp4_v_t_42 <X> T_19_11.sp4_h_l_36
 (9 2)  (991 178)  (991 178)  routing T_19_11.sp4_v_t_42 <X> T_19_11.sp4_h_l_36
 (10 2)  (992 178)  (992 178)  routing T_19_11.sp4_v_t_42 <X> T_19_11.sp4_h_l_36
 (17 2)  (999 178)  (999 178)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (27 4)  (1009 180)  (1009 180)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 180)  (1010 180)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 180)  (1011 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 180)  (1012 180)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 180)  (1014 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 180)  (1015 180)  routing T_19_11.lc_trk_g3_0 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 180)  (1016 180)  routing T_19_11.lc_trk_g3_0 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 180)  (1018 180)  LC_2 Logic Functioning bit
 (38 4)  (1020 180)  (1020 180)  LC_2 Logic Functioning bit
 (40 4)  (1022 180)  (1022 180)  LC_2 Logic Functioning bit
 (42 4)  (1024 180)  (1024 180)  LC_2 Logic Functioning bit
 (43 4)  (1025 180)  (1025 180)  LC_2 Logic Functioning bit
 (26 5)  (1008 181)  (1008 181)  routing T_19_11.lc_trk_g0_2 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 181)  (1011 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 181)  (1012 181)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 181)  (1014 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1015 181)  (1015 181)  routing T_19_11.lc_trk_g2_2 <X> T_19_11.input_2_2
 (35 5)  (1017 181)  (1017 181)  routing T_19_11.lc_trk_g2_2 <X> T_19_11.input_2_2
 (40 5)  (1022 181)  (1022 181)  LC_2 Logic Functioning bit
 (42 5)  (1024 181)  (1024 181)  LC_2 Logic Functioning bit
 (43 5)  (1025 181)  (1025 181)  LC_2 Logic Functioning bit
 (26 6)  (1008 182)  (1008 182)  routing T_19_11.lc_trk_g0_5 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 182)  (1010 182)  routing T_19_11.lc_trk_g2_4 <X> T_19_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 182)  (1011 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 182)  (1012 182)  routing T_19_11.lc_trk_g2_4 <X> T_19_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 182)  (1013 182)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 182)  (1014 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 182)  (1015 182)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 182)  (1016 182)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 182)  (1018 182)  LC_3 Logic Functioning bit
 (38 6)  (1020 182)  (1020 182)  LC_3 Logic Functioning bit
 (41 6)  (1023 182)  (1023 182)  LC_3 Logic Functioning bit
 (43 6)  (1025 182)  (1025 182)  LC_3 Logic Functioning bit
 (47 6)  (1029 182)  (1029 182)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (29 7)  (1011 183)  (1011 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (1019 183)  (1019 183)  LC_3 Logic Functioning bit
 (39 7)  (1021 183)  (1021 183)  LC_3 Logic Functioning bit
 (40 7)  (1022 183)  (1022 183)  LC_3 Logic Functioning bit
 (41 7)  (1023 183)  (1023 183)  LC_3 Logic Functioning bit
 (42 7)  (1024 183)  (1024 183)  LC_3 Logic Functioning bit
 (43 7)  (1025 183)  (1025 183)  LC_3 Logic Functioning bit
 (1 8)  (983 184)  (983 184)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (25 8)  (1007 184)  (1007 184)  routing T_19_11.sp4_v_b_26 <X> T_19_11.lc_trk_g2_2
 (1 9)  (983 185)  (983 185)  routing T_19_11.glb_netwk_4 <X> T_19_11.glb2local_1
 (22 9)  (1004 185)  (1004 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1005 185)  (1005 185)  routing T_19_11.sp4_v_b_26 <X> T_19_11.lc_trk_g2_2
 (14 10)  (996 186)  (996 186)  routing T_19_11.rgt_op_4 <X> T_19_11.lc_trk_g2_4
 (15 11)  (997 187)  (997 187)  routing T_19_11.rgt_op_4 <X> T_19_11.lc_trk_g2_4
 (17 11)  (999 187)  (999 187)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (14 13)  (996 189)  (996 189)  routing T_19_11.tnl_op_0 <X> T_19_11.lc_trk_g3_0
 (15 13)  (997 189)  (997 189)  routing T_19_11.tnl_op_0 <X> T_19_11.lc_trk_g3_0
 (17 13)  (999 189)  (999 189)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (15 14)  (997 190)  (997 190)  routing T_19_11.rgt_op_5 <X> T_19_11.lc_trk_g3_5
 (17 14)  (999 190)  (999 190)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1000 190)  (1000 190)  routing T_19_11.rgt_op_5 <X> T_19_11.lc_trk_g3_5
 (22 15)  (1004 191)  (1004 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1005 191)  (1005 191)  routing T_19_11.sp4_h_r_30 <X> T_19_11.lc_trk_g3_6
 (24 15)  (1006 191)  (1006 191)  routing T_19_11.sp4_h_r_30 <X> T_19_11.lc_trk_g3_6
 (25 15)  (1007 191)  (1007 191)  routing T_19_11.sp4_h_r_30 <X> T_19_11.lc_trk_g3_6


LogicTile_20_11

 (0 2)  (1036 178)  (1036 178)  routing T_20_11.glb_netwk_6 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 178)  (1037 178)  routing T_20_11.glb_netwk_6 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 178)  (1038 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1041 178)  (1041 178)  routing T_20_11.sp4_v_t_43 <X> T_20_11.sp4_h_l_37
 (31 2)  (1067 178)  (1067 178)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 178)  (1068 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 178)  (1069 178)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 178)  (1072 178)  LC_1 Logic Functioning bit
 (37 2)  (1073 178)  (1073 178)  LC_1 Logic Functioning bit
 (38 2)  (1074 178)  (1074 178)  LC_1 Logic Functioning bit
 (39 2)  (1075 178)  (1075 178)  LC_1 Logic Functioning bit
 (45 2)  (1081 178)  (1081 178)  LC_1 Logic Functioning bit
 (4 3)  (1040 179)  (1040 179)  routing T_20_11.sp4_v_t_43 <X> T_20_11.sp4_h_l_37
 (6 3)  (1042 179)  (1042 179)  routing T_20_11.sp4_v_t_43 <X> T_20_11.sp4_h_l_37
 (36 3)  (1072 179)  (1072 179)  LC_1 Logic Functioning bit
 (37 3)  (1073 179)  (1073 179)  LC_1 Logic Functioning bit
 (38 3)  (1074 179)  (1074 179)  LC_1 Logic Functioning bit
 (39 3)  (1075 179)  (1075 179)  LC_1 Logic Functioning bit
 (44 3)  (1080 179)  (1080 179)  LC_1 Logic Functioning bit
 (46 3)  (1082 179)  (1082 179)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (31 8)  (1067 184)  (1067 184)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 184)  (1068 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 184)  (1069 184)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 184)  (1072 184)  LC_4 Logic Functioning bit
 (37 8)  (1073 184)  (1073 184)  LC_4 Logic Functioning bit
 (38 8)  (1074 184)  (1074 184)  LC_4 Logic Functioning bit
 (39 8)  (1075 184)  (1075 184)  LC_4 Logic Functioning bit
 (45 8)  (1081 184)  (1081 184)  LC_4 Logic Functioning bit
 (36 9)  (1072 185)  (1072 185)  LC_4 Logic Functioning bit
 (37 9)  (1073 185)  (1073 185)  LC_4 Logic Functioning bit
 (38 9)  (1074 185)  (1074 185)  LC_4 Logic Functioning bit
 (39 9)  (1075 185)  (1075 185)  LC_4 Logic Functioning bit
 (44 9)  (1080 185)  (1080 185)  LC_4 Logic Functioning bit
 (17 10)  (1053 186)  (1053 186)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 186)  (1054 186)  routing T_20_11.wire_logic_cluster/lc_5/out <X> T_20_11.lc_trk_g2_5
 (32 10)  (1068 186)  (1068 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 186)  (1069 186)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 186)  (1070 186)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 186)  (1072 186)  LC_5 Logic Functioning bit
 (38 10)  (1074 186)  (1074 186)  LC_5 Logic Functioning bit
 (45 10)  (1081 186)  (1081 186)  LC_5 Logic Functioning bit
 (17 11)  (1053 187)  (1053 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (1063 187)  (1063 187)  routing T_20_11.lc_trk_g3_0 <X> T_20_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 187)  (1064 187)  routing T_20_11.lc_trk_g3_0 <X> T_20_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 187)  (1065 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 187)  (1067 187)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_5/in_3
 (37 11)  (1073 187)  (1073 187)  LC_5 Logic Functioning bit
 (39 11)  (1075 187)  (1075 187)  LC_5 Logic Functioning bit
 (44 11)  (1080 187)  (1080 187)  LC_5 Logic Functioning bit
 (22 12)  (1058 188)  (1058 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (16 13)  (1052 189)  (1052 189)  routing T_20_11.sp12_v_b_8 <X> T_20_11.lc_trk_g3_0
 (17 13)  (1053 189)  (1053 189)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (1057 189)  (1057 189)  routing T_20_11.sp4_r_v_b_43 <X> T_20_11.lc_trk_g3_3
 (0 14)  (1036 190)  (1036 190)  routing T_20_11.glb_netwk_4 <X> T_20_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 190)  (1037 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_24_11

 (13 0)  (1265 176)  (1265 176)  routing T_24_11.sp4_h_l_39 <X> T_24_11.sp4_v_b_2
 (12 1)  (1264 177)  (1264 177)  routing T_24_11.sp4_h_l_39 <X> T_24_11.sp4_v_b_2


LogicTile_26_11

 (3 2)  (1351 178)  (1351 178)  routing T_26_11.sp12_v_t_23 <X> T_26_11.sp12_h_l_23


LogicTile_30_11

 (3 2)  (1567 178)  (1567 178)  routing T_30_11.sp12_v_t_23 <X> T_30_11.sp12_h_l_23


LogicTile_14_10

 (25 0)  (733 160)  (733 160)  routing T_14_10.sp4_h_r_10 <X> T_14_10.lc_trk_g0_2
 (27 0)  (735 160)  (735 160)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 160)  (736 160)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 160)  (737 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 160)  (740 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 160)  (741 160)  routing T_14_10.lc_trk_g2_1 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 160)  (744 160)  LC_0 Logic Functioning bit
 (37 0)  (745 160)  (745 160)  LC_0 Logic Functioning bit
 (38 0)  (746 160)  (746 160)  LC_0 Logic Functioning bit
 (39 0)  (747 160)  (747 160)  LC_0 Logic Functioning bit
 (40 0)  (748 160)  (748 160)  LC_0 Logic Functioning bit
 (45 0)  (753 160)  (753 160)  LC_0 Logic Functioning bit
 (51 0)  (759 160)  (759 160)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (22 1)  (730 161)  (730 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (731 161)  (731 161)  routing T_14_10.sp4_h_r_10 <X> T_14_10.lc_trk_g0_2
 (24 1)  (732 161)  (732 161)  routing T_14_10.sp4_h_r_10 <X> T_14_10.lc_trk_g0_2
 (26 1)  (734 161)  (734 161)  routing T_14_10.lc_trk_g2_2 <X> T_14_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 161)  (736 161)  routing T_14_10.lc_trk_g2_2 <X> T_14_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 161)  (737 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 161)  (740 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (743 161)  (743 161)  routing T_14_10.lc_trk_g0_2 <X> T_14_10.input_2_0
 (36 1)  (744 161)  (744 161)  LC_0 Logic Functioning bit
 (37 1)  (745 161)  (745 161)  LC_0 Logic Functioning bit
 (39 1)  (747 161)  (747 161)  LC_0 Logic Functioning bit
 (0 2)  (708 162)  (708 162)  routing T_14_10.glb_netwk_6 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (1 2)  (709 162)  (709 162)  routing T_14_10.glb_netwk_6 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (2 2)  (710 162)  (710 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (709 164)  (709 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (730 164)  (730 164)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 164)  (732 164)  routing T_14_10.top_op_3 <X> T_14_10.lc_trk_g1_3
 (0 5)  (708 165)  (708 165)  routing T_14_10.lc_trk_g1_3 <X> T_14_10.wire_logic_cluster/lc_7/cen
 (1 5)  (709 165)  (709 165)  routing T_14_10.lc_trk_g1_3 <X> T_14_10.wire_logic_cluster/lc_7/cen
 (21 5)  (729 165)  (729 165)  routing T_14_10.top_op_3 <X> T_14_10.lc_trk_g1_3
 (26 6)  (734 166)  (734 166)  routing T_14_10.lc_trk_g2_7 <X> T_14_10.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 166)  (736 166)  routing T_14_10.lc_trk_g2_2 <X> T_14_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 166)  (737 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 166)  (740 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 166)  (744 166)  LC_3 Logic Functioning bit
 (38 6)  (746 166)  (746 166)  LC_3 Logic Functioning bit
 (41 6)  (749 166)  (749 166)  LC_3 Logic Functioning bit
 (43 6)  (751 166)  (751 166)  LC_3 Logic Functioning bit
 (45 6)  (753 166)  (753 166)  LC_3 Logic Functioning bit
 (52 6)  (760 166)  (760 166)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (734 167)  (734 167)  routing T_14_10.lc_trk_g2_7 <X> T_14_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 167)  (736 167)  routing T_14_10.lc_trk_g2_7 <X> T_14_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 167)  (737 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 167)  (738 167)  routing T_14_10.lc_trk_g2_2 <X> T_14_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 167)  (739 167)  routing T_14_10.lc_trk_g0_2 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 167)  (745 167)  LC_3 Logic Functioning bit
 (39 7)  (747 167)  (747 167)  LC_3 Logic Functioning bit
 (15 8)  (723 168)  (723 168)  routing T_14_10.tnl_op_1 <X> T_14_10.lc_trk_g2_1
 (17 8)  (725 168)  (725 168)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (733 168)  (733 168)  routing T_14_10.sp4_v_t_23 <X> T_14_10.lc_trk_g2_2
 (18 9)  (726 169)  (726 169)  routing T_14_10.tnl_op_1 <X> T_14_10.lc_trk_g2_1
 (22 9)  (730 169)  (730 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (731 169)  (731 169)  routing T_14_10.sp4_v_t_23 <X> T_14_10.lc_trk_g2_2
 (25 9)  (733 169)  (733 169)  routing T_14_10.sp4_v_t_23 <X> T_14_10.lc_trk_g2_2
 (22 10)  (730 170)  (730 170)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (732 170)  (732 170)  routing T_14_10.tnl_op_7 <X> T_14_10.lc_trk_g2_7
 (21 11)  (729 171)  (729 171)  routing T_14_10.tnl_op_7 <X> T_14_10.lc_trk_g2_7
 (9 12)  (717 172)  (717 172)  routing T_14_10.sp4_v_t_47 <X> T_14_10.sp4_h_r_10
 (14 12)  (722 172)  (722 172)  routing T_14_10.sp4_v_t_21 <X> T_14_10.lc_trk_g3_0
 (14 13)  (722 173)  (722 173)  routing T_14_10.sp4_v_t_21 <X> T_14_10.lc_trk_g3_0
 (16 13)  (724 173)  (724 173)  routing T_14_10.sp4_v_t_21 <X> T_14_10.lc_trk_g3_0
 (17 13)  (725 173)  (725 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (0 14)  (708 174)  (708 174)  routing T_14_10.glb_netwk_4 <X> T_14_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 174)  (709 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_15_10

 (11 0)  (773 160)  (773 160)  routing T_15_10.sp4_h_r_9 <X> T_15_10.sp4_v_b_2
 (15 0)  (777 160)  (777 160)  routing T_15_10.top_op_1 <X> T_15_10.lc_trk_g0_1
 (17 0)  (779 160)  (779 160)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (784 160)  (784 160)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 160)  (786 160)  routing T_15_10.top_op_3 <X> T_15_10.lc_trk_g0_3
 (18 1)  (780 161)  (780 161)  routing T_15_10.top_op_1 <X> T_15_10.lc_trk_g0_1
 (21 1)  (783 161)  (783 161)  routing T_15_10.top_op_3 <X> T_15_10.lc_trk_g0_3
 (0 2)  (762 162)  (762 162)  routing T_15_10.glb_netwk_6 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (1 2)  (763 162)  (763 162)  routing T_15_10.glb_netwk_6 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (2 2)  (764 162)  (764 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (762 164)  (762 164)  routing T_15_10.lc_trk_g2_2 <X> T_15_10.wire_logic_cluster/lc_7/cen
 (1 4)  (763 164)  (763 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (763 165)  (763 165)  routing T_15_10.lc_trk_g2_2 <X> T_15_10.wire_logic_cluster/lc_7/cen
 (21 6)  (783 166)  (783 166)  routing T_15_10.sp4_h_l_10 <X> T_15_10.lc_trk_g1_7
 (22 6)  (784 166)  (784 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (785 166)  (785 166)  routing T_15_10.sp4_h_l_10 <X> T_15_10.lc_trk_g1_7
 (24 6)  (786 166)  (786 166)  routing T_15_10.sp4_h_l_10 <X> T_15_10.lc_trk_g1_7
 (31 6)  (793 166)  (793 166)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 166)  (794 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 166)  (796 166)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 166)  (798 166)  LC_3 Logic Functioning bit
 (38 6)  (800 166)  (800 166)  LC_3 Logic Functioning bit
 (43 6)  (805 166)  (805 166)  LC_3 Logic Functioning bit
 (45 6)  (807 166)  (807 166)  LC_3 Logic Functioning bit
 (46 6)  (808 166)  (808 166)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (783 167)  (783 167)  routing T_15_10.sp4_h_l_10 <X> T_15_10.lc_trk_g1_7
 (29 7)  (791 167)  (791 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 167)  (793 167)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 167)  (794 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (795 167)  (795 167)  routing T_15_10.lc_trk_g2_3 <X> T_15_10.input_2_3
 (35 7)  (797 167)  (797 167)  routing T_15_10.lc_trk_g2_3 <X> T_15_10.input_2_3
 (37 7)  (799 167)  (799 167)  LC_3 Logic Functioning bit
 (39 7)  (801 167)  (801 167)  LC_3 Logic Functioning bit
 (42 7)  (804 167)  (804 167)  LC_3 Logic Functioning bit
 (10 8)  (772 168)  (772 168)  routing T_15_10.sp4_v_t_39 <X> T_15_10.sp4_h_r_7
 (21 8)  (783 168)  (783 168)  routing T_15_10.sp4_v_t_22 <X> T_15_10.lc_trk_g2_3
 (22 8)  (784 168)  (784 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (785 168)  (785 168)  routing T_15_10.sp4_v_t_22 <X> T_15_10.lc_trk_g2_3
 (25 8)  (787 168)  (787 168)  routing T_15_10.sp4_v_t_23 <X> T_15_10.lc_trk_g2_2
 (21 9)  (783 169)  (783 169)  routing T_15_10.sp4_v_t_22 <X> T_15_10.lc_trk_g2_3
 (22 9)  (784 169)  (784 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (785 169)  (785 169)  routing T_15_10.sp4_v_t_23 <X> T_15_10.lc_trk_g2_2
 (25 9)  (787 169)  (787 169)  routing T_15_10.sp4_v_t_23 <X> T_15_10.lc_trk_g2_2
 (26 12)  (788 172)  (788 172)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 172)  (790 172)  routing T_15_10.lc_trk_g2_3 <X> T_15_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 172)  (791 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 172)  (794 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (798 172)  (798 172)  LC_6 Logic Functioning bit
 (38 12)  (800 172)  (800 172)  LC_6 Logic Functioning bit
 (45 12)  (807 172)  (807 172)  LC_6 Logic Functioning bit
 (47 12)  (809 172)  (809 172)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (788 173)  (788 173)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 173)  (789 173)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 173)  (791 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 173)  (792 173)  routing T_15_10.lc_trk_g2_3 <X> T_15_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 173)  (793 173)  routing T_15_10.lc_trk_g0_3 <X> T_15_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 173)  (798 173)  LC_6 Logic Functioning bit
 (37 13)  (799 173)  (799 173)  LC_6 Logic Functioning bit
 (38 13)  (800 173)  (800 173)  LC_6 Logic Functioning bit
 (39 13)  (801 173)  (801 173)  LC_6 Logic Functioning bit
 (0 14)  (762 174)  (762 174)  routing T_15_10.glb_netwk_4 <X> T_15_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 174)  (763 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_10

 (25 0)  (841 160)  (841 160)  routing T_16_10.sp4_h_l_7 <X> T_16_10.lc_trk_g0_2
 (22 1)  (838 161)  (838 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (839 161)  (839 161)  routing T_16_10.sp4_h_l_7 <X> T_16_10.lc_trk_g0_2
 (24 1)  (840 161)  (840 161)  routing T_16_10.sp4_h_l_7 <X> T_16_10.lc_trk_g0_2
 (25 1)  (841 161)  (841 161)  routing T_16_10.sp4_h_l_7 <X> T_16_10.lc_trk_g0_2
 (0 2)  (816 162)  (816 162)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (1 2)  (817 162)  (817 162)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (2 2)  (818 162)  (818 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (830 163)  (830 163)  routing T_16_10.top_op_4 <X> T_16_10.lc_trk_g0_4
 (15 3)  (831 163)  (831 163)  routing T_16_10.top_op_4 <X> T_16_10.lc_trk_g0_4
 (17 3)  (833 163)  (833 163)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (1 4)  (817 164)  (817 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (26 4)  (842 164)  (842 164)  routing T_16_10.lc_trk_g0_4 <X> T_16_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 164)  (843 164)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 164)  (844 164)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 164)  (845 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 164)  (848 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 164)  (849 164)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 164)  (850 164)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 164)  (852 164)  LC_2 Logic Functioning bit
 (38 4)  (854 164)  (854 164)  LC_2 Logic Functioning bit
 (41 4)  (857 164)  (857 164)  LC_2 Logic Functioning bit
 (43 4)  (859 164)  (859 164)  LC_2 Logic Functioning bit
 (45 4)  (861 164)  (861 164)  LC_2 Logic Functioning bit
 (46 4)  (862 164)  (862 164)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (817 165)  (817 165)  routing T_16_10.lc_trk_g0_2 <X> T_16_10.wire_logic_cluster/lc_7/cen
 (29 5)  (845 165)  (845 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 165)  (847 165)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 165)  (853 165)  LC_2 Logic Functioning bit
 (39 5)  (855 165)  (855 165)  LC_2 Logic Functioning bit
 (14 8)  (830 168)  (830 168)  routing T_16_10.sp4_v_b_24 <X> T_16_10.lc_trk_g2_0
 (16 9)  (832 169)  (832 169)  routing T_16_10.sp4_v_b_24 <X> T_16_10.lc_trk_g2_0
 (17 9)  (833 169)  (833 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (14 12)  (830 172)  (830 172)  routing T_16_10.sp4_v_t_21 <X> T_16_10.lc_trk_g3_0
 (16 12)  (832 172)  (832 172)  routing T_16_10.sp4_v_b_33 <X> T_16_10.lc_trk_g3_1
 (17 12)  (833 172)  (833 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (834 172)  (834 172)  routing T_16_10.sp4_v_b_33 <X> T_16_10.lc_trk_g3_1
 (25 12)  (841 172)  (841 172)  routing T_16_10.sp4_h_r_34 <X> T_16_10.lc_trk_g3_2
 (14 13)  (830 173)  (830 173)  routing T_16_10.sp4_v_t_21 <X> T_16_10.lc_trk_g3_0
 (16 13)  (832 173)  (832 173)  routing T_16_10.sp4_v_t_21 <X> T_16_10.lc_trk_g3_0
 (17 13)  (833 173)  (833 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (834 173)  (834 173)  routing T_16_10.sp4_v_b_33 <X> T_16_10.lc_trk_g3_1
 (22 13)  (838 173)  (838 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 173)  (839 173)  routing T_16_10.sp4_h_r_34 <X> T_16_10.lc_trk_g3_2
 (24 13)  (840 173)  (840 173)  routing T_16_10.sp4_h_r_34 <X> T_16_10.lc_trk_g3_2
 (0 14)  (816 174)  (816 174)  routing T_16_10.glb_netwk_4 <X> T_16_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 174)  (817 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (843 174)  (843 174)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 174)  (844 174)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 174)  (845 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 174)  (848 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 174)  (849 174)  routing T_16_10.lc_trk_g2_0 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 174)  (852 174)  LC_7 Logic Functioning bit
 (38 14)  (854 174)  (854 174)  LC_7 Logic Functioning bit
 (40 14)  (856 174)  (856 174)  LC_7 Logic Functioning bit
 (41 14)  (857 174)  (857 174)  LC_7 Logic Functioning bit
 (43 14)  (859 174)  (859 174)  LC_7 Logic Functioning bit
 (45 14)  (861 174)  (861 174)  LC_7 Logic Functioning bit
 (47 14)  (863 174)  (863 174)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (842 175)  (842 175)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 175)  (843 175)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 175)  (844 175)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 175)  (845 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 175)  (848 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (849 175)  (849 175)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.input_2_7
 (34 15)  (850 175)  (850 175)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.input_2_7
 (36 15)  (852 175)  (852 175)  LC_7 Logic Functioning bit
 (41 15)  (857 175)  (857 175)  LC_7 Logic Functioning bit
 (43 15)  (859 175)  (859 175)  LC_7 Logic Functioning bit


LogicTile_17_10

 (6 2)  (880 162)  (880 162)  routing T_17_10.sp4_v_b_9 <X> T_17_10.sp4_v_t_37
 (5 3)  (879 163)  (879 163)  routing T_17_10.sp4_v_b_9 <X> T_17_10.sp4_v_t_37
 (19 6)  (893 166)  (893 166)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_18_10

 (8 8)  (936 168)  (936 168)  routing T_18_10.sp4_h_l_46 <X> T_18_10.sp4_h_r_7
 (10 8)  (938 168)  (938 168)  routing T_18_10.sp4_h_l_46 <X> T_18_10.sp4_h_r_7
 (8 12)  (936 172)  (936 172)  routing T_18_10.sp4_h_l_47 <X> T_18_10.sp4_h_r_10


LogicTile_19_10

 (0 2)  (982 162)  (982 162)  routing T_19_10.glb_netwk_6 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (1 2)  (983 162)  (983 162)  routing T_19_10.glb_netwk_6 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (2 2)  (984 162)  (984 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (995 162)  (995 162)  routing T_19_10.sp4_v_b_2 <X> T_19_10.sp4_v_t_39
 (0 4)  (982 164)  (982 164)  routing T_19_10.lc_trk_g2_2 <X> T_19_10.wire_logic_cluster/lc_7/cen
 (1 4)  (983 164)  (983 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (983 165)  (983 165)  routing T_19_10.lc_trk_g2_2 <X> T_19_10.wire_logic_cluster/lc_7/cen
 (22 5)  (1004 165)  (1004 165)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1006 165)  (1006 165)  routing T_19_10.top_op_2 <X> T_19_10.lc_trk_g1_2
 (25 5)  (1007 165)  (1007 165)  routing T_19_10.top_op_2 <X> T_19_10.lc_trk_g1_2
 (17 6)  (999 166)  (999 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (1003 166)  (1003 166)  routing T_19_10.sp4_h_l_10 <X> T_19_10.lc_trk_g1_7
 (22 6)  (1004 166)  (1004 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1005 166)  (1005 166)  routing T_19_10.sp4_h_l_10 <X> T_19_10.lc_trk_g1_7
 (24 6)  (1006 166)  (1006 166)  routing T_19_10.sp4_h_l_10 <X> T_19_10.lc_trk_g1_7
 (18 7)  (1000 167)  (1000 167)  routing T_19_10.sp4_r_v_b_29 <X> T_19_10.lc_trk_g1_5
 (21 7)  (1003 167)  (1003 167)  routing T_19_10.sp4_h_l_10 <X> T_19_10.lc_trk_g1_7
 (25 8)  (1007 168)  (1007 168)  routing T_19_10.sp4_v_t_23 <X> T_19_10.lc_trk_g2_2
 (22 9)  (1004 169)  (1004 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1005 169)  (1005 169)  routing T_19_10.sp4_v_t_23 <X> T_19_10.lc_trk_g2_2
 (25 9)  (1007 169)  (1007 169)  routing T_19_10.sp4_v_t_23 <X> T_19_10.lc_trk_g2_2
 (0 14)  (982 174)  (982 174)  routing T_19_10.glb_netwk_4 <X> T_19_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 174)  (983 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (1009 174)  (1009 174)  routing T_19_10.lc_trk_g1_5 <X> T_19_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 174)  (1011 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 174)  (1012 174)  routing T_19_10.lc_trk_g1_5 <X> T_19_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 174)  (1013 174)  routing T_19_10.lc_trk_g1_7 <X> T_19_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 174)  (1014 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 174)  (1016 174)  routing T_19_10.lc_trk_g1_7 <X> T_19_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 174)  (1018 174)  LC_7 Logic Functioning bit
 (38 14)  (1020 174)  (1020 174)  LC_7 Logic Functioning bit
 (41 14)  (1023 174)  (1023 174)  LC_7 Logic Functioning bit
 (43 14)  (1025 174)  (1025 174)  LC_7 Logic Functioning bit
 (45 14)  (1027 174)  (1027 174)  LC_7 Logic Functioning bit
 (52 14)  (1034 174)  (1034 174)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (1008 175)  (1008 175)  routing T_19_10.lc_trk_g1_2 <X> T_19_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 175)  (1009 175)  routing T_19_10.lc_trk_g1_2 <X> T_19_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 175)  (1011 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 175)  (1013 175)  routing T_19_10.lc_trk_g1_7 <X> T_19_10.wire_logic_cluster/lc_7/in_3
 (37 15)  (1019 175)  (1019 175)  LC_7 Logic Functioning bit
 (39 15)  (1021 175)  (1021 175)  LC_7 Logic Functioning bit


LogicTile_20_10

 (32 0)  (1068 160)  (1068 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 160)  (1069 160)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 160)  (1070 160)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 160)  (1072 160)  LC_0 Logic Functioning bit
 (37 0)  (1073 160)  (1073 160)  LC_0 Logic Functioning bit
 (38 0)  (1074 160)  (1074 160)  LC_0 Logic Functioning bit
 (39 0)  (1075 160)  (1075 160)  LC_0 Logic Functioning bit
 (45 0)  (1081 160)  (1081 160)  LC_0 Logic Functioning bit
 (47 0)  (1083 160)  (1083 160)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (31 1)  (1067 161)  (1067 161)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 161)  (1072 161)  LC_0 Logic Functioning bit
 (37 1)  (1073 161)  (1073 161)  LC_0 Logic Functioning bit
 (38 1)  (1074 161)  (1074 161)  LC_0 Logic Functioning bit
 (39 1)  (1075 161)  (1075 161)  LC_0 Logic Functioning bit
 (44 1)  (1080 161)  (1080 161)  LC_0 Logic Functioning bit
 (0 2)  (1036 162)  (1036 162)  routing T_20_10.glb_netwk_6 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 162)  (1037 162)  routing T_20_10.glb_netwk_6 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 162)  (1038 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (1067 162)  (1067 162)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 162)  (1068 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 162)  (1069 162)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 162)  (1070 162)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 162)  (1072 162)  LC_1 Logic Functioning bit
 (37 2)  (1073 162)  (1073 162)  LC_1 Logic Functioning bit
 (38 2)  (1074 162)  (1074 162)  LC_1 Logic Functioning bit
 (39 2)  (1075 162)  (1075 162)  LC_1 Logic Functioning bit
 (45 2)  (1081 162)  (1081 162)  LC_1 Logic Functioning bit
 (36 3)  (1072 163)  (1072 163)  LC_1 Logic Functioning bit
 (37 3)  (1073 163)  (1073 163)  LC_1 Logic Functioning bit
 (38 3)  (1074 163)  (1074 163)  LC_1 Logic Functioning bit
 (39 3)  (1075 163)  (1075 163)  LC_1 Logic Functioning bit
 (44 3)  (1080 163)  (1080 163)  LC_1 Logic Functioning bit
 (53 3)  (1089 163)  (1089 163)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (25 12)  (1061 172)  (1061 172)  routing T_20_10.sp4_h_r_34 <X> T_20_10.lc_trk_g3_2
 (22 13)  (1058 173)  (1058 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1059 173)  (1059 173)  routing T_20_10.sp4_h_r_34 <X> T_20_10.lc_trk_g3_2
 (24 13)  (1060 173)  (1060 173)  routing T_20_10.sp4_h_r_34 <X> T_20_10.lc_trk_g3_2
 (0 14)  (1036 174)  (1036 174)  routing T_20_10.glb_netwk_4 <X> T_20_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 174)  (1037 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (1052 174)  (1052 174)  routing T_20_10.sp4_v_t_16 <X> T_20_10.lc_trk_g3_5
 (17 14)  (1053 174)  (1053 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1054 174)  (1054 174)  routing T_20_10.sp4_v_t_16 <X> T_20_10.lc_trk_g3_5


LogicTile_22_10

 (8 9)  (1152 169)  (1152 169)  routing T_22_10.sp4_h_l_42 <X> T_22_10.sp4_v_b_7
 (9 9)  (1153 169)  (1153 169)  routing T_22_10.sp4_h_l_42 <X> T_22_10.sp4_v_b_7


RAM_Tile_25_10

 (3 5)  (1309 165)  (1309 165)  routing T_25_10.sp12_h_l_23 <X> T_25_10.sp12_h_r_0
 (3 13)  (1309 173)  (1309 173)  routing T_25_10.sp12_h_l_22 <X> T_25_10.sp12_h_r_1


LogicTile_28_10

 (3 1)  (1459 161)  (1459 161)  routing T_28_10.sp12_h_l_23 <X> T_28_10.sp12_v_b_0


LogicTile_29_10

 (9 1)  (1519 161)  (1519 161)  routing T_29_10.sp4_v_t_40 <X> T_29_10.sp4_v_b_1
 (10 1)  (1520 161)  (1520 161)  routing T_29_10.sp4_v_t_40 <X> T_29_10.sp4_v_b_1


LogicTile_31_10

 (2 4)  (1620 164)  (1620 164)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (12 4)  (1630 164)  (1630 164)  routing T_31_10.sp4_v_t_40 <X> T_31_10.sp4_h_r_5


LogicTile_32_10

 (2 6)  (1674 166)  (1674 166)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 163)  (1739 163)  routing T_33_10.span4_horz_31 <X> T_33_10.span4_vert_b_1
 (5 9)  (1731 169)  (1731 169)  routing T_33_10.span4_horz_16 <X> T_33_10.lc_trk_g1_0
 (6 9)  (1732 169)  (1732 169)  routing T_33_10.span4_horz_16 <X> T_33_10.lc_trk_g1_0
 (7 9)  (1733 169)  (1733 169)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_16 lc_trk_g1_0
 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_0 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 173)  (1739 173)  routing T_33_10.span4_horz_19 <X> T_33_10.span4_vert_b_3
 (14 13)  (1740 173)  (1740 173)  routing T_33_10.span4_horz_19 <X> T_33_10.span4_vert_b_3
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9

 (3 8)  (495 152)  (495 152)  routing T_10_9.sp12_v_t_22 <X> T_10_9.sp12_v_b_1
 (7 10)  (499 154)  (499 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (499 157)  (499 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9

 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (3 12)  (711 156)  (711 156)  routing T_14_9.sp12_v_t_22 <X> T_14_9.sp12_h_r_1
 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (11 2)  (993 146)  (993 146)  routing T_19_9.sp4_v_b_11 <X> T_19_9.sp4_v_t_39
 (12 3)  (994 147)  (994 147)  routing T_19_9.sp4_v_b_11 <X> T_19_9.sp4_v_t_39
 (8 11)  (990 155)  (990 155)  routing T_19_9.sp4_h_r_1 <X> T_19_9.sp4_v_t_42
 (9 11)  (991 155)  (991 155)  routing T_19_9.sp4_h_r_1 <X> T_19_9.sp4_v_t_42
 (10 11)  (992 155)  (992 155)  routing T_19_9.sp4_h_r_1 <X> T_19_9.sp4_v_t_42
 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (31 0)  (1067 144)  (1067 144)  routing T_20_9.lc_trk_g2_5 <X> T_20_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 144)  (1068 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 144)  (1069 144)  routing T_20_9.lc_trk_g2_5 <X> T_20_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 144)  (1072 144)  LC_0 Logic Functioning bit
 (37 0)  (1073 144)  (1073 144)  LC_0 Logic Functioning bit
 (38 0)  (1074 144)  (1074 144)  LC_0 Logic Functioning bit
 (39 0)  (1075 144)  (1075 144)  LC_0 Logic Functioning bit
 (45 0)  (1081 144)  (1081 144)  LC_0 Logic Functioning bit
 (47 0)  (1083 144)  (1083 144)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (1072 145)  (1072 145)  LC_0 Logic Functioning bit
 (37 1)  (1073 145)  (1073 145)  LC_0 Logic Functioning bit
 (38 1)  (1074 145)  (1074 145)  LC_0 Logic Functioning bit
 (39 1)  (1075 145)  (1075 145)  LC_0 Logic Functioning bit
 (44 1)  (1080 145)  (1080 145)  LC_0 Logic Functioning bit
 (0 2)  (1036 146)  (1036 146)  routing T_20_9.glb_netwk_6 <X> T_20_9.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 146)  (1037 146)  routing T_20_9.glb_netwk_6 <X> T_20_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 146)  (1038 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 10)  (1052 154)  (1052 154)  routing T_20_9.sp4_v_b_37 <X> T_20_9.lc_trk_g2_5
 (17 10)  (1053 154)  (1053 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1054 154)  (1054 154)  routing T_20_9.sp4_v_b_37 <X> T_20_9.lc_trk_g2_5
 (18 11)  (1054 155)  (1054 155)  routing T_20_9.sp4_v_b_37 <X> T_20_9.lc_trk_g2_5
 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (19 13)  (1055 157)  (1055 157)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (1036 158)  (1036 158)  routing T_20_9.glb_netwk_4 <X> T_20_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 158)  (1037 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9

 (3 9)  (1351 153)  (1351 153)  routing T_26_9.sp12_h_l_22 <X> T_26_9.sp12_v_b_1


LogicTile_27_9



LogicTile_28_9

 (3 1)  (1459 145)  (1459 145)  routing T_28_9.sp12_h_l_23 <X> T_28_9.sp12_v_b_0


LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9

 (3 2)  (1675 146)  (1675 146)  routing T_32_9.sp12_v_t_23 <X> T_32_9.sp12_h_l_23


IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8

 (3 4)  (291 132)  (291 132)  routing T_6_8.sp12_v_t_23 <X> T_6_8.sp12_h_r_0


LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8

 (7 15)  (445 143)  (445 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8

 (9 5)  (609 133)  (609 133)  routing T_12_8.sp4_v_t_45 <X> T_12_8.sp4_v_b_4
 (10 5)  (610 133)  (610 133)  routing T_12_8.sp4_v_t_45 <X> T_12_8.sp4_v_b_4


LogicTile_13_8



LogicTile_14_8

 (2 8)  (710 136)  (710 136)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_8



LogicTile_16_8



LogicTile_17_8

 (5 15)  (879 143)  (879 143)  routing T_17_8.sp4_h_l_44 <X> T_17_8.sp4_v_t_44


LogicTile_18_8



LogicTile_19_8

 (8 11)  (990 139)  (990 139)  routing T_19_8.sp4_v_b_4 <X> T_19_8.sp4_v_t_42
 (10 11)  (992 139)  (992 139)  routing T_19_8.sp4_v_b_4 <X> T_19_8.sp4_v_t_42


LogicTile_20_8



LogicTile_21_8

 (10 4)  (1100 132)  (1100 132)  routing T_21_8.sp4_v_t_46 <X> T_21_8.sp4_h_r_4


LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8

 (8 13)  (1314 141)  (1314 141)  routing T_25_8.sp4_h_l_41 <X> T_25_8.sp4_v_b_10
 (9 13)  (1315 141)  (1315 141)  routing T_25_8.sp4_h_l_41 <X> T_25_8.sp4_v_b_10
 (10 13)  (1316 141)  (1316 141)  routing T_25_8.sp4_h_l_41 <X> T_25_8.sp4_v_b_10


LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (4 1)  (1514 129)  (1514 129)  routing T_29_8.sp4_v_t_42 <X> T_29_8.sp4_h_r_0
 (9 9)  (1519 137)  (1519 137)  routing T_29_8.sp4_v_t_46 <X> T_29_8.sp4_v_b_7
 (10 9)  (1520 137)  (1520 137)  routing T_29_8.sp4_v_t_46 <X> T_29_8.sp4_v_b_7


LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (13 7)  (1739 135)  (1739 135)  routing T_33_8.span4_horz_37 <X> T_33_8.span4_vert_b_2


LogicTile_4_7

 (3 8)  (183 120)  (183 120)  routing T_4_7.sp12_h_r_1 <X> T_4_7.sp12_v_b_1
 (3 9)  (183 121)  (183 121)  routing T_4_7.sp12_h_r_1 <X> T_4_7.sp12_v_b_1


LogicTile_9_7

 (31 2)  (469 114)  (469 114)  routing T_9_7.lc_trk_g0_4 <X> T_9_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 114)  (470 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (478 114)  (478 114)  LC_1 Logic Functioning bit
 (41 2)  (479 114)  (479 114)  LC_1 Logic Functioning bit
 (42 2)  (480 114)  (480 114)  LC_1 Logic Functioning bit
 (43 2)  (481 114)  (481 114)  LC_1 Logic Functioning bit
 (47 2)  (485 114)  (485 114)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (17 3)  (455 115)  (455 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (40 3)  (478 115)  (478 115)  LC_1 Logic Functioning bit
 (41 3)  (479 115)  (479 115)  LC_1 Logic Functioning bit
 (42 3)  (480 115)  (480 115)  LC_1 Logic Functioning bit
 (43 3)  (481 115)  (481 115)  LC_1 Logic Functioning bit
 (0 6)  (438 118)  (438 118)  routing T_9_7.glb_netwk_6 <X> T_9_7.glb2local_0
 (1 6)  (439 118)  (439 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (439 119)  (439 119)  routing T_9_7.glb_netwk_6 <X> T_9_7.glb2local_0


LogicTile_10_7

 (19 3)  (511 115)  (511 115)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_16_7

 (36 12)  (852 124)  (852 124)  LC_6 Logic Functioning bit
 (37 12)  (853 124)  (853 124)  LC_6 Logic Functioning bit
 (38 12)  (854 124)  (854 124)  LC_6 Logic Functioning bit
 (39 12)  (855 124)  (855 124)  LC_6 Logic Functioning bit
 (40 12)  (856 124)  (856 124)  LC_6 Logic Functioning bit
 (41 12)  (857 124)  (857 124)  LC_6 Logic Functioning bit
 (42 12)  (858 124)  (858 124)  LC_6 Logic Functioning bit
 (43 12)  (859 124)  (859 124)  LC_6 Logic Functioning bit
 (36 13)  (852 125)  (852 125)  LC_6 Logic Functioning bit
 (37 13)  (853 125)  (853 125)  LC_6 Logic Functioning bit
 (38 13)  (854 125)  (854 125)  LC_6 Logic Functioning bit
 (39 13)  (855 125)  (855 125)  LC_6 Logic Functioning bit
 (40 13)  (856 125)  (856 125)  LC_6 Logic Functioning bit
 (41 13)  (857 125)  (857 125)  LC_6 Logic Functioning bit
 (42 13)  (858 125)  (858 125)  LC_6 Logic Functioning bit
 (43 13)  (859 125)  (859 125)  LC_6 Logic Functioning bit
 (48 13)  (864 125)  (864 125)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_24_7

 (11 4)  (1263 116)  (1263 116)  routing T_24_7.sp4_v_t_39 <X> T_24_7.sp4_v_b_5
 (12 5)  (1264 117)  (1264 117)  routing T_24_7.sp4_v_t_39 <X> T_24_7.sp4_v_b_5


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 98)  (0 98)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


RAM_Tile_8_6

 (3 5)  (399 101)  (399 101)  routing T_8_6.sp12_h_l_23 <X> T_8_6.sp12_h_r_0


LogicTile_14_6

 (2 8)  (710 104)  (710 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_6

 (9 13)  (771 109)  (771 109)  routing T_15_6.sp4_v_t_39 <X> T_15_6.sp4_v_b_10
 (10 13)  (772 109)  (772 109)  routing T_15_6.sp4_v_t_39 <X> T_15_6.sp4_v_b_10


LogicTile_16_6

 (2 8)  (818 104)  (818 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_6

 (5 15)  (879 111)  (879 111)  routing T_17_6.sp4_h_l_44 <X> T_17_6.sp4_v_t_44


LogicTile_19_6

 (11 2)  (993 98)  (993 98)  routing T_19_6.sp4_h_l_44 <X> T_19_6.sp4_v_t_39


LogicTile_20_6

 (3 4)  (1039 100)  (1039 100)  routing T_20_6.sp12_v_t_23 <X> T_20_6.sp12_h_r_0


LogicTile_22_6

 (4 4)  (1148 100)  (1148 100)  routing T_22_6.sp4_v_t_42 <X> T_22_6.sp4_v_b_3
 (6 4)  (1150 100)  (1150 100)  routing T_22_6.sp4_v_t_42 <X> T_22_6.sp4_v_b_3


LogicTile_29_6

 (9 0)  (1519 96)  (1519 96)  routing T_29_6.sp4_v_t_36 <X> T_29_6.sp4_h_r_1


LogicTile_30_6

 (2 12)  (1566 108)  (1566 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (14 3)  (1740 99)  (1740 99)  routing T_33_6.span4_vert_t_13 <X> T_33_6.span4_vert_b_1
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g0_6 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g0_6 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (4 6)  (1730 102)  (1730 102)  routing T_33_6.span4_horz_46 <X> T_33_6.lc_trk_g0_6
 (4 7)  (1730 103)  (1730 103)  routing T_33_6.span4_horz_46 <X> T_33_6.lc_trk_g0_6
 (5 7)  (1731 103)  (1731 103)  routing T_33_6.span4_horz_46 <X> T_33_6.lc_trk_g0_6
 (6 7)  (1732 103)  (1732 103)  routing T_33_6.span4_horz_46 <X> T_33_6.lc_trk_g0_6
 (7 7)  (1733 103)  (1733 103)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_46 lc_trk_g0_6
 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_4 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g1_4 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 108)  (1730 108)  routing T_33_6.span4_horz_36 <X> T_33_6.lc_trk_g1_4
 (5 13)  (1731 109)  (1731 109)  routing T_33_6.span4_horz_36 <X> T_33_6.lc_trk_g1_4
 (6 13)  (1732 109)  (1732 109)  routing T_33_6.span4_horz_36 <X> T_33_6.lc_trk_g1_4
 (7 13)  (1733 109)  (1733 109)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_36 lc_trk_g1_4
 (14 13)  (1740 109)  (1740 109)  routing T_33_6.span4_vert_t_15 <X> T_33_6.span4_vert_b_3
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 82)  (0 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 89)  (0 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_4_5

 (3 4)  (183 84)  (183 84)  routing T_4_5.sp12_v_t_23 <X> T_4_5.sp12_h_r_0


LogicTile_6_5

 (3 5)  (291 85)  (291 85)  routing T_6_5.sp12_h_l_23 <X> T_6_5.sp12_h_r_0


RAM_Tile_8_5

 (3 5)  (399 85)  (399 85)  routing T_8_5.sp12_h_l_23 <X> T_8_5.sp12_h_r_0


LogicTile_10_5

 (2 4)  (494 84)  (494 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_12_5

 (3 0)  (603 80)  (603 80)  routing T_12_5.sp12_v_t_23 <X> T_12_5.sp12_v_b_0


LogicTile_13_5

 (8 9)  (662 89)  (662 89)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_7
 (9 9)  (663 89)  (663 89)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_7


LogicTile_16_5

 (2 12)  (818 92)  (818 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_5

 (3 6)  (877 86)  (877 86)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_v_t_23


LogicTile_19_5

 (3 12)  (985 92)  (985 92)  routing T_19_5.sp12_v_t_22 <X> T_19_5.sp12_h_r_1
 (12 15)  (994 95)  (994 95)  routing T_19_5.sp4_h_l_46 <X> T_19_5.sp4_v_t_46


LogicTile_20_5

 (3 7)  (1039 87)  (1039 87)  routing T_20_5.sp12_h_l_23 <X> T_20_5.sp12_v_t_23


LogicTile_26_5

 (19 5)  (1367 85)  (1367 85)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_30_5

 (2 14)  (1566 94)  (1566 94)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (4 14)  (1730 94)  (1730 94)  routing T_33_5.span4_vert_b_14 <X> T_33_5.lc_trk_g1_6
 (5 14)  (1731 94)  (1731 94)  routing T_33_5.span4_horz_47 <X> T_33_5.lc_trk_g1_7
 (6 14)  (1732 94)  (1732 94)  routing T_33_5.span4_horz_47 <X> T_33_5.lc_trk_g1_7
 (7 14)  (1733 94)  (1733 94)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_47 lc_trk_g1_7
 (8 14)  (1734 94)  (1734 94)  routing T_33_5.span4_horz_47 <X> T_33_5.lc_trk_g1_7
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit
 (5 15)  (1731 95)  (1731 95)  routing T_33_5.span4_vert_b_14 <X> T_33_5.lc_trk_g1_6
 (7 15)  (1733 95)  (1733 95)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6
 (8 15)  (1734 95)  (1734 95)  routing T_33_5.span4_horz_47 <X> T_33_5.lc_trk_g1_7


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_6_4

 (3 5)  (291 69)  (291 69)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_h_r_0


RAM_Tile_8_4

 (3 5)  (399 69)  (399 69)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_h_r_0


LogicTile_10_4

 (6 8)  (498 72)  (498 72)  routing T_10_4.sp4_v_t_38 <X> T_10_4.sp4_v_b_6
 (5 9)  (497 73)  (497 73)  routing T_10_4.sp4_v_t_38 <X> T_10_4.sp4_v_b_6


LogicTile_12_4

 (4 0)  (604 64)  (604 64)  routing T_12_4.sp4_v_t_41 <X> T_12_4.sp4_v_b_0
 (6 0)  (606 64)  (606 64)  routing T_12_4.sp4_v_t_41 <X> T_12_4.sp4_v_b_0


LogicTile_16_4

 (4 9)  (820 73)  (820 73)  routing T_16_4.sp4_v_t_36 <X> T_16_4.sp4_h_r_6
 (2 12)  (818 76)  (818 76)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_4

 (3 12)  (877 76)  (877 76)  routing T_17_4.sp12_v_t_22 <X> T_17_4.sp12_h_r_1


LogicTile_19_4

 (10 7)  (992 71)  (992 71)  routing T_19_4.sp4_h_l_46 <X> T_19_4.sp4_v_t_41


LogicTile_20_4

 (4 0)  (1040 64)  (1040 64)  routing T_20_4.sp4_h_l_43 <X> T_20_4.sp4_v_b_0
 (6 0)  (1042 64)  (1042 64)  routing T_20_4.sp4_h_l_43 <X> T_20_4.sp4_v_b_0
 (5 1)  (1041 65)  (1041 65)  routing T_20_4.sp4_h_l_43 <X> T_20_4.sp4_v_b_0
 (3 7)  (1039 71)  (1039 71)  routing T_20_4.sp12_h_l_23 <X> T_20_4.sp12_v_t_23


RAM_Tile_25_4

 (4 8)  (1310 72)  (1310 72)  routing T_25_4.sp4_v_t_47 <X> T_25_4.sp4_v_b_6
 (6 8)  (1312 72)  (1312 72)  routing T_25_4.sp4_v_t_47 <X> T_25_4.sp4_v_b_6


LogicTile_29_4

 (4 1)  (1514 65)  (1514 65)  routing T_29_4.sp4_v_t_42 <X> T_29_4.sp4_h_r_0
 (3 13)  (1513 77)  (1513 77)  routing T_29_4.sp12_h_l_22 <X> T_29_4.sp12_h_r_1


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_3 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g1_3 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 71)  (1739 71)  routing T_33_4.span4_horz_37 <X> T_33_4.span4_vert_b_2
 (5 10)  (1731 74)  (1731 74)  routing T_33_4.span4_vert_b_11 <X> T_33_4.lc_trk_g1_3
 (7 10)  (1733 74)  (1733 74)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 74)  (1734 74)  routing T_33_4.span4_vert_b_11 <X> T_33_4.lc_trk_g1_3
 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (4 14)  (1730 78)  (1730 78)  routing T_33_4.span12_horz_6 <X> T_33_4.lc_trk_g1_6
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit
 (4 15)  (1730 79)  (1730 79)  routing T_33_4.span12_horz_6 <X> T_33_4.lc_trk_g1_6
 (5 15)  (1731 79)  (1731 79)  routing T_33_4.span12_horz_6 <X> T_33_4.lc_trk_g1_6
 (7 15)  (1733 79)  (1733 79)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_6 lc_trk_g1_6


LogicTile_11_3

 (3 12)  (549 60)  (549 60)  routing T_11_3.sp12_v_t_22 <X> T_11_3.sp12_h_r_1


LogicTile_14_3

 (19 6)  (727 54)  (727 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_23_3

 (3 13)  (1201 61)  (1201 61)  routing T_23_3.sp12_h_l_22 <X> T_23_3.sp12_h_r_1


LogicTile_24_3

 (9 1)  (1261 49)  (1261 49)  routing T_24_3.sp4_v_t_40 <X> T_24_3.sp4_v_b_1
 (10 1)  (1262 49)  (1262 49)  routing T_24_3.sp4_v_t_40 <X> T_24_3.sp4_v_b_1


LogicTile_28_3

 (19 6)  (1475 54)  (1475 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_30_3

 (2 6)  (1566 54)  (1566 54)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (5 4)  (1731 52)  (1731 52)  routing T_33_3.span4_vert_b_13 <X> T_33_3.lc_trk_g0_5
 (7 4)  (1733 52)  (1733 52)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 52)  (1734 52)  routing T_33_3.span4_vert_b_13 <X> T_33_3.lc_trk_g0_5
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_5 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 61)  (1739 61)  routing T_33_3.span4_horz_43 <X> T_33_3.span4_vert_b_3
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


LogicTile_15_2

 (8 1)  (770 33)  (770 33)  routing T_15_2.sp4_v_t_47 <X> T_15_2.sp4_v_b_1
 (10 1)  (772 33)  (772 33)  routing T_15_2.sp4_v_t_47 <X> T_15_2.sp4_v_b_1


LogicTile_22_2

 (6 8)  (1150 40)  (1150 40)  routing T_22_2.sp4_v_t_38 <X> T_22_2.sp4_v_b_6
 (5 9)  (1149 41)  (1149 41)  routing T_22_2.sp4_v_t_38 <X> T_22_2.sp4_v_b_6


LogicTile_26_2

 (12 4)  (1360 36)  (1360 36)  routing T_26_2.sp4_v_t_40 <X> T_26_2.sp4_h_r_5


LogicTile_30_2

 (11 5)  (1575 37)  (1575 37)  routing T_30_2.sp4_h_l_40 <X> T_30_2.sp4_h_r_5


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (5 4)  (1731 36)  (1731 36)  routing T_33_2.span4_horz_29 <X> T_33_2.lc_trk_g0_5
 (6 4)  (1732 36)  (1732 36)  routing T_33_2.span4_horz_29 <X> T_33_2.lc_trk_g0_5
 (7 4)  (1733 36)  (1733 36)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_29 lc_trk_g0_5
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (8 5)  (1734 37)  (1734 37)  routing T_33_2.span4_horz_29 <X> T_33_2.lc_trk_g0_5
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g0_5 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (5 14)  (1731 46)  (1731 46)  routing T_33_2.span4_vert_b_7 <X> T_33_2.lc_trk_g1_7
 (7 14)  (1733 46)  (1733 46)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit
 (8 15)  (1734 47)  (1734 47)  routing T_33_2.span4_vert_b_7 <X> T_33_2.lc_trk_g1_7


LogicTile_13_1

 (4 4)  (658 20)  (658 20)  routing T_13_1.sp4_v_t_42 <X> T_13_1.sp4_v_b_3
 (6 4)  (660 20)  (660 20)  routing T_13_1.sp4_v_t_42 <X> T_13_1.sp4_v_b_3


LogicTile_16_1

 (3 12)  (819 28)  (819 28)  routing T_16_1.sp12_v_t_22 <X> T_16_1.sp12_h_r_1


LogicTile_21_1

 (1 3)  (1091 19)  (1091 19)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_24_1

 (8 13)  (1260 29)  (1260 29)  routing T_24_1.sp4_h_l_41 <X> T_24_1.sp4_v_b_10
 (9 13)  (1261 29)  (1261 29)  routing T_24_1.sp4_h_l_41 <X> T_24_1.sp4_v_b_10
 (10 13)  (1262 29)  (1262 29)  routing T_24_1.sp4_h_l_41 <X> T_24_1.sp4_v_b_10


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_3 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_3 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (5 10)  (1731 26)  (1731 26)  routing T_33_1.span4_vert_b_3 <X> T_33_1.lc_trk_g1_3
 (7 10)  (1733 26)  (1733 26)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_3 lc_trk_g1_3
 (12 10)  (1738 26)  (1738 26)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (8 11)  (1734 27)  (1734 27)  routing T_33_1.span4_vert_b_3 <X> T_33_1.lc_trk_g1_3
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (4 14)  (1730 30)  (1730 30)  routing T_33_1.span4_vert_b_14 <X> T_33_1.lc_trk_g1_6
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit
 (5 15)  (1731 31)  (1731 31)  routing T_33_1.span4_vert_b_14 <X> T_33_1.lc_trk_g1_6
 (7 15)  (1733 31)  (1733 31)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (6 4)  (198 11)  (198 11)  routing T_4_0.span12_vert_13 <X> T_4_0.lc_trk_g0_5
 (7 4)  (199 11)  (199 11)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (13 10)  (215 4)  (215 4)  routing T_4_0.lc_trk_g0_5 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (16 8)  (346 7)  (346 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (12 4)  (430 11)  (430 11)  routing T_8_0.lc_trk_g1_7 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 11)  (431 11)  routing T_8_0.lc_trk_g1_7 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (12 5)  (430 10)  (430 10)  routing T_8_0.lc_trk_g1_7 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (6 14)  (414 0)  (414 0)  routing T_8_0.span12_vert_23 <X> T_8_0.lc_trk_g1_7
 (7 14)  (415 0)  (415 0)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_23 lc_trk_g1_7
 (8 15)  (416 1)  (416 1)  routing T_8_0.span12_vert_23 <X> T_8_0.lc_trk_g1_7


IO_Tile_10_0

 (13 13)  (527 2)  (527 2)  routing T_10_0.span4_vert_43 <X> T_10_0.span4_horz_r_3


IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (12 10)  (580 4)  (580 4)  routing T_11_0.lc_trk_g1_6 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (581 4)  (581 4)  routing T_11_0.lc_trk_g1_6 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (12 11)  (580 5)  (580 5)  routing T_11_0.lc_trk_g1_6 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (4 14)  (562 0)  (562 0)  routing T_11_0.span4_horz_r_14 <X> T_11_0.lc_trk_g1_6
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit
 (5 15)  (563 1)  (563 1)  routing T_11_0.span4_horz_r_14 <X> T_11_0.lc_trk_g1_6
 (7 15)  (565 1)  (565 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (6 1)  (618 14)  (618 14)  routing T_12_0.span12_vert_8 <X> T_12_0.lc_trk_g0_0
 (7 1)  (619 14)  (619 14)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_8 lc_trk_g0_0
 (5 2)  (617 12)  (617 12)  routing T_12_0.span4_horz_r_11 <X> T_12_0.lc_trk_g0_3
 (7 2)  (619 12)  (619 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (620 12)  (620 12)  routing T_12_0.span4_horz_r_11 <X> T_12_0.lc_trk_g0_3
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (12 6)  (634 8)  (634 8)  routing T_12_0.span4_vert_37 <X> T_12_0.span4_horz_l_14
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g0_3 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (6 2)  (672 12)  (672 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (7 2)  (673 12)  (673 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (674 12)  (674 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g0_3 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (13 13)  (743 2)  (743 2)  routing T_14_0.span4_vert_43 <X> T_14_0.span4_horz_r_3


IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (12 10)  (796 4)  (796 4)  routing T_15_0.lc_trk_g1_4 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (797 4)  (797 4)  routing T_15_0.lc_trk_g1_4 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (778 3)  (778 3)  routing T_15_0.span4_vert_12 <X> T_15_0.lc_trk_g1_4
 (4 13)  (778 2)  (778 2)  routing T_15_0.span4_vert_12 <X> T_15_0.lc_trk_g1_4
 (6 13)  (780 2)  (780 2)  routing T_15_0.span4_vert_12 <X> T_15_0.lc_trk_g1_4
 (7 13)  (781 2)  (781 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_12 lc_trk_g1_4
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (12 4)  (850 11)  (850 11)  routing T_16_0.lc_trk_g1_3 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g1_3 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (5 10)  (833 4)  (833 4)  routing T_16_0.span4_horz_r_11 <X> T_16_0.lc_trk_g1_3
 (7 10)  (835 4)  (835 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (836 4)  (836 4)  routing T_16_0.span4_horz_r_11 <X> T_16_0.lc_trk_g1_3
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (17 2)  (879 12)  (879 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3



IO_Tile_20_0

 (5 4)  (1053 11)  (1053 11)  routing T_20_0.span4_vert_37 <X> T_20_0.lc_trk_g0_5
 (6 4)  (1054 11)  (1054 11)  routing T_20_0.span4_vert_37 <X> T_20_0.lc_trk_g0_5
 (7 4)  (1055 11)  (1055 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_37 lc_trk_g0_5
 (8 4)  (1056 11)  (1056 11)  routing T_20_0.span4_vert_37 <X> T_20_0.lc_trk_g0_5
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g0_5 <X> T_20_0.fabout


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (1161 12)  (1161 12)  routing T_22_0.span4_vert_19 <X> T_22_0.lc_trk_g0_3
 (6 2)  (1162 12)  (1162 12)  routing T_22_0.span4_vert_19 <X> T_22_0.lc_trk_g0_3
 (7 2)  (1163 12)  (1163 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_19 lc_trk_g0_3
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_3 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (5 0)  (1269 15)  (1269 15)  routing T_24_0.span4_vert_25 <X> T_24_0.lc_trk_g0_1
 (6 0)  (1270 15)  (1270 15)  routing T_24_0.span4_vert_25 <X> T_24_0.lc_trk_g0_1
 (7 0)  (1271 15)  (1271 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_25 lc_trk_g0_1
 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (8 1)  (1272 14)  (1272 14)  routing T_24_0.span4_vert_25 <X> T_24_0.lc_trk_g0_1
 (4 2)  (1268 12)  (1268 12)  routing T_24_0.span4_vert_10 <X> T_24_0.lc_trk_g0_2
 (4 3)  (1268 13)  (1268 13)  routing T_24_0.span4_vert_10 <X> T_24_0.lc_trk_g0_2
 (6 3)  (1270 13)  (1270 13)  routing T_24_0.span4_vert_10 <X> T_24_0.lc_trk_g0_2
 (7 3)  (1271 13)  (1271 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g0_2 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (12 4)  (1340 11)  (1340 11)  routing T_25_0.lc_trk_g1_3 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (12 5)  (1340 10)  (1340 10)  routing T_25_0.lc_trk_g1_3 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0

 (5 10)  (1323 4)  (1323 4)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3
 (6 10)  (1324 4)  (1324 4)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3
 (7 10)  (1325 4)  (1325 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_43 lc_trk_g1_3
 (8 10)  (1326 4)  (1326 4)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3
 (8 11)  (1326 5)  (1326 5)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3


IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (4 1)  (1472 14)  (1472 14)  routing T_28_0.span12_vert_16 <X> T_28_0.lc_trk_g0_0
 (6 1)  (1474 14)  (1474 14)  routing T_28_0.span12_vert_16 <X> T_28_0.lc_trk_g0_0
 (7 1)  (1475 14)  (1475 14)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_16 lc_trk_g0_0
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (13 13)  (1491 2)  (1491 2)  routing T_28_0.span4_vert_43 <X> T_28_0.span4_horz_r_3


IO_Tile_32_0

 (14 13)  (1708 2)  (1708 2)  routing T_32_0.span4_horz_l_15 <X> T_32_0.span4_horz_r_3

