# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/simulations/top_level_tb/modelsim/synthi_top.mpf
# Loading project synthi_top
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:16 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 16:20:17 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:17 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 16:20:17 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:17 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 16:20:17 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:17 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 16:20:17 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:18 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 16:20:18 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:18 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/BCLK_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BCLK_GEN
# -- Compiling architecture rtl of BCLK_GEN
# End time: 16:20:19 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:19 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 16:20:19 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:19 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 16:20:20 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:20 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 16:20:20 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:20 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 16:20:20 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:21 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2s_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_decoder
# -- Compiling architecture rtl of i2s_decoder
# End time: 16:20:21 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:21 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_master
# -- Compiling architecture rtl of i2s_master
# End time: 16:20:21 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:21 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 16:20:22 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:22 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 16:20:22 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:22 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity path_control
# -- Compiling architecture comb of path_control
# End time: 16:20:23 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:23 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_p2s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftreg_p2s
# -- Compiling architecture rtl of shiftreg_p2s
# End time: 16:20:23 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:23 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_s2p.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftreg_s2p
# -- Compiling architecture rtl of shiftreg_s2p
# End time: 16:20:24 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:24 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 16:20:24 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:24 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity DDS
# -- Compiling architecture rtl of DDS
# End time: 16:20:24 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:25 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_generator
# -- Compiling architecture struct of tone_generator
# End time: 16:20:26 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:26 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 16:20:26 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:26 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Loading package tone_gen_pkg
# ** Error: ../../../source/synthi_top_tb.vhd(36): near "entity": (vcom-1576) expecting '[' or '.' or '(' or '\''.
# End time: 16:20:26 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 27
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top_tb.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:02 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 16:21:02 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:03 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 16:21:03 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:03 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 16:21:03 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:03 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 16:21:04 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:04 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 16:21:04 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:06 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/BCLK_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BCLK_GEN
# -- Compiling architecture rtl of BCLK_GEN
# End time: 16:21:06 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:06 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 16:21:06 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:07 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 16:21:07 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:07 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 16:21:08 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:09 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 16:21:09 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:09 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2s_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_decoder
# -- Compiling architecture rtl of i2s_decoder
# End time: 16:21:09 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:09 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_master
# -- Compiling architecture rtl of i2s_master
# End time: 16:21:10 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:10 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 16:21:11 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:11 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 16:21:11 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:11 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity path_control
# -- Compiling architecture comb of path_control
# End time: 16:21:12 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:13 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_p2s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftreg_p2s
# -- Compiling architecture rtl of shiftreg_p2s
# End time: 16:21:13 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:14 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_s2p.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftreg_s2p
# -- Compiling architecture rtl of shiftreg_s2p
# End time: 16:21:15 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:15 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 16:21:16 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:16 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity DDS
# -- Compiling architecture rtl of DDS
# End time: 16:21:17 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:17 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_generator
# -- Compiling architecture struct of tone_generator
# End time: 16:21:17 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:18 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 16:21:19 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:19 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Loading package tone_gen_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 16:21:20 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 16:21:20 on Jun 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.tone_gen_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.path_control(comb)
# Loading work.i2s_master(rtl)
# Loading work.bclk_gen(rtl)
# Loading work.bit_counter(rtl)
# Loading work.i2s_decoder(rtl)
# Loading work.shiftreg_p2s(rtl)
# Loading work.shiftreg_s2p(rtl)
# Loading work.i2c_slave_bfm(bfm)
# WARNING: No extended dataflow license exists
# LOGIC HAS BEEN RESET FOR 400 ns
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Failure: Unknown Command
#    Time: 800 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 209
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:49 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 16:22:49 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:49 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 16:22:50 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:50 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 16:22:50 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:50 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 16:22:51 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:51 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 16:22:51 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:51 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/BCLK_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BCLK_GEN
# -- Compiling architecture rtl of BCLK_GEN
# End time: 16:22:52 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:52 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 16:22:52 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:52 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 16:22:53 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:53 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 16:22:53 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:53 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 16:22:54 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:54 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2s_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_decoder
# -- Compiling architecture rtl of i2s_decoder
# End time: 16:22:54 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:54 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_master
# -- Compiling architecture rtl of i2s_master
# End time: 16:22:54 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:55 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 16:22:55 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:55 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 16:22:55 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:55 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity path_control
# -- Compiling architecture comb of path_control
# End time: 16:22:56 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:56 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_p2s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftreg_p2s
# -- Compiling architecture rtl of shiftreg_p2s
# End time: 16:22:56 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:56 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_s2p.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftreg_s2p
# -- Compiling architecture rtl of shiftreg_s2p
# End time: 16:22:57 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:57 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 16:22:57 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:57 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity DDS
# -- Compiling architecture rtl of DDS
# End time: 16:22:58 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:58 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_generator
# -- Compiling architecture struct of tone_generator
# End time: 16:22:58 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:58 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 16:22:59 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:59 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Loading package tone_gen_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 16:23:00 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:23:10 on Jun 14,2019, Elapsed time: 0:01:50
# Errors: 0, Warnings: 1
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 16:23:10 on Jun 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.tone_gen_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.path_control(comb)
# Loading work.i2s_master(rtl)
# Loading work.bclk_gen(rtl)
# Loading work.bit_counter(rtl)
# Loading work.i2s_decoder(rtl)
# Loading work.shiftreg_p2s(rtl)
# Loading work.shiftreg_s2p(rtl)
# Loading work.i2c_slave_bfm(bfm)
# WARNING: No extended dataflow license exists
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Failure: Unknown Command
#    Time: 400 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 209
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:36 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 16:25:36 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:36 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 16:25:36 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:36 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 16:25:37 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:37 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 16:25:37 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:37 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 16:25:38 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:38 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/BCLK_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BCLK_GEN
# -- Compiling architecture rtl of BCLK_GEN
# End time: 16:25:38 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:39 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 16:25:39 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:39 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 16:25:39 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:39 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 16:25:40 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:40 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 16:25:40 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:40 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2s_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_decoder
# -- Compiling architecture rtl of i2s_decoder
# End time: 16:25:41 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:41 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_master
# -- Compiling architecture rtl of i2s_master
# End time: 16:25:41 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:41 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 16:25:41 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:42 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 16:25:42 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:42 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity path_control
# -- Compiling architecture comb of path_control
# End time: 16:25:42 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:42 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_p2s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftreg_p2s
# -- Compiling architecture rtl of shiftreg_p2s
# End time: 16:25:43 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:43 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_s2p.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftreg_s2p
# -- Compiling architecture rtl of shiftreg_s2p
# End time: 16:25:43 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:43 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 16:25:43 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:43 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity DDS
# -- Compiling architecture rtl of DDS
# End time: 16:25:44 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:44 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_generator
# -- Compiling architecture struct of tone_generator
# End time: 16:25:44 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:44 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 16:25:45 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:45 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Loading package tone_gen_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 16:25:45 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:25:57 on Jun 14,2019, Elapsed time: 0:02:47
# Errors: 0, Warnings: 1
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 16:25:57 on Jun 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.tone_gen_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.path_control(comb)
# Loading work.i2s_master(rtl)
# Loading work.bclk_gen(rtl)
# Loading work.bit_counter(rtl)
# Loading work.i2s_decoder(rtl)
# Loading work.shiftreg_p2s(rtl)
# Loading work.shiftreg_s2p(rtl)
# Loading work.i2c_slave_bfm(bfm)
# WARNING: No extended dataflow license exists
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Failure: Unknown Command
#    Time: 400 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 209
pwd
# D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/simulations/top_level_tb/modelsim
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:05 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 16:27:06 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:06 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 16:27:06 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:06 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 16:27:07 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:07 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 16:27:07 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:08 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 16:27:08 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:08 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/BCLK_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BCLK_GEN
# -- Compiling architecture rtl of BCLK_GEN
# End time: 16:27:08 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:09 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 16:27:09 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:09 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 16:27:09 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:09 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 16:27:10 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:10 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 16:27:10 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:10 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2s_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_decoder
# -- Compiling architecture rtl of i2s_decoder
# End time: 16:27:11 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:11 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_master
# -- Compiling architecture rtl of i2s_master
# End time: 16:27:11 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:11 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 16:27:11 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:12 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 16:27:12 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:12 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity path_control
# -- Compiling architecture comb of path_control
# End time: 16:27:12 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:12 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_p2s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftreg_p2s
# -- Compiling architecture rtl of shiftreg_p2s
# End time: 16:27:13 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:13 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_s2p.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftreg_s2p
# -- Compiling architecture rtl of shiftreg_s2p
# End time: 16:27:13 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:13 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 16:27:14 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:14 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity DDS
# -- Compiling architecture rtl of DDS
# End time: 16:27:14 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:14 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_generator
# -- Compiling architecture struct of tone_generator
# End time: 16:27:14 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:15 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 16:27:15 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:15 on Jun 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Loading package tone_gen_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 16:27:15 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:27:26 on Jun 14,2019, Elapsed time: 0:01:29
# Errors: 0, Warnings: 1
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 16:27:27 on Jun 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.tone_gen_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.path_control(comb)
# Loading work.i2s_master(rtl)
# Loading work.bclk_gen(rtl)
# Loading work.bit_counter(rtl)
# Loading work.i2s_decoder(rtl)
# Loading work.shiftreg_p2s(rtl)
# Loading work.shiftreg_s2p(rtl)
# Loading work.i2c_slave_bfm(bfm)
# WARNING: No extended dataflow license exists
# LOGIC HAS BEEN RESET FOR 400 ns
# HEX VALUE 00000000 APPLIED to DUT
# SIMULATED FOR 000000FF CLOCKS
# HEX VALUE 00413040 APPLIED to DUT
# SIMULATED FOR 0000BBCC CLOCKS
# HEX VALUE 00FFF420 APPLIED to DUT
add wave -position insertpoint  \
sim:/synthi_top_tb/AUD_ADCDAT \
sim:/synthi_top_tb/AUD_ADCLRCK \
sim:/synthi_top_tb/AUD_BCLK \
sim:/synthi_top_tb/AUD_DACDAT \
sim:/synthi_top_tb/AUD_DACLRCK \
sim:/synthi_top_tb/AUD_XCK \
sim:/synthi_top_tb/CLOCK_50 \
sim:/synthi_top_tb/GPIO_26 \
sim:/synthi_top_tb/I2C_SCLK \
sim:/synthi_top_tb/I2C_SDAT \
sim:/synthi_top_tb/KEY \
sim:/synthi_top_tb/KEY(1) \
sim:/synthi_top_tb/KEY(0) \
sim:/synthi_top_tb/SW \
sim:/synthi_top_tb/clock_freq \
sim:/synthi_top_tb/clock_period \
sim:/synthi_top_tb/dacdat_check \
sim:/synthi_top_tb/reg_data0 \
sim:/synthi_top_tb/reg_data1 \
sim:/synthi_top_tb/reg_data2 \
sim:/synthi_top_tb/reg_data3 \
sim:/synthi_top_tb/reg_data4 \
sim:/synthi_top_tb/reg_data5 \
sim:/synthi_top_tb/reg_data6 \
sim:/synthi_top_tb/reg_data7 \
sim:/synthi_top_tb/reg_data8 \
sim:/synthi_top_tb/reg_data9 \
sim:/synthi_top_tb/switch
# End time: 16:32:21 on Jun 14,2019, Elapsed time: 0:04:54
# Errors: 0, Warnings: 1
