From d55f700035eba51312308523c150e469d667168e Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Micha=C5=82=20Kope=C4=87?= <michal.kopec@3mdeb.com>
Date: Thu, 2 Jun 2022 17:48:42 +0200
Subject: [PATCH 77/80] mb/pcengines/apu2: add variant apu7
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

apu7 is an apu3 with different NICs (Intel i225).

For now, it doesn't support iPXE network booting.

Change-Id: I495879f1527643b217f9facb07dace5d70175a3e
Signed-off-by: Michał Kopeć <michal.kopec@3mdeb.com>
diff --git a/configs/config.pcengines_apu7 b/configs/config.pcengines_apu7
new file mode 100644
index 000000000000..a416468b44fb
--- /dev/null
+++ b/configs/config.pcengines_apu7
@@ -0,0 +1,29 @@
+# CONFIG_CONSOLE_USE_ANSI_ESCAPES is not set
+# CONFIG_CONSOLE_USE_LOGLEVEL_PREFIX is not set
+# CONFIG_IPXE_SERIAL_CONSOLE is not set
+CONFIG_AGESA_BINARY_PI_LOCATION=0xFFE00000
+CONFIG_BOARD_PCENGINES_APU7=y
+CONFIG_BOTTOMIO_POSITION=0xD0000000
+CONFIG_CONSOLE_CBMEM_BUFFER_SIZE=0x20000
+CONFIG_DEFAULT_CONSOLE_LOGLEVEL_1=y
+CONFIG_HUDSON_SATA_MODE=2
+CONFIG_I2C_TRANSFER_TIMEOUT_US=500000
+CONFIG_IPXE_ADD_SCRIPT=y
+CONFIG_IPXE_SCRIPT="payloads/external/iPXE/menu.ipxe"
+CONFIG_LOCALVERSION="v24.05.00.01"
+CONFIG_MEMTEST86PLUS_V5=y
+CONFIG_MEMTEST_SECONDARY_PAYLOAD=y
+CONFIG_NO_GFX_INIT=y
+CONFIG_PAYLOAD_CONFIGFILE="$(top)/src/mainboard/$(MAINBOARDDIR)/seabios_config"
+CONFIG_POST_IO_PORT=0x80
+CONFIG_SEABIOS_BOOTORDER_FILE="$(top)/src/mainboard/$(MAINBOARDDIR)/variants/$(CONFIG_VARIANT_DIR)/bootorder"
+CONFIG_SEABIOS_BOOTORDER_IN_FMAP=y
+CONFIG_SEABIOS_DEBUG_LEVEL=0
+CONFIG_SEABIOS_NO_OPROMS=y
+CONFIG_SEABIOS_REVISION=y
+CONFIG_SEABIOS_REVISION_ID="rel-1.16.0.1"
+CONFIG_SEABIOS_SERCON_PORT_ADDR=0x3f8
+CONFIG_SUBSYSTEM_DEVICE_ID=0x0000
+CONFIG_SUBSYSTEM_VENDOR_ID=0x0000
+CONFIG_TPM2=y
+CONFIG_VENDOR_PCENGINES=y
diff --git a/src/mainboard/pcengines/apu2/Kconfig b/src/mainboard/pcengines/apu2/Kconfig
index 0de22561a2a0..6271f6430382 100644
--- a/src/mainboard/pcengines/apu2/Kconfig
+++ b/src/mainboard/pcengines/apu2/Kconfig
@@ -1,7 +1,7 @@
 # SPDX-License-Identifier: GPL-2.0-only
 
 if BOARD_PCENGINES_APU2 || BOARD_PCENGINES_APU3 || BOARD_PCENGINES_APU4 || \
-	BOARD_PCENGINES_APU5 || BOARD_PCENGINES_APU6
+	BOARD_PCENGINES_APU5 || BOARD_PCENGINES_APU6 || BOARD_PCENGINES_APU7
 
 config BOARD_SPECIFIC_OPTIONS
 	def_bool y
@@ -31,6 +31,7 @@ config VARIANT_DIR
 	default "apu4" if BOARD_PCENGINES_APU4
 	default "apu5" if BOARD_PCENGINES_APU5
 	default "apu6" if BOARD_PCENGINES_APU6
+	default "apu7" if BOARD_PCENGINES_APU7
 
 config DEVICETREE
 	default "variants/\$(CONFIG_VARIANT_DIR)/devicetree.cb"
@@ -41,10 +42,7 @@ config MAINBOARD_PART_NUMBER
 	default "apu4" if BOARD_PCENGINES_APU4
 	default "apu5" if BOARD_PCENGINES_APU5
 	default "apu6" if BOARD_PCENGINES_APU6
-
-config DEFAULT_CONSOLE_LOGLEVEL
-	int
-	default 1
+	default "apu7" if BOARD_PCENGINES_APU7
 
 config MAX_CPUS
 	int
@@ -72,7 +70,7 @@ config APU2_PINMUX_OFF_C
 config APU2_PINMUX_GPIO0
 	bool "GPIO"
 	depends on BOARD_PCENGINES_APU2 || BOARD_PCENGINES_APU3 || \
-		BOARD_PCENGINES_APU4 || BOARD_PCENGINES_APU6
+		BOARD_PCENGINES_APU4 || BOARD_PCENGINES_APU6 || BOARD_PCENGINES_APU7
 
 config APU2_PINMUX_UART_C
 	bool "UART 0x3e8"
@@ -89,7 +87,7 @@ config APU2_PINMUX_OFF_D
 config APU2_PINMUX_GPIO1
 	bool "GPIO"
 	depends on BOARD_PCENGINES_APU2 || BOARD_PCENGINES_APU3 || \
-		BOARD_PCENGINES_APU4 || BOARD_PCENGINES_APU6
+		BOARD_PCENGINES_APU4 || BOARD_PCENGINES_APU6 || BOARD_PCENGINES_APU7
 
 config APU2_PINMUX_UART_D
 	bool "UART 0x2e8"
diff --git a/src/mainboard/pcengines/apu2/Kconfig.name b/src/mainboard/pcengines/apu2/Kconfig.name
index 8ee55dbe6057..c65a5131e121 100644
--- a/src/mainboard/pcengines/apu2/Kconfig.name
+++ b/src/mainboard/pcengines/apu2/Kconfig.name
@@ -14,3 +14,6 @@ config BOARD_PCENGINES_APU5
 
 config BOARD_PCENGINES_APU6
 	bool "APU6"
+
+config BOARD_PCENGINES_APU7
+	bool "APU7"
diff --git a/src/mainboard/pcengines/apu2/dsdt.asl b/src/mainboard/pcengines/apu2/dsdt.asl
index 0a91feec580e..4c11ca2ab67b 100644
--- a/src/mainboard/pcengines/apu2/dsdt.asl
+++ b/src/mainboard/pcengines/apu2/dsdt.asl
@@ -12,6 +12,8 @@
 #define DEVICE_NAME "apu5
 #elif CONFIG(BOARD_PCENGINES_APU6)
 #define DEVICE_NAME "apu6
+#elif CONFIG(BOARD_PCENGINES_APU7)
+#define DEVICE_NAME "apu7
 #endif
 
 #include <acpi/acpi.h>
diff --git a/src/mainboard/pcengines/apu2/variants/apu7/bootorder b/src/mainboard/pcengines/apu2/variants/apu7/bootorder
new file mode 100644
index 0000000000000000000000000000000000000000..f2dc50a9717e36e2211eb381ef66ae185d5b37da
GIT binary patch
literal 4096
zcmeH_OK!s;5Qek1<U6pAlHy1D+HsRAhOv!ez+y<++`fZVOO0Y~0Gk1S48Q$hK1(fh
zCHoJ4#ZJ^!EXTd5%Yr9RlSXYCot{yX&RWq%)`~W=R<x1Trn6SGk+q_YtQ9?Gk+{?0
z{ozyTQO%XtHxLz98ZV+saoYFH=@yQi*J=RK9A5c8o{~N-x%=PQ-Wf4~rGk9^fft&T
z1x+ly7)od9?&&9hrJj9|aZOcGg;DAS7z%>sOHLPRlFl?scjp|2g`;YXQ$SEVW3E(V
z!)*R09&X?<;_q{iqjEz<qbzoLWCPhiHjoWu1KB_}kPT!5*+4ds4eY|Gk@b24W&sqk
w;8+LjRDHg&?j8Wy<m|w-WzH+`5rYld!*q{b6RR1{n)TBeM}{DS^SiS61@JB1(f|Me

literal 0
HcmV?d00001

diff --git a/src/mainboard/pcengines/apu2/variants/apu7/devicetree.cb b/src/mainboard/pcengines/apu2/variants/apu7/devicetree.cb
new file mode 100644
index 000000000000..0c5c16013d4a
--- /dev/null
+++ b/src/mainboard/pcengines/apu2/variants/apu7/devicetree.cb
@@ -0,0 +1,59 @@
+# SPDX-License-Identifier: GPL-2.0-only
+
+chip northbridge/amd/pi/00730F01
+	device domain 0 on
+		subsystemid 0x1022 0x1410 inherit
+		device ref iommu		on end
+		device ref gpp_bridge_0		on end	# mPCIe slot 2 (on GFX lane)
+		device ref gpp_bridge_1		on end	# LAN3
+		device ref gpp_bridge_2		on end	# LAN2
+		device ref gpp_bridge_3		on end	# LAN1
+		device ref gpp_bridge_4		on end	# mPCIe slot 1
+
+		chip southbridge/amd/pi/hudson
+			device ref xhci		on end	# XHCI HC0 muxed with EHCI 2
+			device ref sata		on end
+			device ref ehci_1	on end	# USB EHCI1 usb[4:7]
+			device ref lpc_bridge	on
+				chip superio/nuvoton/nct5104d # SIO NCT5104D
+					register "irq_trigger_type" = "0"
+					register "reset_gpios" = "1"
+					device pnp 2e.0 off end
+					device pnp 2e.2 on
+						io 0x60 = 0x3f8
+						irq 0x70 = 4
+					end
+					device pnp 2e.3 on
+						io 0x60 = 0x2f8
+						irq 0x70 = 3
+					end
+					device pnp 2e.10 on
+						# UART C is conditionally turned on
+						io 0x60 = 0x3e8
+						irq 0x70 = 4
+					end
+					device pnp 2e.11 on
+						# UART D is conditionally turned on
+						io 0x60 = 0x2e8
+						irq 0x70 = 3
+					end
+					device pnp 2e.008 off end
+					device pnp 2e.108 on
+						io 0x60 = 0x220
+					end
+					# GPIO0 and GPIO1 are conditionally turned on
+					device pnp 2e.007 on end
+					device pnp 2e.107 on end
+					device pnp 2e.607 off end
+					device pnp 2e.f on end
+				end # SIO NCT5104D
+				chip drivers/pc80/tpm
+					device pnp 0c31.0 on end
+				end # LPC TPM
+			end
+			register "sd_mode" = "3"
+			device ref sdhci	on end
+			device ref ehci_2	on end	# USB EHCI2 usb[8:7] - muxed with XHCI
+		end
+	end
+end
