{"vcs1":{"timestamp_begin":1679886527.116636546, "rt":0.29, "ut":0.09, "st":0.10}}
{"vcselab":{"timestamp_begin":1679886527.438468688, "rt":0.29, "ut":0.18, "st":0.04}}
{"link":{"timestamp_begin":1679886527.757992094, "rt":0.28, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679886526.873457910}
{"VCS_COMP_START_TIME": 1679886526.873457910}
{"VCS_COMP_END_TIME": 1679886528.086003176}
{"VCS_USER_OPTIONS": "-sverilog -nc library.sv library_tests.sv"}
{"vcs1": {"peak_mem": 336212}}
{"stitch_vcselab": {"peak_mem": 222552}}
