digraph "include/llvm/CodeGen/LiveIntervalUnion.h"
{
 // LATEX_PDF_SIZE
  bgcolor="transparent";
  edge [fontname="Helvetica",fontsize="10",labelfontname="Helvetica",labelfontsize="10"];
  node [fontname="Helvetica",fontsize="10",shape="box"];
  Node1 [label="include/llvm/CodeGen\l/LiveIntervalUnion.h",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled", fontcolor="black",tooltip=" "];
  Node1 -> Node2 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node2 [label="include/llvm/CodeGen\l/LiveRegMatrix.h",height=0.2,width=0.4,color="black",URL="$LiveRegMatrix_8h.html",tooltip=" "];
  Node2 -> Node3 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node3 [label="lib/CodeGen/LiveRegMatrix.cpp",height=0.2,width=0.4,color="black",URL="$LiveRegMatrix_8cpp.html",tooltip=" "];
  Node2 -> Node4 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node4 [label="lib/CodeGen/RegAllocBase.cpp",height=0.2,width=0.4,color="black",URL="$RegAllocBase_8cpp.html",tooltip=" "];
  Node2 -> Node5 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node5 [label="lib/CodeGen/RegAllocBasic.cpp",height=0.2,width=0.4,color="black",URL="$RegAllocBasic_8cpp.html",tooltip=" "];
  Node2 -> Node6 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node6 [label="lib/CodeGen/RegAllocGreedy.cpp",height=0.2,width=0.4,color="black",URL="$RegAllocGreedy_8cpp.html",tooltip=" "];
  Node2 -> Node7 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node7 [label="lib/Target/AMDGPU/GCNNSAReassign.cpp",height=0.2,width=0.4,color="black",URL="$GCNNSAReassign_8cpp.html",tooltip="Try to reassign registers on GFX10+ from non-sequential to sequential in NSA image instructions."];
  Node2 -> Node8 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node8 [label="lib/Target/AMDGPU/GCNReg\lBankReassign.cpp",height=0.2,width=0.4,color="black",URL="$GCNRegBankReassign_8cpp.html",tooltip="Try to reassign registers on GFX10+ to reduce register bank conflicts."];
  Node2 -> Node9 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node9 [label="lib/Target/AMDGPU/SIPreAllocate\lWWMRegs.cpp",height=0.2,width=0.4,color="black",URL="$SIPreAllocateWWMRegs_8cpp.html",tooltip="Pass to pre-allocated WWM registers."];
  Node1 -> Node10 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node10 [label="lib/CodeGen/Interference\lCache.cpp",height=0.2,width=0.4,color="black",URL="$InterferenceCache_8cpp.html",tooltip=" "];
  Node1 -> Node11 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node11 [label="lib/CodeGen/Interference\lCache.h",height=0.2,width=0.4,color="black",URL="$InterferenceCache_8h.html",tooltip=" "];
  Node11 -> Node10 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node11 -> Node6 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node12 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node12 [label="lib/CodeGen/LiveInterval\lUnion.cpp",height=0.2,width=0.4,color="black",URL="$LiveIntervalUnion_8cpp.html",tooltip=" "];
  Node1 -> Node3 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node1 -> Node6 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
}
