Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\GitHub\FAccel-CNN\hardware\verilog\microntrollers\forth_micro\Terasic_DE0_Nano_DevKit\internal_oscillator\internal_oscillator.qsys --block-symbol-file --output-directory=C:\GitHub\FAccel-CNN\hardware\verilog\microntrollers\forth_micro\Terasic_DE0_Nano_DevKit\internal_oscillator\internal_oscillator --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading internal_oscillator/internal_oscillator.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 20.1]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\GitHub\FAccel-CNN\hardware\verilog\microntrollers\forth_micro\Terasic_DE0_Nano_DevKit\internal_oscillator\internal_oscillator.qsys --synthesis=VERILOG --output-directory=C:\GitHub\FAccel-CNN\hardware\verilog\microntrollers\forth_micro\Terasic_DE0_Nano_DevKit\internal_oscillator\internal_oscillator\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading internal_oscillator/internal_oscillator.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 20.1]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: internal_oscillator: Generating internal_oscillator "internal_oscillator" for QUARTUS_SYNTH
Info: int_osc_0: Generating top-level entity altera_int_osc.
Info: int_osc_0: "internal_oscillator" instantiated altera_int_osc "int_osc_0"
Info: internal_oscillator: Done "internal_oscillator" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
