// Seed: 914012230
program module_0;
  assign id_1 = id_4 ? id_3 == id_7 : id_3;
endprogram
module module_1 (
    input tri0 id_0,
    output logic id_1,
    input logic id_2,
    output wire id_3,
    output wor id_4,
    input wor id_5,
    input tri id_6,
    output logic id_7,
    input wand id_8,
    output wand id_9,
    output logic id_10,
    input uwire id_11,
    input tri0 id_12,
    output supply1 id_13,
    output wand id_14,
    output wand id_15,
    input tri1 id_16,
    input logic id_17,
    output tri0 id_18,
    output supply1 id_19
);
  nand (id_1, id_11, id_12, id_16, id_17, id_2, id_5, id_6, id_8);
  always @(1 or posedge 0)
    if (1'b0 - 1) id_10 <= 1;
    else if ("") begin
      assign id_9 = id_2;
    end else begin
      id_1 = 1;
      if ((1) == id_6) begin
        id_1 = id_17;
      end
      id_7  = #id_21 id_17;
      id_19 = 1'b0;
    end
  module_0();
  wand id_22 = id_5;
endmodule
