<profile>

<section name = "Vitis HLS Report for 'master_fix_Pipeline_VITIS_LOOP_335_1'" level="0">
<item name = "Date">Tue Jul 26 16:15:23 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">Testing</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.40 ns, 7.574 ns, 2.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9, 9, 93.600 ns, 93.600 ns, 9, 9, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_335_1">7, 7, 5, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1699, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 853, 128, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_42_36_1_1_U318">mux_42_36_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln335_fu_194_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln961_fu_380_p2">+, 0, 0, 39, 32, 7</column>
<column name="add_ln968_fu_467_p2">+, 0, 0, 11, 11, 11</column>
<column name="lsb_index_fu_286_p2">+, 0, 0, 39, 32, 7</column>
<column name="m_3_fu_428_p2">+, 0, 0, 71, 64, 64</column>
<column name="sub_ln947_fu_280_p2">-, 0, 0, 39, 6, 32</column>
<column name="sub_ln950_fu_312_p2">-, 0, 0, 14, 5, 6</column>
<column name="sub_ln962_fu_395_p2">-, 0, 0, 39, 6, 32</column>
<column name="sub_ln968_fu_462_p2">-, 0, 0, 11, 5, 11</column>
<column name="tmp_V_fu_232_p2">-, 0, 0, 43, 1, 36</column>
<column name="and_ln949_fu_356_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_Result_2_fu_328_p2">and, 0, 0, 36, 36, 36</column>
<column name="tobool31_i_i_i11_fu_410_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln335_fu_188_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln336_1_fu_527_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln336_2_fu_540_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln336_fu_515_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln938_fu_218_p2">icmp, 0, 0, 19, 36, 1</column>
<column name="icmp_ln949_fu_302_p2">icmp, 0, 0, 17, 31, 1</column>
<column name="icmp_ln950_fu_333_p2">icmp, 0, 0, 19, 36, 1</column>
<column name="icmp_ln961_fu_375_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="lshr_ln950_fu_322_p2">lshr, 0, 0, 116, 2, 36</column>
<column name="lshr_ln961_fu_389_p2">lshr, 0, 0, 182, 64, 64</column>
<column name="a_fu_366_p2">or, 0, 0, 2, 1, 1</column>
<column name="m_1_fu_416_p3">select, 0, 0, 64, 1, 64</column>
<column name="m_3_13_fu_532_p3">select, 0, 0, 64, 1, 64</column>
<column name="m_3_14_fu_545_p3">select, 0, 0, 64, 1, 64</column>
<column name="m_3_15_fu_553_p3">select, 0, 0, 64, 1, 64</column>
<column name="m_3_16_fu_560_p3">select, 0, 0, 64, 1, 64</column>
<column name="m_3_17_fu_568_p3">select, 0, 0, 64, 1, 64</column>
<column name="m_3_18_fu_576_p3">select, 0, 0, 64, 1, 64</column>
<column name="m_3_19_fu_583_p3">select, 0, 0, 64, 1, 64</column>
<column name="m_3_20_fu_591_p3">select, 0, 0, 64, 1, 64</column>
<column name="m_3_21_fu_496_p3">select, 0, 0, 64, 1, 1</column>
<column name="m_3_35_fu_520_p3">select, 0, 0, 64, 1, 64</column>
<column name="select_ln946_fu_455_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_V_2_fu_238_p3">select, 0, 0, 36, 1, 36</column>
<column name="shl_ln962_fu_404_p2">shl, 0, 0, 182, 64, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln952_fu_350_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 3, 6</column>
<column name="i_fu_108">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="i_fu_108">3, 0, 3, 0</column>
<column name="icmp_ln335_reg_669">1, 0, 1, 0</column>
<column name="icmp_ln938_reg_680">1, 0, 1, 0</column>
<column name="icmp_ln949_reg_715">1, 0, 1, 0</column>
<column name="icmp_ln950_reg_720">1, 0, 1, 0</column>
<column name="lsb_index_reg_708">32, 0, 32, 0</column>
<column name="m_3_04_fu_124">64, 0, 64, 0</column>
<column name="m_3_10_fu_120">64, 0, 64, 0</column>
<column name="m_3_1_fu_112">64, 0, 64, 0</column>
<column name="m_3_21_reg_740">64, 0, 64, 0</column>
<column name="m_3_7_fu_116">64, 0, 64, 0</column>
<column name="m_reg_730">63, 0, 63, 0</column>
<column name="p_Result_4_reg_735">1, 0, 1, 0</column>
<column name="p_Result_6_reg_685">1, 0, 1, 0</column>
<column name="p_Result_s_reg_697">36, 0, 36, 0</column>
<column name="sub_ln947_reg_702">32, 0, 32, 0</column>
<column name="tmp_V_2_reg_690">36, 0, 36, 0</column>
<column name="tmp_V_2_reg_690_pp0_iter1_reg">36, 0, 36, 0</column>
<column name="trunc_ln938_reg_673">2, 0, 2, 0</column>
<column name="trunc_ln946_reg_725">11, 0, 11, 0</column>
<column name="trunc_ln946_reg_725_pp0_iter2_reg">11, 0, 11, 0</column>
<column name="icmp_ln335_reg_669">64, 32, 1, 0</column>
<column name="icmp_ln938_reg_680">64, 32, 1, 0</column>
<column name="p_Result_6_reg_685">64, 32, 1, 0</column>
<column name="trunc_ln938_reg_673">64, 32, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, master_fix_Pipeline_VITIS_LOOP_335_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, master_fix_Pipeline_VITIS_LOOP_335_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, master_fix_Pipeline_VITIS_LOOP_335_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, master_fix_Pipeline_VITIS_LOOP_335_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, master_fix_Pipeline_VITIS_LOOP_335_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, master_fix_Pipeline_VITIS_LOOP_335_1, return value</column>
<column name="den2_V_0_0_05">in, 36, ap_none, den2_V_0_0_05, scalar</column>
<column name="den2_V_0_1_06">in, 36, ap_none, den2_V_0_1_06, scalar</column>
<column name="den2_V_0_2_07">in, 36, ap_none, den2_V_0_2_07, scalar</column>
<column name="den2_V_0_3_08">in, 36, ap_none, den2_V_0_3_08, scalar</column>
<column name="m_3_04_out">out, 64, ap_vld, m_3_04_out, pointer</column>
<column name="m_3_04_out_ap_vld">out, 1, ap_vld, m_3_04_out, pointer</column>
<column name="m_2_03_out">out, 64, ap_vld, m_2_03_out, pointer</column>
<column name="m_2_03_out_ap_vld">out, 1, ap_vld, m_2_03_out, pointer</column>
<column name="m_3_7_out">out, 64, ap_vld, m_3_7_out, pointer</column>
<column name="m_3_7_out_ap_vld">out, 1, ap_vld, m_3_7_out, pointer</column>
<column name="m_3_10_out">out, 64, ap_vld, m_3_10_out, pointer</column>
<column name="m_3_10_out_ap_vld">out, 1, ap_vld, m_3_10_out, pointer</column>
</table>
</item>
</section>
</profile>
