{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1416716745459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1416716745486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 22 20:25:44 2014 " "Processing started: Sat Nov 22 20:25:44 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1416716745486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1416716745486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vgacam -c vgacam " "Command: quartus_sta vgacam -c vgacam" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1416716745488 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1416716745594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1416716746181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1416716746257 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1416716746257 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1800 " "TimeQuest Timing Analyzer is analyzing 1800 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1416716746960 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgacam.sdc " "Synopsys Design Constraints File file not found: 'vgacam.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1416716747472 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1416716747475 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 25.000 -waveform \{0.000 12.500\} -name clk clk " "create_clock -period 25.000 -waveform \{0.000 12.500\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1416716747484 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vgapll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 17 -duty_cycle 50.00 -name \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{vgapll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 17 -duty_cycle 50.00 -name \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1416716747484 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1416716747484 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1416716747484 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] " "create_clock -period 1.000 -name final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1416716747493 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1416716747493 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1416716747653 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1416716747657 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1416716747735 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1416716747943 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1416716748110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.736 " "Worst-case setup slack is -3.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716750194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716750194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.736     -3000.964 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\]  " "   -3.736     -3000.964 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716750194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.467        -1.220 clk  " "   -0.467        -1.220 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716750194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.307         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.307         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716750194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1416716750194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.063 " "Worst-case hold slack is -1.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716750260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716750260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.063      -193.632 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\]  " "   -1.063      -193.632 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716750260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.510        -2.424 clk  " "   -0.510        -2.424 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716750260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.763         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.763         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716750260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1416716750260 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1416716750310 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1416716750361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.522 " "Worst-case minimum pulse width slack is -1.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716750412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716750412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.522     -1817.698 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\]  " "   -1.522     -1817.698 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716750412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.160         0.000 clk  " "   12.160         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716750412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.572         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.572         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716750412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1416716750412 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1416716751342 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1416716751375 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1416716752858 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1416716753505 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1416716753650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.642 " "Worst-case setup slack is -3.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716753699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716753699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.642     -2965.143 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\]  " "   -3.642     -2965.143 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716753699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.455        -0.931 clk  " "   -0.455        -0.931 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716753699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.628         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.628         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716753699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1416716753699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.958 " "Worst-case hold slack is -0.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716753764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716753764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.958      -171.015 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\]  " "   -0.958      -171.015 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716753764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.545        -2.930 clk  " "   -0.545        -2.930 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716753764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.709         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.709         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716753764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1416716753764 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1416716753851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1416716753905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.463 " "Worst-case minimum pulse width slack is -1.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716753958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716753958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.463     -1749.780 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\]  " "   -1.463     -1749.780 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716753958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.069         0.000 clk  " "   12.069         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716753958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.571         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.571         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716753958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1416716753958 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1416716754854 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1416716755496 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1416716755566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.077 " "Worst-case setup slack is -1.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716755619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716755619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.077      -584.478 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\]  " "   -1.077      -584.478 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716755619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089         0.000 clk  " "    0.089         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716755619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.706         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   37.706         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716755619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1416716755619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.598 " "Worst-case hold slack is -0.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716755696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716755696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.598      -137.529 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\]  " "   -0.598      -137.529 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716755696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.353        -2.125 clk  " "   -0.353        -2.125 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716755696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.307         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716755696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1416716755696 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1416716755752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1416716755845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.439 " "Worst-case minimum pulse width slack is -0.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716755904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716755904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.439      -317.831 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\]  " "   -0.439      -317.831 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716755904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.938         0.000 clk  " "   11.938         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716755904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.649         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.649         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416716755904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1416716755904 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1416716757619 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1416716757629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1416716758398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 22 20:25:58 2014 " "Processing ended: Sat Nov 22 20:25:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1416716758398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1416716758398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1416716758398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1416716758398 ""}
