{
  "design": {
    "design_info": {
      "boundary_crc": "0x7002478E1B3F67DD",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../MatchedFiltering.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "FIR_IMAG1": "",
      "FIR_REAL1": "",
      "FIR_IMAG2": "",
      "FIR_REAL2": "",
      "datasrc": "",
      "splitter_0": "",
      "AND_GATE": "",
      "HIGH": "",
      "Substractor": "",
      "Adder": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "resetn",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "OUT_IMAG": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 16}",
            "value_src": "ip_prop"
          }
        }
      },
      "OUT_REAL": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 16}",
            "value_src": "ip_prop"
          }
        }
      },
      "m_axis_data_tvalid_4": {
        "direction": "O"
      },
      "m_axis_data_tvalid_3": {
        "direction": "O"
      },
      "m_axis_data_tvalid_2": {
        "direction": "O"
      },
      "m_axis_data_tvalid_1": {
        "direction": "O"
      },
      "resetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "FIR_IMAG1": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "design_1_fir_compiler_0_0",
        "xci_path": "ip\\design_1_fir_compiler_0_0\\design_1_fir_compiler_0_0.xci",
        "inst_hier_path": "FIR_IMAG1",
        "parameters": {
          "Clock_Frequency": {
            "value": "300.0"
          },
          "CoefficientSource": {
            "value": "COE_File"
          },
          "Coefficient_File": {
            "value": "../../../../../../ExternalFiles/matchedFiltering_imag.coe"
          },
          "Coefficient_Fractional_Bits": {
            "value": "0"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Inferred"
          },
          "Coefficient_Width": {
            "value": "16"
          },
          "Data_Fractional_Bits": {
            "value": "8"
          },
          "Data_Width": {
            "value": "16"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Filter_Selection": {
            "value": "1"
          },
          "M_DATA_Has_TREADY": {
            "value": "true"
          },
          "Number_Paths": {
            "value": "1"
          },
          "Output_Rounding_Mode": {
            "value": "Truncate_LSBs"
          },
          "Output_Width": {
            "value": "16"
          },
          "Quantization": {
            "value": "Integer_Coefficients"
          },
          "Sample_Frequency": {
            "value": "0.001"
          }
        }
      },
      "FIR_REAL1": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "design_1_FIR_IMAG_0",
        "xci_path": "ip\\design_1_FIR_IMAG_0\\design_1_FIR_IMAG_0.xci",
        "inst_hier_path": "FIR_REAL1",
        "parameters": {
          "Clock_Frequency": {
            "value": "300.0"
          },
          "CoefficientSource": {
            "value": "COE_File"
          },
          "Coefficient_File": {
            "value": "../../../../../../ExternalFiles/matchedFiltering_real.coe"
          },
          "Coefficient_Fractional_Bits": {
            "value": "0"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Inferred"
          },
          "Coefficient_Width": {
            "value": "16"
          },
          "Data_Fractional_Bits": {
            "value": "8"
          },
          "Data_Width": {
            "value": "16"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Filter_Selection": {
            "value": "1"
          },
          "M_DATA_Has_TREADY": {
            "value": "true"
          },
          "Number_Paths": {
            "value": "1"
          },
          "Output_Rounding_Mode": {
            "value": "Truncate_LSBs"
          },
          "Output_Width": {
            "value": "16"
          },
          "Quantization": {
            "value": "Integer_Coefficients"
          },
          "Sample_Frequency": {
            "value": "0.001"
          }
        }
      },
      "FIR_IMAG2": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "design_1_FIR_IMAG1_0",
        "xci_path": "ip\\design_1_FIR_IMAG1_0\\design_1_FIR_IMAG1_0.xci",
        "inst_hier_path": "FIR_IMAG2",
        "parameters": {
          "Clock_Frequency": {
            "value": "300.0"
          },
          "CoefficientSource": {
            "value": "COE_File"
          },
          "Coefficient_File": {
            "value": "../../../../../../ExternalFiles/matchedFiltering_imag.coe"
          },
          "Coefficient_Fractional_Bits": {
            "value": "0"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Inferred"
          },
          "Coefficient_Width": {
            "value": "16"
          },
          "Data_Fractional_Bits": {
            "value": "8"
          },
          "Data_Width": {
            "value": "16"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Filter_Selection": {
            "value": "1"
          },
          "M_DATA_Has_TREADY": {
            "value": "true"
          },
          "Number_Paths": {
            "value": "1"
          },
          "Output_Rounding_Mode": {
            "value": "Truncate_LSBs"
          },
          "Output_Width": {
            "value": "16"
          },
          "Quantization": {
            "value": "Integer_Coefficients"
          },
          "Sample_Frequency": {
            "value": "0.001"
          }
        }
      },
      "FIR_REAL2": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "design_1_FIR_REAL1_0",
        "xci_path": "ip\\design_1_FIR_REAL1_0\\design_1_FIR_REAL1_0.xci",
        "inst_hier_path": "FIR_REAL2",
        "parameters": {
          "Clock_Frequency": {
            "value": "300.0"
          },
          "CoefficientSource": {
            "value": "COE_File"
          },
          "Coefficient_File": {
            "value": "../../../../../../ExternalFiles/matchedFiltering_real.coe"
          },
          "Coefficient_Fractional_Bits": {
            "value": "0"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Inferred"
          },
          "Coefficient_Width": {
            "value": "16"
          },
          "Data_Fractional_Bits": {
            "value": "8"
          },
          "Data_Width": {
            "value": "16"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Filter_Selection": {
            "value": "1"
          },
          "M_DATA_Has_TREADY": {
            "value": "true"
          },
          "Number_Paths": {
            "value": "1"
          },
          "Output_Rounding_Mode": {
            "value": "Truncate_LSBs"
          },
          "Output_Width": {
            "value": "16"
          },
          "Quantization": {
            "value": "Integer_Coefficients"
          },
          "Sample_Frequency": {
            "value": "0.001"
          }
        }
      },
      "datasrc": {
        "vlnv": "xilinx.com:module_ref:datasrc:1.0",
        "xci_name": "design_1_datasrc_0_0",
        "xci_path": "ip\\design_1_datasrc_0_0\\design_1_datasrc_0_0.xci",
        "inst_hier_path": "datasrc",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "datasrc",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "interface_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "interface_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "splitter_0": {
        "vlnv": "xilinx.com:module_ref:splitter:1.0",
        "xci_name": "design_1_splitter_0_0",
        "xci_path": "ip\\design_1_splitter_0_0\\design_1_splitter_0_0.xci",
        "inst_hier_path": "splitter_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "splitter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "tdata": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dataImag": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "dataReal": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "AND_GATE": {
        "vlnv": "xilinx.com:module_ref:AND:1.0",
        "xci_name": "design_1_AND_0_0",
        "xci_path": "ip\\design_1_AND_0_0\\design_1_AND_0_0.xci",
        "inst_hier_path": "AND_GATE",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "AND",
          "boundary_crc": "0x0"
        },
        "ports": {
          "tready1": {
            "direction": "I"
          },
          "tready2": {
            "direction": "I"
          },
          "tready3": {
            "direction": "I"
          },
          "tready4": {
            "direction": "I"
          },
          "tready": {
            "direction": "O"
          }
        }
      },
      "HIGH": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip\\design_1_xlconstant_0_0\\design_1_xlconstant_0_0.xci",
        "inst_hier_path": "HIGH"
      },
      "Substractor": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "design_1_c_addsub_0_0",
        "xci_path": "ip\\design_1_c_addsub_0_0\\design_1_c_addsub_0_0.xci",
        "inst_hier_path": "Substractor",
        "parameters": {
          "A_Width": {
            "value": "16"
          },
          "Add_Mode": {
            "value": "Subtract"
          },
          "B_Value": {
            "value": "0000000000000000"
          },
          "B_Width": {
            "value": "16"
          },
          "CE": {
            "value": "false"
          },
          "Latency": {
            "value": "0"
          },
          "Out_Width": {
            "value": "16"
          }
        }
      },
      "Adder": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "design_1_c_addsub_0_1",
        "xci_path": "ip\\design_1_c_addsub_0_1\\design_1_c_addsub_0_1.xci",
        "inst_hier_path": "Adder",
        "parameters": {
          "A_Width": {
            "value": "16"
          },
          "B_Value": {
            "value": "0000000000000000"
          },
          "B_Width": {
            "value": "16"
          },
          "CE": {
            "value": "false"
          },
          "Latency": {
            "value": "0"
          },
          "Out_Width": {
            "value": "16"
          }
        }
      }
    },
    "nets": {
      "datasrc_tdata": {
        "ports": [
          "datasrc/tdata",
          "splitter_0/tdata"
        ]
      },
      "splitter_0_dataImag": {
        "ports": [
          "splitter_0/dataImag",
          "FIR_IMAG1/s_axis_data_tdata",
          "FIR_REAL2/s_axis_data_tdata"
        ]
      },
      "splitter_0_dataReal": {
        "ports": [
          "splitter_0/dataReal",
          "FIR_IMAG2/s_axis_data_tdata",
          "FIR_REAL1/s_axis_data_tdata"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk",
          "datasrc/clk",
          "FIR_IMAG1/aclk",
          "FIR_REAL2/aclk",
          "FIR_IMAG2/aclk",
          "FIR_REAL1/aclk"
        ]
      },
      "datasrc_tvalid": {
        "ports": [
          "datasrc/tvalid",
          "FIR_IMAG2/s_axis_data_tvalid",
          "FIR_REAL1/s_axis_data_tvalid",
          "FIR_REAL2/s_axis_data_tvalid",
          "FIR_IMAG1/s_axis_data_tvalid"
        ]
      },
      "AND_0_tready": {
        "ports": [
          "AND_GATE/tready",
          "datasrc/tready"
        ]
      },
      "FIR_IMAG1_s_axis_data_tready": {
        "ports": [
          "FIR_IMAG1/s_axis_data_tready",
          "AND_GATE/tready1"
        ]
      },
      "FIR_IMAG2_s_axis_data_tready": {
        "ports": [
          "FIR_IMAG2/s_axis_data_tready",
          "AND_GATE/tready2"
        ]
      },
      "FIR_REAL2_s_axis_data_tready": {
        "ports": [
          "FIR_REAL2/s_axis_data_tready",
          "AND_GATE/tready3"
        ]
      },
      "FIR_REAL1_s_axis_data_tready": {
        "ports": [
          "FIR_REAL1/s_axis_data_tready",
          "AND_GATE/tready4"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "HIGH/dout",
          "FIR_REAL2/m_axis_data_tready",
          "FIR_IMAG1/m_axis_data_tready",
          "FIR_IMAG2/m_axis_data_tready",
          "FIR_REAL1/m_axis_data_tready"
        ]
      },
      "FIR_IMAG1_m_axis_data_tdata": {
        "ports": [
          "FIR_IMAG1/m_axis_data_tdata",
          "Substractor/A"
        ]
      },
      "FIR_REAL2_m_axis_data_tdata": {
        "ports": [
          "FIR_REAL2/m_axis_data_tdata",
          "Substractor/B"
        ]
      },
      "FIR_IMAG2_m_axis_data_tdata": {
        "ports": [
          "FIR_IMAG2/m_axis_data_tdata",
          "Adder/A"
        ]
      },
      "FIR_REAL1_m_axis_data_tdata": {
        "ports": [
          "FIR_REAL1/m_axis_data_tdata",
          "Adder/B"
        ]
      },
      "c_addsub_1_S": {
        "ports": [
          "Adder/S",
          "OUT_IMAG"
        ]
      },
      "c_addsub_0_S": {
        "ports": [
          "Substractor/S",
          "OUT_REAL"
        ]
      },
      "FIR_REAL1_m_axis_data_tvalid": {
        "ports": [
          "FIR_REAL1/m_axis_data_tvalid",
          "m_axis_data_tvalid_4"
        ]
      },
      "FIR_IMAG2_m_axis_data_tvalid": {
        "ports": [
          "FIR_IMAG2/m_axis_data_tvalid",
          "m_axis_data_tvalid_3"
        ]
      },
      "FIR_REAL2_m_axis_data_tvalid": {
        "ports": [
          "FIR_REAL2/m_axis_data_tvalid",
          "m_axis_data_tvalid_2"
        ]
      },
      "FIR_IMAG1_m_axis_data_tvalid": {
        "ports": [
          "FIR_IMAG1/m_axis_data_tvalid",
          "m_axis_data_tvalid_1"
        ]
      },
      "resetn_0_1": {
        "ports": [
          "resetn",
          "datasrc/resetn"
        ]
      }
    }
  }
}