
main.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <main>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	f241 0318 	movw	r3, #4120	; 0x1018
   a:	f2c4 0302 	movt	r3, #16386	; 0x4002
   e:	f241 0218 	movw	r2, #4120	; 0x1018
  12:	f2c4 0202 	movt	r2, #16386	; 0x4002
  16:	6812      	ldr	r2, [r2, #0]
  18:	f042 0204 	orr.w	r2, r2, #4
  1c:	601a      	str	r2, [r3, #0]
  1e:	f640 0304 	movw	r3, #2052	; 0x804
  22:	f2c4 0301 	movt	r3, #16385	; 0x4001
  26:	f640 0204 	movw	r2, #2052	; 0x804
  2a:	f2c4 0201 	movt	r2, #16385	; 0x4001
  2e:	6812      	ldr	r2, [r2, #0]
  30:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  34:	601a      	str	r2, [r3, #0]
  36:	f640 0304 	movw	r3, #2052	; 0x804
  3a:	f2c4 0301 	movt	r3, #16385	; 0x4001
  3e:	f640 0204 	movw	r2, #2052	; 0x804
  42:	f2c4 0201 	movt	r2, #16385	; 0x4001
  46:	6812      	ldr	r2, [r2, #0]
  48:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
  4c:	601a      	str	r2, [r3, #0]
  4e:	f240 0300 	movw	r3, #0
  52:	f2c0 0300 	movt	r3, #0
  56:	681b      	ldr	r3, [r3, #0]
  58:	881a      	ldrh	r2, [r3, #0]
  5a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  5e:	801a      	strh	r2, [r3, #0]
  60:	f04f 0300 	mov.w	r3, #0
  64:	607b      	str	r3, [r7, #4]
  66:	e003      	b.n	70 <main+0x70>
  68:	687b      	ldr	r3, [r7, #4]
  6a:	f103 0301 	add.w	r3, r3, #1
  6e:	607b      	str	r3, [r7, #4]
  70:	687a      	ldr	r2, [r7, #4]
  72:	f241 3387 	movw	r3, #4999	; 0x1387
  76:	429a      	cmp	r2, r3
  78:	ddf6      	ble.n	68 <main+0x68>
  7a:	f240 0300 	movw	r3, #0
  7e:	f2c0 0300 	movt	r3, #0
  82:	681b      	ldr	r3, [r3, #0]
  84:	881a      	ldrh	r2, [r3, #0]
  86:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  8a:	801a      	strh	r2, [r3, #0]
  8c:	f04f 0300 	mov.w	r3, #0
  90:	607b      	str	r3, [r7, #4]
  92:	e003      	b.n	9c <main+0x9c>
  94:	687b      	ldr	r3, [r7, #4]
  96:	f103 0301 	add.w	r3, r3, #1
  9a:	607b      	str	r3, [r7, #4]
  9c:	687a      	ldr	r2, [r7, #4]
  9e:	f241 3387 	movw	r3, #4999	; 0x1387
  a2:	429a      	cmp	r2, r3
  a4:	ddf6      	ble.n	94 <main+0x94>
  a6:	e7d2      	b.n	4e <main+0x4e>

Disassembly of section .data:

00000000 <R_ODR>:
   0:	4001080c 	andmi	r0, r1, ip, lsl #16

00000004 <g_variables>:
   4:	00030201 	andeq	r0, r3, r1, lsl #4

Disassembly of section .rodata:

00000000 <const_variables>:
   0:	00030201 	andeq	r0, r3, r1, lsl #4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000017c 	andeq	r0, r0, ip, ror r1
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000ba 	strheq	r0, [r0], -sl
  10:	0000b301 	andeq	fp, r0, r1, lsl #6
  14:	0000da00 	andeq	sp, r0, r0, lsl #20
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000a800 	andeq	sl, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	00c60200 	sbceq	r0, r6, r0, lsl #4
  28:	01010000 	mrseq	r0, (UNDEF: 1)
  2c:	00000030 	andeq	r0, r0, r0, lsr r0
  30:	00003503 	andeq	r3, r0, r3, lsl #10
  34:	07040400 	streq	r0, [r4, -r0, lsl #8]
  38:	00000060 	andeq	r0, r0, r0, rrx
  3c:	48060104 	stmdami	r6, {r2, r8}
  40:	04000001 	streq	r0, [r0], #-1
  44:	00200801 	eoreq	r0, r0, r1, lsl #16
  48:	02040000 	andeq	r0, r4, #0
  4c:	0000d005 	andeq	sp, r0, r5
  50:	07020400 	streq	r0, [r2, -r0, lsl #8]
  54:	00000040 	andeq	r0, r0, r0, asr #32
  58:	39050404 	stmdbcc	r5, {r2, sl}
  5c:	02000001 	andeq	r0, r0, #1
  60:	00000130 	andeq	r0, r0, r0, lsr r1
  64:	006a5002 	rsbeq	r5, sl, r2
  68:	04040000 	streq	r0, [r4], #-0
  6c:	00002e07 	andeq	r2, r0, r7, lsl #28
  70:	05080400 	streq	r0, [r8, #-1024]	; 0x400
  74:	000000a5 	andeq	r0, r0, r5, lsr #1
  78:	6d070804 	stcvs	8, cr0, [r7, #-16]
  7c:	05000000 	streq	r0, [r0, #-0]
  80:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  84:	04060074 	streq	r0, [r6], #-116	; 0x74
  88:	00b11501 	adcseq	r1, r1, r1, lsl #10
  8c:	0c070000 	stceq	0, cr0, [r7], {-0}
  90:	01000000 	mrseq	r0, (UNDEF: 0)
  94:	00002517 	andeq	r2, r0, r7, lsl r5
  98:	130d0400 	movwne	r0, #54272	; 0xd400
  9c:	07002302 	streq	r2, [r0, -r2, lsl #6]
  a0:	00000142 	andeq	r0, r0, r2, asr #2
  a4:	00251801 	eoreq	r1, r5, r1, lsl #16
  a8:	01040000 	mrseq	r0, (UNDEF: 4)
  ac:	00230212 	eoreq	r0, r3, r2, lsl r2
  b0:	01040800 	tsteq	r4, r0, lsl #16
  b4:	0000d013 	andeq	sp, r0, r3, lsl r0
  b8:	00150900 	andseq	r0, r5, r0, lsl #18
  bc:	14010000 	strne	r0, [r1], #-0
  c0:	00000025 	andeq	r0, r0, r5, lsr #32
  c4:	6e69500a 	cdpvs	0, 6, cr5, cr9, cr10, {0}
  c8:	86190100 	ldrhi	r0, [r9], -r0, lsl #2
  cc:	00000000 	andeq	r0, r0, r0
  d0:	00008402 	andeq	r8, r0, r2, lsl #8
  d4:	b11b0100 	tstlt	fp, r0, lsl #2
  d8:	0b000000 	bleq	e0 <.debug_info+0xe0>
  dc:	00005b01 	andeq	r5, r0, r1, lsl #22
  e0:	01240100 	teqeq	r4, r0, lsl #2
  e4:	0000007f 	andeq	r0, r0, pc, ror r0
  e8:	00000000 	andeq	r0, r0, r0
  ec:	000000a8 	andeq	r0, r0, r8, lsr #1
  f0:	00000000 	andeq	r0, r0, r0
  f4:	00011001 	andeq	r1, r1, r1
  f8:	004e0c00 	subeq	r0, lr, r0, lsl #24
  fc:	00a60000 	adceq	r0, r6, r0
 100:	690d0000 	stmdbvs	sp, {}	; <UNPREDICTABLE>
 104:	7f2d0100 	svcvc	0x002d0100
 108:	02000000 	andeq	r0, r0, #0
 10c:	00007491 	muleq	r0, r1, r4
 110:	0001540e 	andeq	r5, r1, lr, lsl #8
 114:	221e0100 	andscs	r0, lr, #0, 2
 118:	01000001 	tsteq	r0, r1
 11c:	00000305 	andeq	r0, r0, r5, lsl #6
 120:	040f0000 	streq	r0, [pc], #-0	; 128 <.debug_info+0x128>
 124:	00000128 	andeq	r0, r0, r8, lsr #2
 128:	0000d003 	andeq	sp, r0, r3
 12c:	00431000 	subeq	r1, r3, r0
 130:	013d0000 	teqeq	sp, r0
 134:	3d110000 	ldccc	0, cr0, [r1, #-0]
 138:	02000001 	andeq	r0, r0, #1
 13c:	07040400 	streq	r0, [r4, -r0, lsl #8]
 140:	0000008c 	andeq	r0, r0, ip, lsl #1
 144:	0000000e 	andeq	r0, r0, lr
 148:	2d1f0100 	ldfcss	f0, [pc, #-0]	; 150 <.debug_info+0x150>
 14c:	01000001 	tsteq	r0, r1
 150:	00000305 	andeq	r0, r0, r5, lsl #6
 154:	950e0000 	strls	r0, [lr, #-0]
 158:	01000000 	mrseq	r0, (UNDEF: 0)
 15c:	00016820 	andeq	r6, r1, r0, lsr #16
 160:	03050100 	movweq	r0, #20736	; 0x5100
 164:	00000000 	andeq	r0, r0, r0
 168:	00012d12 	andeq	r2, r1, r2, lsl sp
 16c:	00530e00 	subseq	r0, r3, r0, lsl #28
 170:	21010000 	mrscs	r0, (UNDEF: 1)
 174:	0000012d 	andeq	r0, r0, sp, lsr #2
 178:	00030501 	andeq	r0, r3, r1, lsl #10
 17c:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10011201 	andne	r1, r1, r1, lsl #4
  10:	02000006 	andeq	r0, r0, #6
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <g_variables+0xec2d04>
  1c:	00001349 	andeq	r1, r0, r9, asr #6
  20:	49003503 	stmdbmi	r0, {r0, r1, r8, sl, ip, sp}
  24:	04000013 	streq	r0, [r0], #-19
  28:	0b0b0024 	bleq	2c00c0 <g_variables+0x2c00bc>
  2c:	0e030b3e 	vmoveq.16	d3[0], r0
  30:	24050000 	strcs	r0, [r5], #-0
  34:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  38:	0008030b 	andeq	r0, r8, fp, lsl #6
  3c:	01130600 	tsteq	r3, r0, lsl #12
  40:	0b3a0b0b 	bleq	e82c74 <g_variables+0xe82c70>
  44:	13010b3b 	movwne	r0, #6971	; 0x1b3b
  48:	0d070000 	stceq	0, cr0, [r7, #-0]
  4c:	3a0e0300 	bcc	380c54 <g_variables+0x380c50>
  50:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	0d0b0b13 	vstreq	d0, [fp, #-76]	; 0xffffffb4
  58:	380b0c0b 	stmdacc	fp, {r0, r1, r3, sl, fp}
  5c:	0800000a 	stmdaeq	r0, {r1, r3}
  60:	0b0b0117 	bleq	2c04c4 <g_variables+0x2c04c0>
  64:	0b3b0b3a 	bleq	ec2d54 <g_variables+0xec2d50>
  68:	00001301 	andeq	r1, r0, r1, lsl #6
  6c:	03000d09 	movweq	r0, #3337	; 0xd09
  70:	3b0b3a0e 	blcc	2ce8b0 <g_variables+0x2ce8ac>
  74:	0013490b 	andseq	r4, r3, fp, lsl #18
  78:	000d0a00 	andeq	r0, sp, r0, lsl #20
  7c:	0b3a0803 	bleq	e82090 <g_variables+0xe8208c>
  80:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  84:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  88:	030c3f01 	movweq	r3, #52993	; 0xcf01
  8c:	3b0b3a0e 	blcc	2ce8cc <g_variables+0x2ce8c8>
  90:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
  94:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  98:	97064001 	strls	r4, [r6, -r1]
  9c:	13010c42 	movwne	r0, #7234	; 0x1c42
  a0:	0b0c0000 	bleq	3000a8 <g_variables+0x3000a4>
  a4:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
  a8:	0d000001 	stceq	0, cr0, [r0, #-4]
  ac:	08030034 	stmdaeq	r3, {r2, r4, r5}
  b0:	0b3b0b3a 	bleq	ec2da0 <g_variables+0xec2d9c>
  b4:	0a021349 	beq	84de0 <g_variables+0x84ddc>
  b8:	340e0000 	strcc	r0, [lr], #-0
  bc:	3a0e0300 	bcc	380cc4 <g_variables+0x380cc0>
  c0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  c4:	020c3f13 	andeq	r3, ip, #19, 30	; 0x4c
  c8:	0f00000a 	svceq	0x0000000a
  cc:	0b0b000f 	bleq	2c0110 <g_variables+0x2c010c>
  d0:	00001349 	andeq	r1, r0, r9, asr #6
  d4:	49010110 	stmdbmi	r1, {r4, r8}
  d8:	00130113 	andseq	r0, r3, r3, lsl r1
  dc:	00211100 	eoreq	r1, r1, r0, lsl #2
  e0:	0b2f1349 	bleq	bc4e0c <g_variables+0xbc4e08>
  e4:	26120000 	ldrcs	r0, [r2], -r0
  e8:	00134900 	andseq	r4, r3, r0, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000002 	andeq	r0, r0, r2
   8:	007d0002 	rsbseq	r0, sp, r2
   c:	00000002 	andeq	r0, r0, r2
  10:	00000004 	andeq	r0, r0, r4
  14:	047d0002 	ldrbteq	r0, [sp], #-2
  18:	00000004 	andeq	r0, r0, r4
  1c:	00000006 	andeq	r0, r0, r6
  20:	107d0002 	rsbsne	r0, sp, r2
  24:	00000006 	andeq	r0, r0, r6
  28:	000000a8 	andeq	r0, r0, r8, lsr #1
  2c:	10770002 	rsbsne	r0, r7, r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000000a8 	andeq	r0, r0, r8, lsr #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000097 	muleq	r0, r7, r0
   4:	00620002 	rsbeq	r0, r2, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	63010000 	movwvs	r0, #4096	; 0x1000
  1c:	72612f3a 	rsbvc	r2, r1, #58, 30	; 0xe8
  20:	6f745f6d 	svcvs	0x00745f6d
  24:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  28:	2f6e6961 	svccs	0x006e6961
  2c:	2f62696c 	svccs	0x0062696c
  30:	2f636367 	svccs	0x00636367
  34:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
  38:	72612f2e 	rsbvc	r2, r1, #46, 30	; 0xb8
  3c:	6f6e2d6d 	svcvs	0x006e2d6d
  40:	652d656e 	strvs	r6, [sp, #-1390]!	; 0x56e
  44:	2f696261 	svccs	0x00696261
  48:	2d737973 	ldclcs	9, cr7, [r3, #-460]!	; 0xfffffe34
  4c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  50:	00656475 	rsbeq	r6, r5, r5, ror r4
  54:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
  58:	00632e6e 	rsbeq	r2, r3, lr, ror #28
  5c:	73000000 	movwvc	r0, #0
  60:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  64:	00682e74 	rsbeq	r2, r8, r4, ror lr
  68:	00000001 	andeq	r0, r0, r1
  6c:	00020500 	andeq	r0, r2, r0, lsl #10
  70:	03000000 	movweq	r0, #0
  74:	bb3d0124 	bllt	f4050c <g_variables+0xf40508>
  78:	0092bebb 			; <UNDEFINED> instruction: 0x0092bebb
  7c:	06020402 	streq	r0, [r2], -r2, lsl #8
  80:	0402004a 	streq	r0, [r2], #-74	; 0x4a
  84:	59064a01 	stmdbpl	r6, {r0, r9, fp, lr}
  88:	04020091 	streq	r0, [r2], #-145	; 0x91
  8c:	004a0602 	subeq	r0, sl, r2, lsl #12
  90:	4a010402 	bmi	410a0 <g_variables+0x4109c>
  94:	01025906 	tsteq	r2, r6, lsl #18
  98:	Address 0x00000098 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	61765f67 	cmnvs	r6, r7, ror #30
   4:	62616972 	rsbvs	r6, r1, #1867776	; 0x1c8000
   8:	0073656c 	rsbseq	r6, r3, ip, ror #10
   c:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0x572
  10:	64657672 	strbtvs	r7, [r5], #-1650	; 0x672
  14:	6c6c6100 	stfvse	f6, [ip], #-0
  18:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0x65f
  1c:	0073646c 	rsbseq	r6, r3, ip, ror #8
  20:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  24:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  28:	61686320 	cmnvs	r8, r0, lsr #6
  2c:	6f6c0072 	svcvs	0x006c0072
  30:	7520676e 	strvc	r6, [r0, #-1902]!	; 0x76e
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  40:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  44:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  48:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
  4c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  50:	6200746e 	andvs	r7, r0, #1845493760	; 0x6e000000
  54:	765f7373 			; <UNDEFINED> instruction: 0x765f7373
  58:	6d007261 	sfmvs	f7, 4, [r0, #-388]	; 0xfffffe7c
  5c:	006e6961 	rsbeq	r6, lr, r1, ror #18
  60:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  64:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  68:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
  6c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  70:	6f6c2067 	svcvs	0x006c2067
  74:	7520676e 	strvc	r6, [r0, #-1902]!	; 0x76e
  78:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  7c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  80:	00746e69 	rsbseq	r6, r4, r9, ror #28
  84:	444f5f52 	strbmi	r5, [pc], #-3922	; 8c <.debug_str+0x8c>
  88:	00745f52 	rsbseq	r5, r4, r2, asr pc
  8c:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0x973
  90:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
  94:	6e6f6300 	cdpvs	3, 6, cr6, cr15, cr0, {0}
  98:	765f7473 			; <UNDEFINED> instruction: 0x765f7473
  9c:	61697261 	cmnvs	r9, r1, ror #4
  a0:	73656c62 	cmnvc	r5, #25088	; 0x6200
  a4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  a8:	6f6c2067 	svcvs	0x006c2067
  ac:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  b0:	6d00746e 	cfstrsvs	mvf7, [r0, #-440]	; 0xfffffe48
  b4:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
  b8:	4e470063 	cdpmi	0, 4, cr0, cr7, cr3, {3}
  bc:	20432055 	subcs	r2, r3, r5, asr r0
  c0:	2e372e34 	mrccs	14, 1, r2, cr7, cr4, {1}
  c4:	75760032 	ldrbvc	r0, [r6, #-50]!	; 0x32
  c8:	33746e69 	cmncc	r4, #1680	; 0x690
  cc:	00745f32 	rsbseq	r5, r4, r2, lsr pc
  d0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  d4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  d8:	3a430074 	bcc	10c02b0 <g_variables+0x10c02ac>
  dc:	6573555c 	ldrbvs	r5, [r3, #-1372]!	; 0x55c
  e0:	595c7372 	ldmdbpl	ip, {r1, r4, r5, r6, r8, r9, ip, sp, lr}^
  e4:	696e756f 	stmdbvs	lr!, {r0, r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}^
  e8:	65445c73 	strbvs	r5, [r4, #-3187]	; 0xc73
  ec:	6f746b73 	svcvs	0x00746b73
  f0:	6d455c70 	stclvs	12, cr5, [r5, #-448]	; 0xfffffe40
  f4:	64646562 	strbtvs	r6, [r4], #-1378	; 0x562
  f8:	642d6465 	strtvs	r6, [sp], #-1125	; 0x465
  fc:	6f6c7069 	svcvs	0x006c7069
 100:	6f2d616d 	svcvs	0x002d616d
 104:	5c676972 	stclpl	9, cr6, [r7], #-456	; 0xfffffe38
 108:	74696e55 	strbtvc	r6, [r9], #-3669	; 0xe55
 10c:	455c3320 	ldrbmi	r3, [ip, #-800]	; 0x320
 110:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d
 114:	43646564 	cmnmi	r4, #100, 10	; 0x19000000
 118:	73654c2d 	cmnvc	r5, #11520	; 0x2d00
 11c:	336e6f73 	cmncc	lr, #460	; 0x1cc
 120:	62614c5c 	rsbvs	r4, r1, #92, 24	; 0x5c00
 124:	79622d32 	stmdbvc	r2!, {r1, r4, r5, r8, sl, fp, sp}^
 128:	73796d2d 	cmnvc	r9, #2880	; 0xb40
 12c:	00666c65 	rsbeq	r6, r6, r5, ror #24
 130:	746e6975 	strbtvc	r6, [lr], #-2421	; 0x975
 134:	745f3233 	ldrbvc	r3, [pc], #-563	; 13c <.debug_str+0x13c>
 138:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 13c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 140:	69700074 	ldmdbvs	r0!, {r2, r4, r5, r6}^
 144:	0033316e 	eorseq	r3, r3, lr, ror #2
 148:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
 14c:	63206465 	teqvs	r0, #1694498816	; 0x65000000
 150:	00726168 	rsbseq	r6, r2, r8, ror #2
 154:	444f5f52 	strbmi	r5, [pc], #-3922	; 15c <g_variables+0x158>
 158:	Address 0x00000158 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e372e34 	mrccs	14, 1, r2, cr7, cr4, {1}
  10:	Address 0x00000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	000000a8 	andeq	r0, r0, r8, lsr #1
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	100e4101 	andne	r4, lr, r1, lsl #2
  28:	00070d41 	andeq	r0, r7, r1, asr #26
