// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Tue Mar 18 11:04:18 2025
// Host        : ulisses-thinkpad running 64-bit Ubuntu 22.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_shell_top_0_0_sim_netlist.v
// Design      : bd_shell_top_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_shell_top_0_0,shell_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "shell_top,Vivado 2023.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_ap_AWADDR,
    s_axi_ap_AWVALID,
    s_axi_ap_AWREADY,
    s_axi_ap_WDATA,
    s_axi_ap_WSTRB,
    s_axi_ap_WVALID,
    s_axi_ap_WREADY,
    s_axi_ap_BRESP,
    s_axi_ap_BVALID,
    s_axi_ap_BREADY,
    s_axi_ap_ARADDR,
    s_axi_ap_ARVALID,
    s_axi_ap_ARREADY,
    s_axi_ap_RDATA,
    s_axi_ap_RRESP,
    s_axi_ap_RVALID,
    s_axi_ap_RREADY,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_aw_AWID,
    m_axi_aw_AWADDR,
    m_axi_aw_AWLEN,
    m_axi_aw_AWSIZE,
    m_axi_aw_AWBURST,
    m_axi_aw_AWLOCK,
    m_axi_aw_AWREGION,
    m_axi_aw_AWCACHE,
    m_axi_aw_AWPROT,
    m_axi_aw_AWQOS,
    m_axi_aw_AWVALID,
    m_axi_aw_AWREADY,
    m_axi_aw_WID,
    m_axi_aw_WDATA,
    m_axi_aw_WSTRB,
    m_axi_aw_WLAST,
    m_axi_aw_WVALID,
    m_axi_aw_WREADY,
    m_axi_aw_BID,
    m_axi_aw_BRESP,
    m_axi_aw_BVALID,
    m_axi_aw_BREADY,
    m_axi_aw_ARID,
    m_axi_aw_ARADDR,
    m_axi_aw_ARLEN,
    m_axi_aw_ARSIZE,
    m_axi_aw_ARBURST,
    m_axi_aw_ARLOCK,
    m_axi_aw_ARREGION,
    m_axi_aw_ARCACHE,
    m_axi_aw_ARPROT,
    m_axi_aw_ARQOS,
    m_axi_aw_ARVALID,
    m_axi_aw_ARREADY,
    m_axi_aw_RID,
    m_axi_aw_RDATA,
    m_axi_aw_RRESP,
    m_axi_aw_RLAST,
    m_axi_aw_RVALID,
    m_axi_aw_RREADY,
    m_axi_bi_AWID,
    m_axi_bi_AWADDR,
    m_axi_bi_AWLEN,
    m_axi_bi_AWSIZE,
    m_axi_bi_AWBURST,
    m_axi_bi_AWLOCK,
    m_axi_bi_AWREGION,
    m_axi_bi_AWCACHE,
    m_axi_bi_AWPROT,
    m_axi_bi_AWQOS,
    m_axi_bi_AWVALID,
    m_axi_bi_AWREADY,
    m_axi_bi_WID,
    m_axi_bi_WDATA,
    m_axi_bi_WSTRB,
    m_axi_bi_WLAST,
    m_axi_bi_WVALID,
    m_axi_bi_WREADY,
    m_axi_bi_BID,
    m_axi_bi_BRESP,
    m_axi_bi_BVALID,
    m_axi_bi_BREADY,
    m_axi_bi_ARID,
    m_axi_bi_ARADDR,
    m_axi_bi_ARLEN,
    m_axi_bi_ARSIZE,
    m_axi_bi_ARBURST,
    m_axi_bi_ARLOCK,
    m_axi_bi_ARREGION,
    m_axi_bi_ARCACHE,
    m_axi_bi_ARPROT,
    m_axi_bi_ARQOS,
    m_axi_bi_ARVALID,
    m_axi_bi_ARREADY,
    m_axi_bi_RID,
    m_axi_bi_RDATA,
    m_axi_bi_RRESP,
    m_axi_bi_RLAST,
    m_axi_bi_RVALID,
    m_axi_bi_RREADY,
    m_axi_ca_AWID,
    m_axi_ca_AWADDR,
    m_axi_ca_AWLEN,
    m_axi_ca_AWSIZE,
    m_axi_ca_AWBURST,
    m_axi_ca_AWLOCK,
    m_axi_ca_AWREGION,
    m_axi_ca_AWCACHE,
    m_axi_ca_AWPROT,
    m_axi_ca_AWQOS,
    m_axi_ca_AWVALID,
    m_axi_ca_AWREADY,
    m_axi_ca_WID,
    m_axi_ca_WDATA,
    m_axi_ca_WSTRB,
    m_axi_ca_WLAST,
    m_axi_ca_WVALID,
    m_axi_ca_WREADY,
    m_axi_ca_BID,
    m_axi_ca_BRESP,
    m_axi_ca_BVALID,
    m_axi_ca_BREADY,
    m_axi_ca_ARID,
    m_axi_ca_ARADDR,
    m_axi_ca_ARLEN,
    m_axi_ca_ARSIZE,
    m_axi_ca_ARBURST,
    m_axi_ca_ARLOCK,
    m_axi_ca_ARREGION,
    m_axi_ca_ARCACHE,
    m_axi_ca_ARPROT,
    m_axi_ca_ARQOS,
    m_axi_ca_ARVALID,
    m_axi_ca_ARREADY,
    m_axi_ca_RID,
    m_axi_ca_RDATA,
    m_axi_ca_RRESP,
    m_axi_ca_RLAST,
    m_axi_ca_RVALID,
    m_axi_ca_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap AWADDR" *) input [5:0]s_axi_ap_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap AWVALID" *) input s_axi_ap_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap AWREADY" *) output s_axi_ap_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap WDATA" *) input [31:0]s_axi_ap_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap WSTRB" *) input [3:0]s_axi_ap_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap WVALID" *) input s_axi_ap_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap WREADY" *) output s_axi_ap_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap BRESP" *) output [1:0]s_axi_ap_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap BVALID" *) output s_axi_ap_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap BREADY" *) input s_axi_ap_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap ARADDR" *) input [5:0]s_axi_ap_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap ARVALID" *) input s_axi_ap_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap ARREADY" *) output s_axi_ap_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap RDATA" *) output [31:0]s_axi_ap_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap RRESP" *) output [1:0]s_axi_ap_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap RVALID" *) output s_axi_ap_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_ap, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 120000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_ap_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 120000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_ap:s_axi_control:m_axi_aw:m_axi_bi:m_axi_ca, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 120000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWID" *) output [0:0]m_axi_aw_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWADDR" *) output [31:0]m_axi_aw_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWLEN" *) output [7:0]m_axi_aw_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWSIZE" *) output [2:0]m_axi_aw_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWBURST" *) output [1:0]m_axi_aw_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWLOCK" *) output [1:0]m_axi_aw_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWREGION" *) output [3:0]m_axi_aw_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWCACHE" *) output [3:0]m_axi_aw_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWPROT" *) output [2:0]m_axi_aw_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWQOS" *) output [3:0]m_axi_aw_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWVALID" *) output m_axi_aw_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWREADY" *) input m_axi_aw_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WID" *) output [0:0]m_axi_aw_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WDATA" *) output [31:0]m_axi_aw_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WSTRB" *) output [3:0]m_axi_aw_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WLAST" *) output m_axi_aw_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WVALID" *) output m_axi_aw_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WREADY" *) input m_axi_aw_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw BID" *) input [0:0]m_axi_aw_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw BRESP" *) input [1:0]m_axi_aw_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw BVALID" *) input m_axi_aw_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw BREADY" *) output m_axi_aw_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARID" *) output [0:0]m_axi_aw_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARADDR" *) output [31:0]m_axi_aw_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARLEN" *) output [7:0]m_axi_aw_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARSIZE" *) output [2:0]m_axi_aw_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARBURST" *) output [1:0]m_axi_aw_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARLOCK" *) output [1:0]m_axi_aw_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARREGION" *) output [3:0]m_axi_aw_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARCACHE" *) output [3:0]m_axi_aw_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARPROT" *) output [2:0]m_axi_aw_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARQOS" *) output [3:0]m_axi_aw_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARVALID" *) output m_axi_aw_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARREADY" *) input m_axi_aw_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RID" *) input [0:0]m_axi_aw_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RDATA" *) input [31:0]m_axi_aw_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RRESP" *) input [1:0]m_axi_aw_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RLAST" *) input m_axi_aw_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RVALID" *) input m_axi_aw_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_aw, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 120000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_aw_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWID" *) output [0:0]m_axi_bi_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWADDR" *) output [31:0]m_axi_bi_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWLEN" *) output [7:0]m_axi_bi_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWSIZE" *) output [2:0]m_axi_bi_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWBURST" *) output [1:0]m_axi_bi_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWLOCK" *) output [1:0]m_axi_bi_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWREGION" *) output [3:0]m_axi_bi_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWCACHE" *) output [3:0]m_axi_bi_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWPROT" *) output [2:0]m_axi_bi_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWQOS" *) output [3:0]m_axi_bi_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWVALID" *) output m_axi_bi_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWREADY" *) input m_axi_bi_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WID" *) output [0:0]m_axi_bi_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WDATA" *) output [31:0]m_axi_bi_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WSTRB" *) output [3:0]m_axi_bi_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WLAST" *) output m_axi_bi_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WVALID" *) output m_axi_bi_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WREADY" *) input m_axi_bi_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi BID" *) input [0:0]m_axi_bi_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi BRESP" *) input [1:0]m_axi_bi_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi BVALID" *) input m_axi_bi_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi BREADY" *) output m_axi_bi_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARID" *) output [0:0]m_axi_bi_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARADDR" *) output [31:0]m_axi_bi_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARLEN" *) output [7:0]m_axi_bi_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARSIZE" *) output [2:0]m_axi_bi_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARBURST" *) output [1:0]m_axi_bi_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARLOCK" *) output [1:0]m_axi_bi_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARREGION" *) output [3:0]m_axi_bi_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARCACHE" *) output [3:0]m_axi_bi_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARPROT" *) output [2:0]m_axi_bi_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARQOS" *) output [3:0]m_axi_bi_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARVALID" *) output m_axi_bi_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARREADY" *) input m_axi_bi_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RID" *) input [0:0]m_axi_bi_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RDATA" *) input [31:0]m_axi_bi_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RRESP" *) input [1:0]m_axi_bi_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RLAST" *) input m_axi_bi_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RVALID" *) input m_axi_bi_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_bi, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 120000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_bi_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWID" *) output [0:0]m_axi_ca_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWADDR" *) output [31:0]m_axi_ca_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWLEN" *) output [7:0]m_axi_ca_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWSIZE" *) output [2:0]m_axi_ca_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWBURST" *) output [1:0]m_axi_ca_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWLOCK" *) output [1:0]m_axi_ca_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWREGION" *) output [3:0]m_axi_ca_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWCACHE" *) output [3:0]m_axi_ca_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWPROT" *) output [2:0]m_axi_ca_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWQOS" *) output [3:0]m_axi_ca_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWVALID" *) output m_axi_ca_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWREADY" *) input m_axi_ca_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WID" *) output [0:0]m_axi_ca_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WDATA" *) output [31:0]m_axi_ca_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WSTRB" *) output [3:0]m_axi_ca_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WLAST" *) output m_axi_ca_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WVALID" *) output m_axi_ca_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WREADY" *) input m_axi_ca_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca BID" *) input [0:0]m_axi_ca_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca BRESP" *) input [1:0]m_axi_ca_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca BVALID" *) input m_axi_ca_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca BREADY" *) output m_axi_ca_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARID" *) output [0:0]m_axi_ca_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARADDR" *) output [31:0]m_axi_ca_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARLEN" *) output [7:0]m_axi_ca_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARSIZE" *) output [2:0]m_axi_ca_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARBURST" *) output [1:0]m_axi_ca_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARLOCK" *) output [1:0]m_axi_ca_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARREGION" *) output [3:0]m_axi_ca_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARCACHE" *) output [3:0]m_axi_ca_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARPROT" *) output [2:0]m_axi_ca_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARQOS" *) output [3:0]m_axi_ca_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARVALID" *) output m_axi_ca_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARREADY" *) input m_axi_ca_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RID" *) input [0:0]m_axi_ca_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RDATA" *) input [31:0]m_axi_ca_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RRESP" *) input [1:0]m_axi_ca_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RLAST" *) input m_axi_ca_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RVALID" *) input m_axi_ca_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_ca, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 120000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_ca_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:2]\^m_axi_aw_ARADDR ;
  wire [3:0]\^m_axi_aw_ARLEN ;
  wire m_axi_aw_ARREADY;
  wire m_axi_aw_ARVALID;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;
  wire [31:0]m_axi_aw_RDATA;
  wire m_axi_aw_RLAST;
  wire m_axi_aw_RREADY;
  wire m_axi_aw_RVALID;
  wire [31:2]\^m_axi_bi_ARADDR ;
  wire [3:0]\^m_axi_bi_ARLEN ;
  wire m_axi_bi_ARREADY;
  wire m_axi_bi_ARVALID;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;
  wire [31:0]m_axi_bi_RDATA;
  wire m_axi_bi_RLAST;
  wire m_axi_bi_RREADY;
  wire m_axi_bi_RVALID;
  wire [31:2]\^m_axi_ca_AWADDR ;
  wire [3:0]\^m_axi_ca_AWLEN ;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_BREADY;
  wire m_axi_ca_BVALID;
  wire m_axi_ca_RREADY;
  wire m_axi_ca_RVALID;
  wire [31:0]m_axi_ca_WDATA;
  wire m_axi_ca_WLAST;
  wire m_axi_ca_WREADY;
  wire [3:0]m_axi_ca_WSTRB;
  wire m_axi_ca_WVALID;
  wire [5:0]s_axi_ap_ARADDR;
  wire s_axi_ap_ARREADY;
  wire s_axi_ap_ARVALID;
  wire [5:0]s_axi_ap_AWADDR;
  wire s_axi_ap_AWREADY;
  wire s_axi_ap_AWVALID;
  wire s_axi_ap_BREADY;
  wire s_axi_ap_BVALID;
  wire [9:0]\^s_axi_ap_RDATA ;
  wire s_axi_ap_RREADY;
  wire s_axi_ap_RVALID;
  wire [31:0]s_axi_ap_WDATA;
  wire s_axi_ap_WREADY;
  wire [3:0]s_axi_ap_WSTRB;
  wire s_axi_ap_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_m_axi_aw_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_aw_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_aw_WVALID_UNCONNECTED;
  wire NLW_inst_m_axi_bi_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_bi_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_bi_WVALID_UNCONNECTED;
  wire NLW_inst_m_axi_ca_ARVALID_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_aw_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_aw_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_aw_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_ARUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_aw_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_aw_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_aw_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_aw_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_aw_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_bi_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_bi_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_bi_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_ARUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_bi_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_bi_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_bi_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_bi_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_bi_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_WUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_ca_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_ARID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_ca_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_ca_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_ca_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_ca_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_ca_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_ca_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_ap_BRESP_UNCONNECTED;
  wire [31:8]NLW_inst_s_axi_ap_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_ap_RRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_aw_ARADDR[31:2] = \^m_axi_aw_ARADDR [31:2];
  assign m_axi_aw_ARADDR[1] = \<const0> ;
  assign m_axi_aw_ARADDR[0] = \<const0> ;
  assign m_axi_aw_ARBURST[1] = \<const0> ;
  assign m_axi_aw_ARBURST[0] = \<const1> ;
  assign m_axi_aw_ARCACHE[3] = \<const0> ;
  assign m_axi_aw_ARCACHE[2] = \<const0> ;
  assign m_axi_aw_ARCACHE[1] = \<const1> ;
  assign m_axi_aw_ARCACHE[0] = \<const1> ;
  assign m_axi_aw_ARID[0] = \<const0> ;
  assign m_axi_aw_ARLEN[7] = \<const0> ;
  assign m_axi_aw_ARLEN[6] = \<const0> ;
  assign m_axi_aw_ARLEN[5] = \<const0> ;
  assign m_axi_aw_ARLEN[4] = \<const0> ;
  assign m_axi_aw_ARLEN[3:0] = \^m_axi_aw_ARLEN [3:0];
  assign m_axi_aw_ARLOCK[1] = \<const0> ;
  assign m_axi_aw_ARLOCK[0] = \<const0> ;
  assign m_axi_aw_ARPROT[2] = \<const0> ;
  assign m_axi_aw_ARPROT[1] = \<const0> ;
  assign m_axi_aw_ARPROT[0] = \<const0> ;
  assign m_axi_aw_ARQOS[3] = \<const0> ;
  assign m_axi_aw_ARQOS[2] = \<const0> ;
  assign m_axi_aw_ARQOS[1] = \<const0> ;
  assign m_axi_aw_ARQOS[0] = \<const0> ;
  assign m_axi_aw_ARREGION[3] = \<const0> ;
  assign m_axi_aw_ARREGION[2] = \<const0> ;
  assign m_axi_aw_ARREGION[1] = \<const0> ;
  assign m_axi_aw_ARREGION[0] = \<const0> ;
  assign m_axi_aw_ARSIZE[2] = \<const0> ;
  assign m_axi_aw_ARSIZE[1] = \<const1> ;
  assign m_axi_aw_ARSIZE[0] = \<const0> ;
  assign m_axi_aw_AWADDR[31] = \<const0> ;
  assign m_axi_aw_AWADDR[30] = \<const0> ;
  assign m_axi_aw_AWADDR[29] = \<const0> ;
  assign m_axi_aw_AWADDR[28] = \<const0> ;
  assign m_axi_aw_AWADDR[27] = \<const0> ;
  assign m_axi_aw_AWADDR[26] = \<const0> ;
  assign m_axi_aw_AWADDR[25] = \<const0> ;
  assign m_axi_aw_AWADDR[24] = \<const0> ;
  assign m_axi_aw_AWADDR[23] = \<const0> ;
  assign m_axi_aw_AWADDR[22] = \<const0> ;
  assign m_axi_aw_AWADDR[21] = \<const0> ;
  assign m_axi_aw_AWADDR[20] = \<const0> ;
  assign m_axi_aw_AWADDR[19] = \<const0> ;
  assign m_axi_aw_AWADDR[18] = \<const0> ;
  assign m_axi_aw_AWADDR[17] = \<const0> ;
  assign m_axi_aw_AWADDR[16] = \<const0> ;
  assign m_axi_aw_AWADDR[15] = \<const0> ;
  assign m_axi_aw_AWADDR[14] = \<const0> ;
  assign m_axi_aw_AWADDR[13] = \<const0> ;
  assign m_axi_aw_AWADDR[12] = \<const0> ;
  assign m_axi_aw_AWADDR[11] = \<const0> ;
  assign m_axi_aw_AWADDR[10] = \<const0> ;
  assign m_axi_aw_AWADDR[9] = \<const0> ;
  assign m_axi_aw_AWADDR[8] = \<const0> ;
  assign m_axi_aw_AWADDR[7] = \<const0> ;
  assign m_axi_aw_AWADDR[6] = \<const0> ;
  assign m_axi_aw_AWADDR[5] = \<const0> ;
  assign m_axi_aw_AWADDR[4] = \<const0> ;
  assign m_axi_aw_AWADDR[3] = \<const0> ;
  assign m_axi_aw_AWADDR[2] = \<const0> ;
  assign m_axi_aw_AWADDR[1] = \<const0> ;
  assign m_axi_aw_AWADDR[0] = \<const0> ;
  assign m_axi_aw_AWBURST[1] = \<const0> ;
  assign m_axi_aw_AWBURST[0] = \<const1> ;
  assign m_axi_aw_AWCACHE[3] = \<const0> ;
  assign m_axi_aw_AWCACHE[2] = \<const0> ;
  assign m_axi_aw_AWCACHE[1] = \<const1> ;
  assign m_axi_aw_AWCACHE[0] = \<const1> ;
  assign m_axi_aw_AWID[0] = \<const0> ;
  assign m_axi_aw_AWLEN[7] = \<const0> ;
  assign m_axi_aw_AWLEN[6] = \<const0> ;
  assign m_axi_aw_AWLEN[5] = \<const0> ;
  assign m_axi_aw_AWLEN[4] = \<const0> ;
  assign m_axi_aw_AWLEN[3] = \<const0> ;
  assign m_axi_aw_AWLEN[2] = \<const0> ;
  assign m_axi_aw_AWLEN[1] = \<const0> ;
  assign m_axi_aw_AWLEN[0] = \<const0> ;
  assign m_axi_aw_AWLOCK[1] = \<const0> ;
  assign m_axi_aw_AWLOCK[0] = \<const0> ;
  assign m_axi_aw_AWPROT[2] = \<const0> ;
  assign m_axi_aw_AWPROT[1] = \<const0> ;
  assign m_axi_aw_AWPROT[0] = \<const0> ;
  assign m_axi_aw_AWQOS[3] = \<const0> ;
  assign m_axi_aw_AWQOS[2] = \<const0> ;
  assign m_axi_aw_AWQOS[1] = \<const0> ;
  assign m_axi_aw_AWQOS[0] = \<const0> ;
  assign m_axi_aw_AWREGION[3] = \<const0> ;
  assign m_axi_aw_AWREGION[2] = \<const0> ;
  assign m_axi_aw_AWREGION[1] = \<const0> ;
  assign m_axi_aw_AWREGION[0] = \<const0> ;
  assign m_axi_aw_AWSIZE[2] = \<const0> ;
  assign m_axi_aw_AWSIZE[1] = \<const1> ;
  assign m_axi_aw_AWSIZE[0] = \<const0> ;
  assign m_axi_aw_AWVALID = \<const0> ;
  assign m_axi_aw_WDATA[31] = \<const0> ;
  assign m_axi_aw_WDATA[30] = \<const0> ;
  assign m_axi_aw_WDATA[29] = \<const0> ;
  assign m_axi_aw_WDATA[28] = \<const0> ;
  assign m_axi_aw_WDATA[27] = \<const0> ;
  assign m_axi_aw_WDATA[26] = \<const0> ;
  assign m_axi_aw_WDATA[25] = \<const0> ;
  assign m_axi_aw_WDATA[24] = \<const0> ;
  assign m_axi_aw_WDATA[23] = \<const0> ;
  assign m_axi_aw_WDATA[22] = \<const0> ;
  assign m_axi_aw_WDATA[21] = \<const0> ;
  assign m_axi_aw_WDATA[20] = \<const0> ;
  assign m_axi_aw_WDATA[19] = \<const0> ;
  assign m_axi_aw_WDATA[18] = \<const0> ;
  assign m_axi_aw_WDATA[17] = \<const0> ;
  assign m_axi_aw_WDATA[16] = \<const0> ;
  assign m_axi_aw_WDATA[15] = \<const0> ;
  assign m_axi_aw_WDATA[14] = \<const0> ;
  assign m_axi_aw_WDATA[13] = \<const0> ;
  assign m_axi_aw_WDATA[12] = \<const0> ;
  assign m_axi_aw_WDATA[11] = \<const0> ;
  assign m_axi_aw_WDATA[10] = \<const0> ;
  assign m_axi_aw_WDATA[9] = \<const0> ;
  assign m_axi_aw_WDATA[8] = \<const0> ;
  assign m_axi_aw_WDATA[7] = \<const0> ;
  assign m_axi_aw_WDATA[6] = \<const0> ;
  assign m_axi_aw_WDATA[5] = \<const0> ;
  assign m_axi_aw_WDATA[4] = \<const0> ;
  assign m_axi_aw_WDATA[3] = \<const0> ;
  assign m_axi_aw_WDATA[2] = \<const0> ;
  assign m_axi_aw_WDATA[1] = \<const0> ;
  assign m_axi_aw_WDATA[0] = \<const0> ;
  assign m_axi_aw_WID[0] = \<const0> ;
  assign m_axi_aw_WLAST = \<const0> ;
  assign m_axi_aw_WSTRB[3] = \<const0> ;
  assign m_axi_aw_WSTRB[2] = \<const0> ;
  assign m_axi_aw_WSTRB[1] = \<const0> ;
  assign m_axi_aw_WSTRB[0] = \<const0> ;
  assign m_axi_aw_WVALID = \<const0> ;
  assign m_axi_bi_ARADDR[31:2] = \^m_axi_bi_ARADDR [31:2];
  assign m_axi_bi_ARADDR[1] = \<const0> ;
  assign m_axi_bi_ARADDR[0] = \<const0> ;
  assign m_axi_bi_ARBURST[1] = \<const0> ;
  assign m_axi_bi_ARBURST[0] = \<const1> ;
  assign m_axi_bi_ARCACHE[3] = \<const0> ;
  assign m_axi_bi_ARCACHE[2] = \<const0> ;
  assign m_axi_bi_ARCACHE[1] = \<const1> ;
  assign m_axi_bi_ARCACHE[0] = \<const1> ;
  assign m_axi_bi_ARID[0] = \<const0> ;
  assign m_axi_bi_ARLEN[7] = \<const0> ;
  assign m_axi_bi_ARLEN[6] = \<const0> ;
  assign m_axi_bi_ARLEN[5] = \<const0> ;
  assign m_axi_bi_ARLEN[4] = \<const0> ;
  assign m_axi_bi_ARLEN[3:0] = \^m_axi_bi_ARLEN [3:0];
  assign m_axi_bi_ARLOCK[1] = \<const0> ;
  assign m_axi_bi_ARLOCK[0] = \<const0> ;
  assign m_axi_bi_ARPROT[2] = \<const0> ;
  assign m_axi_bi_ARPROT[1] = \<const0> ;
  assign m_axi_bi_ARPROT[0] = \<const0> ;
  assign m_axi_bi_ARQOS[3] = \<const0> ;
  assign m_axi_bi_ARQOS[2] = \<const0> ;
  assign m_axi_bi_ARQOS[1] = \<const0> ;
  assign m_axi_bi_ARQOS[0] = \<const0> ;
  assign m_axi_bi_ARREGION[3] = \<const0> ;
  assign m_axi_bi_ARREGION[2] = \<const0> ;
  assign m_axi_bi_ARREGION[1] = \<const0> ;
  assign m_axi_bi_ARREGION[0] = \<const0> ;
  assign m_axi_bi_ARSIZE[2] = \<const0> ;
  assign m_axi_bi_ARSIZE[1] = \<const1> ;
  assign m_axi_bi_ARSIZE[0] = \<const0> ;
  assign m_axi_bi_AWADDR[31] = \<const0> ;
  assign m_axi_bi_AWADDR[30] = \<const0> ;
  assign m_axi_bi_AWADDR[29] = \<const0> ;
  assign m_axi_bi_AWADDR[28] = \<const0> ;
  assign m_axi_bi_AWADDR[27] = \<const0> ;
  assign m_axi_bi_AWADDR[26] = \<const0> ;
  assign m_axi_bi_AWADDR[25] = \<const0> ;
  assign m_axi_bi_AWADDR[24] = \<const0> ;
  assign m_axi_bi_AWADDR[23] = \<const0> ;
  assign m_axi_bi_AWADDR[22] = \<const0> ;
  assign m_axi_bi_AWADDR[21] = \<const0> ;
  assign m_axi_bi_AWADDR[20] = \<const0> ;
  assign m_axi_bi_AWADDR[19] = \<const0> ;
  assign m_axi_bi_AWADDR[18] = \<const0> ;
  assign m_axi_bi_AWADDR[17] = \<const0> ;
  assign m_axi_bi_AWADDR[16] = \<const0> ;
  assign m_axi_bi_AWADDR[15] = \<const0> ;
  assign m_axi_bi_AWADDR[14] = \<const0> ;
  assign m_axi_bi_AWADDR[13] = \<const0> ;
  assign m_axi_bi_AWADDR[12] = \<const0> ;
  assign m_axi_bi_AWADDR[11] = \<const0> ;
  assign m_axi_bi_AWADDR[10] = \<const0> ;
  assign m_axi_bi_AWADDR[9] = \<const0> ;
  assign m_axi_bi_AWADDR[8] = \<const0> ;
  assign m_axi_bi_AWADDR[7] = \<const0> ;
  assign m_axi_bi_AWADDR[6] = \<const0> ;
  assign m_axi_bi_AWADDR[5] = \<const0> ;
  assign m_axi_bi_AWADDR[4] = \<const0> ;
  assign m_axi_bi_AWADDR[3] = \<const0> ;
  assign m_axi_bi_AWADDR[2] = \<const0> ;
  assign m_axi_bi_AWADDR[1] = \<const0> ;
  assign m_axi_bi_AWADDR[0] = \<const0> ;
  assign m_axi_bi_AWBURST[1] = \<const0> ;
  assign m_axi_bi_AWBURST[0] = \<const1> ;
  assign m_axi_bi_AWCACHE[3] = \<const0> ;
  assign m_axi_bi_AWCACHE[2] = \<const0> ;
  assign m_axi_bi_AWCACHE[1] = \<const1> ;
  assign m_axi_bi_AWCACHE[0] = \<const1> ;
  assign m_axi_bi_AWID[0] = \<const0> ;
  assign m_axi_bi_AWLEN[7] = \<const0> ;
  assign m_axi_bi_AWLEN[6] = \<const0> ;
  assign m_axi_bi_AWLEN[5] = \<const0> ;
  assign m_axi_bi_AWLEN[4] = \<const0> ;
  assign m_axi_bi_AWLEN[3] = \<const0> ;
  assign m_axi_bi_AWLEN[2] = \<const0> ;
  assign m_axi_bi_AWLEN[1] = \<const0> ;
  assign m_axi_bi_AWLEN[0] = \<const0> ;
  assign m_axi_bi_AWLOCK[1] = \<const0> ;
  assign m_axi_bi_AWLOCK[0] = \<const0> ;
  assign m_axi_bi_AWPROT[2] = \<const0> ;
  assign m_axi_bi_AWPROT[1] = \<const0> ;
  assign m_axi_bi_AWPROT[0] = \<const0> ;
  assign m_axi_bi_AWQOS[3] = \<const0> ;
  assign m_axi_bi_AWQOS[2] = \<const0> ;
  assign m_axi_bi_AWQOS[1] = \<const0> ;
  assign m_axi_bi_AWQOS[0] = \<const0> ;
  assign m_axi_bi_AWREGION[3] = \<const0> ;
  assign m_axi_bi_AWREGION[2] = \<const0> ;
  assign m_axi_bi_AWREGION[1] = \<const0> ;
  assign m_axi_bi_AWREGION[0] = \<const0> ;
  assign m_axi_bi_AWSIZE[2] = \<const0> ;
  assign m_axi_bi_AWSIZE[1] = \<const1> ;
  assign m_axi_bi_AWSIZE[0] = \<const0> ;
  assign m_axi_bi_AWVALID = \<const0> ;
  assign m_axi_bi_WDATA[31] = \<const0> ;
  assign m_axi_bi_WDATA[30] = \<const0> ;
  assign m_axi_bi_WDATA[29] = \<const0> ;
  assign m_axi_bi_WDATA[28] = \<const0> ;
  assign m_axi_bi_WDATA[27] = \<const0> ;
  assign m_axi_bi_WDATA[26] = \<const0> ;
  assign m_axi_bi_WDATA[25] = \<const0> ;
  assign m_axi_bi_WDATA[24] = \<const0> ;
  assign m_axi_bi_WDATA[23] = \<const0> ;
  assign m_axi_bi_WDATA[22] = \<const0> ;
  assign m_axi_bi_WDATA[21] = \<const0> ;
  assign m_axi_bi_WDATA[20] = \<const0> ;
  assign m_axi_bi_WDATA[19] = \<const0> ;
  assign m_axi_bi_WDATA[18] = \<const0> ;
  assign m_axi_bi_WDATA[17] = \<const0> ;
  assign m_axi_bi_WDATA[16] = \<const0> ;
  assign m_axi_bi_WDATA[15] = \<const0> ;
  assign m_axi_bi_WDATA[14] = \<const0> ;
  assign m_axi_bi_WDATA[13] = \<const0> ;
  assign m_axi_bi_WDATA[12] = \<const0> ;
  assign m_axi_bi_WDATA[11] = \<const0> ;
  assign m_axi_bi_WDATA[10] = \<const0> ;
  assign m_axi_bi_WDATA[9] = \<const0> ;
  assign m_axi_bi_WDATA[8] = \<const0> ;
  assign m_axi_bi_WDATA[7] = \<const0> ;
  assign m_axi_bi_WDATA[6] = \<const0> ;
  assign m_axi_bi_WDATA[5] = \<const0> ;
  assign m_axi_bi_WDATA[4] = \<const0> ;
  assign m_axi_bi_WDATA[3] = \<const0> ;
  assign m_axi_bi_WDATA[2] = \<const0> ;
  assign m_axi_bi_WDATA[1] = \<const0> ;
  assign m_axi_bi_WDATA[0] = \<const0> ;
  assign m_axi_bi_WID[0] = \<const0> ;
  assign m_axi_bi_WLAST = \<const0> ;
  assign m_axi_bi_WSTRB[3] = \<const0> ;
  assign m_axi_bi_WSTRB[2] = \<const0> ;
  assign m_axi_bi_WSTRB[1] = \<const0> ;
  assign m_axi_bi_WSTRB[0] = \<const0> ;
  assign m_axi_bi_WVALID = \<const0> ;
  assign m_axi_ca_ARADDR[31] = \<const0> ;
  assign m_axi_ca_ARADDR[30] = \<const0> ;
  assign m_axi_ca_ARADDR[29] = \<const0> ;
  assign m_axi_ca_ARADDR[28] = \<const0> ;
  assign m_axi_ca_ARADDR[27] = \<const0> ;
  assign m_axi_ca_ARADDR[26] = \<const0> ;
  assign m_axi_ca_ARADDR[25] = \<const0> ;
  assign m_axi_ca_ARADDR[24] = \<const0> ;
  assign m_axi_ca_ARADDR[23] = \<const0> ;
  assign m_axi_ca_ARADDR[22] = \<const0> ;
  assign m_axi_ca_ARADDR[21] = \<const0> ;
  assign m_axi_ca_ARADDR[20] = \<const0> ;
  assign m_axi_ca_ARADDR[19] = \<const0> ;
  assign m_axi_ca_ARADDR[18] = \<const0> ;
  assign m_axi_ca_ARADDR[17] = \<const0> ;
  assign m_axi_ca_ARADDR[16] = \<const0> ;
  assign m_axi_ca_ARADDR[15] = \<const0> ;
  assign m_axi_ca_ARADDR[14] = \<const0> ;
  assign m_axi_ca_ARADDR[13] = \<const0> ;
  assign m_axi_ca_ARADDR[12] = \<const0> ;
  assign m_axi_ca_ARADDR[11] = \<const0> ;
  assign m_axi_ca_ARADDR[10] = \<const0> ;
  assign m_axi_ca_ARADDR[9] = \<const0> ;
  assign m_axi_ca_ARADDR[8] = \<const0> ;
  assign m_axi_ca_ARADDR[7] = \<const0> ;
  assign m_axi_ca_ARADDR[6] = \<const0> ;
  assign m_axi_ca_ARADDR[5] = \<const0> ;
  assign m_axi_ca_ARADDR[4] = \<const0> ;
  assign m_axi_ca_ARADDR[3] = \<const0> ;
  assign m_axi_ca_ARADDR[2] = \<const0> ;
  assign m_axi_ca_ARADDR[1] = \<const0> ;
  assign m_axi_ca_ARADDR[0] = \<const0> ;
  assign m_axi_ca_ARBURST[1] = \<const0> ;
  assign m_axi_ca_ARBURST[0] = \<const1> ;
  assign m_axi_ca_ARCACHE[3] = \<const0> ;
  assign m_axi_ca_ARCACHE[2] = \<const0> ;
  assign m_axi_ca_ARCACHE[1] = \<const1> ;
  assign m_axi_ca_ARCACHE[0] = \<const1> ;
  assign m_axi_ca_ARID[0] = \<const0> ;
  assign m_axi_ca_ARLEN[7] = \<const0> ;
  assign m_axi_ca_ARLEN[6] = \<const0> ;
  assign m_axi_ca_ARLEN[5] = \<const0> ;
  assign m_axi_ca_ARLEN[4] = \<const0> ;
  assign m_axi_ca_ARLEN[3] = \<const0> ;
  assign m_axi_ca_ARLEN[2] = \<const0> ;
  assign m_axi_ca_ARLEN[1] = \<const0> ;
  assign m_axi_ca_ARLEN[0] = \<const0> ;
  assign m_axi_ca_ARLOCK[1] = \<const0> ;
  assign m_axi_ca_ARLOCK[0] = \<const0> ;
  assign m_axi_ca_ARPROT[2] = \<const0> ;
  assign m_axi_ca_ARPROT[1] = \<const0> ;
  assign m_axi_ca_ARPROT[0] = \<const0> ;
  assign m_axi_ca_ARQOS[3] = \<const0> ;
  assign m_axi_ca_ARQOS[2] = \<const0> ;
  assign m_axi_ca_ARQOS[1] = \<const0> ;
  assign m_axi_ca_ARQOS[0] = \<const0> ;
  assign m_axi_ca_ARREGION[3] = \<const0> ;
  assign m_axi_ca_ARREGION[2] = \<const0> ;
  assign m_axi_ca_ARREGION[1] = \<const0> ;
  assign m_axi_ca_ARREGION[0] = \<const0> ;
  assign m_axi_ca_ARSIZE[2] = \<const0> ;
  assign m_axi_ca_ARSIZE[1] = \<const1> ;
  assign m_axi_ca_ARSIZE[0] = \<const0> ;
  assign m_axi_ca_ARVALID = \<const0> ;
  assign m_axi_ca_AWADDR[31:2] = \^m_axi_ca_AWADDR [31:2];
  assign m_axi_ca_AWADDR[1] = \<const0> ;
  assign m_axi_ca_AWADDR[0] = \<const0> ;
  assign m_axi_ca_AWBURST[1] = \<const0> ;
  assign m_axi_ca_AWBURST[0] = \<const1> ;
  assign m_axi_ca_AWCACHE[3] = \<const0> ;
  assign m_axi_ca_AWCACHE[2] = \<const0> ;
  assign m_axi_ca_AWCACHE[1] = \<const1> ;
  assign m_axi_ca_AWCACHE[0] = \<const1> ;
  assign m_axi_ca_AWID[0] = \<const0> ;
  assign m_axi_ca_AWLEN[7] = \<const0> ;
  assign m_axi_ca_AWLEN[6] = \<const0> ;
  assign m_axi_ca_AWLEN[5] = \<const0> ;
  assign m_axi_ca_AWLEN[4] = \<const0> ;
  assign m_axi_ca_AWLEN[3:0] = \^m_axi_ca_AWLEN [3:0];
  assign m_axi_ca_AWLOCK[1] = \<const0> ;
  assign m_axi_ca_AWLOCK[0] = \<const0> ;
  assign m_axi_ca_AWPROT[2] = \<const0> ;
  assign m_axi_ca_AWPROT[1] = \<const0> ;
  assign m_axi_ca_AWPROT[0] = \<const0> ;
  assign m_axi_ca_AWQOS[3] = \<const0> ;
  assign m_axi_ca_AWQOS[2] = \<const0> ;
  assign m_axi_ca_AWQOS[1] = \<const0> ;
  assign m_axi_ca_AWQOS[0] = \<const0> ;
  assign m_axi_ca_AWREGION[3] = \<const0> ;
  assign m_axi_ca_AWREGION[2] = \<const0> ;
  assign m_axi_ca_AWREGION[1] = \<const0> ;
  assign m_axi_ca_AWREGION[0] = \<const0> ;
  assign m_axi_ca_AWSIZE[2] = \<const0> ;
  assign m_axi_ca_AWSIZE[1] = \<const1> ;
  assign m_axi_ca_AWSIZE[0] = \<const0> ;
  assign m_axi_ca_WID[0] = \<const0> ;
  assign s_axi_ap_BRESP[1] = \<const0> ;
  assign s_axi_ap_BRESP[0] = \<const0> ;
  assign s_axi_ap_RDATA[31] = \<const0> ;
  assign s_axi_ap_RDATA[30] = \<const0> ;
  assign s_axi_ap_RDATA[29] = \<const0> ;
  assign s_axi_ap_RDATA[28] = \<const0> ;
  assign s_axi_ap_RDATA[27] = \<const0> ;
  assign s_axi_ap_RDATA[26] = \<const0> ;
  assign s_axi_ap_RDATA[25] = \<const0> ;
  assign s_axi_ap_RDATA[24] = \<const0> ;
  assign s_axi_ap_RDATA[23] = \<const0> ;
  assign s_axi_ap_RDATA[22] = \<const0> ;
  assign s_axi_ap_RDATA[21] = \<const0> ;
  assign s_axi_ap_RDATA[20] = \<const0> ;
  assign s_axi_ap_RDATA[19] = \<const0> ;
  assign s_axi_ap_RDATA[18] = \<const0> ;
  assign s_axi_ap_RDATA[17] = \<const0> ;
  assign s_axi_ap_RDATA[16] = \<const0> ;
  assign s_axi_ap_RDATA[15] = \<const0> ;
  assign s_axi_ap_RDATA[14] = \<const0> ;
  assign s_axi_ap_RDATA[13] = \<const0> ;
  assign s_axi_ap_RDATA[12] = \<const0> ;
  assign s_axi_ap_RDATA[11] = \<const0> ;
  assign s_axi_ap_RDATA[10] = \<const0> ;
  assign s_axi_ap_RDATA[9] = \^s_axi_ap_RDATA [9];
  assign s_axi_ap_RDATA[8] = \<const0> ;
  assign s_axi_ap_RDATA[7:0] = \^s_axi_ap_RDATA [7:0];
  assign s_axi_ap_RRESP[1] = \<const0> ;
  assign s_axi_ap_RRESP[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_AW_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_AW_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_AW_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_AW_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_AW_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_AW_DATA_WIDTH = "32" *) 
  (* C_M_AXI_AW_ID_WIDTH = "1" *) 
  (* C_M_AXI_AW_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_AW_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_AW_USER_VALUE = "0" *) 
  (* C_M_AXI_AW_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_AW_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_BI_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_BI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_BI_ID_WIDTH = "1" *) 
  (* C_M_AXI_BI_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_BI_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_USER_VALUE = "0" *) 
  (* C_M_AXI_BI_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_BI_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_CA_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_CA_DATA_WIDTH = "32" *) 
  (* C_M_AXI_CA_ID_WIDTH = "1" *) 
  (* C_M_AXI_CA_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_CA_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_USER_VALUE = "0" *) 
  (* C_M_AXI_CA_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_CA_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_AP_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_AP_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AP_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_aw_ARADDR({\^m_axi_aw_ARADDR ,NLW_inst_m_axi_aw_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_aw_ARBURST(NLW_inst_m_axi_aw_ARBURST_UNCONNECTED[1:0]),
        .m_axi_aw_ARCACHE(NLW_inst_m_axi_aw_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_aw_ARID(NLW_inst_m_axi_aw_ARID_UNCONNECTED[0]),
        .m_axi_aw_ARLEN({NLW_inst_m_axi_aw_ARLEN_UNCONNECTED[7:4],\^m_axi_aw_ARLEN }),
        .m_axi_aw_ARLOCK(NLW_inst_m_axi_aw_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_aw_ARPROT(NLW_inst_m_axi_aw_ARPROT_UNCONNECTED[2:0]),
        .m_axi_aw_ARQOS(NLW_inst_m_axi_aw_ARQOS_UNCONNECTED[3:0]),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .m_axi_aw_ARREGION(NLW_inst_m_axi_aw_ARREGION_UNCONNECTED[3:0]),
        .m_axi_aw_ARSIZE(NLW_inst_m_axi_aw_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_aw_ARUSER(NLW_inst_m_axi_aw_ARUSER_UNCONNECTED[0]),
        .m_axi_aw_ARVALID(m_axi_aw_ARVALID),
        .m_axi_aw_AWADDR(NLW_inst_m_axi_aw_AWADDR_UNCONNECTED[31:0]),
        .m_axi_aw_AWBURST(NLW_inst_m_axi_aw_AWBURST_UNCONNECTED[1:0]),
        .m_axi_aw_AWCACHE(NLW_inst_m_axi_aw_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_aw_AWID(NLW_inst_m_axi_aw_AWID_UNCONNECTED[0]),
        .m_axi_aw_AWLEN(NLW_inst_m_axi_aw_AWLEN_UNCONNECTED[7:0]),
        .m_axi_aw_AWLOCK(NLW_inst_m_axi_aw_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_aw_AWPROT(NLW_inst_m_axi_aw_AWPROT_UNCONNECTED[2:0]),
        .m_axi_aw_AWQOS(NLW_inst_m_axi_aw_AWQOS_UNCONNECTED[3:0]),
        .m_axi_aw_AWREADY(1'b0),
        .m_axi_aw_AWREGION(NLW_inst_m_axi_aw_AWREGION_UNCONNECTED[3:0]),
        .m_axi_aw_AWSIZE(NLW_inst_m_axi_aw_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_aw_AWUSER(NLW_inst_m_axi_aw_AWUSER_UNCONNECTED[0]),
        .m_axi_aw_AWVALID(NLW_inst_m_axi_aw_AWVALID_UNCONNECTED),
        .m_axi_aw_BID(1'b0),
        .m_axi_aw_BREADY(m_axi_aw_BREADY),
        .m_axi_aw_BRESP({1'b0,1'b0}),
        .m_axi_aw_BUSER(1'b0),
        .m_axi_aw_BVALID(m_axi_aw_BVALID),
        .m_axi_aw_RDATA(m_axi_aw_RDATA),
        .m_axi_aw_RID(1'b0),
        .m_axi_aw_RLAST(m_axi_aw_RLAST),
        .m_axi_aw_RREADY(m_axi_aw_RREADY),
        .m_axi_aw_RRESP({1'b0,1'b0}),
        .m_axi_aw_RUSER(1'b0),
        .m_axi_aw_RVALID(m_axi_aw_RVALID),
        .m_axi_aw_WDATA(NLW_inst_m_axi_aw_WDATA_UNCONNECTED[31:0]),
        .m_axi_aw_WID(NLW_inst_m_axi_aw_WID_UNCONNECTED[0]),
        .m_axi_aw_WLAST(NLW_inst_m_axi_aw_WLAST_UNCONNECTED),
        .m_axi_aw_WREADY(1'b0),
        .m_axi_aw_WSTRB(NLW_inst_m_axi_aw_WSTRB_UNCONNECTED[3:0]),
        .m_axi_aw_WUSER(NLW_inst_m_axi_aw_WUSER_UNCONNECTED[0]),
        .m_axi_aw_WVALID(NLW_inst_m_axi_aw_WVALID_UNCONNECTED),
        .m_axi_bi_ARADDR({\^m_axi_bi_ARADDR ,NLW_inst_m_axi_bi_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_bi_ARBURST(NLW_inst_m_axi_bi_ARBURST_UNCONNECTED[1:0]),
        .m_axi_bi_ARCACHE(NLW_inst_m_axi_bi_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_bi_ARID(NLW_inst_m_axi_bi_ARID_UNCONNECTED[0]),
        .m_axi_bi_ARLEN({NLW_inst_m_axi_bi_ARLEN_UNCONNECTED[7:4],\^m_axi_bi_ARLEN }),
        .m_axi_bi_ARLOCK(NLW_inst_m_axi_bi_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_bi_ARPROT(NLW_inst_m_axi_bi_ARPROT_UNCONNECTED[2:0]),
        .m_axi_bi_ARQOS(NLW_inst_m_axi_bi_ARQOS_UNCONNECTED[3:0]),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .m_axi_bi_ARREGION(NLW_inst_m_axi_bi_ARREGION_UNCONNECTED[3:0]),
        .m_axi_bi_ARSIZE(NLW_inst_m_axi_bi_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_bi_ARUSER(NLW_inst_m_axi_bi_ARUSER_UNCONNECTED[0]),
        .m_axi_bi_ARVALID(m_axi_bi_ARVALID),
        .m_axi_bi_AWADDR(NLW_inst_m_axi_bi_AWADDR_UNCONNECTED[31:0]),
        .m_axi_bi_AWBURST(NLW_inst_m_axi_bi_AWBURST_UNCONNECTED[1:0]),
        .m_axi_bi_AWCACHE(NLW_inst_m_axi_bi_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_bi_AWID(NLW_inst_m_axi_bi_AWID_UNCONNECTED[0]),
        .m_axi_bi_AWLEN(NLW_inst_m_axi_bi_AWLEN_UNCONNECTED[7:0]),
        .m_axi_bi_AWLOCK(NLW_inst_m_axi_bi_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_bi_AWPROT(NLW_inst_m_axi_bi_AWPROT_UNCONNECTED[2:0]),
        .m_axi_bi_AWQOS(NLW_inst_m_axi_bi_AWQOS_UNCONNECTED[3:0]),
        .m_axi_bi_AWREADY(1'b0),
        .m_axi_bi_AWREGION(NLW_inst_m_axi_bi_AWREGION_UNCONNECTED[3:0]),
        .m_axi_bi_AWSIZE(NLW_inst_m_axi_bi_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_bi_AWUSER(NLW_inst_m_axi_bi_AWUSER_UNCONNECTED[0]),
        .m_axi_bi_AWVALID(NLW_inst_m_axi_bi_AWVALID_UNCONNECTED),
        .m_axi_bi_BID(1'b0),
        .m_axi_bi_BREADY(m_axi_bi_BREADY),
        .m_axi_bi_BRESP({1'b0,1'b0}),
        .m_axi_bi_BUSER(1'b0),
        .m_axi_bi_BVALID(m_axi_bi_BVALID),
        .m_axi_bi_RDATA(m_axi_bi_RDATA),
        .m_axi_bi_RID(1'b0),
        .m_axi_bi_RLAST(m_axi_bi_RLAST),
        .m_axi_bi_RREADY(m_axi_bi_RREADY),
        .m_axi_bi_RRESP({1'b0,1'b0}),
        .m_axi_bi_RUSER(1'b0),
        .m_axi_bi_RVALID(m_axi_bi_RVALID),
        .m_axi_bi_WDATA(NLW_inst_m_axi_bi_WDATA_UNCONNECTED[31:0]),
        .m_axi_bi_WID(NLW_inst_m_axi_bi_WID_UNCONNECTED[0]),
        .m_axi_bi_WLAST(NLW_inst_m_axi_bi_WLAST_UNCONNECTED),
        .m_axi_bi_WREADY(1'b0),
        .m_axi_bi_WSTRB(NLW_inst_m_axi_bi_WSTRB_UNCONNECTED[3:0]),
        .m_axi_bi_WUSER(NLW_inst_m_axi_bi_WUSER_UNCONNECTED[0]),
        .m_axi_bi_WVALID(NLW_inst_m_axi_bi_WVALID_UNCONNECTED),
        .m_axi_ca_ARADDR(NLW_inst_m_axi_ca_ARADDR_UNCONNECTED[31:0]),
        .m_axi_ca_ARBURST(NLW_inst_m_axi_ca_ARBURST_UNCONNECTED[1:0]),
        .m_axi_ca_ARCACHE(NLW_inst_m_axi_ca_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_ca_ARID(NLW_inst_m_axi_ca_ARID_UNCONNECTED[0]),
        .m_axi_ca_ARLEN(NLW_inst_m_axi_ca_ARLEN_UNCONNECTED[7:0]),
        .m_axi_ca_ARLOCK(NLW_inst_m_axi_ca_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_ca_ARPROT(NLW_inst_m_axi_ca_ARPROT_UNCONNECTED[2:0]),
        .m_axi_ca_ARQOS(NLW_inst_m_axi_ca_ARQOS_UNCONNECTED[3:0]),
        .m_axi_ca_ARREADY(1'b0),
        .m_axi_ca_ARREGION(NLW_inst_m_axi_ca_ARREGION_UNCONNECTED[3:0]),
        .m_axi_ca_ARSIZE(NLW_inst_m_axi_ca_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_ca_ARUSER(NLW_inst_m_axi_ca_ARUSER_UNCONNECTED[0]),
        .m_axi_ca_ARVALID(NLW_inst_m_axi_ca_ARVALID_UNCONNECTED),
        .m_axi_ca_AWADDR({\^m_axi_ca_AWADDR ,NLW_inst_m_axi_ca_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_ca_AWBURST(NLW_inst_m_axi_ca_AWBURST_UNCONNECTED[1:0]),
        .m_axi_ca_AWCACHE(NLW_inst_m_axi_ca_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_ca_AWID(NLW_inst_m_axi_ca_AWID_UNCONNECTED[0]),
        .m_axi_ca_AWLEN({NLW_inst_m_axi_ca_AWLEN_UNCONNECTED[7:4],\^m_axi_ca_AWLEN }),
        .m_axi_ca_AWLOCK(NLW_inst_m_axi_ca_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_ca_AWPROT(NLW_inst_m_axi_ca_AWPROT_UNCONNECTED[2:0]),
        .m_axi_ca_AWQOS(NLW_inst_m_axi_ca_AWQOS_UNCONNECTED[3:0]),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWREGION(NLW_inst_m_axi_ca_AWREGION_UNCONNECTED[3:0]),
        .m_axi_ca_AWSIZE(NLW_inst_m_axi_ca_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_ca_AWUSER(NLW_inst_m_axi_ca_AWUSER_UNCONNECTED[0]),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .m_axi_ca_BID(1'b0),
        .m_axi_ca_BREADY(m_axi_ca_BREADY),
        .m_axi_ca_BRESP({1'b0,1'b0}),
        .m_axi_ca_BUSER(1'b0),
        .m_axi_ca_BVALID(m_axi_ca_BVALID),
        .m_axi_ca_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_ca_RID(1'b0),
        .m_axi_ca_RLAST(1'b0),
        .m_axi_ca_RREADY(m_axi_ca_RREADY),
        .m_axi_ca_RRESP({1'b0,1'b0}),
        .m_axi_ca_RUSER(1'b0),
        .m_axi_ca_RVALID(m_axi_ca_RVALID),
        .m_axi_ca_WDATA(m_axi_ca_WDATA),
        .m_axi_ca_WID(NLW_inst_m_axi_ca_WID_UNCONNECTED[0]),
        .m_axi_ca_WLAST(m_axi_ca_WLAST),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WSTRB(m_axi_ca_WSTRB),
        .m_axi_ca_WUSER(NLW_inst_m_axi_ca_WUSER_UNCONNECTED[0]),
        .m_axi_ca_WVALID(m_axi_ca_WVALID),
        .s_axi_ap_ARADDR(s_axi_ap_ARADDR),
        .s_axi_ap_ARREADY(s_axi_ap_ARREADY),
        .s_axi_ap_ARVALID(s_axi_ap_ARVALID),
        .s_axi_ap_AWADDR(s_axi_ap_AWADDR),
        .s_axi_ap_AWREADY(s_axi_ap_AWREADY),
        .s_axi_ap_AWVALID(s_axi_ap_AWVALID),
        .s_axi_ap_BREADY(s_axi_ap_BREADY),
        .s_axi_ap_BRESP(NLW_inst_s_axi_ap_BRESP_UNCONNECTED[1:0]),
        .s_axi_ap_BVALID(s_axi_ap_BVALID),
        .s_axi_ap_RDATA({NLW_inst_s_axi_ap_RDATA_UNCONNECTED[31:10],\^s_axi_ap_RDATA }),
        .s_axi_ap_RREADY(s_axi_ap_RREADY),
        .s_axi_ap_RRESP(NLW_inst_s_axi_ap_RRESP_UNCONNECTED[1:0]),
        .s_axi_ap_RVALID(s_axi_ap_RVALID),
        .s_axi_ap_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_ap_WDATA[7:0]}),
        .s_axi_ap_WREADY(s_axi_ap_WREADY),
        .s_axi_ap_WSTRB({1'b0,1'b0,1'b0,s_axi_ap_WSTRB[0]}),
        .s_axi_ap_WVALID(s_axi_ap_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_M_AXI_AW_ADDR_WIDTH = "32" *) (* C_M_AXI_AW_ARUSER_WIDTH = "1" *) (* C_M_AXI_AW_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_AW_BUSER_WIDTH = "1" *) (* C_M_AXI_AW_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_AW_DATA_WIDTH = "32" *) 
(* C_M_AXI_AW_ID_WIDTH = "1" *) (* C_M_AXI_AW_PROT_VALUE = "3'b000" *) (* C_M_AXI_AW_RUSER_WIDTH = "1" *) 
(* C_M_AXI_AW_USER_VALUE = "0" *) (* C_M_AXI_AW_WSTRB_WIDTH = "4" *) (* C_M_AXI_AW_WUSER_WIDTH = "1" *) 
(* C_M_AXI_BI_ADDR_WIDTH = "32" *) (* C_M_AXI_BI_ARUSER_WIDTH = "1" *) (* C_M_AXI_BI_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_BI_BUSER_WIDTH = "1" *) (* C_M_AXI_BI_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_BI_DATA_WIDTH = "32" *) 
(* C_M_AXI_BI_ID_WIDTH = "1" *) (* C_M_AXI_BI_PROT_VALUE = "3'b000" *) (* C_M_AXI_BI_RUSER_WIDTH = "1" *) 
(* C_M_AXI_BI_USER_VALUE = "0" *) (* C_M_AXI_BI_WSTRB_WIDTH = "4" *) (* C_M_AXI_BI_WUSER_WIDTH = "1" *) 
(* C_M_AXI_CA_ADDR_WIDTH = "32" *) (* C_M_AXI_CA_ARUSER_WIDTH = "1" *) (* C_M_AXI_CA_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_CA_BUSER_WIDTH = "1" *) (* C_M_AXI_CA_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_CA_DATA_WIDTH = "32" *) 
(* C_M_AXI_CA_ID_WIDTH = "1" *) (* C_M_AXI_CA_PROT_VALUE = "3'b000" *) (* C_M_AXI_CA_RUSER_WIDTH = "1" *) 
(* C_M_AXI_CA_USER_VALUE = "0" *) (* C_M_AXI_CA_WSTRB_WIDTH = "4" *) (* C_M_AXI_CA_WUSER_WIDTH = "1" *) 
(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_AP_ADDR_WIDTH = "6" *) 
(* C_S_AXI_AP_DATA_WIDTH = "32" *) (* C_S_AXI_AP_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top
   (s_axi_ap_AWVALID,
    s_axi_ap_AWREADY,
    s_axi_ap_AWADDR,
    s_axi_ap_WVALID,
    s_axi_ap_WREADY,
    s_axi_ap_WDATA,
    s_axi_ap_WSTRB,
    s_axi_ap_ARVALID,
    s_axi_ap_ARREADY,
    s_axi_ap_ARADDR,
    s_axi_ap_RVALID,
    s_axi_ap_RREADY,
    s_axi_ap_RDATA,
    s_axi_ap_RRESP,
    s_axi_ap_BVALID,
    s_axi_ap_BREADY,
    s_axi_ap_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    m_axi_aw_AWVALID,
    m_axi_aw_AWREADY,
    m_axi_aw_AWADDR,
    m_axi_aw_AWID,
    m_axi_aw_AWLEN,
    m_axi_aw_AWSIZE,
    m_axi_aw_AWBURST,
    m_axi_aw_AWLOCK,
    m_axi_aw_AWCACHE,
    m_axi_aw_AWPROT,
    m_axi_aw_AWQOS,
    m_axi_aw_AWREGION,
    m_axi_aw_AWUSER,
    m_axi_aw_WVALID,
    m_axi_aw_WREADY,
    m_axi_aw_WDATA,
    m_axi_aw_WSTRB,
    m_axi_aw_WLAST,
    m_axi_aw_WID,
    m_axi_aw_WUSER,
    m_axi_aw_ARVALID,
    m_axi_aw_ARREADY,
    m_axi_aw_ARADDR,
    m_axi_aw_ARID,
    m_axi_aw_ARLEN,
    m_axi_aw_ARSIZE,
    m_axi_aw_ARBURST,
    m_axi_aw_ARLOCK,
    m_axi_aw_ARCACHE,
    m_axi_aw_ARPROT,
    m_axi_aw_ARQOS,
    m_axi_aw_ARREGION,
    m_axi_aw_ARUSER,
    m_axi_aw_RVALID,
    m_axi_aw_RREADY,
    m_axi_aw_RDATA,
    m_axi_aw_RLAST,
    m_axi_aw_RID,
    m_axi_aw_RUSER,
    m_axi_aw_RRESP,
    m_axi_aw_BVALID,
    m_axi_aw_BREADY,
    m_axi_aw_BRESP,
    m_axi_aw_BID,
    m_axi_aw_BUSER,
    m_axi_bi_AWVALID,
    m_axi_bi_AWREADY,
    m_axi_bi_AWADDR,
    m_axi_bi_AWID,
    m_axi_bi_AWLEN,
    m_axi_bi_AWSIZE,
    m_axi_bi_AWBURST,
    m_axi_bi_AWLOCK,
    m_axi_bi_AWCACHE,
    m_axi_bi_AWPROT,
    m_axi_bi_AWQOS,
    m_axi_bi_AWREGION,
    m_axi_bi_AWUSER,
    m_axi_bi_WVALID,
    m_axi_bi_WREADY,
    m_axi_bi_WDATA,
    m_axi_bi_WSTRB,
    m_axi_bi_WLAST,
    m_axi_bi_WID,
    m_axi_bi_WUSER,
    m_axi_bi_ARVALID,
    m_axi_bi_ARREADY,
    m_axi_bi_ARADDR,
    m_axi_bi_ARID,
    m_axi_bi_ARLEN,
    m_axi_bi_ARSIZE,
    m_axi_bi_ARBURST,
    m_axi_bi_ARLOCK,
    m_axi_bi_ARCACHE,
    m_axi_bi_ARPROT,
    m_axi_bi_ARQOS,
    m_axi_bi_ARREGION,
    m_axi_bi_ARUSER,
    m_axi_bi_RVALID,
    m_axi_bi_RREADY,
    m_axi_bi_RDATA,
    m_axi_bi_RLAST,
    m_axi_bi_RID,
    m_axi_bi_RUSER,
    m_axi_bi_RRESP,
    m_axi_bi_BVALID,
    m_axi_bi_BREADY,
    m_axi_bi_BRESP,
    m_axi_bi_BID,
    m_axi_bi_BUSER,
    m_axi_ca_AWVALID,
    m_axi_ca_AWREADY,
    m_axi_ca_AWADDR,
    m_axi_ca_AWID,
    m_axi_ca_AWLEN,
    m_axi_ca_AWSIZE,
    m_axi_ca_AWBURST,
    m_axi_ca_AWLOCK,
    m_axi_ca_AWCACHE,
    m_axi_ca_AWPROT,
    m_axi_ca_AWQOS,
    m_axi_ca_AWREGION,
    m_axi_ca_AWUSER,
    m_axi_ca_WVALID,
    m_axi_ca_WREADY,
    m_axi_ca_WDATA,
    m_axi_ca_WSTRB,
    m_axi_ca_WLAST,
    m_axi_ca_WID,
    m_axi_ca_WUSER,
    m_axi_ca_ARVALID,
    m_axi_ca_ARREADY,
    m_axi_ca_ARADDR,
    m_axi_ca_ARID,
    m_axi_ca_ARLEN,
    m_axi_ca_ARSIZE,
    m_axi_ca_ARBURST,
    m_axi_ca_ARLOCK,
    m_axi_ca_ARCACHE,
    m_axi_ca_ARPROT,
    m_axi_ca_ARQOS,
    m_axi_ca_ARREGION,
    m_axi_ca_ARUSER,
    m_axi_ca_RVALID,
    m_axi_ca_RREADY,
    m_axi_ca_RDATA,
    m_axi_ca_RLAST,
    m_axi_ca_RID,
    m_axi_ca_RUSER,
    m_axi_ca_RRESP,
    m_axi_ca_BVALID,
    m_axi_ca_BREADY,
    m_axi_ca_BRESP,
    m_axi_ca_BID,
    m_axi_ca_BUSER);
  input s_axi_ap_AWVALID;
  output s_axi_ap_AWREADY;
  input [5:0]s_axi_ap_AWADDR;
  input s_axi_ap_WVALID;
  output s_axi_ap_WREADY;
  input [31:0]s_axi_ap_WDATA;
  input [3:0]s_axi_ap_WSTRB;
  input s_axi_ap_ARVALID;
  output s_axi_ap_ARREADY;
  input [5:0]s_axi_ap_ARADDR;
  output s_axi_ap_RVALID;
  input s_axi_ap_RREADY;
  output [31:0]s_axi_ap_RDATA;
  output [1:0]s_axi_ap_RRESP;
  output s_axi_ap_BVALID;
  input s_axi_ap_BREADY;
  output [1:0]s_axi_ap_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output m_axi_aw_AWVALID;
  input m_axi_aw_AWREADY;
  output [31:0]m_axi_aw_AWADDR;
  output [0:0]m_axi_aw_AWID;
  output [7:0]m_axi_aw_AWLEN;
  output [2:0]m_axi_aw_AWSIZE;
  output [1:0]m_axi_aw_AWBURST;
  output [1:0]m_axi_aw_AWLOCK;
  output [3:0]m_axi_aw_AWCACHE;
  output [2:0]m_axi_aw_AWPROT;
  output [3:0]m_axi_aw_AWQOS;
  output [3:0]m_axi_aw_AWREGION;
  output [0:0]m_axi_aw_AWUSER;
  output m_axi_aw_WVALID;
  input m_axi_aw_WREADY;
  output [31:0]m_axi_aw_WDATA;
  output [3:0]m_axi_aw_WSTRB;
  output m_axi_aw_WLAST;
  output [0:0]m_axi_aw_WID;
  output [0:0]m_axi_aw_WUSER;
  output m_axi_aw_ARVALID;
  input m_axi_aw_ARREADY;
  output [31:0]m_axi_aw_ARADDR;
  output [0:0]m_axi_aw_ARID;
  output [7:0]m_axi_aw_ARLEN;
  output [2:0]m_axi_aw_ARSIZE;
  output [1:0]m_axi_aw_ARBURST;
  output [1:0]m_axi_aw_ARLOCK;
  output [3:0]m_axi_aw_ARCACHE;
  output [2:0]m_axi_aw_ARPROT;
  output [3:0]m_axi_aw_ARQOS;
  output [3:0]m_axi_aw_ARREGION;
  output [0:0]m_axi_aw_ARUSER;
  input m_axi_aw_RVALID;
  output m_axi_aw_RREADY;
  input [31:0]m_axi_aw_RDATA;
  input m_axi_aw_RLAST;
  input [0:0]m_axi_aw_RID;
  input [0:0]m_axi_aw_RUSER;
  input [1:0]m_axi_aw_RRESP;
  input m_axi_aw_BVALID;
  output m_axi_aw_BREADY;
  input [1:0]m_axi_aw_BRESP;
  input [0:0]m_axi_aw_BID;
  input [0:0]m_axi_aw_BUSER;
  output m_axi_bi_AWVALID;
  input m_axi_bi_AWREADY;
  output [31:0]m_axi_bi_AWADDR;
  output [0:0]m_axi_bi_AWID;
  output [7:0]m_axi_bi_AWLEN;
  output [2:0]m_axi_bi_AWSIZE;
  output [1:0]m_axi_bi_AWBURST;
  output [1:0]m_axi_bi_AWLOCK;
  output [3:0]m_axi_bi_AWCACHE;
  output [2:0]m_axi_bi_AWPROT;
  output [3:0]m_axi_bi_AWQOS;
  output [3:0]m_axi_bi_AWREGION;
  output [0:0]m_axi_bi_AWUSER;
  output m_axi_bi_WVALID;
  input m_axi_bi_WREADY;
  output [31:0]m_axi_bi_WDATA;
  output [3:0]m_axi_bi_WSTRB;
  output m_axi_bi_WLAST;
  output [0:0]m_axi_bi_WID;
  output [0:0]m_axi_bi_WUSER;
  output m_axi_bi_ARVALID;
  input m_axi_bi_ARREADY;
  output [31:0]m_axi_bi_ARADDR;
  output [0:0]m_axi_bi_ARID;
  output [7:0]m_axi_bi_ARLEN;
  output [2:0]m_axi_bi_ARSIZE;
  output [1:0]m_axi_bi_ARBURST;
  output [1:0]m_axi_bi_ARLOCK;
  output [3:0]m_axi_bi_ARCACHE;
  output [2:0]m_axi_bi_ARPROT;
  output [3:0]m_axi_bi_ARQOS;
  output [3:0]m_axi_bi_ARREGION;
  output [0:0]m_axi_bi_ARUSER;
  input m_axi_bi_RVALID;
  output m_axi_bi_RREADY;
  input [31:0]m_axi_bi_RDATA;
  input m_axi_bi_RLAST;
  input [0:0]m_axi_bi_RID;
  input [0:0]m_axi_bi_RUSER;
  input [1:0]m_axi_bi_RRESP;
  input m_axi_bi_BVALID;
  output m_axi_bi_BREADY;
  input [1:0]m_axi_bi_BRESP;
  input [0:0]m_axi_bi_BID;
  input [0:0]m_axi_bi_BUSER;
  output m_axi_ca_AWVALID;
  input m_axi_ca_AWREADY;
  output [31:0]m_axi_ca_AWADDR;
  output [0:0]m_axi_ca_AWID;
  output [7:0]m_axi_ca_AWLEN;
  output [2:0]m_axi_ca_AWSIZE;
  output [1:0]m_axi_ca_AWBURST;
  output [1:0]m_axi_ca_AWLOCK;
  output [3:0]m_axi_ca_AWCACHE;
  output [2:0]m_axi_ca_AWPROT;
  output [3:0]m_axi_ca_AWQOS;
  output [3:0]m_axi_ca_AWREGION;
  output [0:0]m_axi_ca_AWUSER;
  output m_axi_ca_WVALID;
  input m_axi_ca_WREADY;
  output [31:0]m_axi_ca_WDATA;
  output [3:0]m_axi_ca_WSTRB;
  output m_axi_ca_WLAST;
  output [0:0]m_axi_ca_WID;
  output [0:0]m_axi_ca_WUSER;
  output m_axi_ca_ARVALID;
  input m_axi_ca_ARREADY;
  output [31:0]m_axi_ca_ARADDR;
  output [0:0]m_axi_ca_ARID;
  output [7:0]m_axi_ca_ARLEN;
  output [2:0]m_axi_ca_ARSIZE;
  output [1:0]m_axi_ca_ARBURST;
  output [1:0]m_axi_ca_ARLOCK;
  output [3:0]m_axi_ca_ARCACHE;
  output [2:0]m_axi_ca_ARPROT;
  output [3:0]m_axi_ca_ARQOS;
  output [3:0]m_axi_ca_ARREGION;
  output [0:0]m_axi_ca_ARUSER;
  input m_axi_ca_RVALID;
  output m_axi_ca_RREADY;
  input [31:0]m_axi_ca_RDATA;
  input m_axi_ca_RLAST;
  input [0:0]m_axi_ca_RID;
  input [0:0]m_axi_ca_RUSER;
  input [1:0]m_axi_ca_RRESP;
  input m_axi_ca_BVALID;
  output m_axi_ca_BREADY;
  input [1:0]m_axi_ca_BRESP;
  input [0:0]m_axi_ca_BID;
  input [0:0]m_axi_ca_BUSER;

  wire \<const0> ;
  wire Block_entry87_proc_U0_ap_ready;
  wire [5:0]Block_entry87_proc_U0_ap_return_0;
  wire [5:0]Block_entry87_proc_U0_ap_return_3;
  wire Block_entry87_proc_U0_n_33;
  wire Block_entry87_proc_U0_n_34;
  wire Block_entry87_proc_U0_n_35;
  wire Block_entry87_proc_U0_n_36;
  wire Block_entry87_proc_U0_n_37;
  wire Block_entry87_proc_U0_n_38;
  wire Block_entry87_proc_U0_n_43;
  wire Block_entry87_proc_U0_n_46;
  wire Block_entry87_proc_U0_n_47;
  wire Block_entry87_proc_U0_n_48;
  wire Block_entry87_proc_U0_n_49;
  wire Block_entry87_proc_U0_n_50;
  wire Block_entry87_proc_U0_n_51;
  wire Block_entry87_proc_U0_n_52;
  wire Block_entry87_proc_U0_n_53;
  wire Block_entry87_proc_U0_n_54;
  wire Block_entry87_proc_U0_n_55;
  wire Loop_VITIS_LOOP_139_1_proc_U0_ap_ready;
  wire Loop_VITIS_LOOP_139_1_proc_U0_ap_start;
  wire [29:0]Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_ARADDR;
  wire Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY;
  wire [29:0]Loop_VITIS_LOOP_139_1_proc_U0_m_axi_bi_ARADDR;
  wire [29:0]Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_AWADDR;
  wire Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY;
  wire [31:0]Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_WDATA;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_148;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_149;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_150;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_151;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_152;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_153;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_154;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_155;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_156;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_157;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_158;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_159;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_160;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_161;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_228;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_230;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_233;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_235;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_238;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_239;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_240;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_241;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_243;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_244;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_245;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_27;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_42;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_43;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_44;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_45;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_49;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_50;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_55;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_56;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_60;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_63;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_64;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_66;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_67;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_70;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_73;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_76;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_79;
  wire Loop_VITIS_LOOP_139_1_proc_U0_n_81;
  wire [7:2]a0_p;
  wire add24_cast31_loc_channel_U_n_19;
  wire add24_cast31_loc_channel_U_n_37;
  wire [16:0]add24_cast31_loc_channel_dout;
  wire add24_cast31_loc_channel_empty_n;
  wire add24_cast31_loc_channel_full_n;
  wire [6:3]add24_cast_fu_86_p1;
  wire add24_loc_channel_U_n_2;
  wire [8:0]add24_loc_channel_dout;
  wire add24_loc_channel_empty_n;
  wire add24_loc_channel_full_n;
  wire [17:1]addr_a0;
  wire [19:1]addr_b0;
  wire [31:1]addr_c0;
  wire ap_CS_fsm_state3;
  wire [1:1]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire [5:0]ap_return_0_preg;
  wire [1:0]ap_return_1_preg_reg;
  wire [5:0]ap_return_3_preg;
  wire [7:0]ap_return_4_preg_reg;
  wire [8:1]ap_return_5_preg;
  wire [8:7]ap_return_6_preg;
  wire [9:2]ap_return_7_preg_reg;
  wire [16:2]ap_return_8_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_s_axi_U_n_108;
  wire ap_s_axi_U_n_109;
  wire ap_s_axi_U_n_110;
  wire ap_s_axi_U_n_111;
  wire ap_s_axi_U_n_112;
  wire ap_s_axi_U_n_113;
  wire ap_s_axi_U_n_114;
  wire ap_s_axi_U_n_115;
  wire ap_s_axi_U_n_116;
  wire ap_s_axi_U_n_117;
  wire ap_s_axi_U_n_118;
  wire ap_s_axi_U_n_119;
  wire ap_s_axi_U_n_120;
  wire ap_s_axi_U_n_140;
  wire ap_s_axi_U_n_141;
  wire ap_s_axi_U_n_142;
  wire ap_s_axi_U_n_143;
  wire ap_s_axi_U_n_144;
  wire ap_s_axi_U_n_145;
  wire ap_s_axi_U_n_21;
  wire ap_s_axi_U_n_22;
  wire ap_s_axi_U_n_23;
  wire ap_s_axi_U_n_24;
  wire ap_s_axi_U_n_25;
  wire ap_s_axi_U_n_26;
  wire ap_s_axi_U_n_27;
  wire ap_s_axi_U_n_28;
  wire ap_s_axi_U_n_29;
  wire ap_s_axi_U_n_30;
  wire ap_s_axi_U_n_31;
  wire ap_s_axi_U_n_32;
  wire ap_s_axi_U_n_33;
  wire ap_s_axi_U_n_34;
  wire ap_s_axi_U_n_36;
  wire ap_s_axi_U_n_37;
  wire ap_s_axi_U_n_38;
  wire ap_s_axi_U_n_39;
  wire ap_s_axi_U_n_40;
  wire ap_s_axi_U_n_41;
  wire ap_s_axi_U_n_42;
  wire ap_s_axi_U_n_43;
  wire ap_s_axi_U_n_44;
  wire ap_s_axi_U_n_45;
  wire ap_s_axi_U_n_46;
  wire ap_s_axi_U_n_48;
  wire ap_s_axi_U_n_49;
  wire ap_s_axi_U_n_50;
  wire ap_s_axi_U_n_51;
  wire ap_s_axi_U_n_52;
  wire ap_s_axi_U_n_53;
  wire ap_s_axi_U_n_58;
  wire ap_s_axi_U_n_59;
  wire ap_s_axi_U_n_60;
  wire ap_s_axi_U_n_61;
  wire ap_s_axi_U_n_62;
  wire ap_s_axi_U_n_63;
  wire ap_s_axi_U_n_64;
  wire ap_s_axi_U_n_65;
  wire ap_s_axi_U_n_66;
  wire ap_s_axi_U_n_67;
  wire ap_s_axi_U_n_68;
  wire ap_s_axi_U_n_73;
  wire ap_s_axi_U_n_74;
  wire ap_s_axi_U_n_75;
  wire ap_s_axi_U_n_76;
  wire ap_s_axi_U_n_86;
  wire ap_s_axi_U_n_87;
  wire ap_start;
  wire ap_sync_channel_write_add24_cast31_loc_channel;
  wire ap_sync_channel_write_add24_loc_channel;
  wire ap_sync_channel_write_b0_q_cast32_loc_channel;
  wire ap_sync_channel_write_b0_q_cast34_loc_channel;
  wire ap_sync_channel_write_call_a_cast_loc_channel;
  wire ap_sync_channel_write_call_b_cast_loc_channel;
  wire ap_sync_channel_write_m_cast_loc_channel;
  wire ap_sync_channel_write_sub25_cast_loc_channel;
  wire ap_sync_channel_write_sub_loc_channel;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  wire ap_sync_reg_Loop_VITIS_LOOP_139_1_proc_U0_ap_ready_reg_n_0;
  wire ap_sync_reg_channel_write_add24_cast31_loc_channel;
  wire ap_sync_reg_channel_write_add24_loc_channel;
  wire ap_sync_reg_channel_write_b0_q_cast32_loc_channel;
  wire ap_sync_reg_channel_write_b0_q_cast34_loc_channel;
  wire ap_sync_reg_channel_write_call_a_cast_loc_channel;
  wire ap_sync_reg_channel_write_call_b_cast_loc_channel;
  wire ap_sync_reg_channel_write_m_cast_loc_channel;
  wire ap_sync_reg_channel_write_sub25_cast_loc_channel;
  wire ap_sync_reg_channel_write_sub_loc_channel;
  wire ap_sync_reg_channel_write_sub_loc_channel_reg_n_0;
  wire aw_ARREADY;
  wire [31:0]aw_RDATA;
  wire aw_RVALID;
  wire aw_m_axi_U_n_34;
  wire [7:0]b0_q;
  wire [7:0]b0_q_cast32_loc_channel_dout;
  wire b0_q_cast32_loc_channel_empty_n;
  wire b0_q_cast32_loc_channel_full_n;
  wire b0_q_cast34_loc_channel_U_n_1;
  wire b0_q_cast34_loc_channel_U_n_10;
  wire b0_q_cast34_loc_channel_U_n_11;
  wire b0_q_cast34_loc_channel_U_n_2;
  wire b0_q_cast34_loc_channel_U_n_3;
  wire b0_q_cast34_loc_channel_U_n_4;
  wire b0_q_cast34_loc_channel_U_n_5;
  wire b0_q_cast34_loc_channel_U_n_6;
  wire b0_q_cast34_loc_channel_U_n_7;
  wire b0_q_cast34_loc_channel_U_n_8;
  wire b0_q_cast34_loc_channel_U_n_9;
  wire b0_q_cast34_loc_channel_empty_n;
  wire bi_ARREADY;
  wire [31:0]bi_RDATA;
  wire bi_RVALID;
  wire bi_m_axi_U_n_34;
  wire ca_AWREADY;
  wire ca_BVALID;
  wire ca_WREADY;
  wire ca_m_axi_U_n_44;
  wire call_a_cast_loc_channel_U_n_10;
  wire call_a_cast_loc_channel_U_n_11;
  wire call_a_cast_loc_channel_U_n_12;
  wire call_a_cast_loc_channel_U_n_13;
  wire call_a_cast_loc_channel_U_n_14;
  wire call_a_cast_loc_channel_U_n_15;
  wire call_a_cast_loc_channel_U_n_16;
  wire call_a_cast_loc_channel_U_n_17;
  wire call_a_cast_loc_channel_U_n_18;
  wire call_a_cast_loc_channel_U_n_19;
  wire call_a_cast_loc_channel_U_n_20;
  wire call_a_cast_loc_channel_U_n_21;
  wire call_a_cast_loc_channel_U_n_22;
  wire call_a_cast_loc_channel_U_n_23;
  wire call_a_cast_loc_channel_U_n_24;
  wire call_a_cast_loc_channel_U_n_25;
  wire call_a_cast_loc_channel_U_n_26;
  wire call_a_cast_loc_channel_U_n_27;
  wire call_a_cast_loc_channel_U_n_28;
  wire call_a_cast_loc_channel_U_n_29;
  wire call_a_cast_loc_channel_U_n_3;
  wire call_a_cast_loc_channel_U_n_30;
  wire call_a_cast_loc_channel_U_n_31;
  wire call_a_cast_loc_channel_U_n_32;
  wire call_a_cast_loc_channel_U_n_33;
  wire call_a_cast_loc_channel_U_n_34;
  wire call_a_cast_loc_channel_U_n_35;
  wire call_a_cast_loc_channel_U_n_36;
  wire call_a_cast_loc_channel_U_n_37;
  wire call_a_cast_loc_channel_U_n_4;
  wire call_a_cast_loc_channel_U_n_5;
  wire call_a_cast_loc_channel_U_n_6;
  wire call_a_cast_loc_channel_U_n_7;
  wire call_a_cast_loc_channel_U_n_8;
  wire call_a_cast_loc_channel_U_n_9;
  wire call_a_cast_loc_channel_empty_n;
  wire call_a_cast_loc_channel_full_n;
  wire call_b_cast_loc_channel_U_n_10;
  wire call_b_cast_loc_channel_U_n_11;
  wire call_b_cast_loc_channel_U_n_12;
  wire call_b_cast_loc_channel_U_n_13;
  wire call_b_cast_loc_channel_U_n_4;
  wire call_b_cast_loc_channel_U_n_5;
  wire call_b_cast_loc_channel_U_n_6;
  wire call_b_cast_loc_channel_U_n_7;
  wire call_b_cast_loc_channel_U_n_8;
  wire call_b_cast_loc_channel_U_n_9;
  wire call_b_cast_loc_channel_empty_n;
  wire control_s_axi_U_n_152;
  wire control_s_axi_U_n_153;
  wire control_s_axi_U_n_154;
  wire [31:17]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln40_11_fu_1157_p2 ;
  wire [31:2]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln40_1_fu_645_p2 ;
  wire [31:17]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln40_3_fu_815_p2 ;
  wire [10:1]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln40_5_fu_844_p2 ;
  wire [31:17]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln40_7_fu_1002_p2 ;
  wire [11:8]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln40_9_fu_875_p2 ;
  wire [31:17]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln68_1_fu_1075_p2 ;
  wire [31:17]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln68_2_fu_1193_p2 ;
  wire [31:21]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln68_3_fu_1239_p2 ;
  wire [31:17]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln68_fu_915_p2 ;
  wire [7:0]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/ap_sig_allocacmp_t_2 ;
  wire \grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/icmp_ln153_fu_595_p2 ;
  wire \grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/icmp_ln39_3_fu_725_p2 ;
  wire \grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/icmp_ln39_fu_611_p2 ;
  wire [7:0]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/phi_mul_fu_214_reg ;
  wire [18:17]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sext_ln40_11_fu_1153_p1 ;
  wire [8:1]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sext_ln40_cast_reg_1856 ;
  wire [18:17]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sext_ln68_4_fu_1189_p1 ;
  wire [19:19]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sext_ln68_7_fu_1235_p1 ;
  wire [15:15]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_1_fu_797_p2 ;
  wire [15:15]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_2_fu_984_p2 ;
  wire [7:1]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_3_fu_861_p2 ;
  wire [16:15]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 ;
  wire [16:15]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln68_1_fu_1058_p2 ;
  wire [16:15]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln68_fu_897_p2 ;
  wire [1:1]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/t_2_reg_1866 ;
  wire [7:2]\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/zext_ln35_cast_reg_1851_reg ;
  wire \grp_sa_store_1_fu_386/ap_CS_fsm_pp0_stage10 ;
  wire \grp_sa_store_1_fu_386/ap_CS_fsm_pp0_stage13 ;
  wire \grp_sa_store_1_fu_386/ap_CS_fsm_pp0_stage14 ;
  wire \grp_sa_store_1_fu_386/ap_CS_fsm_pp0_stage9 ;
  wire [14:10]\grp_sa_store_1_fu_386/ap_NS_fsm ;
  wire \grp_sa_store_1_fu_386/ap_NS_fsm2 ;
  wire \grp_sa_store_1_fu_386/ap_enable_reg_pp0_iter0 ;
  wire \grp_sa_store_1_fu_386/ap_enable_reg_pp0_iter1 ;
  wire icmp_ln139_fu_501_p2;
  wire [7:0]int_b0_q0;
  wire [7:0]int_m0;
  wire interrupt;
  wire [5:5]j_fu_186;
  wire \load_unit/buff_rdata/pop ;
  wire \load_unit/buff_rdata/pop_2 ;
  wire \load_unit/burst_ready ;
  wire \load_unit/burst_ready_5 ;
  wire \load_unit/fifo_rreq/push ;
  wire \load_unit/fifo_rreq/push_3 ;
  wire \load_unit/ready_for_outstanding ;
  wire \load_unit/ready_for_outstanding_1 ;
  wire [7:0]m;
  wire mOutPtr16_out;
  wire mOutPtr16_out_0;
  wire [31:2]\^m_axi_aw_ARADDR ;
  wire [3:0]\^m_axi_aw_ARLEN ;
  wire m_axi_aw_ARREADY;
  wire m_axi_aw_ARVALID;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;
  wire [31:0]m_axi_aw_RDATA;
  wire m_axi_aw_RLAST;
  wire m_axi_aw_RREADY;
  wire m_axi_aw_RVALID;
  wire [31:2]\^m_axi_bi_ARADDR ;
  wire [3:0]\^m_axi_bi_ARLEN ;
  wire m_axi_bi_ARREADY;
  wire m_axi_bi_ARVALID;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;
  wire [31:0]m_axi_bi_RDATA;
  wire m_axi_bi_RLAST;
  wire m_axi_bi_RREADY;
  wire m_axi_bi_RVALID;
  wire [31:2]\^m_axi_ca_AWADDR ;
  wire [3:0]\^m_axi_ca_AWLEN ;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_BREADY;
  wire m_axi_ca_BVALID;
  wire m_axi_ca_RREADY;
  wire m_axi_ca_RVALID;
  wire [31:0]m_axi_ca_WDATA;
  wire m_axi_ca_WLAST;
  wire m_axi_ca_WREADY;
  wire [3:0]m_axi_ca_WSTRB;
  wire m_axi_ca_WVALID;
  wire m_cast_loc_channel_U_n_12;
  wire m_cast_loc_channel_U_n_13;
  wire m_cast_loc_channel_U_n_14;
  wire m_cast_loc_channel_U_n_15;
  wire m_cast_loc_channel_U_n_16;
  wire m_cast_loc_channel_U_n_17;
  wire m_cast_loc_channel_U_n_18;
  wire m_cast_loc_channel_U_n_19;
  wire m_cast_loc_channel_U_n_20;
  wire m_cast_loc_channel_U_n_21;
  wire m_cast_loc_channel_U_n_22;
  wire m_cast_loc_channel_U_n_23;
  wire m_cast_loc_channel_U_n_24;
  wire m_cast_loc_channel_U_n_25;
  wire m_cast_loc_channel_U_n_26;
  wire m_cast_loc_channel_U_n_27;
  wire m_cast_loc_channel_U_n_28;
  wire m_cast_loc_channel_U_n_29;
  wire m_cast_loc_channel_U_n_31;
  wire m_cast_loc_channel_U_n_32;
  wire m_cast_loc_channel_U_n_33;
  wire m_cast_loc_channel_U_n_34;
  wire m_cast_loc_channel_U_n_35;
  wire m_cast_loc_channel_U_n_36;
  wire m_cast_loc_channel_U_n_37;
  wire m_cast_loc_channel_U_n_38;
  wire m_cast_loc_channel_U_n_39;
  wire m_cast_loc_channel_empty_n;
  wire m_cast_loc_channel_full_n;
  wire [15:2]p_mid_reg_742;
  wire push;
  wire push_4;
  wire push_6;
  wire [5:0]s_axi_ap_ARADDR;
  wire s_axi_ap_ARREADY;
  wire s_axi_ap_ARVALID;
  wire [5:0]s_axi_ap_AWADDR;
  wire s_axi_ap_AWREADY;
  wire s_axi_ap_AWVALID;
  wire s_axi_ap_BREADY;
  wire s_axi_ap_BVALID;
  wire [9:0]\^s_axi_ap_RDATA ;
  wire s_axi_ap_RREADY;
  wire s_axi_ap_RVALID;
  wire [31:0]s_axi_ap_WDATA;
  wire s_axi_ap_WREADY;
  wire [3:0]s_axi_ap_WSTRB;
  wire s_axi_ap_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire \store_unit/buff_wdata/push ;
  wire \store_unit/fifo_wreq/push ;
  wire \store_unit/user_resp/pop ;
  wire sub25_cast_loc_channel_U_n_4;
  wire sub25_cast_loc_channel_empty_n;
  wire [9:1]sub25_fu_90_p2;
  wire sub_loc_channel_empty_n;
  wire sub_loc_channel_full_n;

  assign m_axi_aw_ARADDR[31:2] = \^m_axi_aw_ARADDR [31:2];
  assign m_axi_aw_ARADDR[1] = \<const0> ;
  assign m_axi_aw_ARADDR[0] = \<const0> ;
  assign m_axi_aw_ARBURST[1] = \<const0> ;
  assign m_axi_aw_ARBURST[0] = \<const0> ;
  assign m_axi_aw_ARCACHE[3] = \<const0> ;
  assign m_axi_aw_ARCACHE[2] = \<const0> ;
  assign m_axi_aw_ARCACHE[1] = \<const0> ;
  assign m_axi_aw_ARCACHE[0] = \<const0> ;
  assign m_axi_aw_ARID[0] = \<const0> ;
  assign m_axi_aw_ARLEN[7] = \<const0> ;
  assign m_axi_aw_ARLEN[6] = \<const0> ;
  assign m_axi_aw_ARLEN[5] = \<const0> ;
  assign m_axi_aw_ARLEN[4] = \<const0> ;
  assign m_axi_aw_ARLEN[3:0] = \^m_axi_aw_ARLEN [3:0];
  assign m_axi_aw_ARLOCK[1] = \<const0> ;
  assign m_axi_aw_ARLOCK[0] = \<const0> ;
  assign m_axi_aw_ARPROT[2] = \<const0> ;
  assign m_axi_aw_ARPROT[1] = \<const0> ;
  assign m_axi_aw_ARPROT[0] = \<const0> ;
  assign m_axi_aw_ARQOS[3] = \<const0> ;
  assign m_axi_aw_ARQOS[2] = \<const0> ;
  assign m_axi_aw_ARQOS[1] = \<const0> ;
  assign m_axi_aw_ARQOS[0] = \<const0> ;
  assign m_axi_aw_ARREGION[3] = \<const0> ;
  assign m_axi_aw_ARREGION[2] = \<const0> ;
  assign m_axi_aw_ARREGION[1] = \<const0> ;
  assign m_axi_aw_ARREGION[0] = \<const0> ;
  assign m_axi_aw_ARSIZE[2] = \<const0> ;
  assign m_axi_aw_ARSIZE[1] = \<const0> ;
  assign m_axi_aw_ARSIZE[0] = \<const0> ;
  assign m_axi_aw_ARUSER[0] = \<const0> ;
  assign m_axi_aw_AWADDR[31] = \<const0> ;
  assign m_axi_aw_AWADDR[30] = \<const0> ;
  assign m_axi_aw_AWADDR[29] = \<const0> ;
  assign m_axi_aw_AWADDR[28] = \<const0> ;
  assign m_axi_aw_AWADDR[27] = \<const0> ;
  assign m_axi_aw_AWADDR[26] = \<const0> ;
  assign m_axi_aw_AWADDR[25] = \<const0> ;
  assign m_axi_aw_AWADDR[24] = \<const0> ;
  assign m_axi_aw_AWADDR[23] = \<const0> ;
  assign m_axi_aw_AWADDR[22] = \<const0> ;
  assign m_axi_aw_AWADDR[21] = \<const0> ;
  assign m_axi_aw_AWADDR[20] = \<const0> ;
  assign m_axi_aw_AWADDR[19] = \<const0> ;
  assign m_axi_aw_AWADDR[18] = \<const0> ;
  assign m_axi_aw_AWADDR[17] = \<const0> ;
  assign m_axi_aw_AWADDR[16] = \<const0> ;
  assign m_axi_aw_AWADDR[15] = \<const0> ;
  assign m_axi_aw_AWADDR[14] = \<const0> ;
  assign m_axi_aw_AWADDR[13] = \<const0> ;
  assign m_axi_aw_AWADDR[12] = \<const0> ;
  assign m_axi_aw_AWADDR[11] = \<const0> ;
  assign m_axi_aw_AWADDR[10] = \<const0> ;
  assign m_axi_aw_AWADDR[9] = \<const0> ;
  assign m_axi_aw_AWADDR[8] = \<const0> ;
  assign m_axi_aw_AWADDR[7] = \<const0> ;
  assign m_axi_aw_AWADDR[6] = \<const0> ;
  assign m_axi_aw_AWADDR[5] = \<const0> ;
  assign m_axi_aw_AWADDR[4] = \<const0> ;
  assign m_axi_aw_AWADDR[3] = \<const0> ;
  assign m_axi_aw_AWADDR[2] = \<const0> ;
  assign m_axi_aw_AWADDR[1] = \<const0> ;
  assign m_axi_aw_AWADDR[0] = \<const0> ;
  assign m_axi_aw_AWBURST[1] = \<const0> ;
  assign m_axi_aw_AWBURST[0] = \<const0> ;
  assign m_axi_aw_AWCACHE[3] = \<const0> ;
  assign m_axi_aw_AWCACHE[2] = \<const0> ;
  assign m_axi_aw_AWCACHE[1] = \<const0> ;
  assign m_axi_aw_AWCACHE[0] = \<const0> ;
  assign m_axi_aw_AWID[0] = \<const0> ;
  assign m_axi_aw_AWLEN[7] = \<const0> ;
  assign m_axi_aw_AWLEN[6] = \<const0> ;
  assign m_axi_aw_AWLEN[5] = \<const0> ;
  assign m_axi_aw_AWLEN[4] = \<const0> ;
  assign m_axi_aw_AWLEN[3] = \<const0> ;
  assign m_axi_aw_AWLEN[2] = \<const0> ;
  assign m_axi_aw_AWLEN[1] = \<const0> ;
  assign m_axi_aw_AWLEN[0] = \<const0> ;
  assign m_axi_aw_AWLOCK[1] = \<const0> ;
  assign m_axi_aw_AWLOCK[0] = \<const0> ;
  assign m_axi_aw_AWPROT[2] = \<const0> ;
  assign m_axi_aw_AWPROT[1] = \<const0> ;
  assign m_axi_aw_AWPROT[0] = \<const0> ;
  assign m_axi_aw_AWQOS[3] = \<const0> ;
  assign m_axi_aw_AWQOS[2] = \<const0> ;
  assign m_axi_aw_AWQOS[1] = \<const0> ;
  assign m_axi_aw_AWQOS[0] = \<const0> ;
  assign m_axi_aw_AWREGION[3] = \<const0> ;
  assign m_axi_aw_AWREGION[2] = \<const0> ;
  assign m_axi_aw_AWREGION[1] = \<const0> ;
  assign m_axi_aw_AWREGION[0] = \<const0> ;
  assign m_axi_aw_AWSIZE[2] = \<const0> ;
  assign m_axi_aw_AWSIZE[1] = \<const0> ;
  assign m_axi_aw_AWSIZE[0] = \<const0> ;
  assign m_axi_aw_AWUSER[0] = \<const0> ;
  assign m_axi_aw_AWVALID = \<const0> ;
  assign m_axi_aw_WDATA[31] = \<const0> ;
  assign m_axi_aw_WDATA[30] = \<const0> ;
  assign m_axi_aw_WDATA[29] = \<const0> ;
  assign m_axi_aw_WDATA[28] = \<const0> ;
  assign m_axi_aw_WDATA[27] = \<const0> ;
  assign m_axi_aw_WDATA[26] = \<const0> ;
  assign m_axi_aw_WDATA[25] = \<const0> ;
  assign m_axi_aw_WDATA[24] = \<const0> ;
  assign m_axi_aw_WDATA[23] = \<const0> ;
  assign m_axi_aw_WDATA[22] = \<const0> ;
  assign m_axi_aw_WDATA[21] = \<const0> ;
  assign m_axi_aw_WDATA[20] = \<const0> ;
  assign m_axi_aw_WDATA[19] = \<const0> ;
  assign m_axi_aw_WDATA[18] = \<const0> ;
  assign m_axi_aw_WDATA[17] = \<const0> ;
  assign m_axi_aw_WDATA[16] = \<const0> ;
  assign m_axi_aw_WDATA[15] = \<const0> ;
  assign m_axi_aw_WDATA[14] = \<const0> ;
  assign m_axi_aw_WDATA[13] = \<const0> ;
  assign m_axi_aw_WDATA[12] = \<const0> ;
  assign m_axi_aw_WDATA[11] = \<const0> ;
  assign m_axi_aw_WDATA[10] = \<const0> ;
  assign m_axi_aw_WDATA[9] = \<const0> ;
  assign m_axi_aw_WDATA[8] = \<const0> ;
  assign m_axi_aw_WDATA[7] = \<const0> ;
  assign m_axi_aw_WDATA[6] = \<const0> ;
  assign m_axi_aw_WDATA[5] = \<const0> ;
  assign m_axi_aw_WDATA[4] = \<const0> ;
  assign m_axi_aw_WDATA[3] = \<const0> ;
  assign m_axi_aw_WDATA[2] = \<const0> ;
  assign m_axi_aw_WDATA[1] = \<const0> ;
  assign m_axi_aw_WDATA[0] = \<const0> ;
  assign m_axi_aw_WID[0] = \<const0> ;
  assign m_axi_aw_WLAST = \<const0> ;
  assign m_axi_aw_WSTRB[3] = \<const0> ;
  assign m_axi_aw_WSTRB[2] = \<const0> ;
  assign m_axi_aw_WSTRB[1] = \<const0> ;
  assign m_axi_aw_WSTRB[0] = \<const0> ;
  assign m_axi_aw_WUSER[0] = \<const0> ;
  assign m_axi_aw_WVALID = \<const0> ;
  assign m_axi_bi_ARADDR[31:2] = \^m_axi_bi_ARADDR [31:2];
  assign m_axi_bi_ARADDR[1] = \<const0> ;
  assign m_axi_bi_ARADDR[0] = \<const0> ;
  assign m_axi_bi_ARBURST[1] = \<const0> ;
  assign m_axi_bi_ARBURST[0] = \<const0> ;
  assign m_axi_bi_ARCACHE[3] = \<const0> ;
  assign m_axi_bi_ARCACHE[2] = \<const0> ;
  assign m_axi_bi_ARCACHE[1] = \<const0> ;
  assign m_axi_bi_ARCACHE[0] = \<const0> ;
  assign m_axi_bi_ARID[0] = \<const0> ;
  assign m_axi_bi_ARLEN[7] = \<const0> ;
  assign m_axi_bi_ARLEN[6] = \<const0> ;
  assign m_axi_bi_ARLEN[5] = \<const0> ;
  assign m_axi_bi_ARLEN[4] = \<const0> ;
  assign m_axi_bi_ARLEN[3:0] = \^m_axi_bi_ARLEN [3:0];
  assign m_axi_bi_ARLOCK[1] = \<const0> ;
  assign m_axi_bi_ARLOCK[0] = \<const0> ;
  assign m_axi_bi_ARPROT[2] = \<const0> ;
  assign m_axi_bi_ARPROT[1] = \<const0> ;
  assign m_axi_bi_ARPROT[0] = \<const0> ;
  assign m_axi_bi_ARQOS[3] = \<const0> ;
  assign m_axi_bi_ARQOS[2] = \<const0> ;
  assign m_axi_bi_ARQOS[1] = \<const0> ;
  assign m_axi_bi_ARQOS[0] = \<const0> ;
  assign m_axi_bi_ARREGION[3] = \<const0> ;
  assign m_axi_bi_ARREGION[2] = \<const0> ;
  assign m_axi_bi_ARREGION[1] = \<const0> ;
  assign m_axi_bi_ARREGION[0] = \<const0> ;
  assign m_axi_bi_ARSIZE[2] = \<const0> ;
  assign m_axi_bi_ARSIZE[1] = \<const0> ;
  assign m_axi_bi_ARSIZE[0] = \<const0> ;
  assign m_axi_bi_ARUSER[0] = \<const0> ;
  assign m_axi_bi_AWADDR[31] = \<const0> ;
  assign m_axi_bi_AWADDR[30] = \<const0> ;
  assign m_axi_bi_AWADDR[29] = \<const0> ;
  assign m_axi_bi_AWADDR[28] = \<const0> ;
  assign m_axi_bi_AWADDR[27] = \<const0> ;
  assign m_axi_bi_AWADDR[26] = \<const0> ;
  assign m_axi_bi_AWADDR[25] = \<const0> ;
  assign m_axi_bi_AWADDR[24] = \<const0> ;
  assign m_axi_bi_AWADDR[23] = \<const0> ;
  assign m_axi_bi_AWADDR[22] = \<const0> ;
  assign m_axi_bi_AWADDR[21] = \<const0> ;
  assign m_axi_bi_AWADDR[20] = \<const0> ;
  assign m_axi_bi_AWADDR[19] = \<const0> ;
  assign m_axi_bi_AWADDR[18] = \<const0> ;
  assign m_axi_bi_AWADDR[17] = \<const0> ;
  assign m_axi_bi_AWADDR[16] = \<const0> ;
  assign m_axi_bi_AWADDR[15] = \<const0> ;
  assign m_axi_bi_AWADDR[14] = \<const0> ;
  assign m_axi_bi_AWADDR[13] = \<const0> ;
  assign m_axi_bi_AWADDR[12] = \<const0> ;
  assign m_axi_bi_AWADDR[11] = \<const0> ;
  assign m_axi_bi_AWADDR[10] = \<const0> ;
  assign m_axi_bi_AWADDR[9] = \<const0> ;
  assign m_axi_bi_AWADDR[8] = \<const0> ;
  assign m_axi_bi_AWADDR[7] = \<const0> ;
  assign m_axi_bi_AWADDR[6] = \<const0> ;
  assign m_axi_bi_AWADDR[5] = \<const0> ;
  assign m_axi_bi_AWADDR[4] = \<const0> ;
  assign m_axi_bi_AWADDR[3] = \<const0> ;
  assign m_axi_bi_AWADDR[2] = \<const0> ;
  assign m_axi_bi_AWADDR[1] = \<const0> ;
  assign m_axi_bi_AWADDR[0] = \<const0> ;
  assign m_axi_bi_AWBURST[1] = \<const0> ;
  assign m_axi_bi_AWBURST[0] = \<const0> ;
  assign m_axi_bi_AWCACHE[3] = \<const0> ;
  assign m_axi_bi_AWCACHE[2] = \<const0> ;
  assign m_axi_bi_AWCACHE[1] = \<const0> ;
  assign m_axi_bi_AWCACHE[0] = \<const0> ;
  assign m_axi_bi_AWID[0] = \<const0> ;
  assign m_axi_bi_AWLEN[7] = \<const0> ;
  assign m_axi_bi_AWLEN[6] = \<const0> ;
  assign m_axi_bi_AWLEN[5] = \<const0> ;
  assign m_axi_bi_AWLEN[4] = \<const0> ;
  assign m_axi_bi_AWLEN[3] = \<const0> ;
  assign m_axi_bi_AWLEN[2] = \<const0> ;
  assign m_axi_bi_AWLEN[1] = \<const0> ;
  assign m_axi_bi_AWLEN[0] = \<const0> ;
  assign m_axi_bi_AWLOCK[1] = \<const0> ;
  assign m_axi_bi_AWLOCK[0] = \<const0> ;
  assign m_axi_bi_AWPROT[2] = \<const0> ;
  assign m_axi_bi_AWPROT[1] = \<const0> ;
  assign m_axi_bi_AWPROT[0] = \<const0> ;
  assign m_axi_bi_AWQOS[3] = \<const0> ;
  assign m_axi_bi_AWQOS[2] = \<const0> ;
  assign m_axi_bi_AWQOS[1] = \<const0> ;
  assign m_axi_bi_AWQOS[0] = \<const0> ;
  assign m_axi_bi_AWREGION[3] = \<const0> ;
  assign m_axi_bi_AWREGION[2] = \<const0> ;
  assign m_axi_bi_AWREGION[1] = \<const0> ;
  assign m_axi_bi_AWREGION[0] = \<const0> ;
  assign m_axi_bi_AWSIZE[2] = \<const0> ;
  assign m_axi_bi_AWSIZE[1] = \<const0> ;
  assign m_axi_bi_AWSIZE[0] = \<const0> ;
  assign m_axi_bi_AWUSER[0] = \<const0> ;
  assign m_axi_bi_AWVALID = \<const0> ;
  assign m_axi_bi_WDATA[31] = \<const0> ;
  assign m_axi_bi_WDATA[30] = \<const0> ;
  assign m_axi_bi_WDATA[29] = \<const0> ;
  assign m_axi_bi_WDATA[28] = \<const0> ;
  assign m_axi_bi_WDATA[27] = \<const0> ;
  assign m_axi_bi_WDATA[26] = \<const0> ;
  assign m_axi_bi_WDATA[25] = \<const0> ;
  assign m_axi_bi_WDATA[24] = \<const0> ;
  assign m_axi_bi_WDATA[23] = \<const0> ;
  assign m_axi_bi_WDATA[22] = \<const0> ;
  assign m_axi_bi_WDATA[21] = \<const0> ;
  assign m_axi_bi_WDATA[20] = \<const0> ;
  assign m_axi_bi_WDATA[19] = \<const0> ;
  assign m_axi_bi_WDATA[18] = \<const0> ;
  assign m_axi_bi_WDATA[17] = \<const0> ;
  assign m_axi_bi_WDATA[16] = \<const0> ;
  assign m_axi_bi_WDATA[15] = \<const0> ;
  assign m_axi_bi_WDATA[14] = \<const0> ;
  assign m_axi_bi_WDATA[13] = \<const0> ;
  assign m_axi_bi_WDATA[12] = \<const0> ;
  assign m_axi_bi_WDATA[11] = \<const0> ;
  assign m_axi_bi_WDATA[10] = \<const0> ;
  assign m_axi_bi_WDATA[9] = \<const0> ;
  assign m_axi_bi_WDATA[8] = \<const0> ;
  assign m_axi_bi_WDATA[7] = \<const0> ;
  assign m_axi_bi_WDATA[6] = \<const0> ;
  assign m_axi_bi_WDATA[5] = \<const0> ;
  assign m_axi_bi_WDATA[4] = \<const0> ;
  assign m_axi_bi_WDATA[3] = \<const0> ;
  assign m_axi_bi_WDATA[2] = \<const0> ;
  assign m_axi_bi_WDATA[1] = \<const0> ;
  assign m_axi_bi_WDATA[0] = \<const0> ;
  assign m_axi_bi_WID[0] = \<const0> ;
  assign m_axi_bi_WLAST = \<const0> ;
  assign m_axi_bi_WSTRB[3] = \<const0> ;
  assign m_axi_bi_WSTRB[2] = \<const0> ;
  assign m_axi_bi_WSTRB[1] = \<const0> ;
  assign m_axi_bi_WSTRB[0] = \<const0> ;
  assign m_axi_bi_WUSER[0] = \<const0> ;
  assign m_axi_bi_WVALID = \<const0> ;
  assign m_axi_ca_ARADDR[31] = \<const0> ;
  assign m_axi_ca_ARADDR[30] = \<const0> ;
  assign m_axi_ca_ARADDR[29] = \<const0> ;
  assign m_axi_ca_ARADDR[28] = \<const0> ;
  assign m_axi_ca_ARADDR[27] = \<const0> ;
  assign m_axi_ca_ARADDR[26] = \<const0> ;
  assign m_axi_ca_ARADDR[25] = \<const0> ;
  assign m_axi_ca_ARADDR[24] = \<const0> ;
  assign m_axi_ca_ARADDR[23] = \<const0> ;
  assign m_axi_ca_ARADDR[22] = \<const0> ;
  assign m_axi_ca_ARADDR[21] = \<const0> ;
  assign m_axi_ca_ARADDR[20] = \<const0> ;
  assign m_axi_ca_ARADDR[19] = \<const0> ;
  assign m_axi_ca_ARADDR[18] = \<const0> ;
  assign m_axi_ca_ARADDR[17] = \<const0> ;
  assign m_axi_ca_ARADDR[16] = \<const0> ;
  assign m_axi_ca_ARADDR[15] = \<const0> ;
  assign m_axi_ca_ARADDR[14] = \<const0> ;
  assign m_axi_ca_ARADDR[13] = \<const0> ;
  assign m_axi_ca_ARADDR[12] = \<const0> ;
  assign m_axi_ca_ARADDR[11] = \<const0> ;
  assign m_axi_ca_ARADDR[10] = \<const0> ;
  assign m_axi_ca_ARADDR[9] = \<const0> ;
  assign m_axi_ca_ARADDR[8] = \<const0> ;
  assign m_axi_ca_ARADDR[7] = \<const0> ;
  assign m_axi_ca_ARADDR[6] = \<const0> ;
  assign m_axi_ca_ARADDR[5] = \<const0> ;
  assign m_axi_ca_ARADDR[4] = \<const0> ;
  assign m_axi_ca_ARADDR[3] = \<const0> ;
  assign m_axi_ca_ARADDR[2] = \<const0> ;
  assign m_axi_ca_ARADDR[1] = \<const0> ;
  assign m_axi_ca_ARADDR[0] = \<const0> ;
  assign m_axi_ca_ARBURST[1] = \<const0> ;
  assign m_axi_ca_ARBURST[0] = \<const0> ;
  assign m_axi_ca_ARCACHE[3] = \<const0> ;
  assign m_axi_ca_ARCACHE[2] = \<const0> ;
  assign m_axi_ca_ARCACHE[1] = \<const0> ;
  assign m_axi_ca_ARCACHE[0] = \<const0> ;
  assign m_axi_ca_ARID[0] = \<const0> ;
  assign m_axi_ca_ARLEN[7] = \<const0> ;
  assign m_axi_ca_ARLEN[6] = \<const0> ;
  assign m_axi_ca_ARLEN[5] = \<const0> ;
  assign m_axi_ca_ARLEN[4] = \<const0> ;
  assign m_axi_ca_ARLEN[3] = \<const0> ;
  assign m_axi_ca_ARLEN[2] = \<const0> ;
  assign m_axi_ca_ARLEN[1] = \<const0> ;
  assign m_axi_ca_ARLEN[0] = \<const0> ;
  assign m_axi_ca_ARLOCK[1] = \<const0> ;
  assign m_axi_ca_ARLOCK[0] = \<const0> ;
  assign m_axi_ca_ARPROT[2] = \<const0> ;
  assign m_axi_ca_ARPROT[1] = \<const0> ;
  assign m_axi_ca_ARPROT[0] = \<const0> ;
  assign m_axi_ca_ARQOS[3] = \<const0> ;
  assign m_axi_ca_ARQOS[2] = \<const0> ;
  assign m_axi_ca_ARQOS[1] = \<const0> ;
  assign m_axi_ca_ARQOS[0] = \<const0> ;
  assign m_axi_ca_ARREGION[3] = \<const0> ;
  assign m_axi_ca_ARREGION[2] = \<const0> ;
  assign m_axi_ca_ARREGION[1] = \<const0> ;
  assign m_axi_ca_ARREGION[0] = \<const0> ;
  assign m_axi_ca_ARSIZE[2] = \<const0> ;
  assign m_axi_ca_ARSIZE[1] = \<const0> ;
  assign m_axi_ca_ARSIZE[0] = \<const0> ;
  assign m_axi_ca_ARUSER[0] = \<const0> ;
  assign m_axi_ca_ARVALID = \<const0> ;
  assign m_axi_ca_AWADDR[31:2] = \^m_axi_ca_AWADDR [31:2];
  assign m_axi_ca_AWADDR[1] = \<const0> ;
  assign m_axi_ca_AWADDR[0] = \<const0> ;
  assign m_axi_ca_AWBURST[1] = \<const0> ;
  assign m_axi_ca_AWBURST[0] = \<const0> ;
  assign m_axi_ca_AWCACHE[3] = \<const0> ;
  assign m_axi_ca_AWCACHE[2] = \<const0> ;
  assign m_axi_ca_AWCACHE[1] = \<const0> ;
  assign m_axi_ca_AWCACHE[0] = \<const0> ;
  assign m_axi_ca_AWID[0] = \<const0> ;
  assign m_axi_ca_AWLEN[7] = \<const0> ;
  assign m_axi_ca_AWLEN[6] = \<const0> ;
  assign m_axi_ca_AWLEN[5] = \<const0> ;
  assign m_axi_ca_AWLEN[4] = \<const0> ;
  assign m_axi_ca_AWLEN[3:0] = \^m_axi_ca_AWLEN [3:0];
  assign m_axi_ca_AWLOCK[1] = \<const0> ;
  assign m_axi_ca_AWLOCK[0] = \<const0> ;
  assign m_axi_ca_AWPROT[2] = \<const0> ;
  assign m_axi_ca_AWPROT[1] = \<const0> ;
  assign m_axi_ca_AWPROT[0] = \<const0> ;
  assign m_axi_ca_AWQOS[3] = \<const0> ;
  assign m_axi_ca_AWQOS[2] = \<const0> ;
  assign m_axi_ca_AWQOS[1] = \<const0> ;
  assign m_axi_ca_AWQOS[0] = \<const0> ;
  assign m_axi_ca_AWREGION[3] = \<const0> ;
  assign m_axi_ca_AWREGION[2] = \<const0> ;
  assign m_axi_ca_AWREGION[1] = \<const0> ;
  assign m_axi_ca_AWREGION[0] = \<const0> ;
  assign m_axi_ca_AWSIZE[2] = \<const0> ;
  assign m_axi_ca_AWSIZE[1] = \<const0> ;
  assign m_axi_ca_AWSIZE[0] = \<const0> ;
  assign m_axi_ca_AWUSER[0] = \<const0> ;
  assign m_axi_ca_WID[0] = \<const0> ;
  assign m_axi_ca_WUSER[0] = \<const0> ;
  assign s_axi_ap_BRESP[1] = \<const0> ;
  assign s_axi_ap_BRESP[0] = \<const0> ;
  assign s_axi_ap_RDATA[31] = \<const0> ;
  assign s_axi_ap_RDATA[30] = \<const0> ;
  assign s_axi_ap_RDATA[29] = \<const0> ;
  assign s_axi_ap_RDATA[28] = \<const0> ;
  assign s_axi_ap_RDATA[27] = \<const0> ;
  assign s_axi_ap_RDATA[26] = \<const0> ;
  assign s_axi_ap_RDATA[25] = \<const0> ;
  assign s_axi_ap_RDATA[24] = \<const0> ;
  assign s_axi_ap_RDATA[23] = \<const0> ;
  assign s_axi_ap_RDATA[22] = \<const0> ;
  assign s_axi_ap_RDATA[21] = \<const0> ;
  assign s_axi_ap_RDATA[20] = \<const0> ;
  assign s_axi_ap_RDATA[19] = \<const0> ;
  assign s_axi_ap_RDATA[18] = \<const0> ;
  assign s_axi_ap_RDATA[17] = \<const0> ;
  assign s_axi_ap_RDATA[16] = \<const0> ;
  assign s_axi_ap_RDATA[15] = \<const0> ;
  assign s_axi_ap_RDATA[14] = \<const0> ;
  assign s_axi_ap_RDATA[13] = \<const0> ;
  assign s_axi_ap_RDATA[12] = \<const0> ;
  assign s_axi_ap_RDATA[11] = \<const0> ;
  assign s_axi_ap_RDATA[10] = \<const0> ;
  assign s_axi_ap_RDATA[9] = \^s_axi_ap_RDATA [9];
  assign s_axi_ap_RDATA[8] = \<const0> ;
  assign s_axi_ap_RDATA[7:0] = \^s_axi_ap_RDATA [7:0];
  assign s_axi_ap_RRESP[1] = \<const0> ;
  assign s_axi_ap_RRESP[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Block_entry87_proc Block_entry87_proc_U0
       (.Block_entry87_proc_U0_ap_ready(Block_entry87_proc_U0_ap_ready),
        .D(sub25_fu_90_p2[9:7]),
        .DI({add24_cast_fu_86_p1[6:5],ap_s_axi_U_n_140,ap_s_axi_U_n_141}),
        .Q(b0_q),
        .S({ap_s_axi_U_n_142,ap_s_axi_U_n_143,ap_s_axi_U_n_144,ap_s_axi_U_n_145}),
        .add24_cast_fu_86_p1(add24_cast_fu_86_p1[4:3]),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(ap_s_axi_U_n_76),
        .ap_return_0_preg(ap_return_0_preg),
        .\ap_return_0_preg_reg[5]_0 (a0_p),
        .\ap_return_1_preg_reg[1]_0 (ap_return_1_preg_reg),
        .ap_return_3_preg(ap_return_3_preg),
        .\ap_return_4_preg_reg[7]_0 (ap_return_4_preg_reg),
        .\ap_return_4_preg_reg[7]_1 (m),
        .\ap_return_5_preg_reg[0]_0 (Block_entry87_proc_U0_n_46),
        .\ap_return_5_preg_reg[1]_0 (ap_s_axi_U_n_120),
        .\ap_return_5_preg_reg[3]_0 (ap_s_axi_U_n_44),
        .\ap_return_5_preg_reg[4]_0 (ap_s_axi_U_n_45),
        .\ap_return_5_preg_reg[5]_0 (ap_s_axi_U_n_46),
        .\ap_return_5_preg_reg[6]_0 (ap_s_axi_U_n_48),
        .\ap_return_5_preg_reg[8]_0 (ap_return_5_preg),
        .\ap_return_5_preg_reg[8]_1 ({ap_s_axi_U_n_37,ap_s_axi_U_n_43}),
        .\ap_return_6_preg_reg[0]_0 (Block_entry87_proc_U0_n_43),
        .\ap_return_6_preg_reg[8]_0 (ap_return_6_preg),
        .\ap_return_6_preg_reg[8]_1 ({ap_s_axi_U_n_27,ap_s_axi_U_n_28}),
        .\ap_return_7_preg_reg[2]_0 (sub25_fu_90_p2[2:1]),
        .\ap_return_7_preg_reg[9]_0 ({ap_return_7_preg_reg[9:7],ap_return_7_preg_reg[2]}),
        .\ap_return_7_preg_reg[9]_1 ({ap_s_axi_U_n_49,ap_s_axi_U_n_50}),
        .\ap_return_7_preg_reg[9]_2 ({ap_s_axi_U_n_51,ap_s_axi_U_n_52,ap_s_axi_U_n_53}),
        .\ap_return_8_preg_reg[0]_0 (Block_entry87_proc_U0_n_33),
        .\ap_return_8_preg_reg[10]_0 (Block_entry87_proc_U0_n_53),
        .\ap_return_8_preg_reg[11]_0 (Block_entry87_proc_U0_n_52),
        .\ap_return_8_preg_reg[12]_0 (Block_entry87_proc_U0_n_51),
        .\ap_return_8_preg_reg[13]_0 (Block_entry87_proc_U0_n_50),
        .\ap_return_8_preg_reg[14]_0 (Block_entry87_proc_U0_n_49),
        .\ap_return_8_preg_reg[15]_0 (Block_entry87_proc_U0_n_48),
        .\ap_return_8_preg_reg[16]_0 (ap_return_8_preg),
        .\ap_return_8_preg_reg[16]_1 (Block_entry87_proc_U0_n_47),
        .\ap_return_8_preg_reg[16]_2 ({ap_s_axi_U_n_58,ap_s_axi_U_n_59,ap_s_axi_U_n_60,ap_s_axi_U_n_61,ap_s_axi_U_n_62,ap_s_axi_U_n_63,ap_s_axi_U_n_64,ap_s_axi_U_n_65,ap_s_axi_U_n_66,ap_s_axi_U_n_67}),
        .\ap_return_8_preg_reg[2]_0 (ap_s_axi_U_n_36),
        .\ap_return_8_preg_reg[8]_0 (Block_entry87_proc_U0_n_55),
        .\ap_return_8_preg_reg[9]_0 (Block_entry87_proc_U0_n_54),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry87_proc_U0_ap_ready(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .int_ap_start_reg({Block_entry87_proc_U0_n_34,Block_entry87_proc_U0_n_35,Block_entry87_proc_U0_n_36,Block_entry87_proc_U0_n_37,Block_entry87_proc_U0_n_38}));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Loop_VITIS_LOOP_139_1_proc Loop_VITIS_LOOP_139_1_proc_U0
       (.A(add24_cast31_loc_channel_dout),
        .B(b0_q_cast32_loc_channel_dout),
        .CO(\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/icmp_ln153_fu_595_p2 ),
        .D(\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln40_3_fu_815_p2 ),
        .DI({call_a_cast_loc_channel_U_n_15,call_a_cast_loc_channel_U_n_16,call_a_cast_loc_channel_U_n_17}),
        .E(ap_s_axi_U_n_73),
        .Loop_VITIS_LOOP_139_1_proc_U0_ap_ready(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .Loop_VITIS_LOOP_139_1_proc_U0_ap_start(Loop_VITIS_LOOP_139_1_proc_U0_ap_start),
        .Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY(Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY),
        .Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY(Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY),
        .O({b0_q_cast34_loc_channel_U_n_1,b0_q_cast34_loc_channel_U_n_2,b0_q_cast34_loc_channel_U_n_3,b0_q_cast34_loc_channel_U_n_4}),
        .P(p_mid_reg_742),
        .Q(addr_c0),
        .S({call_a_cast_loc_channel_U_n_18,call_a_cast_loc_channel_U_n_19,call_a_cast_loc_channel_U_n_20,call_a_cast_loc_channel_U_n_21}),
        .\SRL_SIG_reg[0][5] (Loop_VITIS_LOOP_139_1_proc_U0_n_42),
        .\SRL_SIG_reg[0][5]_0 (Loop_VITIS_LOOP_139_1_proc_U0_n_43),
        .\SRL_SIG_reg[0][5]_1 ({Loop_VITIS_LOOP_139_1_proc_U0_n_44,Loop_VITIS_LOOP_139_1_proc_U0_n_45}),
        .add24_cast31_loc_channel_empty_n(add24_cast31_loc_channel_empty_n),
        .add24_loc_channel_dout(add24_loc_channel_dout),
        .add24_loc_channel_empty_n(add24_loc_channel_empty_n),
        .\add_ln40_5_reg_1932_reg[10] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln40_5_fu_844_p2 ),
        .\add_ln40_9_reg_1937_reg[11] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln40_9_fu_875_p2 ),
        .\add_ln40_9_reg_1937_reg[3] ({ap_s_axi_U_n_21,ap_s_axi_U_n_22}),
        .\add_ln40_9_reg_1937_reg[7] ({ap_s_axi_U_n_23,ap_s_axi_U_n_24,ap_s_axi_U_n_25,ap_s_axi_U_n_26}),
        .\and_ln35_1_reg_1890_pp0_iter2_reg_reg[0] (Loop_VITIS_LOOP_139_1_proc_U0_n_49),
        .\and_ln35_1_reg_1890_reg[0] (m_cast_loc_channel_U_n_13),
        .\and_ln35_1_reg_1890_reg[0]_i_6 ({m_cast_loc_channel_U_n_18,m_cast_loc_channel_U_n_19,m_cast_loc_channel_U_n_20,m_cast_loc_channel_U_n_21}),
        .\and_ln35_1_reg_1890_reg[0]_i_7 ({m_cast_loc_channel_U_n_14,m_cast_loc_channel_U_n_15,m_cast_loc_channel_U_n_16,m_cast_loc_channel_U_n_17}),
        .\and_ln35_2_reg_1894_reg[0] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/icmp_ln39_3_fu_725_p2 ),
        .\and_ln35_reg_1886_reg[0] (m_cast_loc_channel_U_n_12),
        .\and_ln35_reg_1886_reg[0]_i_2 ({m_cast_loc_channel_U_n_26,m_cast_loc_channel_U_n_27,m_cast_loc_channel_U_n_28,m_cast_loc_channel_U_n_29}),
        .\and_ln35_reg_1886_reg[0]_i_3 ({m_cast_loc_channel_U_n_22,m_cast_loc_channel_U_n_23,m_cast_loc_channel_U_n_24,m_cast_loc_channel_U_n_25}),
        .\ap_CS_fsm_reg[0]_0 (Loop_VITIS_LOOP_139_1_proc_U0_n_230),
        .\ap_CS_fsm_reg[14]_0 ({\grp_sa_store_1_fu_386/ap_CS_fsm_pp0_stage14 ,\grp_sa_store_1_fu_386/ap_CS_fsm_pp0_stage13 ,\grp_sa_store_1_fu_386/ap_CS_fsm_pp0_stage10 ,\grp_sa_store_1_fu_386/ap_CS_fsm_pp0_stage9 }),
        .\ap_CS_fsm_reg[14]_1 ({\grp_sa_store_1_fu_386/ap_NS_fsm [14],\grp_sa_store_1_fu_386/ap_NS_fsm [10]}),
        .\ap_CS_fsm_reg[1]_0 (ap_NS_fsm__0),
        .\ap_CS_fsm_reg[2]_0 ({ap_CS_fsm_state3,Loop_VITIS_LOOP_139_1_proc_U0_n_27}),
        .\ap_CS_fsm_reg[3]_0 (Loop_VITIS_LOOP_139_1_proc_U0_n_243),
        .\ap_CS_fsm_reg[4]_0 (Loop_VITIS_LOOP_139_1_proc_U0_n_228),
        .ap_NS_fsm2(\grp_sa_store_1_fu_386/ap_NS_fsm2 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_enable_reg_pp0_iter0(\grp_sa_store_1_fu_386/ap_enable_reg_pp0_iter0 ),
        .ap_enable_reg_pp0_iter1(\grp_sa_store_1_fu_386/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter3_reg(Loop_VITIS_LOOP_139_1_proc_U0_n_56),
        .\ap_port_reg_b0_q_reg[7] (b0_q),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(Loop_VITIS_LOOP_139_1_proc_U0_n_238),
        .ap_rst_n_1(Loop_VITIS_LOOP_139_1_proc_U0_n_239),
        .ap_rst_n_2(Loop_VITIS_LOOP_139_1_proc_U0_n_240),
        .ap_rst_n_3(Loop_VITIS_LOOP_139_1_proc_U0_n_241),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_t_2(\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/ap_sig_allocacmp_t_2 ),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_entry87_proc_U0_ap_ready(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .ap_sync_reg_Block_entry87_proc_U0_ap_ready_reg(ap_sync_reg_Loop_VITIS_LOOP_139_1_proc_U0_ap_ready_reg_n_0),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .\bound_reg_719_reg[10]_0 ({call_a_cast_loc_channel_U_n_3,call_a_cast_loc_channel_U_n_4,call_a_cast_loc_channel_U_n_5}),
        .\bound_reg_719_reg[10]_1 ({call_a_cast_loc_channel_U_n_6,call_a_cast_loc_channel_U_n_7,call_a_cast_loc_channel_U_n_8,call_a_cast_loc_channel_U_n_9}),
        .\bound_reg_719_reg[10]_2 ({call_a_cast_loc_channel_U_n_10,call_b_cast_loc_channel_U_n_5,call_a_cast_loc_channel_U_n_11,call_a_cast_loc_channel_U_n_12}),
        .\bound_reg_719_reg[10]_3 ({call_a_cast_loc_channel_U_n_33,call_a_cast_loc_channel_U_n_34,call_a_cast_loc_channel_U_n_35,call_a_cast_loc_channel_U_n_36}),
        .\bound_reg_719_reg[10]_4 (call_a_cast_loc_channel_U_n_37),
        .\bound_reg_719_reg[11]_0 (call_a_cast_loc_channel_U_n_25),
        .\bound_reg_719_reg[6]_0 ({call_a_cast_loc_channel_U_n_22,call_b_cast_loc_channel_U_n_9,call_a_cast_loc_channel_U_n_23,call_a_cast_loc_channel_U_n_24}),
        .\bound_reg_719_reg[6]_1 ({call_a_cast_loc_channel_U_n_29,call_a_cast_loc_channel_U_n_30,call_a_cast_loc_channel_U_n_31,call_a_cast_loc_channel_U_n_32}),
        .ca_AWREADY(ca_AWREADY),
        .ca_BVALID(ca_BVALID),
        .ca_WREADY(ca_WREADY),
        .call_a_cast_loc_channel_empty_n(call_a_cast_loc_channel_empty_n),
        .din(Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_WDATA),
        .dout({\load_unit/burst_ready ,aw_RDATA}),
        .dout_vld_reg(bi_m_axi_U_n_34),
        .empty_n_reg(Loop_VITIS_LOOP_139_1_proc_U0_n_233),
        .empty_n_reg_0(Loop_VITIS_LOOP_139_1_proc_U0_n_235),
        .\icmp_ln153_reg_1873_pp0_iter2_reg_reg[0] (Loop_VITIS_LOOP_139_1_proc_U0_n_50),
        .\icmp_ln153_reg_1873_pp0_iter3_reg_reg[0] (Loop_VITIS_LOOP_139_1_proc_U0_n_55),
        .\icmp_ln39_reg_1877_reg[0] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/icmp_ln39_fu_611_p2 ),
        .in(Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_ARADDR),
        .\indvar_flatten_fu_194_reg[9]_0 (icmp_ln139_fu_501_p2),
        .\int_addr_a0_reg[16] (Loop_VITIS_LOOP_139_1_proc_U0_n_63),
        .\int_addr_a0_reg[16]_0 (Loop_VITIS_LOOP_139_1_proc_U0_n_66),
        .\int_addr_a0_reg[17] (Loop_VITIS_LOOP_139_1_proc_U0_n_244),
        .\int_addr_a0_reg[17]_0 (Loop_VITIS_LOOP_139_1_proc_U0_n_245),
        .\int_addr_b0_reg[16] (Loop_VITIS_LOOP_139_1_proc_U0_n_73),
        .\int_addr_b0_reg[16]_0 (Loop_VITIS_LOOP_139_1_proc_U0_n_76),
        .\int_addr_b0_reg[17] (Loop_VITIS_LOOP_139_1_proc_U0_n_159),
        .\int_addr_b0_reg[17]_0 (Loop_VITIS_LOOP_139_1_proc_U0_n_160),
        .\int_addr_b0_reg[19] (Loop_VITIS_LOOP_139_1_proc_U0_n_81),
        .int_ap_idle_reg(b0_q_cast34_loc_channel_U_n_10),
        .\j_fu_186_reg[5]_0 (j_fu_186),
        .mOutPtr16_out(mOutPtr16_out_0),
        .mOutPtr16_out_5(mOutPtr16_out),
        .\mOutPtr_reg[2] (ca_m_axi_U_n_44),
        .mem_reg(aw_m_axi_U_n_34),
        .mul_i_i_reg_1898_reg(\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln68_fu_897_p2 ),
        .mul_i_i_reg_1898_reg_0(\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln68_1_fu_1058_p2 ),
        .mul_ln139_1_reg_737_reg__0_0(int_b0_q0),
        .p_mid_reg_742_reg_0({Loop_VITIS_LOOP_139_1_proc_U0_n_60,\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_1_fu_797_p2 }),
        .p_mid_reg_742_reg_1({Loop_VITIS_LOOP_139_1_proc_U0_n_151,Loop_VITIS_LOOP_139_1_proc_U0_n_152,Loop_VITIS_LOOP_139_1_proc_U0_n_153}),
        .p_mid_reg_742_reg_2({Loop_VITIS_LOOP_139_1_proc_U0_n_154,Loop_VITIS_LOOP_139_1_proc_U0_n_155,Loop_VITIS_LOOP_139_1_proc_U0_n_156,Loop_VITIS_LOOP_139_1_proc_U0_n_157}),
        .p_mid_reg_742_reg_3(call_b_cast_loc_channel_U_n_7),
        .p_mid_reg_742_reg_4(call_b_cast_loc_channel_U_n_13),
        .p_mid_reg_742_reg_5(call_b_cast_loc_channel_U_n_6),
        .p_mid_reg_742_reg__0_0(ap_s_axi_U_n_74),
        .p_mid_reg_742_reg__0_1(int_m0),
        .\phi_mul_fu_214_reg[11] (b0_q_cast34_loc_channel_U_n_5),
        .\phi_mul_fu_214_reg[7] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/phi_mul_fu_214_reg ),
        .\phi_mul_fu_214_reg[7]_0 ({b0_q_cast34_loc_channel_U_n_6,b0_q_cast34_loc_channel_U_n_7,b0_q_cast34_loc_channel_U_n_8,b0_q_cast34_loc_channel_U_n_9}),
        .pop(\load_unit/buff_rdata/pop_2 ),
        .pop_1(\load_unit/buff_rdata/pop ),
        .pop_3(\store_unit/user_resp/pop ),
        .push(\load_unit/fifo_rreq/push_3 ),
        .push_0(\load_unit/fifo_rreq/push ),
        .push_2(\store_unit/fifo_wreq/push ),
        .push_4(\store_unit/buff_wdata/push ),
        .push_7(push_4),
        .push_8(push),
        .ready_for_outstanding(\load_unit/ready_for_outstanding_1 ),
        .ready_for_outstanding_6(\load_unit/ready_for_outstanding ),
        .ready_for_outstanding_reg({\load_unit/burst_ready_5 ,bi_RDATA}),
        .\select_ln139_reg_727[5]_i_2_0 (call_b_cast_loc_channel_U_n_10),
        .\select_ln139_reg_727[5]_i_2_1 (call_b_cast_loc_channel_U_n_12),
        .\select_ln139_reg_727[5]_i_2_2 (call_b_cast_loc_channel_U_n_11),
        .\sext_ln40_cast_reg_1856_reg[6] (Loop_VITIS_LOOP_139_1_proc_U0_n_67),
        .\sext_ln40_cast_reg_1856_reg[7] (Loop_VITIS_LOOP_139_1_proc_U0_n_148),
        .\sext_ln40_cast_reg_1856_reg[8] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sext_ln40_cast_reg_1856 ),
        .sub_ln40_3_fu_861_p2(\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_3_fu_861_p2 ),
        .\sub_ln40_4_reg_1973_reg[14] (Loop_VITIS_LOOP_139_1_proc_U0_n_70),
        .\sub_ln40_4_reg_1973_reg[15] (Loop_VITIS_LOOP_139_1_proc_U0_n_158),
        .\sub_ln40_4_reg_1973_reg[16] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sext_ln40_11_fu_1153_p1 ),
        .\sub_ln68_2_reg_1989_reg[14] (Loop_VITIS_LOOP_139_1_proc_U0_n_79),
        .\sub_ln68_2_reg_1989_reg[15] (Loop_VITIS_LOOP_139_1_proc_U0_n_161),
        .\sub_ln68_2_reg_1989_reg[16] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sext_ln68_4_fu_1189_p1 ),
        .\sub_ln68_3_reg_1994_reg[17] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sext_ln68_7_fu_1235_p1 ),
        .\t_2_reg_1866_reg[1] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/t_2_reg_1866 ),
        .tmp_product__50_carry__0_i_4(call_a_cast_loc_channel_U_n_26),
        .tmp_product__50_carry__0_i_4_0(call_a_cast_loc_channel_U_n_27),
        .\trunc_ln1_reg_610_reg[29] (Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_AWADDR),
        .\trunc_ln2_reg_1942_reg[29] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln68_fu_915_p2 ),
        .\trunc_ln40_1_reg_1927_reg[10]_i_2 ({m_cast_loc_channel_U_n_37,m_cast_loc_channel_U_n_38,m_cast_loc_channel_U_n_39}),
        .\trunc_ln40_1_reg_1927_reg[6] (m_cast_loc_channel_U_n_31),
        .\trunc_ln40_1_reg_1927_reg[6]_0 (m_cast_loc_channel_U_n_32),
        .\trunc_ln40_1_reg_1927_reg[6]_i_2 ({m_cast_loc_channel_U_n_33,m_cast_loc_channel_U_n_34,m_cast_loc_channel_U_n_35,m_cast_loc_channel_U_n_36}),
        .\trunc_ln40_2_reg_1968_reg[18]_i_3 ({Loop_VITIS_LOOP_139_1_proc_U0_n_64,\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_2_fu_984_p2 }),
        .\trunc_ln40_2_reg_1968_reg[29] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln40_7_fu_1002_p2 ),
        .\trunc_ln40_3_reg_2005_reg[18] (addr_a0),
        .\trunc_ln40_3_reg_2005_reg[29] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln40_11_fu_1157_p2 ),
        .\trunc_ln68_1_reg_1984_reg[29] (Loop_VITIS_LOOP_139_1_proc_U0_m_axi_bi_ARADDR),
        .\trunc_ln68_1_reg_1984_reg[29]_0 (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln68_1_fu_1075_p2 ),
        .\trunc_ln68_2_reg_2016_reg[29] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln68_2_fu_1193_p2 ),
        .\trunc_ln68_3_reg_2033_reg[18] (addr_b0),
        .\trunc_ln68_3_reg_2033_reg[18]_0 (control_s_axi_U_n_152),
        .\trunc_ln68_3_reg_2033_reg[18]_1 ({control_s_axi_U_n_153,control_s_axi_U_n_154}),
        .\trunc_ln68_3_reg_2033_reg[29] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln68_3_fu_1239_p2 ),
        .\trunc_ln_reg_1881_reg[29] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln40_1_fu_645_p2 ),
        .\zext_ln35_cast_reg_1851_reg[0] (Loop_VITIS_LOOP_139_1_proc_U0_n_150),
        .\zext_ln35_cast_reg_1851_reg[1] (Loop_VITIS_LOOP_139_1_proc_U0_n_149),
        .\zext_ln35_cast_reg_1851_reg[7] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/zext_ln35_cast_reg_1851_reg ),
        .\zext_ln35_cast_reg_1851_reg[7]_0 (m));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S add24_cast31_loc_channel_U
       (.A(add24_cast31_loc_channel_dout),
        .CO(add24_cast31_loc_channel_U_n_19),
        .D({ap_s_axi_U_n_67,ap_s_axi_U_n_29,ap_s_axi_U_n_30,ap_s_axi_U_n_31,ap_s_axi_U_n_32,ap_s_axi_U_n_33,ap_s_axi_U_n_34,Block_entry87_proc_U0_n_33}),
        .Loop_VITIS_LOOP_139_1_proc_U0_ap_ready(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .O(\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 ),
        .P(p_mid_reg_742),
        .Q(addr_a0),
        .S(add24_cast31_loc_channel_U_n_37),
        .\SRL_SIG_reg[0][10] (Block_entry87_proc_U0_n_53),
        .\SRL_SIG_reg[0][11] (Block_entry87_proc_U0_n_52),
        .\SRL_SIG_reg[0][12] (Block_entry87_proc_U0_n_51),
        .\SRL_SIG_reg[0][13] (Block_entry87_proc_U0_n_50),
        .\SRL_SIG_reg[0][14] (Block_entry87_proc_U0_n_49),
        .\SRL_SIG_reg[0][15] (Block_entry87_proc_U0_n_48),
        .\SRL_SIG_reg[0][16] (Block_entry87_proc_U0_n_47),
        .\SRL_SIG_reg[0][8] (Block_entry87_proc_U0_n_55),
        .\SRL_SIG_reg[0][8]_0 (ap_s_axi_U_n_68),
        .\SRL_SIG_reg[0][9] (Block_entry87_proc_U0_n_54),
        .add24_cast31_loc_channel_empty_n(add24_cast31_loc_channel_empty_n),
        .add24_cast31_loc_channel_full_n(add24_cast31_loc_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_t_2(\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/ap_sig_allocacmp_t_2 ),
        .ap_start(ap_start),
        .ap_sync_channel_write_add24_cast31_loc_channel(ap_sync_channel_write_add24_cast31_loc_channel),
        .ap_sync_reg_Block_entry87_proc_U0_ap_ready(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_add24_cast31_loc_channel(ap_sync_reg_channel_write_add24_cast31_loc_channel),
        .full_n_reg_0(Loop_VITIS_LOOP_139_1_proc_U0_n_233),
        .\int_addr_a0_reg[16] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln40_1_fu_645_p2 [16:2]),
        .mOutPtr16_out(mOutPtr16_out_0),
        .\mOutPtr_reg[1]_0 (ap_CS_fsm_state3),
        .\mOutPtr_reg[1]_1 (icmp_ln139_fu_501_p2),
        .push(push_4),
        .\trunc_ln_reg_1881_reg[10] ({Loop_VITIS_LOOP_139_1_proc_U0_n_154,Loop_VITIS_LOOP_139_1_proc_U0_n_155,Loop_VITIS_LOOP_139_1_proc_U0_n_156,Loop_VITIS_LOOP_139_1_proc_U0_n_157}),
        .\trunc_ln_reg_1881_reg[6] ({Loop_VITIS_LOOP_139_1_proc_U0_n_151,Loop_VITIS_LOOP_139_1_proc_U0_n_152,Loop_VITIS_LOOP_139_1_proc_U0_n_153}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w9_d2_S add24_loc_channel_U
       (.Block_entry87_proc_U0_ap_ready(Block_entry87_proc_U0_ap_ready),
        .D({ap_s_axi_U_n_27,ap_s_axi_U_n_28,ap_s_axi_U_n_29,ap_s_axi_U_n_30,ap_s_axi_U_n_31,ap_s_axi_U_n_32,ap_s_axi_U_n_33,ap_s_axi_U_n_34,Block_entry87_proc_U0_n_43}),
        .Loop_VITIS_LOOP_139_1_proc_U0_ap_ready(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .add24_cast31_loc_channel_full_n(add24_cast31_loc_channel_full_n),
        .add24_loc_channel_dout(add24_loc_channel_dout),
        .add24_loc_channel_empty_n(add24_loc_channel_empty_n),
        .add24_loc_channel_full_n(add24_loc_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_channel_write_add24_loc_channel(ap_sync_channel_write_add24_loc_channel),
        .ap_sync_reg_Block_entry87_proc_U0_ap_ready(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_add24_cast31_loc_channel(ap_sync_reg_channel_write_add24_cast31_loc_channel),
        .ap_sync_reg_channel_write_add24_loc_channel(ap_sync_reg_channel_write_add24_loc_channel),
        .ap_sync_reg_channel_write_add24_loc_channel_reg(add24_loc_channel_U_n_2),
        .full_n_reg_0(Loop_VITIS_LOOP_139_1_proc_U0_n_235),
        .mOutPtr16_out(mOutPtr16_out),
        .\mOutPtr_reg[1]_0 (ap_CS_fsm_state3),
        .\mOutPtr_reg[1]_1 (icmp_ln139_fu_501_p2),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ap_s_axi ap_s_axi_U
       (.Block_entry87_proc_U0_ap_ready(Block_entry87_proc_U0_ap_ready),
        .D({ap_s_axi_U_n_27,ap_s_axi_U_n_28,ap_s_axi_U_n_29,ap_s_axi_U_n_30,ap_s_axi_U_n_31,ap_s_axi_U_n_32,ap_s_axi_U_n_33,ap_s_axi_U_n_34}),
        .DI({ap_s_axi_U_n_140,ap_s_axi_U_n_141}),
        .E(ap_s_axi_U_n_73),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_ap_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_ap_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_ap_WREADY),
        .Q(m),
        .S({ap_s_axi_U_n_142,ap_s_axi_U_n_143,ap_s_axi_U_n_144,ap_s_axi_U_n_145}),
        .\SRL_SIG_reg[0][1] (ap_return_1_preg_reg),
        .\SRL_SIG_reg[0][7] (ap_return_4_preg_reg),
        .\SRL_SIG_reg[0][8] (ap_return_5_preg),
        .\SRL_SIG_reg[0][8]_0 (ap_return_6_preg),
        .\SRL_SIG_reg[0][9] (sub25_fu_90_p2[9:7]),
        .\SRL_SIG_reg[0][9]_0 ({ap_return_7_preg_reg[9:7],ap_return_7_preg_reg[2]}),
        .add24_cast31_loc_channel_full_n(add24_cast31_loc_channel_full_n),
        .add24_cast_fu_86_p1(add24_cast_fu_86_p1),
        .add24_loc_channel_full_n(add24_loc_channel_full_n),
        .\add_ln40_9_reg_1937[3]_i_8 (Loop_VITIS_LOOP_139_1_proc_U0_n_150),
        .\add_ln40_9_reg_1937[3]_i_8_0 (Loop_VITIS_LOOP_139_1_proc_U0_n_149),
        .\add_ln40_9_reg_1937_reg[11] (Loop_VITIS_LOOP_139_1_proc_U0_n_67),
        .\add_ln40_9_reg_1937_reg[11]_0 (Loop_VITIS_LOOP_139_1_proc_U0_n_148),
        .\add_ln40_9_reg_1937_reg[11]_1 (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sext_ln40_cast_reg_1856 ),
        .\add_ln40_9_reg_1937_reg[11]_i_8_0 (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/zext_ln35_cast_reg_1851_reg ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(ap_s_axi_U_n_68),
        .ap_done_reg_reg_0(sub25_cast_loc_channel_U_n_4),
        .ap_idle(ap_idle),
        .ap_return_0_preg(ap_return_0_preg),
        .ap_return_3_preg(ap_return_3_preg),
        .\ap_return_8_preg_reg[16] (ap_return_8_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_s_axi_U_n_76),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_t_2(\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/ap_sig_allocacmp_t_2 ),
        .ap_start(ap_start),
        .ap_sync_channel_write_sub_loc_channel(ap_sync_channel_write_sub_loc_channel),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_entry87_proc_U0_ap_ready(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_add24_cast31_loc_channel(ap_sync_reg_channel_write_add24_cast31_loc_channel),
        .ap_sync_reg_channel_write_add24_loc_channel(ap_sync_reg_channel_write_add24_loc_channel),
        .ap_sync_reg_channel_write_sub_loc_channel_reg(ap_sync_reg_channel_write_sub_loc_channel_reg_n_0),
        .b0_q_cast32_loc_channel_empty_n(b0_q_cast32_loc_channel_empty_n),
        .b0_q_cast34_loc_channel_empty_n(b0_q_cast34_loc_channel_empty_n),
        .call_a_cast_loc_channel_empty_n(call_a_cast_loc_channel_empty_n),
        .\int_a0_p_reg[7]_0 (Block_entry87_proc_U0_ap_return_0),
        .\int_a0_p_reg[7]_1 (a0_p),
        .int_ap_start_reg_0({ap_s_axi_U_n_58,ap_s_axi_U_n_59,ap_s_axi_U_n_60,ap_s_axi_U_n_61,ap_s_axi_U_n_62,ap_s_axi_U_n_63,ap_s_axi_U_n_64,ap_s_axi_U_n_65,ap_s_axi_U_n_66,ap_s_axi_U_n_67}),
        .int_ap_start_reg_1(ap_s_axi_U_n_75),
        .int_ap_start_reg_2({ap_s_axi_U_n_116,ap_s_axi_U_n_117,ap_s_axi_U_n_118,ap_s_axi_U_n_119}),
        .\int_b0_q_reg[7]_0 ({Block_entry87_proc_U0_ap_return_3,ap_s_axi_U_n_86,ap_s_axi_U_n_87}),
        .\int_b0_q_reg[7]_1 (b0_q),
        .\int_isr_reg[0]_0 (icmp_ln139_fu_501_p2),
        .\int_isr_reg[0]_1 (ap_CS_fsm_state3),
        .\int_m_reg[0]_0 (sub25_fu_90_p2[2:1]),
        .\int_m_reg[1]_0 (ap_s_axi_U_n_36),
        .\int_m_reg[1]_1 (ap_s_axi_U_n_44),
        .\int_m_reg[1]_2 (ap_s_axi_U_n_120),
        .\int_m_reg[3]_0 (ap_s_axi_U_n_45),
        .\int_m_reg[4]_0 (ap_s_axi_U_n_46),
        .\int_m_reg[5]_0 ({ap_s_axi_U_n_51,ap_s_axi_U_n_52,ap_s_axi_U_n_53}),
        .\int_m_reg[6]_0 (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/icmp_ln39_fu_611_p2 ),
        .\int_m_reg[6]_1 (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_3_fu_861_p2 ),
        .\int_m_reg[6]_2 (ap_s_axi_U_n_48),
        .\int_m_reg[7]_0 (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln40_9_fu_875_p2 ),
        .\int_m_reg[7]_1 ({ap_s_axi_U_n_37,ap_s_axi_U_n_38,ap_s_axi_U_n_39,ap_s_axi_U_n_40,ap_s_axi_U_n_41,ap_s_axi_U_n_42,ap_s_axi_U_n_43}),
        .\int_m_reg[7]_2 ({ap_s_axi_U_n_49,ap_s_axi_U_n_50}),
        .\int_m_reg[7]_3 ({ap_s_axi_U_n_108,ap_s_axi_U_n_109,ap_s_axi_U_n_110,ap_s_axi_U_n_111,ap_s_axi_U_n_112,ap_s_axi_U_n_113,ap_s_axi_U_n_114,ap_s_axi_U_n_115}),
        .interrupt(interrupt),
        .push(push_4),
        .push_0(push),
        .s_axi_ap_ARADDR(s_axi_ap_ARADDR),
        .s_axi_ap_ARVALID(s_axi_ap_ARVALID),
        .s_axi_ap_AWADDR(s_axi_ap_AWADDR),
        .s_axi_ap_AWVALID(s_axi_ap_AWVALID),
        .s_axi_ap_BREADY(s_axi_ap_BREADY),
        .s_axi_ap_BVALID(s_axi_ap_BVALID),
        .s_axi_ap_RDATA({\^s_axi_ap_RDATA [9],\^s_axi_ap_RDATA [7:0]}),
        .s_axi_ap_RREADY(s_axi_ap_RREADY),
        .s_axi_ap_RVALID(s_axi_ap_RVALID),
        .s_axi_ap_WDATA(s_axi_ap_WDATA[7:0]),
        .\s_axi_ap_WDATA[7] (int_b0_q0),
        .\s_axi_ap_WDATA[7]_0 (int_m0),
        .s_axi_ap_WSTRB(s_axi_ap_WSTRB[0]),
        .s_axi_ap_WVALID(s_axi_ap_WVALID),
        .\sext_ln40_cast_reg_1856_reg[2] ({ap_s_axi_U_n_21,ap_s_axi_U_n_22}),
        .\sext_ln40_cast_reg_1856_reg[6] ({ap_s_axi_U_n_23,ap_s_axi_U_n_24,ap_s_axi_U_n_25,ap_s_axi_U_n_26}),
        .sub_loc_channel_full_n(sub_loc_channel_full_n),
        .\waddr_reg[5]_0 (ap_s_axi_U_n_74));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_entry87_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Loop_VITIS_LOOP_139_1_proc_U0_n_240),
        .Q(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Loop_VITIS_LOOP_139_1_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Loop_VITIS_LOOP_139_1_proc_U0_n_241),
        .Q(ap_sync_reg_Loop_VITIS_LOOP_139_1_proc_U0_ap_ready_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_add24_cast31_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_add24_cast31_loc_channel),
        .Q(ap_sync_reg_channel_write_add24_cast31_loc_channel),
        .R(ap_sync_reg_channel_write_sub_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_add24_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_add24_loc_channel),
        .Q(ap_sync_reg_channel_write_add24_loc_channel),
        .R(ap_sync_reg_channel_write_sub_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_b0_q_cast32_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_b0_q_cast32_loc_channel),
        .Q(ap_sync_reg_channel_write_b0_q_cast32_loc_channel),
        .R(ap_sync_reg_channel_write_sub_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_b0_q_cast34_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_b0_q_cast34_loc_channel),
        .Q(ap_sync_reg_channel_write_b0_q_cast34_loc_channel),
        .R(ap_sync_reg_channel_write_sub_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_call_a_cast_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_call_a_cast_loc_channel),
        .Q(ap_sync_reg_channel_write_call_a_cast_loc_channel),
        .R(ap_sync_reg_channel_write_sub_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_call_b_cast_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_call_b_cast_loc_channel),
        .Q(ap_sync_reg_channel_write_call_b_cast_loc_channel),
        .R(ap_sync_reg_channel_write_sub_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_m_cast_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_m_cast_loc_channel),
        .Q(ap_sync_reg_channel_write_m_cast_loc_channel),
        .R(ap_sync_reg_channel_write_sub_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_sub25_cast_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_sub25_cast_loc_channel),
        .Q(ap_sync_reg_channel_write_sub25_cast_loc_channel),
        .R(ap_sync_reg_channel_write_sub_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_sub_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_sub_loc_channel),
        .Q(ap_sync_reg_channel_write_sub_loc_channel_reg_n_0),
        .R(ap_sync_reg_channel_write_sub_loc_channel));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi aw_m_axi_U
       (.D({m_axi_aw_RLAST,m_axi_aw_RDATA}),
        .Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY(Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .\could_multi_bursts.burst_valid_reg (m_axi_aw_ARVALID),
        .dout({\load_unit/burst_ready ,aw_RDATA}),
        .empty_n_reg(aw_m_axi_U_n_34),
        .in(Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_ARADDR),
        .\mOutPtr_reg[3] (Loop_VITIS_LOOP_139_1_proc_U0_n_50),
        .\mOutPtr_reg[3]_0 (Loop_VITIS_LOOP_139_1_proc_U0_n_49),
        .\mOutPtr_reg[3]_1 (Loop_VITIS_LOOP_139_1_proc_U0_n_228),
        .m_axi_aw_ARADDR(\^m_axi_aw_ARADDR ),
        .m_axi_aw_ARLEN(\^m_axi_aw_ARLEN ),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .m_axi_aw_BREADY(m_axi_aw_BREADY),
        .m_axi_aw_BVALID(m_axi_aw_BVALID),
        .m_axi_aw_RVALID(m_axi_aw_RVALID),
        .mem_reg(Loop_VITIS_LOOP_139_1_proc_U0_n_238),
        .pop(\load_unit/buff_rdata/pop_2 ),
        .push(\load_unit/fifo_rreq/push_3 ),
        .ready_for_outstanding(\load_unit/ready_for_outstanding_1 ),
        .s_ready_t_reg(m_axi_aw_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S_0 b0_q_cast32_loc_channel_U
       (.B(b0_q_cast32_loc_channel_dout),
        .D({Block_entry87_proc_U0_ap_return_3,ap_s_axi_U_n_86,ap_s_axi_U_n_87}),
        .Loop_VITIS_LOOP_139_1_proc_U0_ap_ready(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_channel_write_b0_q_cast32_loc_channel(ap_sync_channel_write_b0_q_cast32_loc_channel),
        .ap_sync_reg_Block_entry87_proc_U0_ap_ready(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_b0_q_cast32_loc_channel(ap_sync_reg_channel_write_b0_q_cast32_loc_channel),
        .b0_q_cast32_loc_channel_empty_n(b0_q_cast32_loc_channel_empty_n),
        .b0_q_cast32_loc_channel_full_n(b0_q_cast32_loc_channel_full_n),
        .\mOutPtr_reg[1]_0 (icmp_ln139_fu_501_p2),
        .\mOutPtr_reg[1]_1 (ap_CS_fsm_state3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w16_d2_S b0_q_cast34_loc_channel_U
       (.Block_entry87_proc_U0_ap_ready(Block_entry87_proc_U0_ap_ready),
        .D({Block_entry87_proc_U0_ap_return_3,ap_s_axi_U_n_86,ap_s_axi_U_n_87}),
        .Loop_VITIS_LOOP_139_1_proc_U0_ap_ready(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .O({b0_q_cast34_loc_channel_U_n_1,b0_q_cast34_loc_channel_U_n_2,b0_q_cast34_loc_channel_U_n_3,b0_q_cast34_loc_channel_U_n_4}),
        .\SRL_SIG_reg[0][7] (b0_q_cast34_loc_channel_U_n_5),
        .\SRL_SIG_reg[0][7]_0 ({b0_q_cast34_loc_channel_U_n_6,b0_q_cast34_loc_channel_U_n_7,b0_q_cast34_loc_channel_U_n_8,b0_q_cast34_loc_channel_U_n_9}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_channel_write_b0_q_cast34_loc_channel(ap_sync_channel_write_b0_q_cast34_loc_channel),
        .ap_sync_reg_Block_entry87_proc_U0_ap_ready(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_b0_q_cast32_loc_channel(ap_sync_reg_channel_write_b0_q_cast32_loc_channel),
        .ap_sync_reg_channel_write_b0_q_cast34_loc_channel(ap_sync_reg_channel_write_b0_q_cast34_loc_channel),
        .ap_sync_reg_channel_write_b0_q_cast34_loc_channel_reg(b0_q_cast34_loc_channel_U_n_11),
        .b0_q_cast32_loc_channel_empty_n(b0_q_cast32_loc_channel_empty_n),
        .b0_q_cast32_loc_channel_full_n(b0_q_cast32_loc_channel_full_n),
        .b0_q_cast34_loc_channel_empty_n(b0_q_cast34_loc_channel_empty_n),
        .call_b_cast_loc_channel_empty_n(call_b_cast_loc_channel_empty_n),
        .empty_n_reg_0(b0_q_cast34_loc_channel_U_n_10),
        .\mOutPtr_reg[1]_0 (icmp_ln139_fu_501_p2),
        .\mOutPtr_reg[1]_1 (ap_CS_fsm_state3),
        .m_cast_loc_channel_empty_n(m_cast_loc_channel_empty_n),
        .\phi_mul_fu_214_reg[7] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/phi_mul_fu_214_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi bi_m_axi_U
       (.D({m_axi_bi_RLAST,m_axi_bi_RDATA}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .\could_multi_bursts.burst_valid_reg (m_axi_bi_ARVALID),
        .dout({\load_unit/burst_ready_5 ,bi_RDATA}),
        .dout_vld_reg(Loop_VITIS_LOOP_139_1_proc_U0_n_243),
        .empty_n_reg(bi_m_axi_U_n_34),
        .in(Loop_VITIS_LOOP_139_1_proc_U0_m_axi_bi_ARADDR),
        .\mOutPtr_reg[3] (Loop_VITIS_LOOP_139_1_proc_U0_n_56),
        .\mOutPtr_reg[3]_0 (Loop_VITIS_LOOP_139_1_proc_U0_n_55),
        .\mOutPtr_reg[3]_1 (Loop_VITIS_LOOP_139_1_proc_U0_n_228),
        .m_axi_bi_ARADDR(\^m_axi_bi_ARADDR ),
        .m_axi_bi_ARLEN(\^m_axi_bi_ARLEN ),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .m_axi_bi_BREADY(m_axi_bi_BREADY),
        .m_axi_bi_BVALID(m_axi_bi_BVALID),
        .m_axi_bi_RVALID(m_axi_bi_RVALID),
        .mem_reg(Loop_VITIS_LOOP_139_1_proc_U0_n_239),
        .pop(\load_unit/buff_rdata/pop ),
        .push(\load_unit/fifo_rreq/push ),
        .ready_for_outstanding(\load_unit/ready_for_outstanding ),
        .s_ready_t_reg(m_axi_bi_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi ca_m_axi_U
       (.Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY(Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY),
        .Q({m_axi_ca_WLAST,m_axi_ca_WSTRB,m_axi_ca_WDATA}),
        .\ap_CS_fsm_reg[14] ({\grp_sa_store_1_fu_386/ap_CS_fsm_pp0_stage14 ,\grp_sa_store_1_fu_386/ap_CS_fsm_pp0_stage13 ,\grp_sa_store_1_fu_386/ap_CS_fsm_pp0_stage10 ,\grp_sa_store_1_fu_386/ap_CS_fsm_pp0_stage9 }),
        .ap_NS_fsm2(\grp_sa_store_1_fu_386/ap_NS_fsm2 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(\grp_sa_store_1_fu_386/ap_enable_reg_pp0_iter0 ),
        .ap_enable_reg_pp0_iter1(\grp_sa_store_1_fu_386/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ca_AWREADY(ca_AWREADY),
        .ca_BVALID(ca_BVALID),
        .ca_WREADY(ca_WREADY),
        .\data_p1_reg[35] ({\^m_axi_ca_AWLEN ,\^m_axi_ca_AWADDR }),
        .din(Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_WDATA),
        .dout_vld_reg({\grp_sa_store_1_fu_386/ap_NS_fsm [14],\grp_sa_store_1_fu_386/ap_NS_fsm [10]}),
        .empty_n_reg(ca_m_axi_U_n_44),
        .in(Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_AWADDR),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .m_axi_ca_BVALID(m_axi_ca_BVALID),
        .m_axi_ca_RVALID(m_axi_ca_RVALID),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WVALID(m_axi_ca_WVALID),
        .pop(\store_unit/user_resp/pop ),
        .push(\store_unit/fifo_wreq/push ),
        .push_0(\store_unit/buff_wdata/push ),
        .s_ready_t_reg(m_axi_ca_BREADY),
        .s_ready_t_reg_0(m_axi_ca_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w6_d2_S call_a_cast_loc_channel_U
       (.D(Block_entry87_proc_U0_ap_return_0),
        .DI({call_a_cast_loc_channel_U_n_15,call_a_cast_loc_channel_U_n_16,call_a_cast_loc_channel_U_n_17}),
        .Loop_VITIS_LOOP_139_1_proc_U0_ap_ready(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .S({call_a_cast_loc_channel_U_n_18,call_a_cast_loc_channel_U_n_19,call_a_cast_loc_channel_U_n_20,call_a_cast_loc_channel_U_n_21}),
        .\SRL_SIG_reg[0][2] ({call_a_cast_loc_channel_U_n_6,call_a_cast_loc_channel_U_n_7,call_a_cast_loc_channel_U_n_8,call_a_cast_loc_channel_U_n_9}),
        .\SRL_SIG_reg[0][3] ({call_a_cast_loc_channel_U_n_3,call_a_cast_loc_channel_U_n_4,call_a_cast_loc_channel_U_n_5}),
        .\SRL_SIG_reg[0][3]_0 (call_a_cast_loc_channel_U_n_14),
        .\SRL_SIG_reg[0][4] (call_a_cast_loc_channel_U_n_13),
        .\SRL_SIG_reg[0][5] ({call_a_cast_loc_channel_U_n_10,call_a_cast_loc_channel_U_n_11,call_a_cast_loc_channel_U_n_12}),
        .\SRL_SIG_reg[0][5]_0 ({call_a_cast_loc_channel_U_n_22,call_a_cast_loc_channel_U_n_23,call_a_cast_loc_channel_U_n_24}),
        .\SRL_SIG_reg[0][5]_1 (call_a_cast_loc_channel_U_n_26),
        .\SRL_SIG_reg[0][5]_2 (call_a_cast_loc_channel_U_n_28),
        .\SRL_SIG_reg[1][4] ({call_a_cast_loc_channel_U_n_29,call_a_cast_loc_channel_U_n_30,call_a_cast_loc_channel_U_n_31,call_a_cast_loc_channel_U_n_32}),
        .\SRL_SIG_reg[1][4]_0 ({call_a_cast_loc_channel_U_n_33,call_a_cast_loc_channel_U_n_34,call_a_cast_loc_channel_U_n_35,call_a_cast_loc_channel_U_n_36}),
        .\SRL_SIG_reg[1][5] (call_a_cast_loc_channel_U_n_25),
        .\SRL_SIG_reg[1][5]_0 (call_a_cast_loc_channel_U_n_27),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_channel_write_call_a_cast_loc_channel(ap_sync_channel_write_call_a_cast_loc_channel),
        .ap_sync_reg_Block_entry87_proc_U0_ap_ready(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_call_a_cast_loc_channel(ap_sync_reg_channel_write_call_a_cast_loc_channel),
        .\bound_reg_719_reg[10] (Loop_VITIS_LOOP_139_1_proc_U0_n_43),
        .\bound_reg_719_reg[10]_0 ({Loop_VITIS_LOOP_139_1_proc_U0_n_44,Loop_VITIS_LOOP_139_1_proc_U0_n_45}),
        .\bound_reg_719_reg[10]_1 (Loop_VITIS_LOOP_139_1_proc_U0_n_42),
        .\bound_reg_719_reg[2] (call_b_cast_loc_channel_U_n_11),
        .\bound_reg_719_reg[2]_0 (call_b_cast_loc_channel_U_n_12),
        .\bound_reg_719_reg[2]_1 (call_b_cast_loc_channel_U_n_10),
        .call_a_cast_loc_channel_empty_n(call_a_cast_loc_channel_empty_n),
        .call_a_cast_loc_channel_full_n(call_a_cast_loc_channel_full_n),
        .\mOutPtr_reg[1]_0 (icmp_ln139_fu_501_p2),
        .\mOutPtr_reg[1]_1 (ap_CS_fsm_state3),
        .tmp_product__0_carry__1(call_a_cast_loc_channel_U_n_37),
        .tmp_product__26_carry(call_b_cast_loc_channel_U_n_7),
        .tmp_product__26_carry_0(call_b_cast_loc_channel_U_n_8),
        .tmp_product__26_carry_1(call_b_cast_loc_channel_U_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w6_d2_S_1 call_b_cast_loc_channel_U
       (.Block_entry87_proc_U0_ap_ready(Block_entry87_proc_U0_ap_ready),
        .D(Block_entry87_proc_U0_ap_return_3),
        .Loop_VITIS_LOOP_139_1_proc_U0_ap_ready(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .Loop_VITIS_LOOP_139_1_proc_U0_ap_start(Loop_VITIS_LOOP_139_1_proc_U0_ap_start),
        .\SRL_SIG_reg[0][0] (call_b_cast_loc_channel_U_n_11),
        .\SRL_SIG_reg[0][1] (call_b_cast_loc_channel_U_n_9),
        .\SRL_SIG_reg[0][1]_0 (call_b_cast_loc_channel_U_n_10),
        .\SRL_SIG_reg[0][2] (call_b_cast_loc_channel_U_n_12),
        .\SRL_SIG_reg[0][3] (call_b_cast_loc_channel_U_n_7),
        .\SRL_SIG_reg[0][4] (call_b_cast_loc_channel_U_n_5),
        .\SRL_SIG_reg[0][4]_0 (call_b_cast_loc_channel_U_n_6),
        .\SRL_SIG_reg[0][5] (call_b_cast_loc_channel_U_n_8),
        .add24_cast31_loc_channel_empty_n(add24_cast31_loc_channel_empty_n),
        .add24_loc_channel_empty_n(add24_loc_channel_empty_n),
        .\ap_CS_fsm_reg[0] (ap_NS_fsm__0),
        .\ap_CS_fsm_reg[1] (ap_s_axi_U_n_75),
        .\ap_CS_fsm_reg[1]_0 (ap_sync_reg_Loop_VITIS_LOOP_139_1_proc_U0_ap_ready_reg_n_0),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_channel_write_call_b_cast_loc_channel(ap_sync_channel_write_call_b_cast_loc_channel),
        .ap_sync_reg_Block_entry87_proc_U0_ap_ready(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_call_a_cast_loc_channel(ap_sync_reg_channel_write_call_a_cast_loc_channel),
        .ap_sync_reg_channel_write_call_b_cast_loc_channel(ap_sync_reg_channel_write_call_b_cast_loc_channel),
        .ap_sync_reg_channel_write_call_b_cast_loc_channel_reg(call_b_cast_loc_channel_U_n_4),
        .call_a_cast_loc_channel_full_n(call_a_cast_loc_channel_full_n),
        .call_b_cast_loc_channel_empty_n(call_b_cast_loc_channel_empty_n),
        .\j_fu_186_reg[5] (call_b_cast_loc_channel_U_n_13),
        .\mOutPtr_reg[1]_0 ({ap_CS_fsm_state3,Loop_VITIS_LOOP_139_1_proc_U0_n_27}),
        .\mOutPtr_reg[1]_1 (icmp_ln139_fu_501_p2),
        .m_cast_loc_channel_empty_n(m_cast_loc_channel_empty_n),
        .\select_ln139_reg_727[5]_i_2 (j_fu_186),
        .sub25_cast_loc_channel_empty_n(sub25_cast_loc_channel_empty_n),
        .sub_loc_channel_empty_n(sub_loc_channel_empty_n),
        .tmp_product__26_carry__0(call_a_cast_loc_channel_U_n_13),
        .tmp_product__26_carry__0_0(call_a_cast_loc_channel_U_n_28),
        .tmp_product__26_carry__0_1(call_a_cast_loc_channel_U_n_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_control_s_axi control_s_axi_U
       (.CO(add24_cast31_loc_channel_U_n_19),
        .D(\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln40_3_fu_815_p2 ),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .O(\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 ),
        .Q(addr_a0),
        .S(add24_cast31_loc_channel_U_n_37),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\int_addr_a0_reg[29]_0 (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln40_1_fu_645_p2 [31:17]),
        .\int_addr_a0_reg[29]_1 (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln40_7_fu_1002_p2 ),
        .\int_addr_a0_reg[29]_2 (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln40_11_fu_1157_p2 ),
        .\int_addr_b0_reg[19]_0 (addr_b0),
        .\int_addr_b0_reg[19]_1 (control_s_axi_U_n_152),
        .\int_addr_b0_reg[19]_2 ({control_s_axi_U_n_153,control_s_axi_U_n_154}),
        .\int_addr_b0_reg[29]_0 (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln68_fu_915_p2 ),
        .\int_addr_b0_reg[29]_1 (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln68_1_fu_1075_p2 ),
        .\int_addr_b0_reg[29]_2 (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln68_2_fu_1193_p2 ),
        .\int_addr_b0_reg[29]_3 (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln68_3_fu_1239_p2 ),
        .\int_addr_c0_reg[31]_0 (addr_c0),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .\trunc_ln2_reg_1942_reg[18] (Loop_VITIS_LOOP_139_1_proc_U0_n_73),
        .\trunc_ln2_reg_1942_reg[18]_0 (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln68_fu_897_p2 ),
        .\trunc_ln2_reg_1942_reg[18]_1 (Loop_VITIS_LOOP_139_1_proc_U0_n_159),
        .\trunc_ln40_1_reg_1927_reg[18] (Loop_VITIS_LOOP_139_1_proc_U0_n_63),
        .\trunc_ln40_1_reg_1927_reg[18]_0 ({Loop_VITIS_LOOP_139_1_proc_U0_n_60,\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_1_fu_797_p2 }),
        .\trunc_ln40_1_reg_1927_reg[18]_1 (Loop_VITIS_LOOP_139_1_proc_U0_n_244),
        .\trunc_ln40_2_reg_1968_reg[18] (Loop_VITIS_LOOP_139_1_proc_U0_n_66),
        .\trunc_ln40_2_reg_1968_reg[18]_0 ({Loop_VITIS_LOOP_139_1_proc_U0_n_64,\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_2_fu_984_p2 }),
        .\trunc_ln40_2_reg_1968_reg[18]_1 (Loop_VITIS_LOOP_139_1_proc_U0_n_245),
        .\trunc_ln40_3_reg_2005_reg[18] (Loop_VITIS_LOOP_139_1_proc_U0_n_70),
        .\trunc_ln40_3_reg_2005_reg[18]_0 (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sext_ln40_11_fu_1153_p1 ),
        .\trunc_ln40_3_reg_2005_reg[18]_1 (Loop_VITIS_LOOP_139_1_proc_U0_n_158),
        .\trunc_ln68_1_reg_1984_reg[18] (Loop_VITIS_LOOP_139_1_proc_U0_n_76),
        .\trunc_ln68_1_reg_1984_reg[18]_0 (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln68_1_fu_1058_p2 ),
        .\trunc_ln68_1_reg_1984_reg[18]_1 (Loop_VITIS_LOOP_139_1_proc_U0_n_160),
        .\trunc_ln68_2_reg_2016_reg[18] (Loop_VITIS_LOOP_139_1_proc_U0_n_79),
        .\trunc_ln68_2_reg_2016_reg[18]_0 (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sext_ln68_4_fu_1189_p1 ),
        .\trunc_ln68_2_reg_2016_reg[18]_1 (Loop_VITIS_LOOP_139_1_proc_U0_n_161),
        .\trunc_ln68_3_reg_2033_reg[18] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sext_ln68_7_fu_1235_p1 ),
        .\trunc_ln68_3_reg_2033_reg[22] (Loop_VITIS_LOOP_139_1_proc_U0_n_81));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w9_d2_S_2 m_cast_loc_channel_U
       (.D({ap_s_axi_U_n_108,ap_s_axi_U_n_109,ap_s_axi_U_n_110,ap_s_axi_U_n_111,ap_s_axi_U_n_112,ap_s_axi_U_n_113,ap_s_axi_U_n_114,ap_s_axi_U_n_115}),
        .Loop_VITIS_LOOP_139_1_proc_U0_ap_ready(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .P(p_mid_reg_742[8:2]),
        .\SRL_SIG_reg[0][0] (m_cast_loc_channel_U_n_31),
        .\SRL_SIG_reg[0][3] ({m_cast_loc_channel_U_n_22,m_cast_loc_channel_U_n_23,m_cast_loc_channel_U_n_24,m_cast_loc_channel_U_n_25}),
        .\SRL_SIG_reg[0][7] ({m_cast_loc_channel_U_n_18,m_cast_loc_channel_U_n_19,m_cast_loc_channel_U_n_20,m_cast_loc_channel_U_n_21}),
        .\SRL_SIG_reg[0][7]_0 ({m_cast_loc_channel_U_n_26,m_cast_loc_channel_U_n_27,m_cast_loc_channel_U_n_28,m_cast_loc_channel_U_n_29}),
        .\SRL_SIG_reg[1][0] (m_cast_loc_channel_U_n_32),
        .\SRL_SIG_reg[1][3] ({m_cast_loc_channel_U_n_14,m_cast_loc_channel_U_n_15,m_cast_loc_channel_U_n_16,m_cast_loc_channel_U_n_17}),
        .\SRL_SIG_reg[1][7] (m_cast_loc_channel_U_n_12),
        .\SRL_SIG_reg[1][7]_0 (m_cast_loc_channel_U_n_13),
        .\add_ln40_5_reg_1932_reg[10] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sext_ln40_cast_reg_1856 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_t_2(\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/ap_sig_allocacmp_t_2 ),
        .ap_start(ap_start),
        .ap_sync_channel_write_m_cast_loc_channel(ap_sync_channel_write_m_cast_loc_channel),
        .ap_sync_reg_Block_entry87_proc_U0_ap_ready(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_m_cast_loc_channel(ap_sync_reg_channel_write_m_cast_loc_channel),
        .\mOutPtr_reg[1]_0 (icmp_ln139_fu_501_p2),
        .\mOutPtr_reg[1]_1 (ap_CS_fsm_state3),
        .m_cast_loc_channel_empty_n(m_cast_loc_channel_empty_n),
        .m_cast_loc_channel_full_n(m_cast_loc_channel_full_n),
        .p_mid_reg_742_reg({m_cast_loc_channel_U_n_33,m_cast_loc_channel_U_n_34,m_cast_loc_channel_U_n_35,m_cast_loc_channel_U_n_36}),
        .p_mid_reg_742_reg_0({m_cast_loc_channel_U_n_37,m_cast_loc_channel_U_n_38,m_cast_loc_channel_U_n_39}),
        .\sext_ln40_cast_reg_1856_reg[8] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/add_ln40_5_fu_844_p2 ),
        .\trunc_ln40_1_reg_1927_reg[6]_i_2 (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/t_2_reg_1866 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w11_d2_S sub25_cast_loc_channel_U
       (.Block_entry87_proc_U0_ap_ready(Block_entry87_proc_U0_ap_ready),
        .CO(\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/icmp_ln153_fu_595_p2 ),
        .D({ap_s_axi_U_n_116,ap_s_axi_U_n_117,ap_s_axi_U_n_118,Block_entry87_proc_U0_n_34,Block_entry87_proc_U0_n_35,Block_entry87_proc_U0_n_36,Block_entry87_proc_U0_n_37,ap_s_axi_U_n_119,Block_entry87_proc_U0_n_38}),
        .Loop_VITIS_LOOP_139_1_proc_U0_ap_ready(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .Loop_VITIS_LOOP_139_1_proc_U0_ap_start(Loop_VITIS_LOOP_139_1_proc_U0_ap_start),
        .add24_cast31_loc_channel_empty_n(add24_cast31_loc_channel_empty_n),
        .add24_loc_channel_empty_n(add24_loc_channel_empty_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_t_2(\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/ap_sig_allocacmp_t_2 ),
        .ap_start(ap_start),
        .ap_sync_channel_write_sub25_cast_loc_channel(ap_sync_channel_write_sub25_cast_loc_channel),
        .ap_sync_reg_Block_entry87_proc_U0_ap_ready(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_m_cast_loc_channel(ap_sync_reg_channel_write_m_cast_loc_channel),
        .ap_sync_reg_channel_write_sub25_cast_loc_channel(ap_sync_reg_channel_write_sub25_cast_loc_channel),
        .ap_sync_reg_channel_write_sub_loc_channel(ap_sync_reg_channel_write_sub_loc_channel),
        .ap_sync_reg_channel_write_sub_loc_channel_reg(sub25_cast_loc_channel_U_n_4),
        .ap_sync_reg_channel_write_sub_loc_channel_reg_0(call_b_cast_loc_channel_U_n_4),
        .ap_sync_reg_channel_write_sub_loc_channel_reg_1(b0_q_cast34_loc_channel_U_n_11),
        .ap_sync_reg_channel_write_sub_loc_channel_reg_2(add24_loc_channel_U_n_2),
        .ap_sync_reg_channel_write_sub_loc_channel_reg_3(ap_sync_reg_channel_write_sub_loc_channel_reg_n_0),
        .int_ap_idle_reg(Loop_VITIS_LOOP_139_1_proc_U0_n_230),
        .\mOutPtr_reg[1]_0 (icmp_ln139_fu_501_p2),
        .\mOutPtr_reg[1]_1 (ap_CS_fsm_state3),
        .m_cast_loc_channel_full_n(m_cast_loc_channel_full_n),
        .push(push_6),
        .sub25_cast_loc_channel_empty_n(sub25_cast_loc_channel_empty_n),
        .sub_loc_channel_empty_n(sub_loc_channel_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w9_d2_S_3 sub_loc_channel_U
       (.D({ap_s_axi_U_n_37,ap_s_axi_U_n_38,ap_s_axi_U_n_39,ap_s_axi_U_n_40,ap_s_axi_U_n_41,ap_s_axi_U_n_42,ap_s_axi_U_n_43,ap_s_axi_U_n_34,Block_entry87_proc_U0_n_46}),
        .Loop_VITIS_LOOP_139_1_proc_U0_ap_ready(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .\SRL_SIG_reg[0][8] (\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/icmp_ln39_3_fu_725_p2 ),
        .\SRL_SIG_reg[1][0] (ap_sync_reg_channel_write_sub_loc_channel_reg_n_0),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_t_2(\grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/ap_sig_allocacmp_t_2 ),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry87_proc_U0_ap_ready(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .\mOutPtr_reg[1]_0 (icmp_ln139_fu_501_p2),
        .\mOutPtr_reg[1]_1 (ap_CS_fsm_state3),
        .push(push_6),
        .sub_loc_channel_empty_n(sub_loc_channel_empty_n),
        .sub_loc_channel_full_n(sub_loc_channel_full_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Block_entry87_proc
   (D,
    \ap_return_8_preg_reg[16]_0 ,
    ap_return_3_preg,
    \ap_return_5_preg_reg[8]_0 ,
    ap_done_reg,
    \ap_return_8_preg_reg[0]_0 ,
    int_ap_start_reg,
    \ap_return_7_preg_reg[9]_0 ,
    \ap_return_6_preg_reg[0]_0 ,
    \ap_return_6_preg_reg[8]_0 ,
    \ap_return_5_preg_reg[0]_0 ,
    \ap_return_8_preg_reg[16]_1 ,
    \ap_return_8_preg_reg[15]_0 ,
    \ap_return_8_preg_reg[14]_0 ,
    \ap_return_8_preg_reg[13]_0 ,
    \ap_return_8_preg_reg[12]_0 ,
    \ap_return_8_preg_reg[11]_0 ,
    \ap_return_8_preg_reg[10]_0 ,
    \ap_return_8_preg_reg[9]_0 ,
    \ap_return_8_preg_reg[8]_0 ,
    ap_return_0_preg,
    \ap_return_1_preg_reg[1]_0 ,
    \ap_return_4_preg_reg[7]_0 ,
    \ap_return_7_preg_reg[2]_0 ,
    \ap_return_5_preg_reg[1]_0 ,
    DI,
    S,
    \ap_return_7_preg_reg[9]_1 ,
    \ap_return_7_preg_reg[9]_2 ,
    ap_rst_n_inv,
    Block_entry87_proc_U0_ap_ready,
    ap_clk,
    add24_cast_fu_86_p1,
    \ap_return_8_preg_reg[2]_0 ,
    Q,
    ap_done_reg_reg_0,
    \ap_return_4_preg_reg[7]_1 ,
    ap_start,
    ap_sync_reg_Block_entry87_proc_U0_ap_ready,
    \ap_return_0_preg_reg[5]_0 ,
    \ap_return_5_preg_reg[8]_1 ,
    \ap_return_5_preg_reg[6]_0 ,
    \ap_return_5_preg_reg[5]_0 ,
    \ap_return_5_preg_reg[4]_0 ,
    \ap_return_5_preg_reg[3]_0 ,
    \ap_return_6_preg_reg[8]_1 ,
    \ap_return_8_preg_reg[16]_2 );
  output [2:0]D;
  output [14:0]\ap_return_8_preg_reg[16]_0 ;
  output [5:0]ap_return_3_preg;
  output [7:0]\ap_return_5_preg_reg[8]_0 ;
  output ap_done_reg;
  output [0:0]\ap_return_8_preg_reg[0]_0 ;
  output [4:0]int_ap_start_reg;
  output [3:0]\ap_return_7_preg_reg[9]_0 ;
  output [0:0]\ap_return_6_preg_reg[0]_0 ;
  output [1:0]\ap_return_6_preg_reg[8]_0 ;
  output [0:0]\ap_return_5_preg_reg[0]_0 ;
  output \ap_return_8_preg_reg[16]_1 ;
  output \ap_return_8_preg_reg[15]_0 ;
  output \ap_return_8_preg_reg[14]_0 ;
  output \ap_return_8_preg_reg[13]_0 ;
  output \ap_return_8_preg_reg[12]_0 ;
  output \ap_return_8_preg_reg[11]_0 ;
  output \ap_return_8_preg_reg[10]_0 ;
  output \ap_return_8_preg_reg[9]_0 ;
  output \ap_return_8_preg_reg[8]_0 ;
  output [5:0]ap_return_0_preg;
  output [1:0]\ap_return_1_preg_reg[1]_0 ;
  output [7:0]\ap_return_4_preg_reg[7]_0 ;
  input [1:0]\ap_return_7_preg_reg[2]_0 ;
  input \ap_return_5_preg_reg[1]_0 ;
  input [3:0]DI;
  input [3:0]S;
  input [1:0]\ap_return_7_preg_reg[9]_1 ;
  input [2:0]\ap_return_7_preg_reg[9]_2 ;
  input ap_rst_n_inv;
  input Block_entry87_proc_U0_ap_ready;
  input ap_clk;
  input [1:0]add24_cast_fu_86_p1;
  input \ap_return_8_preg_reg[2]_0 ;
  input [7:0]Q;
  input ap_done_reg_reg_0;
  input [7:0]\ap_return_4_preg_reg[7]_1 ;
  input ap_start;
  input ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  input [5:0]\ap_return_0_preg_reg[5]_0 ;
  input [1:0]\ap_return_5_preg_reg[8]_1 ;
  input \ap_return_5_preg_reg[6]_0 ;
  input \ap_return_5_preg_reg[5]_0 ;
  input \ap_return_5_preg_reg[4]_0 ;
  input \ap_return_5_preg_reg[3]_0 ;
  input [1:0]\ap_return_6_preg_reg[8]_1 ;
  input [9:0]\ap_return_8_preg_reg[16]_2 ;

  wire Block_entry87_proc_U0_ap_ready;
  wire [2:0]D;
  wire [3:0]DI;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]add24_cast_fu_86_p1;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [5:0]ap_return_0_preg;
  wire [5:0]\ap_return_0_preg_reg[5]_0 ;
  wire [1:0]\ap_return_1_preg_reg[1]_0 ;
  wire [5:0]ap_return_3_preg;
  wire [7:0]\ap_return_4_preg_reg[7]_0 ;
  wire [7:0]\ap_return_4_preg_reg[7]_1 ;
  wire [0:0]ap_return_5_preg;
  wire [0:0]\ap_return_5_preg_reg[0]_0 ;
  wire \ap_return_5_preg_reg[1]_0 ;
  wire \ap_return_5_preg_reg[3]_0 ;
  wire \ap_return_5_preg_reg[4]_0 ;
  wire \ap_return_5_preg_reg[5]_0 ;
  wire \ap_return_5_preg_reg[6]_0 ;
  wire [7:0]\ap_return_5_preg_reg[8]_0 ;
  wire [1:0]\ap_return_5_preg_reg[8]_1 ;
  wire [0:0]ap_return_6_preg;
  wire [0:0]\ap_return_6_preg_reg[0]_0 ;
  wire [1:0]\ap_return_6_preg_reg[8]_0 ;
  wire [1:0]\ap_return_6_preg_reg[8]_1 ;
  wire [6:1]ap_return_7_preg_reg;
  wire [1:0]\ap_return_7_preg_reg[2]_0 ;
  wire [3:0]\ap_return_7_preg_reg[9]_0 ;
  wire [1:0]\ap_return_7_preg_reg[9]_1 ;
  wire [2:0]\ap_return_7_preg_reg[9]_2 ;
  wire [0:0]ap_return_8_preg;
  wire [0:0]\ap_return_8_preg_reg[0]_0 ;
  wire \ap_return_8_preg_reg[10]_0 ;
  wire \ap_return_8_preg_reg[11]_0 ;
  wire \ap_return_8_preg_reg[12]_0 ;
  wire \ap_return_8_preg_reg[13]_0 ;
  wire \ap_return_8_preg_reg[14]_0 ;
  wire \ap_return_8_preg_reg[15]_0 ;
  wire [14:0]\ap_return_8_preg_reg[16]_0 ;
  wire \ap_return_8_preg_reg[16]_1 ;
  wire [9:0]\ap_return_8_preg_reg[16]_2 ;
  wire \ap_return_8_preg_reg[2]_0 ;
  wire \ap_return_8_preg_reg[8]_0 ;
  wire \ap_return_8_preg_reg[9]_0 ;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  wire [4:0]int_ap_start_reg;
  wire [6:3]sub25_fu_90_p2;
  wire sub25_fu_90_p2_carry__0_n_2;
  wire sub25_fu_90_p2_carry__0_n_3;
  wire sub25_fu_90_p2_carry_n_0;
  wire sub25_fu_90_p2_carry_n_1;
  wire sub25_fu_90_p2_carry_n_2;
  wire sub25_fu_90_p2_carry_n_3;
  wire [3:2]NLW_sub25_fu_90_p2_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_sub25_fu_90_p2_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\ap_return_8_preg_reg[16]_0 [8]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_start),
        .O(\ap_return_8_preg_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\ap_return_8_preg_reg[16]_0 [9]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_start),
        .O(\ap_return_8_preg_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\ap_return_8_preg_reg[16]_0 [10]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_start),
        .O(\ap_return_8_preg_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\ap_return_8_preg_reg[16]_0 [11]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_start),
        .O(\ap_return_8_preg_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\ap_return_8_preg_reg[16]_0 [12]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_start),
        .O(\ap_return_8_preg_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\ap_return_8_preg_reg[16]_0 [13]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_start),
        .O(\ap_return_8_preg_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG[0][16]_i_2 
       (.I0(\ap_return_8_preg_reg[16]_0 [14]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_start),
        .O(\ap_return_8_preg_reg[16]_1 ));
  LUT5 #(
    .INIT(32'hAAAAAA3A)) 
    \SRL_SIG[0][1]_i_1__4 
       (.I0(ap_return_7_preg_reg[1]),
        .I1(\ap_return_4_preg_reg[7]_1 [0]),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(int_ap_start_reg[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][3]_i_1__4 
       (.I0(sub25_fu_90_p2[3]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_return_7_preg_reg[3]),
        .O(int_ap_start_reg[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][4]_i_1__4 
       (.I0(sub25_fu_90_p2[4]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_return_7_preg_reg[4]),
        .O(int_ap_start_reg[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][5]_i_1__4 
       (.I0(sub25_fu_90_p2[5]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_return_7_preg_reg[5]),
        .O(int_ap_start_reg[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(sub25_fu_90_p2[6]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_return_7_preg_reg[6]),
        .O(int_ap_start_reg[4]));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG[0][8]_i_1__2 
       (.I0(\ap_return_8_preg_reg[16]_0 [6]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_start),
        .O(\ap_return_8_preg_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\ap_return_8_preg_reg[16]_0 [7]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_start),
        .O(\ap_return_8_preg_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[5]_0 [0]),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[5]_0 [1]),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[5]_0 [2]),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[5]_0 [3]),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[5]_0 [4]),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[5]_0 [5]),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(Q[0]),
        .Q(\ap_return_1_preg_reg[1]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(Q[1]),
        .Q(\ap_return_1_preg_reg[1]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(Q[2]),
        .Q(ap_return_3_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(Q[3]),
        .Q(ap_return_3_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(Q[4]),
        .Q(ap_return_3_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(Q[5]),
        .Q(ap_return_3_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(Q[6]),
        .Q(ap_return_3_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(Q[7]),
        .Q(ap_return_3_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[7]_1 [0]),
        .Q(\ap_return_4_preg_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[7]_1 [1]),
        .Q(\ap_return_4_preg_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[7]_1 [2]),
        .Q(\ap_return_4_preg_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[7]_1 [3]),
        .Q(\ap_return_4_preg_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[7]_1 [4]),
        .Q(\ap_return_4_preg_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[7]_1 [5]),
        .Q(\ap_return_4_preg_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[7]_1 [6]),
        .Q(\ap_return_4_preg_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_4_preg_reg[7]_1 [7]),
        .Q(\ap_return_4_preg_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAAAAA3A)) 
    \ap_return_5_preg[0]_i_1 
       (.I0(ap_return_5_preg),
        .I1(\ap_return_4_preg_reg[7]_1 [0]),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(\ap_return_5_preg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[0]_0 ),
        .Q(ap_return_5_preg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[1]_0 ),
        .Q(\ap_return_5_preg_reg[8]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[8]_1 [0]),
        .Q(\ap_return_5_preg_reg[8]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[3]_0 ),
        .Q(\ap_return_5_preg_reg[8]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[4]_0 ),
        .Q(\ap_return_5_preg_reg[8]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[5]_0 ),
        .Q(\ap_return_5_preg_reg[8]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_5_preg_reg[6]_0 ),
        .Q(\ap_return_5_preg_reg[8]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[9]_1 [0]),
        .Q(\ap_return_5_preg_reg[8]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_5_preg_reg[8]_1 [1]),
        .Q(\ap_return_5_preg_reg[8]_0 [7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAAAAA3A)) 
    \ap_return_6_preg[0]_i_1 
       (.I0(ap_return_6_preg),
        .I1(\ap_return_4_preg_reg[7]_1 [0]),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(\ap_return_6_preg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_6_preg_reg[0]_0 ),
        .Q(ap_return_6_preg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_6_preg_reg[8]_1 [0]),
        .Q(\ap_return_6_preg_reg[8]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_6_preg_reg[8]_1 [1]),
        .Q(\ap_return_6_preg_reg[8]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[2]_0 [0]),
        .Q(ap_return_7_preg_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_7_preg_reg[2]_0 [1]),
        .Q(\ap_return_7_preg_reg[9]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(sub25_fu_90_p2[3]),
        .Q(ap_return_7_preg_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(sub25_fu_90_p2[4]),
        .Q(ap_return_7_preg_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(sub25_fu_90_p2[5]),
        .Q(ap_return_7_preg_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(sub25_fu_90_p2[6]),
        .Q(ap_return_7_preg_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(D[0]),
        .Q(\ap_return_7_preg_reg[9]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(D[1]),
        .Q(\ap_return_7_preg_reg[9]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(D[2]),
        .Q(\ap_return_7_preg_reg[9]_0 [3]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAAAAA3A)) 
    \ap_return_8_preg[0]_i_1 
       (.I0(ap_return_8_preg),
        .I1(\ap_return_4_preg_reg[7]_1 [0]),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(\ap_return_8_preg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[0]_0 ),
        .Q(ap_return_8_preg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[16]_2 [3]),
        .Q(\ap_return_8_preg_reg[16]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[16]_2 [4]),
        .Q(\ap_return_8_preg_reg[16]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[16]_2 [5]),
        .Q(\ap_return_8_preg_reg[16]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[16]_2 [6]),
        .Q(\ap_return_8_preg_reg[16]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[16]_2 [7]),
        .Q(\ap_return_8_preg_reg[16]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[16]_2 [8]),
        .Q(\ap_return_8_preg_reg[16]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[16]_2 [9]),
        .Q(\ap_return_8_preg_reg[16]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(\ap_return_8_preg_reg[2]_0 ),
        .Q(\ap_return_8_preg_reg[16]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(add24_cast_fu_86_p1[0]),
        .Q(\ap_return_8_preg_reg[16]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(add24_cast_fu_86_p1[1]),
        .Q(\ap_return_8_preg_reg[16]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(DI[2]),
        .Q(\ap_return_8_preg_reg[16]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry87_proc_U0_ap_ready),
        .D(DI[3]),
        .Q(\ap_return_8_preg_reg[16]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[16]_2 [0]),
        .Q(\ap_return_8_preg_reg[16]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[16]_2 [1]),
        .Q(\ap_return_8_preg_reg[16]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[16]_2 [2]),
        .Q(\ap_return_8_preg_reg[16]_0 [7]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub25_fu_90_p2_carry
       (.CI(1'b0),
        .CO({sub25_fu_90_p2_carry_n_0,sub25_fu_90_p2_carry_n_1,sub25_fu_90_p2_carry_n_2,sub25_fu_90_p2_carry_n_3}),
        .CYINIT(\ap_return_5_preg_reg[1]_0 ),
        .DI(DI),
        .O(sub25_fu_90_p2),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub25_fu_90_p2_carry__0
       (.CI(sub25_fu_90_p2_carry_n_0),
        .CO({NLW_sub25_fu_90_p2_carry__0_CO_UNCONNECTED[3:2],sub25_fu_90_p2_carry__0_n_2,sub25_fu_90_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ap_return_7_preg_reg[9]_1 }),
        .O({NLW_sub25_fu_90_p2_carry__0_O_UNCONNECTED[3],D}),
        .S({1'b0,\ap_return_7_preg_reg[9]_2 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Loop_VITIS_LOOP_139_1_proc
   (ap_sig_allocacmp_t_2,
    \sext_ln40_cast_reg_1856_reg[8] ,
    \phi_mul_fu_214_reg[7] ,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[2]_0 ,
    P,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][5]_1 ,
    \indvar_flatten_fu_194_reg[9]_0 ,
    push,
    pop,
    \and_ln35_1_reg_1890_pp0_iter2_reg_reg[0] ,
    \icmp_ln153_reg_1873_pp0_iter2_reg_reg[0] ,
    ready_for_outstanding,
    Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY,
    push_0,
    pop_1,
    \icmp_ln153_reg_1873_pp0_iter3_reg_reg[0] ,
    ap_enable_reg_pp0_iter3_reg,
    push_2,
    pop_3,
    push_4,
    p_mid_reg_742_reg_0,
    \t_2_reg_1866_reg[1] ,
    \int_addr_a0_reg[16] ,
    \trunc_ln40_2_reg_1968_reg[18]_i_3 ,
    \int_addr_a0_reg[16]_0 ,
    \sext_ln40_cast_reg_1856_reg[6] ,
    \sub_ln40_4_reg_1973_reg[16] ,
    \sub_ln40_4_reg_1973_reg[14] ,
    mul_i_i_reg_1898_reg,
    \int_addr_b0_reg[16] ,
    mul_i_i_reg_1898_reg_0,
    \int_addr_b0_reg[16]_0 ,
    \sub_ln68_2_reg_1989_reg[16] ,
    \sub_ln68_2_reg_1989_reg[14] ,
    \sub_ln68_3_reg_1994_reg[17] ,
    \int_addr_b0_reg[19] ,
    \zext_ln35_cast_reg_1851_reg[7] ,
    in,
    \trunc_ln68_1_reg_1984_reg[29] ,
    \sext_ln40_cast_reg_1856_reg[7] ,
    \zext_ln35_cast_reg_1851_reg[1] ,
    \zext_ln35_cast_reg_1851_reg[0] ,
    p_mid_reg_742_reg_1,
    p_mid_reg_742_reg_2,
    \sub_ln40_4_reg_1973_reg[15] ,
    \int_addr_b0_reg[17] ,
    \int_addr_b0_reg[17]_0 ,
    \sub_ln68_2_reg_1989_reg[15] ,
    din,
    \ap_CS_fsm_reg[14]_0 ,
    \trunc_ln1_reg_610_reg[29] ,
    \ap_CS_fsm_reg[4]_0 ,
    Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY,
    \ap_CS_fsm_reg[0]_0 ,
    ap_sync_ready,
    mOutPtr16_out,
    empty_n_reg,
    mOutPtr16_out_5,
    empty_n_reg_0,
    Loop_VITIS_LOOP_139_1_proc_U0_ap_ready,
    \j_fu_186_reg[5]_0 ,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_rst_n_2,
    ap_rst_n_3,
    ready_for_outstanding_6,
    \ap_CS_fsm_reg[3]_0 ,
    \int_addr_a0_reg[17] ,
    \int_addr_a0_reg[17]_0 ,
    ap_clk,
    CO,
    \icmp_ln39_reg_1877_reg[0] ,
    ap_rst_n_inv,
    B,
    A,
    add24_loc_channel_dout,
    O,
    \phi_mul_fu_214_reg[7]_0 ,
    Q,
    \ap_CS_fsm_reg[1]_0 ,
    DI,
    S,
    \bound_reg_719_reg[6]_0 ,
    \bound_reg_719_reg[6]_1 ,
    tmp_product__50_carry__0_i_4,
    tmp_product__50_carry__0_i_4_0,
    \bound_reg_719_reg[10]_0 ,
    \bound_reg_719_reg[10]_1 ,
    \bound_reg_719_reg[10]_2 ,
    \bound_reg_719_reg[10]_3 ,
    \bound_reg_719_reg[11]_0 ,
    \bound_reg_719_reg[10]_4 ,
    aw_ARREADY,
    aw_RVALID,
    mem_reg,
    dout,
    bi_ARREADY,
    bi_RVALID,
    dout_vld_reg,
    ca_AWREADY,
    ap_NS_fsm2,
    ca_BVALID,
    \mOutPtr_reg[2] ,
    ca_WREADY,
    \and_ln35_1_reg_1890_reg[0]_i_7 ,
    \and_ln35_1_reg_1890_reg[0]_i_6 ,
    \and_ln35_1_reg_1890_reg[0] ,
    \and_ln35_reg_1886_reg[0]_i_3 ,
    \and_ln35_reg_1886_reg[0]_i_2 ,
    \and_ln35_reg_1886_reg[0] ,
    \trunc_ln40_1_reg_1927_reg[6]_i_2 ,
    \trunc_ln40_1_reg_1927_reg[10]_i_2 ,
    \trunc_ln40_1_reg_1927_reg[6] ,
    \trunc_ln40_1_reg_1927_reg[6]_0 ,
    D,
    \trunc_ln40_3_reg_2005_reg[18] ,
    \trunc_ln40_2_reg_1968_reg[29] ,
    \add_ln40_9_reg_1937_reg[11] ,
    \add_ln40_9_reg_1937_reg[3] ,
    \add_ln40_9_reg_1937_reg[7] ,
    \trunc_ln40_3_reg_2005_reg[29] ,
    \phi_mul_fu_214_reg[11] ,
    \trunc_ln2_reg_1942_reg[29] ,
    \trunc_ln68_3_reg_2033_reg[18] ,
    \trunc_ln68_1_reg_1984_reg[29]_0 ,
    \trunc_ln68_2_reg_2016_reg[29] ,
    \trunc_ln68_3_reg_2033_reg[29] ,
    \trunc_ln68_3_reg_2033_reg[18]_0 ,
    \trunc_ln68_3_reg_2033_reg[18]_1 ,
    ap_rst_n,
    \and_ln35_2_reg_1894_reg[0] ,
    sub_ln40_3_fu_861_p2,
    \ap_CS_fsm_reg[14]_1 ,
    Loop_VITIS_LOOP_139_1_proc_U0_ap_start,
    call_a_cast_loc_channel_empty_n,
    ap_sync_reg_Block_entry87_proc_U0_ap_ready,
    ap_start,
    int_ap_idle_reg,
    ap_done_reg,
    ap_sync_reg_Block_entry87_proc_U0_ap_ready_reg,
    add24_cast31_loc_channel_empty_n,
    push_7,
    add24_loc_channel_empty_n,
    push_8,
    p_mid_reg_742_reg_3,
    p_mid_reg_742_reg_4,
    p_mid_reg_742_reg_5,
    \select_ln139_reg_727[5]_i_2_0 ,
    \select_ln139_reg_727[5]_i_2_1 ,
    \select_ln139_reg_727[5]_i_2_2 ,
    ready_for_outstanding_reg,
    \trunc_ln_reg_1881_reg[29] ,
    \add_ln40_5_reg_1932_reg[10] ,
    \zext_ln35_cast_reg_1851_reg[7]_0 ,
    \ap_port_reg_b0_q_reg[7] ,
    E,
    mul_ln139_1_reg_737_reg__0_0,
    p_mid_reg_742_reg__0_0,
    p_mid_reg_742_reg__0_1);
  output [7:0]ap_sig_allocacmp_t_2;
  output [7:0]\sext_ln40_cast_reg_1856_reg[8] ;
  output [7:0]\phi_mul_fu_214_reg[7] ;
  output ap_enable_reg_pp0_iter0;
  output ap_enable_reg_pp0_iter1;
  output [1:0]\ap_CS_fsm_reg[2]_0 ;
  output [13:0]P;
  output [0:0]\SRL_SIG_reg[0][5] ;
  output [0:0]\SRL_SIG_reg[0][5]_0 ;
  output [1:0]\SRL_SIG_reg[0][5]_1 ;
  output [0:0]\indvar_flatten_fu_194_reg[9]_0 ;
  output push;
  output pop;
  output \and_ln35_1_reg_1890_pp0_iter2_reg_reg[0] ;
  output \icmp_ln153_reg_1873_pp0_iter2_reg_reg[0] ;
  output ready_for_outstanding;
  output Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY;
  output push_0;
  output pop_1;
  output \icmp_ln153_reg_1873_pp0_iter3_reg_reg[0] ;
  output ap_enable_reg_pp0_iter3_reg;
  output push_2;
  output pop_3;
  output push_4;
  output [1:0]p_mid_reg_742_reg_0;
  output [0:0]\t_2_reg_1866_reg[1] ;
  output [0:0]\int_addr_a0_reg[16] ;
  output [1:0]\trunc_ln40_2_reg_1968_reg[18]_i_3 ;
  output [0:0]\int_addr_a0_reg[16]_0 ;
  output [0:0]\sext_ln40_cast_reg_1856_reg[6] ;
  output [1:0]\sub_ln40_4_reg_1973_reg[16] ;
  output [0:0]\sub_ln40_4_reg_1973_reg[14] ;
  output [1:0]mul_i_i_reg_1898_reg;
  output [0:0]\int_addr_b0_reg[16] ;
  output [1:0]mul_i_i_reg_1898_reg_0;
  output [0:0]\int_addr_b0_reg[16]_0 ;
  output [1:0]\sub_ln68_2_reg_1989_reg[16] ;
  output [0:0]\sub_ln68_2_reg_1989_reg[14] ;
  output [0:0]\sub_ln68_3_reg_1994_reg[17] ;
  output [0:0]\int_addr_b0_reg[19] ;
  output [5:0]\zext_ln35_cast_reg_1851_reg[7] ;
  output [29:0]in;
  output [29:0]\trunc_ln68_1_reg_1984_reg[29] ;
  output [0:0]\sext_ln40_cast_reg_1856_reg[7] ;
  output [0:0]\zext_ln35_cast_reg_1851_reg[1] ;
  output \zext_ln35_cast_reg_1851_reg[0] ;
  output [2:0]p_mid_reg_742_reg_1;
  output [3:0]p_mid_reg_742_reg_2;
  output [0:0]\sub_ln40_4_reg_1973_reg[15] ;
  output [0:0]\int_addr_b0_reg[17] ;
  output [0:0]\int_addr_b0_reg[17]_0 ;
  output [0:0]\sub_ln68_2_reg_1989_reg[15] ;
  output [31:0]din;
  output [3:0]\ap_CS_fsm_reg[14]_0 ;
  output [29:0]\trunc_ln1_reg_610_reg[29] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY;
  output \ap_CS_fsm_reg[0]_0 ;
  output ap_sync_ready;
  output mOutPtr16_out;
  output empty_n_reg;
  output mOutPtr16_out_5;
  output empty_n_reg_0;
  output Loop_VITIS_LOOP_139_1_proc_U0_ap_ready;
  output [0:0]\j_fu_186_reg[5]_0 ;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output ap_rst_n_2;
  output ap_rst_n_3;
  output ready_for_outstanding_6;
  output \ap_CS_fsm_reg[3]_0 ;
  output [0:0]\int_addr_a0_reg[17] ;
  output [0:0]\int_addr_a0_reg[17]_0 ;
  input ap_clk;
  input [0:0]CO;
  input [0:0]\icmp_ln39_reg_1877_reg[0] ;
  input ap_rst_n_inv;
  input [7:0]B;
  input [16:0]A;
  input [8:0]add24_loc_channel_dout;
  input [3:0]O;
  input [3:0]\phi_mul_fu_214_reg[7]_0 ;
  input [30:0]Q;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]\bound_reg_719_reg[6]_0 ;
  input [3:0]\bound_reg_719_reg[6]_1 ;
  input [0:0]tmp_product__50_carry__0_i_4;
  input [0:0]tmp_product__50_carry__0_i_4_0;
  input [2:0]\bound_reg_719_reg[10]_0 ;
  input [3:0]\bound_reg_719_reg[10]_1 ;
  input [3:0]\bound_reg_719_reg[10]_2 ;
  input [3:0]\bound_reg_719_reg[10]_3 ;
  input [0:0]\bound_reg_719_reg[11]_0 ;
  input [0:0]\bound_reg_719_reg[10]_4 ;
  input aw_ARREADY;
  input aw_RVALID;
  input mem_reg;
  input [32:0]dout;
  input bi_ARREADY;
  input bi_RVALID;
  input dout_vld_reg;
  input ca_AWREADY;
  input ap_NS_fsm2;
  input ca_BVALID;
  input \mOutPtr_reg[2] ;
  input ca_WREADY;
  input [3:0]\and_ln35_1_reg_1890_reg[0]_i_7 ;
  input [3:0]\and_ln35_1_reg_1890_reg[0]_i_6 ;
  input [0:0]\and_ln35_1_reg_1890_reg[0] ;
  input [3:0]\and_ln35_reg_1886_reg[0]_i_3 ;
  input [3:0]\and_ln35_reg_1886_reg[0]_i_2 ;
  input [0:0]\and_ln35_reg_1886_reg[0] ;
  input [3:0]\trunc_ln40_1_reg_1927_reg[6]_i_2 ;
  input [2:0]\trunc_ln40_1_reg_1927_reg[10]_i_2 ;
  input [0:0]\trunc_ln40_1_reg_1927_reg[6] ;
  input [0:0]\trunc_ln40_1_reg_1927_reg[6]_0 ;
  input [14:0]D;
  input [16:0]\trunc_ln40_3_reg_2005_reg[18] ;
  input [14:0]\trunc_ln40_2_reg_1968_reg[29] ;
  input [3:0]\add_ln40_9_reg_1937_reg[11] ;
  input [1:0]\add_ln40_9_reg_1937_reg[3] ;
  input [3:0]\add_ln40_9_reg_1937_reg[7] ;
  input [14:0]\trunc_ln40_3_reg_2005_reg[29] ;
  input [0:0]\phi_mul_fu_214_reg[11] ;
  input [14:0]\trunc_ln2_reg_1942_reg[29] ;
  input [18:0]\trunc_ln68_3_reg_2033_reg[18] ;
  input [14:0]\trunc_ln68_1_reg_1984_reg[29]_0 ;
  input [14:0]\trunc_ln68_2_reg_2016_reg[29] ;
  input [10:0]\trunc_ln68_3_reg_2033_reg[29] ;
  input [0:0]\trunc_ln68_3_reg_2033_reg[18]_0 ;
  input [1:0]\trunc_ln68_3_reg_2033_reg[18]_1 ;
  input ap_rst_n;
  input [0:0]\and_ln35_2_reg_1894_reg[0] ;
  input [6:0]sub_ln40_3_fu_861_p2;
  input [1:0]\ap_CS_fsm_reg[14]_1 ;
  input Loop_VITIS_LOOP_139_1_proc_U0_ap_start;
  input call_a_cast_loc_channel_empty_n;
  input ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  input ap_start;
  input int_ap_idle_reg;
  input ap_done_reg;
  input ap_sync_reg_Block_entry87_proc_U0_ap_ready_reg;
  input add24_cast31_loc_channel_empty_n;
  input push_7;
  input add24_loc_channel_empty_n;
  input push_8;
  input p_mid_reg_742_reg_3;
  input p_mid_reg_742_reg_4;
  input p_mid_reg_742_reg_5;
  input \select_ln139_reg_727[5]_i_2_0 ;
  input \select_ln139_reg_727[5]_i_2_1 ;
  input \select_ln139_reg_727[5]_i_2_2 ;
  input [32:0]ready_for_outstanding_reg;
  input [29:0]\trunc_ln_reg_1881_reg[29] ;
  input [9:0]\add_ln40_5_reg_1932_reg[10] ;
  input [7:0]\zext_ln35_cast_reg_1851_reg[7]_0 ;
  input [7:0]\ap_port_reg_b0_q_reg[7] ;
  input [0:0]E;
  input [7:0]mul_ln139_1_reg_737_reg__0_0;
  input [0:0]p_mid_reg_742_reg__0_0;
  input [7:0]p_mid_reg_742_reg__0_1;

  wire [16:0]A;
  wire [7:0]B;
  wire [0:0]CO;
  wire [14:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire Loop_VITIS_LOOP_139_1_proc_U0_ap_ready;
  wire Loop_VITIS_LOOP_139_1_proc_U0_ap_start;
  wire Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY;
  wire Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY;
  wire [3:0]O;
  wire [13:0]P;
  wire [30:0]Q;
  wire [3:0]S;
  wire [0:0]\SRL_SIG_reg[0][5] ;
  wire [0:0]\SRL_SIG_reg[0][5]_0 ;
  wire [1:0]\SRL_SIG_reg[0][5]_1 ;
  wire add24_cast31_loc_channel_empty_n;
  wire [8:0]add24_loc_channel_dout;
  wire add24_loc_channel_empty_n;
  wire [5:0]add_ln141_fu_559_p2;
  wire \add_ln173_reg_754[4]_i_2_n_0 ;
  wire \add_ln173_reg_754[4]_i_3_n_0 ;
  wire \add_ln173_reg_754[4]_i_4_n_0 ;
  wire \add_ln173_reg_754[8]_i_2_n_0 ;
  wire \add_ln173_reg_754[8]_i_3_n_0 ;
  wire \add_ln173_reg_754[8]_i_4_n_0 ;
  wire \add_ln173_reg_754_reg[12]_i_1_n_0 ;
  wire \add_ln173_reg_754_reg[12]_i_1_n_1 ;
  wire \add_ln173_reg_754_reg[12]_i_1_n_2 ;
  wire \add_ln173_reg_754_reg[12]_i_1_n_3 ;
  wire \add_ln173_reg_754_reg[15]_i_1_n_2 ;
  wire \add_ln173_reg_754_reg[15]_i_1_n_3 ;
  wire \add_ln173_reg_754_reg[4]_i_1_n_0 ;
  wire \add_ln173_reg_754_reg[4]_i_1_n_1 ;
  wire \add_ln173_reg_754_reg[4]_i_1_n_2 ;
  wire \add_ln173_reg_754_reg[4]_i_1_n_3 ;
  wire \add_ln173_reg_754_reg[8]_i_1_n_0 ;
  wire \add_ln173_reg_754_reg[8]_i_1_n_1 ;
  wire \add_ln173_reg_754_reg[8]_i_1_n_2 ;
  wire \add_ln173_reg_754_reg[8]_i_1_n_3 ;
  wire \add_ln173_reg_754_reg_n_0_[10] ;
  wire \add_ln173_reg_754_reg_n_0_[11] ;
  wire \add_ln173_reg_754_reg_n_0_[12] ;
  wire \add_ln173_reg_754_reg_n_0_[13] ;
  wire \add_ln173_reg_754_reg_n_0_[14] ;
  wire \add_ln173_reg_754_reg_n_0_[15] ;
  wire \add_ln173_reg_754_reg_n_0_[2] ;
  wire \add_ln173_reg_754_reg_n_0_[3] ;
  wire \add_ln173_reg_754_reg_n_0_[4] ;
  wire \add_ln173_reg_754_reg_n_0_[5] ;
  wire \add_ln173_reg_754_reg_n_0_[6] ;
  wire \add_ln173_reg_754_reg_n_0_[7] ;
  wire \add_ln173_reg_754_reg_n_0_[8] ;
  wire \add_ln173_reg_754_reg_n_0_[9] ;
  wire [9:0]\add_ln40_5_reg_1932_reg[10] ;
  wire [3:0]\add_ln40_9_reg_1937_reg[11] ;
  wire [1:0]\add_ln40_9_reg_1937_reg[3] ;
  wire [3:0]\add_ln40_9_reg_1937_reg[7] ;
  wire \and_ln35_1_reg_1890_pp0_iter2_reg_reg[0] ;
  wire [0:0]\and_ln35_1_reg_1890_reg[0] ;
  wire [3:0]\and_ln35_1_reg_1890_reg[0]_i_6 ;
  wire [3:0]\and_ln35_1_reg_1890_reg[0]_i_7 ;
  wire [0:0]\and_ln35_2_reg_1894_reg[0] ;
  wire [0:0]\and_ln35_reg_1886_reg[0] ;
  wire [3:0]\and_ln35_reg_1886_reg[0]_i_2 ;
  wire [3:0]\and_ln35_reg_1886_reg[0]_i_3 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [3:0]\ap_CS_fsm_reg[14]_0 ;
  wire [1:0]\ap_CS_fsm_reg[14]_1 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[11] ;
  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[13] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[15] ;
  wire \ap_CS_fsm_reg_n_0_[38] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state5;
  wire ap_NS_fsm1;
  wire ap_NS_fsm2;
  wire ap_NS_fsm4__1;
  wire [40:0]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_done_cache_i_1_n_0;
  wire ap_done_reg;
  wire ap_done_reg2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_rep_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2_rep_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter2_rep_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter2_rep_i_1_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg_i_1_n_0;
  wire [7:0]\ap_port_reg_b0_q_reg[7] ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_rst_n_3;
  wire ap_rst_n_inv;
  wire [7:0]ap_sig_allocacmp_t_2;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  wire ap_sync_reg_Block_entry87_proc_U0_ap_ready_reg;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire [11:0]bound_reg_719;
  wire [2:0]\bound_reg_719_reg[10]_0 ;
  wire [3:0]\bound_reg_719_reg[10]_1 ;
  wire [3:0]\bound_reg_719_reg[10]_2 ;
  wire [3:0]\bound_reg_719_reg[10]_3 ;
  wire [0:0]\bound_reg_719_reg[10]_4 ;
  wire [0:0]\bound_reg_719_reg[11]_0 ;
  wire [3:0]\bound_reg_719_reg[6]_0 ;
  wire [3:0]\bound_reg_719_reg[6]_1 ;
  wire ca_AWREADY;
  wire ca_BVALID;
  wire ca_WREADY;
  wire call_a_cast_loc_channel_empty_n;
  wire [31:0]din;
  wire [32:0]dout;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_33;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_665;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o;
  wire grp_sa_store_1_fu_386_ap_start_reg;
  wire grp_sa_store_1_fu_386_n_77;
  wire [5:0]i_fu_190_reg;
  wire icmp_ln139_fu_501_p2_carry_i_1_n_0;
  wire icmp_ln139_fu_501_p2_carry_i_2_n_0;
  wire icmp_ln139_fu_501_p2_carry_i_3_n_0;
  wire icmp_ln139_fu_501_p2_carry_i_4_n_0;
  wire icmp_ln139_fu_501_p2_carry_n_1;
  wire icmp_ln139_fu_501_p2_carry_n_2;
  wire icmp_ln139_fu_501_p2_carry_n_3;
  wire icmp_ln153_reg_1873;
  wire \icmp_ln153_reg_1873_pp0_iter2_reg_reg[0] ;
  wire \icmp_ln153_reg_1873_pp0_iter3_reg_reg[0] ;
  wire [0:0]\icmp_ln39_reg_1877_reg[0] ;
  wire [29:0]in;
  wire \indvar_flatten_fu_194[0]_i_2_n_0 ;
  wire [11:0]indvar_flatten_fu_194_reg;
  wire \indvar_flatten_fu_194_reg[0]_i_1_n_0 ;
  wire \indvar_flatten_fu_194_reg[0]_i_1_n_1 ;
  wire \indvar_flatten_fu_194_reg[0]_i_1_n_2 ;
  wire \indvar_flatten_fu_194_reg[0]_i_1_n_3 ;
  wire \indvar_flatten_fu_194_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_fu_194_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_fu_194_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_fu_194_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_fu_194_reg[4]_i_1_n_0 ;
  wire \indvar_flatten_fu_194_reg[4]_i_1_n_1 ;
  wire \indvar_flatten_fu_194_reg[4]_i_1_n_2 ;
  wire \indvar_flatten_fu_194_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_fu_194_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_fu_194_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_fu_194_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_fu_194_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_fu_194_reg[8]_i_1_n_1 ;
  wire \indvar_flatten_fu_194_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_fu_194_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_fu_194_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_fu_194_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_fu_194_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_fu_194_reg[8]_i_1_n_7 ;
  wire [0:0]\indvar_flatten_fu_194_reg[9]_0 ;
  wire [0:0]\int_addr_a0_reg[16] ;
  wire [0:0]\int_addr_a0_reg[16]_0 ;
  wire [0:0]\int_addr_a0_reg[17] ;
  wire [0:0]\int_addr_a0_reg[17]_0 ;
  wire [0:0]\int_addr_b0_reg[16] ;
  wire [0:0]\int_addr_b0_reg[16]_0 ;
  wire [0:0]\int_addr_b0_reg[17] ;
  wire [0:0]\int_addr_b0_reg[17]_0 ;
  wire [0:0]\int_addr_b0_reg[19] ;
  wire int_ap_idle_reg;
  wire [4:0]j_fu_186;
  wire \j_fu_186[5]_i_2_n_0 ;
  wire [0:0]\j_fu_186_reg[5]_0 ;
  wire mOutPtr16_out;
  wire mOutPtr16_out_5;
  wire \mOutPtr_reg[2] ;
  wire m_axi_ca_AWVALID1__21;
  wire mem_reg;
  wire \mem_reg[2][0]_srl3_i_13_n_0 ;
  wire \mem_reg[2][0]_srl3_i_14_n_0 ;
  wire \mem_reg[2][0]_srl3_i_8_n_0 ;
  wire \mem_reg[2][0]_srl3_i_9_n_0 ;
  wire mul_6ns_6ns_12_1_1_U86_n_0;
  wire mul_6ns_6ns_12_1_1_U86_n_1;
  wire mul_6ns_6ns_12_1_1_U86_n_10;
  wire mul_6ns_6ns_12_1_1_U86_n_11;
  wire mul_6ns_6ns_12_1_1_U86_n_2;
  wire mul_6ns_6ns_12_1_1_U86_n_3;
  wire mul_6ns_6ns_12_1_1_U86_n_4;
  wire mul_6ns_6ns_12_1_1_U86_n_5;
  wire mul_6ns_6ns_12_1_1_U86_n_6;
  wire mul_6ns_6ns_12_1_1_U86_n_7;
  wire mul_6ns_6ns_12_1_1_U86_n_8;
  wire mul_6ns_6ns_12_1_1_U86_n_9;
  wire [1:0]mul_i_i_reg_1898_reg;
  wire [1:0]mul_i_i_reg_1898_reg_0;
  wire [7:0]mul_ln139_1_reg_737_reg__0_0;
  wire mul_ln139_1_reg_737_reg__0_n_0;
  wire mul_ln139_1_reg_737_reg__1_n_0;
  wire mul_ln139_1_reg_737_reg__2_n_0;
  wire mul_ln139_1_reg_737_reg__3_n_0;
  wire mul_ln139_1_reg_737_reg__4_n_0;
  wire mul_ln139_1_reg_737_reg__5_n_0;
  wire mul_ln139_1_reg_737_reg__6_n_0;
  wire mul_ln139_1_reg_737_reg__7_n_0;
  wire mul_ln139_1_reg_737_reg_i_1_n_0;
  wire mul_ln139_1_reg_737_reg_i_2_n_0;
  wire mul_ln139_1_reg_737_reg_i_3_n_0;
  wire mul_ln139_1_reg_737_reg_i_4_n_0;
  wire mul_ln139_1_reg_737_reg_i_5_n_0;
  wire mul_ln139_1_reg_737_reg_i_6_n_0;
  wire mul_ln139_1_reg_737_reg_i_7_n_0;
  wire [13:0]p_0_in;
  wire p_0_in_0;
  wire [15:2]p_mid1_fu_589_p3;
  wire [1:0]p_mid_reg_742_reg_0;
  wire [2:0]p_mid_reg_742_reg_1;
  wire [3:0]p_mid_reg_742_reg_2;
  wire p_mid_reg_742_reg_3;
  wire p_mid_reg_742_reg_4;
  wire p_mid_reg_742_reg_5;
  wire [0:0]p_mid_reg_742_reg__0_0;
  wire [7:0]p_mid_reg_742_reg__0_1;
  wire p_mid_reg_742_reg__0_n_0;
  wire p_mid_reg_742_reg__1_n_0;
  wire p_mid_reg_742_reg__2_n_0;
  wire p_mid_reg_742_reg__3_n_0;
  wire p_mid_reg_742_reg__4_n_0;
  wire p_mid_reg_742_reg__5_n_0;
  wire p_mid_reg_742_reg__6_n_0;
  wire p_mid_reg_742_reg__7_n_0;
  wire [0:0]\phi_mul_fu_214_reg[11] ;
  wire [7:0]\phi_mul_fu_214_reg[7] ;
  wire [3:0]\phi_mul_fu_214_reg[7]_0 ;
  wire pop;
  wire pop_1;
  wire pop_3;
  wire push;
  wire push_0;
  wire push_2;
  wire push_4;
  wire push_7;
  wire push_8;
  wire ready_for_outstanding;
  wire ready_for_outstanding_6;
  wire [32:0]ready_for_outstanding_reg;
  wire \select_ln139_reg_727[0]_i_1_n_0 ;
  wire \select_ln139_reg_727[5]_i_1_n_0 ;
  wire \select_ln139_reg_727[5]_i_2_0 ;
  wire \select_ln139_reg_727[5]_i_2_1 ;
  wire \select_ln139_reg_727[5]_i_2_2 ;
  wire \select_ln139_reg_727[5]_i_4_n_0 ;
  wire [0:0]\sext_ln40_cast_reg_1856_reg[6] ;
  wire [0:0]\sext_ln40_cast_reg_1856_reg[7] ;
  wire [7:0]\sext_ln40_cast_reg_1856_reg[8] ;
  wire [31:0]shell_top_sa_pe_ba_0_0;
  wire [31:0]shell_top_sa_pe_ba_0_1;
  wire [31:0]shell_top_sa_pe_ba_0_2;
  wire [31:0]shell_top_sa_pe_ba_0_3;
  wire [31:0]shell_top_sa_pe_ba_1_0;
  wire [31:0]shell_top_sa_pe_ba_1_1;
  wire [31:0]shell_top_sa_pe_ba_1_2;
  wire [31:0]shell_top_sa_pe_ba_1_3;
  wire [31:0]shell_top_sa_pe_ba_2_0;
  wire [31:0]shell_top_sa_pe_ba_2_1;
  wire [31:0]shell_top_sa_pe_ba_2_2;
  wire [31:0]shell_top_sa_pe_ba_2_3;
  wire [31:0]shell_top_sa_pe_ba_3_0;
  wire [31:0]shell_top_sa_pe_ba_3_1;
  wire [31:0]shell_top_sa_pe_ba_3_2;
  wire [31:0]shell_top_sa_pe_ba_3_3;
  wire \shl_ln_reg_748_reg_n_0_[2] ;
  wire \shl_ln_reg_748_reg_n_0_[3] ;
  wire \shl_ln_reg_748_reg_n_0_[4] ;
  wire \shl_ln_reg_748_reg_n_0_[5] ;
  wire \shl_ln_reg_748_reg_n_0_[6] ;
  wire \shl_ln_reg_748_reg_n_0_[7] ;
  wire [6:0]sub_ln40_3_fu_861_p2;
  wire [0:0]\sub_ln40_4_reg_1973_reg[14] ;
  wire [0:0]\sub_ln40_4_reg_1973_reg[15] ;
  wire [1:0]\sub_ln40_4_reg_1973_reg[16] ;
  wire [0:0]\sub_ln68_2_reg_1989_reg[14] ;
  wire [0:0]\sub_ln68_2_reg_1989_reg[15] ;
  wire [1:0]\sub_ln68_2_reg_1989_reg[16] ;
  wire [0:0]\sub_ln68_3_reg_1994_reg[17] ;
  wire [0:0]\t_2_reg_1866_reg[1] ;
  wire [0:0]tmp_product__50_carry__0_i_4;
  wire [0:0]tmp_product__50_carry__0_i_4_0;
  wire [29:0]\trunc_ln1_reg_610_reg[29] ;
  wire [14:0]\trunc_ln2_reg_1942_reg[29] ;
  wire [2:0]\trunc_ln40_1_reg_1927_reg[10]_i_2 ;
  wire [0:0]\trunc_ln40_1_reg_1927_reg[6] ;
  wire [0:0]\trunc_ln40_1_reg_1927_reg[6]_0 ;
  wire [3:0]\trunc_ln40_1_reg_1927_reg[6]_i_2 ;
  wire [1:0]\trunc_ln40_2_reg_1968_reg[18]_i_3 ;
  wire [14:0]\trunc_ln40_2_reg_1968_reg[29] ;
  wire [16:0]\trunc_ln40_3_reg_2005_reg[18] ;
  wire [14:0]\trunc_ln40_3_reg_2005_reg[29] ;
  wire [29:0]\trunc_ln68_1_reg_1984_reg[29] ;
  wire [14:0]\trunc_ln68_1_reg_1984_reg[29]_0 ;
  wire [14:0]\trunc_ln68_2_reg_2016_reg[29] ;
  wire [18:0]\trunc_ln68_3_reg_2033_reg[18] ;
  wire [0:0]\trunc_ln68_3_reg_2033_reg[18]_0 ;
  wire [1:0]\trunc_ln68_3_reg_2033_reg[18]_1 ;
  wire [10:0]\trunc_ln68_3_reg_2033_reg[29] ;
  wire [29:0]\trunc_ln_reg_1881_reg[29] ;
  wire \zext_ln35_cast_reg_1851_reg[0] ;
  wire [0:0]\zext_ln35_cast_reg_1851_reg[1] ;
  wire [5:0]\zext_ln35_cast_reg_1851_reg[7] ;
  wire [7:0]\zext_ln35_cast_reg_1851_reg[7]_0 ;
  wire [7:2]zext_ln68_fu_605_p1;
  wire [3:2]\NLW_add_ln173_reg_754_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln173_reg_754_reg[15]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln173_reg_754_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln139_fu_501_p2_carry_O_UNCONNECTED;
  wire [3:3]\NLW_indvar_flatten_fu_194_reg[8]_i_1_CO_UNCONNECTED ;
  wire NLW_mul_ln139_1_reg_737_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln139_1_reg_737_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln139_1_reg_737_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln139_1_reg_737_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln139_1_reg_737_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln139_1_reg_737_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln139_1_reg_737_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln139_1_reg_737_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln139_1_reg_737_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_mul_ln139_1_reg_737_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln139_1_reg_737_reg_PCOUT_UNCONNECTED;
  wire NLW_p_mid_reg_742_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_mid_reg_742_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_mid_reg_742_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_mid_reg_742_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_mid_reg_742_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_mid_reg_742_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_mid_reg_742_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_mid_reg_742_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_mid_reg_742_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_mid_reg_742_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_mid_reg_742_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln173_reg_754[4]_i_2 
       (.I0(p_mid1_fu_589_p3[4]),
        .I1(zext_ln68_fu_605_p1[4]),
        .O(\add_ln173_reg_754[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln173_reg_754[4]_i_3 
       (.I0(p_mid1_fu_589_p3[3]),
        .I1(zext_ln68_fu_605_p1[3]),
        .O(\add_ln173_reg_754[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln173_reg_754[4]_i_4 
       (.I0(p_mid1_fu_589_p3[2]),
        .I1(zext_ln68_fu_605_p1[2]),
        .O(\add_ln173_reg_754[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln173_reg_754[8]_i_2 
       (.I0(p_mid1_fu_589_p3[7]),
        .I1(zext_ln68_fu_605_p1[7]),
        .O(\add_ln173_reg_754[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln173_reg_754[8]_i_3 
       (.I0(p_mid1_fu_589_p3[6]),
        .I1(zext_ln68_fu_605_p1[6]),
        .O(\add_ln173_reg_754[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln173_reg_754[8]_i_4 
       (.I0(p_mid1_fu_589_p3[5]),
        .I1(zext_ln68_fu_605_p1[5]),
        .O(\add_ln173_reg_754[8]_i_4_n_0 ));
  FDRE \add_ln173_reg_754_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[8]),
        .Q(\add_ln173_reg_754_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \add_ln173_reg_754_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[9]),
        .Q(\add_ln173_reg_754_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \add_ln173_reg_754_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[10]),
        .Q(\add_ln173_reg_754_reg_n_0_[12] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln173_reg_754_reg[12]_i_1 
       (.CI(\add_ln173_reg_754_reg[8]_i_1_n_0 ),
        .CO({\add_ln173_reg_754_reg[12]_i_1_n_0 ,\add_ln173_reg_754_reg[12]_i_1_n_1 ,\add_ln173_reg_754_reg[12]_i_1_n_2 ,\add_ln173_reg_754_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[10:7]),
        .S(p_mid1_fu_589_p3[12:9]));
  FDRE \add_ln173_reg_754_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[11]),
        .Q(\add_ln173_reg_754_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \add_ln173_reg_754_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[12]),
        .Q(\add_ln173_reg_754_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \add_ln173_reg_754_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[13]),
        .Q(\add_ln173_reg_754_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln173_reg_754_reg[15]_i_1 
       (.CI(\add_ln173_reg_754_reg[12]_i_1_n_0 ),
        .CO({\NLW_add_ln173_reg_754_reg[15]_i_1_CO_UNCONNECTED [3:2],\add_ln173_reg_754_reg[15]_i_1_n_2 ,\add_ln173_reg_754_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln173_reg_754_reg[15]_i_1_O_UNCONNECTED [3],p_0_in[13:11]}),
        .S({1'b0,p_mid1_fu_589_p3[15:13]}));
  FDRE \add_ln173_reg_754_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[0]),
        .Q(\add_ln173_reg_754_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \add_ln173_reg_754_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[1]),
        .Q(\add_ln173_reg_754_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \add_ln173_reg_754_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[2]),
        .Q(\add_ln173_reg_754_reg_n_0_[4] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln173_reg_754_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln173_reg_754_reg[4]_i_1_n_0 ,\add_ln173_reg_754_reg[4]_i_1_n_1 ,\add_ln173_reg_754_reg[4]_i_1_n_2 ,\add_ln173_reg_754_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_mid1_fu_589_p3[4:2],1'b0}),
        .O({p_0_in[2:0],\NLW_add_ln173_reg_754_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln173_reg_754[4]_i_2_n_0 ,\add_ln173_reg_754[4]_i_3_n_0 ,\add_ln173_reg_754[4]_i_4_n_0 ,1'b0}));
  FDRE \add_ln173_reg_754_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[3]),
        .Q(\add_ln173_reg_754_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \add_ln173_reg_754_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[4]),
        .Q(\add_ln173_reg_754_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \add_ln173_reg_754_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[5]),
        .Q(\add_ln173_reg_754_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \add_ln173_reg_754_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[6]),
        .Q(\add_ln173_reg_754_reg_n_0_[8] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln173_reg_754_reg[8]_i_1 
       (.CI(\add_ln173_reg_754_reg[4]_i_1_n_0 ),
        .CO({\add_ln173_reg_754_reg[8]_i_1_n_0 ,\add_ln173_reg_754_reg[8]_i_1_n_1 ,\add_ln173_reg_754_reg[8]_i_1_n_2 ,\add_ln173_reg_754_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_mid1_fu_589_p3[7:5]}),
        .O(p_0_in[6:3]),
        .S({p_mid1_fu_589_p3[8],\add_ln173_reg_754[8]_i_2_n_0 ,\add_ln173_reg_754[8]_i_3_n_0 ,\add_ln173_reg_754[8]_i_4_n_0 }));
  FDRE \add_ln173_reg_754_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[7]),
        .Q(\add_ln173_reg_754_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\indvar_flatten_fu_194_reg[9]_0 ),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(Loop_VITIS_LOOP_139_1_proc_U0_ap_start),
        .I3(\ap_CS_fsm_reg[2]_0 [0]),
        .O(ap_NS_fsm__0[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state41),
        .O(ap_NS_fsm__0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm_reg[2]_0 [1]),
        .I1(\indvar_flatten_fu_194_reg[9]_0 ),
        .O(ap_NS_fsm__0[3]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[0]),
        .Q(\ap_CS_fsm_reg[2]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(\ap_CS_fsm_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[11] ),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(\ap_CS_fsm_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[13] ),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(\ap_CS_fsm_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[15] ),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4__1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[1]_0 ),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4__1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4__1),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4__1),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4__1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4__1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4__1),
        .D(ap_CS_fsm_state25),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4__1),
        .D(ap_CS_fsm_state26),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4__1),
        .D(ap_CS_fsm_state27),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4__1),
        .D(ap_CS_fsm_state28),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4__1),
        .D(ap_CS_fsm_state29),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[2]),
        .Q(\ap_CS_fsm_reg[2]_0 [1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4__1),
        .D(ap_CS_fsm_state30),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4__1),
        .D(ap_CS_fsm_state31),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4__1),
        .D(ap_CS_fsm_state32),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4__1),
        .D(ap_CS_fsm_state33),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4__1),
        .D(ap_CS_fsm_state34),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm4__1),
        .D(ap_CS_fsm_state35),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[36]),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state37),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state38),
        .Q(\ap_CS_fsm_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[39]),
        .Q(ap_CS_fsm_state40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[40]),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[5]),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8F88)) 
    ap_done_cache_i_1
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_done_reg2),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_33),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_rep_i_1
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_33),
        .O(ap_enable_reg_pp0_iter2_rep_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_rep_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_33),
        .O(ap_enable_reg_pp0_iter2_rep_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_rep_i_1__1
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_33),
        .O(ap_enable_reg_pp0_iter2_rep_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_rep_i_1__2
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_33),
        .O(ap_enable_reg_pp0_iter2_rep_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  LUT5 #(
    .INIT(32'h000022E2)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(ap_enable_reg_pp0_iter0_1),
        .I3(icmp_ln153_reg_1873),
        .I4(ap_NS_fsm1),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_NS_fsm1),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    ap_loop_exit_ready_pp0_iter3_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_NS_fsm1),
        .O(ap_loop_exit_ready_pp0_iter3_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h02020002AAAA0000)) 
    ap_sync_reg_Block_entry87_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready_reg),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I5(ap_start),
        .O(ap_rst_n_2));
  LUT6 #(
    .INIT(64'h0000A800A8A8A8A8)) 
    ap_sync_reg_Loop_VITIS_LOOP_139_1_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready_reg),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I5(ap_start),
        .O(ap_rst_n_3));
  FDRE \bound_reg_719_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_6ns_6ns_12_1_1_U86_n_11),
        .Q(bound_reg_719[0]),
        .R(1'b0));
  FDRE \bound_reg_719_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_6ns_6ns_12_1_1_U86_n_1),
        .Q(bound_reg_719[10]),
        .R(1'b0));
  FDRE \bound_reg_719_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_6ns_6ns_12_1_1_U86_n_0),
        .Q(bound_reg_719[11]),
        .R(1'b0));
  FDRE \bound_reg_719_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_6ns_6ns_12_1_1_U86_n_10),
        .Q(bound_reg_719[1]),
        .R(1'b0));
  FDRE \bound_reg_719_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_6ns_6ns_12_1_1_U86_n_9),
        .Q(bound_reg_719[2]),
        .R(1'b0));
  FDRE \bound_reg_719_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_6ns_6ns_12_1_1_U86_n_8),
        .Q(bound_reg_719[3]),
        .R(1'b0));
  FDRE \bound_reg_719_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_6ns_6ns_12_1_1_U86_n_7),
        .Q(bound_reg_719[4]),
        .R(1'b0));
  FDRE \bound_reg_719_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_6ns_6ns_12_1_1_U86_n_6),
        .Q(bound_reg_719[5]),
        .R(1'b0));
  FDRE \bound_reg_719_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_6ns_6ns_12_1_1_U86_n_5),
        .Q(bound_reg_719[6]),
        .R(1'b0));
  FDRE \bound_reg_719_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_6ns_6ns_12_1_1_U86_n_4),
        .Q(bound_reg_719[7]),
        .R(1'b0));
  FDRE \bound_reg_719_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_6ns_6ns_12_1_1_U86_n_3),
        .Q(bound_reg_719[8]),
        .R(1'b0));
  FDRE \bound_reg_719_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_6ns_6ns_12_1_1_U86_n_2),
        .Q(bound_reg_719[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_2__16
       (.I0(add24_cast31_loc_channel_empty_n),
        .I1(\indvar_flatten_fu_194_reg[9]_0 ),
        .I2(\ap_CS_fsm_reg[2]_0 [1]),
        .I3(push_7),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_2__18
       (.I0(add24_loc_channel_empty_n),
        .I1(\indvar_flatten_fu_194_reg[9]_0 ),
        .I2(\ap_CS_fsm_reg[2]_0 [1]),
        .I3(push_8),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    full_n_i_3__4
       (.I0(add24_cast31_loc_channel_empty_n),
        .I1(\indvar_flatten_fu_194_reg[9]_0 ),
        .I2(\ap_CS_fsm_reg[2]_0 [1]),
        .I3(push_7),
        .O(mOutPtr16_out));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    full_n_i_3__6
       (.I0(add24_loc_channel_empty_n),
        .I1(\indvar_flatten_fu_194_reg[9]_0 ),
        .I2(\ap_CS_fsm_reg[2]_0 [1]),
        .I3(push_8),
        .O(mOutPtr16_out_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3 grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282
       (.A(A),
        .B(B),
        .CO(CO),
        .D(ap_sig_allocacmp_t_2),
        .DI(\phi_mul_fu_214_reg[7] [0]),
        .Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY(Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY),
        .O(O),
        .Q({\shl_ln_reg_748_reg_n_0_[7] ,\shl_ln_reg_748_reg_n_0_[6] ,\shl_ln_reg_748_reg_n_0_[5] ,\shl_ln_reg_748_reg_n_0_[4] ,\shl_ln_reg_748_reg_n_0_[3] ,\shl_ln_reg_748_reg_n_0_[2] }),
        .add24_loc_channel_dout(add24_loc_channel_dout),
        .\add_ln40_5_reg_1932_reg[10]_0 (\add_ln40_5_reg_1932_reg[10] ),
        .\add_ln40_9_reg_1937_reg[11]_0 (\add_ln40_9_reg_1937_reg[11] ),
        .\add_ln40_9_reg_1937_reg[3]_0 (\add_ln40_9_reg_1937_reg[3] ),
        .\add_ln40_9_reg_1937_reg[7]_0 (\add_ln40_9_reg_1937_reg[7] ),
        .\and_ln35_1_reg_1890_pp0_iter2_reg_reg[0]_0 (\and_ln35_1_reg_1890_pp0_iter2_reg_reg[0] ),
        .\and_ln35_1_reg_1890_reg[0]_0 (\and_ln35_1_reg_1890_reg[0] ),
        .\and_ln35_1_reg_1890_reg[0]_i_6 (\and_ln35_1_reg_1890_reg[0]_i_6 ),
        .\and_ln35_1_reg_1890_reg[0]_i_7 (\and_ln35_1_reg_1890_reg[0]_i_7 ),
        .\and_ln35_2_reg_1894_reg[0]_0 (\and_ln35_2_reg_1894_reg[0] ),
        .\and_ln35_reg_1886_reg[0]_0 (\and_ln35_reg_1886_reg[0] ),
        .\and_ln35_reg_1886_reg[0]_i_2 (\and_ln35_reg_1886_reg[0]_i_2 ),
        .\and_ln35_reg_1886_reg[0]_i_3 (\and_ln35_reg_1886_reg[0]_i_3 ),
        .\ap_CS_fsm_reg[2]_rep__1_0 (grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .\ap_CS_fsm_reg[3]_0 (grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_665),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[4] (grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .\ap_CS_fsm_reg[4]_0 (grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .\ap_CS_fsm_reg[4]_1 (grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .\ap_CS_fsm_reg[4]_2 (grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .\ap_CS_fsm_reg[4]_3 (grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .\ap_CS_fsm_reg[4]_4 (grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .\ap_CS_fsm_reg[4]_5 (grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(ap_done_cache_i_1_n_0),
        .ap_done_reg2(ap_done_reg2),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0_1),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_0),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter1_reg_0(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_i_1_n_0),
        .ap_enable_reg_pp0_iter2_reg_rep_0(ap_enable_reg_pp0_iter2_rep_i_1_n_0),
        .ap_enable_reg_pp0_iter2_reg_rep__0_0(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_33),
        .ap_enable_reg_pp0_iter2_reg_rep__0_1(ap_enable_reg_pp0_iter2_rep_i_1__0_n_0),
        .ap_enable_reg_pp0_iter2_reg_rep__1_0(ap_enable_reg_pp0_iter2_rep_i_1__1_n_0),
        .ap_enable_reg_pp0_iter2_reg_rep__2_0(ap_enable_reg_pp0_iter2_rep_i_1__2_n_0),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg_0(ap_enable_reg_pp0_iter3_reg),
        .ap_enable_reg_pp0_iter3_reg_1(ap_enable_reg_pp0_iter3_i_1_n_0),
        .ap_enable_reg_pp0_iter4_reg_0(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_0(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_exit_ready_pp0_iter2_reg_reg_0(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_loop_exit_ready_pp0_iter3_reg_reg_0(ap_NS_fsm__0[5:4]),
        .ap_loop_exit_ready_pp0_iter3_reg_reg_1(ap_loop_exit_ready_pp0_iter3_reg_i_1_n_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .dout(dout),
        .dout_vld_reg(dout_vld_reg),
        .grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o),
        .grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o),
        .grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o),
        .grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o),
        .grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o),
        .grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o),
        .grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o),
        .grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o),
        .grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o),
        .grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o),
        .grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o),
        .grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o),
        .grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o),
        .grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o),
        .grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o),
        .grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o),
        .icmp_ln153_reg_1873(icmp_ln153_reg_1873),
        .\icmp_ln153_reg_1873_pp0_iter2_reg_reg[0]_0 (\icmp_ln153_reg_1873_pp0_iter2_reg_reg[0] ),
        .\icmp_ln153_reg_1873_pp0_iter3_reg_reg[0]_0 (\icmp_ln153_reg_1873_pp0_iter3_reg_reg[0] ),
        .\icmp_ln39_reg_1877_reg[0]_0 (\icmp_ln39_reg_1877_reg[0] ),
        .in(in),
        .\int_addr_a0_reg[16] (\int_addr_a0_reg[16] ),
        .\int_addr_a0_reg[16]_0 (\int_addr_a0_reg[16]_0 ),
        .\int_addr_a0_reg[17] (\int_addr_a0_reg[17] ),
        .\int_addr_a0_reg[17]_0 (\int_addr_a0_reg[17]_0 ),
        .\int_addr_b0_reg[16] (\int_addr_b0_reg[16] ),
        .\int_addr_b0_reg[16]_0 (\int_addr_b0_reg[16]_0 ),
        .\int_addr_b0_reg[17] (\int_addr_b0_reg[17] ),
        .\int_addr_b0_reg[17]_0 (\int_addr_b0_reg[17]_0 ),
        .\int_addr_b0_reg[19] (\int_addr_b0_reg[19] ),
        .mem_reg(mem_reg),
        .mul_i_i_reg_1898_reg_0(mul_i_i_reg_1898_reg),
        .mul_i_i_reg_1898_reg_1(mul_i_i_reg_1898_reg_0),
        .p_mid_reg_742_reg(p_mid_reg_742_reg_0),
        .p_mid_reg_742_reg_0(p_mid_reg_742_reg_1),
        .p_mid_reg_742_reg_1(p_mid_reg_742_reg_2),
        .\phi_mul_fu_214_reg[11]_0 (\phi_mul_fu_214_reg[11] ),
        .\phi_mul_fu_214_reg[1]_0 (\phi_mul_fu_214_reg[7] [1]),
        .\phi_mul_fu_214_reg[2]_0 (\phi_mul_fu_214_reg[7] [2]),
        .\phi_mul_fu_214_reg[3]_0 (\phi_mul_fu_214_reg[7] [3]),
        .\phi_mul_fu_214_reg[4]_0 (\phi_mul_fu_214_reg[7] [4]),
        .\phi_mul_fu_214_reg[5]_0 (\phi_mul_fu_214_reg[7] [5]),
        .\phi_mul_fu_214_reg[6]_0 (\phi_mul_fu_214_reg[7] [6]),
        .\phi_mul_fu_214_reg[7]_0 (\phi_mul_fu_214_reg[7] [7]),
        .\phi_mul_fu_214_reg[7]_1 (\phi_mul_fu_214_reg[7]_0 ),
        .pop(pop),
        .pop_1(pop_1),
        .push(push),
        .push_0(push_0),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_6(ready_for_outstanding_6),
        .ready_for_outstanding_reg(\ap_CS_fsm_reg[4]_0 ),
        .ready_for_outstanding_reg_0(ready_for_outstanding_reg),
        .\sext_ln40_cast_reg_1856_reg[6]_0 (\sext_ln40_cast_reg_1856_reg[6] ),
        .\sext_ln40_cast_reg_1856_reg[7]_0 (\sext_ln40_cast_reg_1856_reg[7] ),
        .\sext_ln40_cast_reg_1856_reg[8]_0 (\sext_ln40_cast_reg_1856_reg[8] ),
        .shell_top_sa_pe_ba_0_0(shell_top_sa_pe_ba_0_0),
        .shell_top_sa_pe_ba_0_1(shell_top_sa_pe_ba_0_1),
        .shell_top_sa_pe_ba_0_2(shell_top_sa_pe_ba_0_2),
        .shell_top_sa_pe_ba_0_3(shell_top_sa_pe_ba_0_3),
        .shell_top_sa_pe_ba_1_0(shell_top_sa_pe_ba_1_0),
        .shell_top_sa_pe_ba_1_1(shell_top_sa_pe_ba_1_1),
        .shell_top_sa_pe_ba_1_2(shell_top_sa_pe_ba_1_2),
        .shell_top_sa_pe_ba_1_3(shell_top_sa_pe_ba_1_3),
        .shell_top_sa_pe_ba_2_0(shell_top_sa_pe_ba_2_0),
        .shell_top_sa_pe_ba_2_1(shell_top_sa_pe_ba_2_1),
        .shell_top_sa_pe_ba_2_2(shell_top_sa_pe_ba_2_2),
        .shell_top_sa_pe_ba_2_3(shell_top_sa_pe_ba_2_3),
        .\shell_top_sa_pe_ba_2_3_reg[0] ({ap_CS_fsm_state41,ap_CS_fsm_state5,ap_CS_fsm_state4}),
        .shell_top_sa_pe_ba_3_0(shell_top_sa_pe_ba_3_0),
        .shell_top_sa_pe_ba_3_1(shell_top_sa_pe_ba_3_1),
        .shell_top_sa_pe_ba_3_2(shell_top_sa_pe_ba_3_2),
        .shell_top_sa_pe_ba_3_3(shell_top_sa_pe_ba_3_3),
        .sub_ln40_3_fu_861_p2(sub_ln40_3_fu_861_p2),
        .\sub_ln40_4_reg_1973_reg[14]_0 (\sub_ln40_4_reg_1973_reg[14] ),
        .\sub_ln40_4_reg_1973_reg[15]_0 (\sub_ln40_4_reg_1973_reg[15] ),
        .\sub_ln40_4_reg_1973_reg[16]_0 (\sub_ln40_4_reg_1973_reg[16] ),
        .\sub_ln68_2_reg_1989_reg[14]_0 (\sub_ln68_2_reg_1989_reg[14] ),
        .\sub_ln68_2_reg_1989_reg[15]_0 (\sub_ln68_2_reg_1989_reg[15] ),
        .\sub_ln68_2_reg_1989_reg[16]_0 (\sub_ln68_2_reg_1989_reg[16] ),
        .\sub_ln68_3_reg_1994_reg[17]_0 (\sub_ln68_3_reg_1994_reg[17] ),
        .\t_2_reg_1866_reg[1]_0 (\t_2_reg_1866_reg[1] ),
        .\trunc_ln2_reg_1942_reg[29]_0 (\trunc_ln2_reg_1942_reg[29] ),
        .\trunc_ln40_1_reg_1927_reg[10]_i_2_0 (\trunc_ln40_1_reg_1927_reg[10]_i_2 ),
        .\trunc_ln40_1_reg_1927_reg[29]_0 (D),
        .\trunc_ln40_1_reg_1927_reg[6]_0 (\trunc_ln40_1_reg_1927_reg[6] ),
        .\trunc_ln40_1_reg_1927_reg[6]_1 (\trunc_ln40_1_reg_1927_reg[6]_0 ),
        .\trunc_ln40_1_reg_1927_reg[6]_i_2_0 (\trunc_ln40_1_reg_1927_reg[6]_i_2 ),
        .\trunc_ln40_2_reg_1968_reg[18]_i_3_0 (\trunc_ln40_2_reg_1968_reg[18]_i_3 ),
        .\trunc_ln40_2_reg_1968_reg[29]_0 (\trunc_ln40_2_reg_1968_reg[29] ),
        .\trunc_ln40_3_reg_2005_reg[18]_0 (\trunc_ln40_3_reg_2005_reg[18] ),
        .\trunc_ln40_3_reg_2005_reg[29]_0 (\trunc_ln40_3_reg_2005_reg[29] ),
        .\trunc_ln68_1_reg_1984_reg[29]_0 (\trunc_ln68_1_reg_1984_reg[29] ),
        .\trunc_ln68_1_reg_1984_reg[29]_1 (\trunc_ln68_1_reg_1984_reg[29]_0 ),
        .\trunc_ln68_2_reg_2016_reg[29]_0 (\trunc_ln68_2_reg_2016_reg[29] ),
        .\trunc_ln68_3_reg_2033_reg[18]_0 (\trunc_ln68_3_reg_2033_reg[18] ),
        .\trunc_ln68_3_reg_2033_reg[18]_1 (\trunc_ln68_3_reg_2033_reg[18]_0 ),
        .\trunc_ln68_3_reg_2033_reg[18]_2 (\trunc_ln68_3_reg_2033_reg[18]_1 ),
        .\trunc_ln68_3_reg_2033_reg[29]_0 (\trunc_ln68_3_reg_2033_reg[29] ),
        .\trunc_ln_reg_1881_reg[29]_0 (\trunc_ln_reg_1881_reg[29] ),
        .\zext_ln139_1_cast_reg_1861_reg[15]_0 (P),
        .\zext_ln35_cast_reg_1851_reg[0]_0 (\zext_ln35_cast_reg_1851_reg[0] ),
        .\zext_ln35_cast_reg_1851_reg[1]_0 (\zext_ln35_cast_reg_1851_reg[1] ),
        .\zext_ln35_cast_reg_1851_reg[7]_0 (\zext_ln35_cast_reg_1851_reg[7] ),
        .\zext_ln35_cast_reg_1851_reg[7]_1 (\zext_ln35_cast_reg_1851_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_665),
        .Q(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_sa_store_1 grp_sa_store_1_fu_386
       (.D({ap_NS_fsm__0[40:39],ap_NS_fsm__0[36],ap_NS_fsm__0[18]}),
        .Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY(Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY),
        .Q(Q),
        .\ap_CS_fsm_reg[14]_0 (\ap_CS_fsm_reg[14]_0 ),
        .\ap_CS_fsm_reg[14]_1 (\ap_CS_fsm_reg[14]_1 ),
        .\ap_CS_fsm_reg[16] (grp_sa_store_1_fu_386_n_77),
        .\ap_CS_fsm_reg[39] ({ap_CS_fsm_state40,\ap_CS_fsm_reg_n_0_[38] ,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17}),
        .ap_CS_fsm_state36(ap_CS_fsm_state36),
        .ap_NS_fsm2(ap_NS_fsm2),
        .ap_NS_fsm4__1(ap_NS_fsm4__1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .\ap_port_reg_b0_q_reg[7]_0 (\ap_port_reg_b0_q_reg[7] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ca_AWREADY(ca_AWREADY),
        .ca_BVALID(ca_BVALID),
        .ca_WREADY(ca_WREADY),
        .din(din),
        .grp_sa_store_1_fu_386_ap_start_reg(grp_sa_store_1_fu_386_ap_start_reg),
        .grp_sa_store_1_fu_386_ap_start_reg_reg(ap_enable_reg_pp0_iter0),
        .\idx_read_reg_573_reg[15]_0 ({\add_ln173_reg_754_reg_n_0_[15] ,\add_ln173_reg_754_reg_n_0_[14] ,\add_ln173_reg_754_reg_n_0_[13] ,\add_ln173_reg_754_reg_n_0_[12] ,\add_ln173_reg_754_reg_n_0_[11] ,\add_ln173_reg_754_reg_n_0_[10] ,\add_ln173_reg_754_reg_n_0_[9] ,\add_ln173_reg_754_reg_n_0_[8] ,\add_ln173_reg_754_reg_n_0_[7] ,\add_ln173_reg_754_reg_n_0_[6] ,\add_ln173_reg_754_reg_n_0_[5] ,\add_ln173_reg_754_reg_n_0_[4] ,\add_ln173_reg_754_reg_n_0_[3] ,\add_ln173_reg_754_reg_n_0_[2] }),
        .\mOutPtr_reg[2] (\mOutPtr_reg[2] ),
        .m_axi_ca_AWVALID1__21(m_axi_ca_AWVALID1__21),
        .pop_3(pop_3),
        .push_2(push_2),
        .push_4(push_4),
        .shell_top_sa_pe_ba_0_0(shell_top_sa_pe_ba_0_0),
        .shell_top_sa_pe_ba_0_1(shell_top_sa_pe_ba_0_1),
        .shell_top_sa_pe_ba_0_2(shell_top_sa_pe_ba_0_2),
        .shell_top_sa_pe_ba_0_3(shell_top_sa_pe_ba_0_3),
        .shell_top_sa_pe_ba_1_0(shell_top_sa_pe_ba_1_0),
        .shell_top_sa_pe_ba_1_1(shell_top_sa_pe_ba_1_1),
        .shell_top_sa_pe_ba_1_2(shell_top_sa_pe_ba_1_2),
        .shell_top_sa_pe_ba_1_3(shell_top_sa_pe_ba_1_3),
        .shell_top_sa_pe_ba_2_0(shell_top_sa_pe_ba_2_0),
        .shell_top_sa_pe_ba_2_1(shell_top_sa_pe_ba_2_1),
        .shell_top_sa_pe_ba_2_2(shell_top_sa_pe_ba_2_2),
        .shell_top_sa_pe_ba_2_3(shell_top_sa_pe_ba_2_3),
        .shell_top_sa_pe_ba_3_0(shell_top_sa_pe_ba_3_0),
        .shell_top_sa_pe_ba_3_1(shell_top_sa_pe_ba_3_1),
        .shell_top_sa_pe_ba_3_2(shell_top_sa_pe_ba_3_2),
        .shell_top_sa_pe_ba_3_3(shell_top_sa_pe_ba_3_3),
        .\trunc_ln1_reg_610_reg[29]_0 (\trunc_ln1_reg_610_reg[29] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_sa_store_1_fu_386_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_sa_store_1_fu_386_n_77),
        .Q(grp_sa_store_1_fu_386_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_190_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(mul_ln139_1_reg_737_reg_i_6_n_0),
        .Q(i_fu_190_reg[0]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_190_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(mul_ln139_1_reg_737_reg_i_5_n_0),
        .Q(i_fu_190_reg[1]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_190_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(mul_ln139_1_reg_737_reg_i_4_n_0),
        .Q(i_fu_190_reg[2]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_190_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(mul_ln139_1_reg_737_reg_i_3_n_0),
        .Q(i_fu_190_reg[3]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_190_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(mul_ln139_1_reg_737_reg_i_2_n_0),
        .Q(i_fu_190_reg[4]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_190_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(mul_ln139_1_reg_737_reg_i_1_n_0),
        .Q(i_fu_190_reg[5]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  CARRY4 icmp_ln139_fu_501_p2_carry
       (.CI(1'b0),
        .CO({\indvar_flatten_fu_194_reg[9]_0 ,icmp_ln139_fu_501_p2_carry_n_1,icmp_ln139_fu_501_p2_carry_n_2,icmp_ln139_fu_501_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln139_fu_501_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln139_fu_501_p2_carry_i_1_n_0,icmp_ln139_fu_501_p2_carry_i_2_n_0,icmp_ln139_fu_501_p2_carry_i_3_n_0,icmp_ln139_fu_501_p2_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln139_fu_501_p2_carry_i_1
       (.I0(indvar_flatten_fu_194_reg[9]),
        .I1(bound_reg_719[9]),
        .I2(indvar_flatten_fu_194_reg[10]),
        .I3(bound_reg_719[10]),
        .I4(bound_reg_719[11]),
        .I5(indvar_flatten_fu_194_reg[11]),
        .O(icmp_ln139_fu_501_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln139_fu_501_p2_carry_i_2
       (.I0(indvar_flatten_fu_194_reg[6]),
        .I1(bound_reg_719[6]),
        .I2(indvar_flatten_fu_194_reg[7]),
        .I3(bound_reg_719[7]),
        .I4(bound_reg_719[8]),
        .I5(indvar_flatten_fu_194_reg[8]),
        .O(icmp_ln139_fu_501_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln139_fu_501_p2_carry_i_3
       (.I0(indvar_flatten_fu_194_reg[3]),
        .I1(bound_reg_719[3]),
        .I2(indvar_flatten_fu_194_reg[4]),
        .I3(bound_reg_719[4]),
        .I4(bound_reg_719[5]),
        .I5(indvar_flatten_fu_194_reg[5]),
        .O(icmp_ln139_fu_501_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln139_fu_501_p2_carry_i_4
       (.I0(bound_reg_719[0]),
        .I1(indvar_flatten_fu_194_reg[0]),
        .I2(indvar_flatten_fu_194_reg[1]),
        .I3(bound_reg_719[1]),
        .I4(bound_reg_719[2]),
        .I5(indvar_flatten_fu_194_reg[2]),
        .O(icmp_ln139_fu_501_p2_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_fu_194[0]_i_2 
       (.I0(indvar_flatten_fu_194_reg[0]),
        .O(\indvar_flatten_fu_194[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_194_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(\indvar_flatten_fu_194_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten_fu_194_reg[0]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_194_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_fu_194_reg[0]_i_1_n_0 ,\indvar_flatten_fu_194_reg[0]_i_1_n_1 ,\indvar_flatten_fu_194_reg[0]_i_1_n_2 ,\indvar_flatten_fu_194_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_fu_194_reg[0]_i_1_n_4 ,\indvar_flatten_fu_194_reg[0]_i_1_n_5 ,\indvar_flatten_fu_194_reg[0]_i_1_n_6 ,\indvar_flatten_fu_194_reg[0]_i_1_n_7 }),
        .S({indvar_flatten_fu_194_reg[3:1],\indvar_flatten_fu_194[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_194_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(\indvar_flatten_fu_194_reg[8]_i_1_n_5 ),
        .Q(indvar_flatten_fu_194_reg[10]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_194_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(\indvar_flatten_fu_194_reg[8]_i_1_n_4 ),
        .Q(indvar_flatten_fu_194_reg[11]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_194_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(\indvar_flatten_fu_194_reg[0]_i_1_n_6 ),
        .Q(indvar_flatten_fu_194_reg[1]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_194_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(\indvar_flatten_fu_194_reg[0]_i_1_n_5 ),
        .Q(indvar_flatten_fu_194_reg[2]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_194_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(\indvar_flatten_fu_194_reg[0]_i_1_n_4 ),
        .Q(indvar_flatten_fu_194_reg[3]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_194_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(\indvar_flatten_fu_194_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_fu_194_reg[4]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_194_reg[4]_i_1 
       (.CI(\indvar_flatten_fu_194_reg[0]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_194_reg[4]_i_1_n_0 ,\indvar_flatten_fu_194_reg[4]_i_1_n_1 ,\indvar_flatten_fu_194_reg[4]_i_1_n_2 ,\indvar_flatten_fu_194_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_194_reg[4]_i_1_n_4 ,\indvar_flatten_fu_194_reg[4]_i_1_n_5 ,\indvar_flatten_fu_194_reg[4]_i_1_n_6 ,\indvar_flatten_fu_194_reg[4]_i_1_n_7 }),
        .S(indvar_flatten_fu_194_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_194_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(\indvar_flatten_fu_194_reg[4]_i_1_n_6 ),
        .Q(indvar_flatten_fu_194_reg[5]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_194_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(\indvar_flatten_fu_194_reg[4]_i_1_n_5 ),
        .Q(indvar_flatten_fu_194_reg[6]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_194_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(\indvar_flatten_fu_194_reg[4]_i_1_n_4 ),
        .Q(indvar_flatten_fu_194_reg[7]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_194_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(\indvar_flatten_fu_194_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_fu_194_reg[8]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_194_reg[8]_i_1 
       (.CI(\indvar_flatten_fu_194_reg[4]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten_fu_194_reg[8]_i_1_CO_UNCONNECTED [3],\indvar_flatten_fu_194_reg[8]_i_1_n_1 ,\indvar_flatten_fu_194_reg[8]_i_1_n_2 ,\indvar_flatten_fu_194_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_194_reg[8]_i_1_n_4 ,\indvar_flatten_fu_194_reg[8]_i_1_n_5 ,\indvar_flatten_fu_194_reg[8]_i_1_n_6 ,\indvar_flatten_fu_194_reg[8]_i_1_n_7 }),
        .S(indvar_flatten_fu_194_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_194_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(\indvar_flatten_fu_194_reg[8]_i_1_n_6 ),
        .Q(indvar_flatten_fu_194_reg[9]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h20220000)) 
    int_ap_idle_i_2
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(call_a_cast_loc_channel_empty_n),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(int_ap_idle_reg),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAEAEAE00AE00AE00)) 
    int_ap_start_i_2
       (.I0(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_entry87_proc_U0_ap_ready_reg),
        .I4(\indvar_flatten_fu_194_reg[9]_0 ),
        .I5(\ap_CS_fsm_reg[2]_0 [1]),
        .O(ap_sync_ready));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_186[0]_i_1 
       (.I0(p_0_in_0),
        .I1(j_fu_186[0]),
        .O(add_ln141_fu_559_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \j_fu_186[1]_i_1 
       (.I0(p_0_in_0),
        .I1(j_fu_186[1]),
        .I2(j_fu_186[0]),
        .O(add_ln141_fu_559_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \j_fu_186[2]_i_1 
       (.I0(p_0_in_0),
        .I1(j_fu_186[0]),
        .I2(j_fu_186[1]),
        .I3(j_fu_186[2]),
        .O(add_ln141_fu_559_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \j_fu_186[3]_i_1 
       (.I0(p_0_in_0),
        .I1(j_fu_186[2]),
        .I2(j_fu_186[1]),
        .I3(j_fu_186[0]),
        .I4(j_fu_186[3]),
        .O(add_ln141_fu_559_p2[3]));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \j_fu_186[4]_i_1 
       (.I0(p_0_in_0),
        .I1(j_fu_186[3]),
        .I2(j_fu_186[0]),
        .I3(j_fu_186[1]),
        .I4(j_fu_186[2]),
        .I5(j_fu_186[4]),
        .O(add_ln141_fu_559_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h5104)) 
    \j_fu_186[5]_i_1 
       (.I0(p_0_in_0),
        .I1(j_fu_186[4]),
        .I2(\j_fu_186[5]_i_2_n_0 ),
        .I3(\j_fu_186_reg[5]_0 ),
        .O(add_ln141_fu_559_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \j_fu_186[5]_i_2 
       (.I0(j_fu_186[2]),
        .I1(j_fu_186[1]),
        .I2(j_fu_186[0]),
        .I3(j_fu_186[3]),
        .O(\j_fu_186[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_186_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(add_ln141_fu_559_p2[0]),
        .Q(j_fu_186[0]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_186_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(add_ln141_fu_559_p2[1]),
        .Q(j_fu_186[1]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_186_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(add_ln141_fu_559_p2[2]),
        .Q(j_fu_186[2]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_186_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(add_ln141_fu_559_p2[3]),
        .Q(j_fu_186[3]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_186_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(add_ln141_fu_559_p2[4]),
        .Q(j_fu_186[4]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_186_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[3]),
        .D(add_ln141_fu_559_p2[5]),
        .Q(\j_fu_186_reg[5]_0 ),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[2]_i_2__0 
       (.I0(\indvar_flatten_fu_194_reg[9]_0 ),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .O(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[7]_i_6 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state4),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[2][0]_srl3_i_13 
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state30),
        .I4(ap_CS_fsm_state38),
        .I5(ap_CS_fsm_state37),
        .O(\mem_reg[2][0]_srl3_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[2][0]_srl3_i_14 
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state24),
        .I2(\ap_CS_fsm_reg_n_0_[38] ),
        .I3(ap_CS_fsm_state22),
        .O(\mem_reg[2][0]_srl3_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[2][0]_srl3_i_5 
       (.I0(\mem_reg[2][0]_srl3_i_8_n_0 ),
        .I1(\mem_reg[2][0]_srl3_i_9_n_0 ),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state32),
        .I5(ap_CS_fsm_state31),
        .O(m_axi_ca_AWVALID1__21));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[2][0]_srl3_i_8 
       (.I0(\mem_reg[2][0]_srl3_i_13_n_0 ),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state40),
        .I4(ap_CS_fsm_state18),
        .O(\mem_reg[2][0]_srl3_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[2][0]_srl3_i_9 
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state23),
        .I5(\mem_reg[2][0]_srl3_i_14_n_0 ),
        .O(\mem_reg[2][0]_srl3_i_9_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_6ns_6ns_12_1_1 mul_6ns_6ns_12_1_1_U86
       (.D({mul_6ns_6ns_12_1_1_U86_n_0,mul_6ns_6ns_12_1_1_U86_n_1,mul_6ns_6ns_12_1_1_U86_n_2,mul_6ns_6ns_12_1_1_U86_n_3,mul_6ns_6ns_12_1_1_U86_n_4,mul_6ns_6ns_12_1_1_U86_n_5,mul_6ns_6ns_12_1_1_U86_n_6,mul_6ns_6ns_12_1_1_U86_n_7,mul_6ns_6ns_12_1_1_U86_n_8,mul_6ns_6ns_12_1_1_U86_n_9,mul_6ns_6ns_12_1_1_U86_n_10,mul_6ns_6ns_12_1_1_U86_n_11}),
        .DI(DI),
        .S(S),
        .\SRL_SIG_reg[0][5] (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5]_0 ),
        .\SRL_SIG_reg[0][5]_1 (\SRL_SIG_reg[0][5]_1 ),
        .\bound_reg_719_reg[10] (\bound_reg_719_reg[10]_0 ),
        .\bound_reg_719_reg[10]_0 (\bound_reg_719_reg[10]_1 ),
        .\bound_reg_719_reg[10]_1 (\bound_reg_719_reg[10]_2 ),
        .\bound_reg_719_reg[10]_2 (\bound_reg_719_reg[10]_3 ),
        .\bound_reg_719_reg[10]_3 (\bound_reg_719_reg[10]_4 ),
        .\bound_reg_719_reg[11] (\bound_reg_719_reg[11]_0 ),
        .\bound_reg_719_reg[6] (\bound_reg_719_reg[6]_0 ),
        .\bound_reg_719_reg[6]_0 (\bound_reg_719_reg[6]_1 ),
        .tmp_product__50_carry__0_i_4(tmp_product__50_carry__0_i_4),
        .tmp_product__50_carry__0_i_4_0(tmp_product__50_carry__0_i_4_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln139_1_reg_737_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_ln139_1_reg_737_reg__0_n_0,mul_ln139_1_reg_737_reg__1_n_0,mul_ln139_1_reg_737_reg__2_n_0,mul_ln139_1_reg_737_reg__3_n_0,mul_ln139_1_reg_737_reg__4_n_0,mul_ln139_1_reg_737_reg__5_n_0,mul_ln139_1_reg_737_reg__6_n_0,mul_ln139_1_reg_737_reg__7_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln139_1_reg_737_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_ln139_1_reg_737_reg_i_1_n_0,mul_ln139_1_reg_737_reg_i_2_n_0,mul_ln139_1_reg_737_reg_i_3_n_0,mul_ln139_1_reg_737_reg_i_4_n_0,mul_ln139_1_reg_737_reg_i_5_n_0,mul_ln139_1_reg_737_reg_i_6_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln139_1_reg_737_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln139_1_reg_737_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln139_1_reg_737_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\ap_CS_fsm_reg[2]_0 [1]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln139_1_reg_737_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln139_1_reg_737_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln139_1_reg_737_reg_P_UNCONNECTED[47:14],p_mid1_fu_589_p3}),
        .PATTERNBDETECT(NLW_mul_ln139_1_reg_737_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln139_1_reg_737_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln139_1_reg_737_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln139_1_reg_737_reg_UNDERFLOW_UNCONNECTED));
  FDRE mul_ln139_1_reg_737_reg__0
       (.C(ap_clk),
        .CE(E),
        .D(mul_ln139_1_reg_737_reg__0_0[7]),
        .Q(mul_ln139_1_reg_737_reg__0_n_0),
        .R(ap_rst_n_inv));
  FDRE mul_ln139_1_reg_737_reg__1
       (.C(ap_clk),
        .CE(E),
        .D(mul_ln139_1_reg_737_reg__0_0[6]),
        .Q(mul_ln139_1_reg_737_reg__1_n_0),
        .R(ap_rst_n_inv));
  FDRE mul_ln139_1_reg_737_reg__2
       (.C(ap_clk),
        .CE(E),
        .D(mul_ln139_1_reg_737_reg__0_0[5]),
        .Q(mul_ln139_1_reg_737_reg__2_n_0),
        .R(ap_rst_n_inv));
  FDRE mul_ln139_1_reg_737_reg__3
       (.C(ap_clk),
        .CE(E),
        .D(mul_ln139_1_reg_737_reg__0_0[4]),
        .Q(mul_ln139_1_reg_737_reg__3_n_0),
        .R(ap_rst_n_inv));
  FDRE mul_ln139_1_reg_737_reg__4
       (.C(ap_clk),
        .CE(E),
        .D(mul_ln139_1_reg_737_reg__0_0[3]),
        .Q(mul_ln139_1_reg_737_reg__4_n_0),
        .R(ap_rst_n_inv));
  FDRE mul_ln139_1_reg_737_reg__5
       (.C(ap_clk),
        .CE(E),
        .D(mul_ln139_1_reg_737_reg__0_0[2]),
        .Q(mul_ln139_1_reg_737_reg__5_n_0),
        .R(ap_rst_n_inv));
  FDRE mul_ln139_1_reg_737_reg__6
       (.C(ap_clk),
        .CE(E),
        .D(mul_ln139_1_reg_737_reg__0_0[1]),
        .Q(mul_ln139_1_reg_737_reg__6_n_0),
        .R(ap_rst_n_inv));
  FDRE mul_ln139_1_reg_737_reg__7
       (.C(ap_clk),
        .CE(E),
        .D(mul_ln139_1_reg_737_reg__0_0[0]),
        .Q(mul_ln139_1_reg_737_reg__7_n_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hD2)) 
    mul_ln139_1_reg_737_reg_i_1
       (.I0(i_fu_190_reg[4]),
        .I1(mul_ln139_1_reg_737_reg_i_7_n_0),
        .I2(i_fu_190_reg[5]),
        .O(mul_ln139_1_reg_737_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    mul_ln139_1_reg_737_reg_i_2
       (.I0(i_fu_190_reg[3]),
        .I1(i_fu_190_reg[1]),
        .I2(p_0_in_0),
        .I3(i_fu_190_reg[0]),
        .I4(i_fu_190_reg[2]),
        .I5(i_fu_190_reg[4]),
        .O(mul_ln139_1_reg_737_reg_i_2_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mul_ln139_1_reg_737_reg_i_3
       (.I0(i_fu_190_reg[2]),
        .I1(i_fu_190_reg[0]),
        .I2(p_0_in_0),
        .I3(i_fu_190_reg[1]),
        .I4(i_fu_190_reg[3]),
        .O(mul_ln139_1_reg_737_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    mul_ln139_1_reg_737_reg_i_4
       (.I0(i_fu_190_reg[1]),
        .I1(p_0_in_0),
        .I2(i_fu_190_reg[0]),
        .I3(i_fu_190_reg[2]),
        .O(mul_ln139_1_reg_737_reg_i_4_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    mul_ln139_1_reg_737_reg_i_5
       (.I0(i_fu_190_reg[0]),
        .I1(p_0_in_0),
        .I2(i_fu_190_reg[1]),
        .O(mul_ln139_1_reg_737_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln139_1_reg_737_reg_i_6
       (.I0(i_fu_190_reg[0]),
        .I1(p_0_in_0),
        .O(mul_ln139_1_reg_737_reg_i_6_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mul_ln139_1_reg_737_reg_i_7
       (.I0(i_fu_190_reg[2]),
        .I1(i_fu_190_reg[0]),
        .I2(p_0_in_0),
        .I3(i_fu_190_reg[1]),
        .I4(i_fu_190_reg[3]),
        .O(mul_ln139_1_reg_737_reg_i_7_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_mid_reg_742_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_mid_reg_742_reg__0_n_0,p_mid_reg_742_reg__1_n_0,p_mid_reg_742_reg__2_n_0,p_mid_reg_742_reg__3_n_0,p_mid_reg_742_reg__4_n_0,p_mid_reg_742_reg__5_n_0,p_mid_reg_742_reg__6_n_0,p_mid_reg_742_reg__7_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_mid_reg_742_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_ln139_1_reg_737_reg_i_1_n_0,mul_ln139_1_reg_737_reg_i_2_n_0,mul_ln139_1_reg_737_reg_i_3_n_0,mul_ln139_1_reg_737_reg_i_4_n_0,mul_ln139_1_reg_737_reg_i_5_n_0,mul_ln139_1_reg_737_reg_i_6_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_mid_reg_742_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_mid_reg_742_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_mid_reg_742_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[2]_0 [1]),
        .CEP(ap_CS_fsm_state4),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_mid_reg_742_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_mid_reg_742_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_mid_reg_742_reg_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_mid_reg_742_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_mid_reg_742_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_mid_reg_742_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_mid_reg_742_reg_UNDERFLOW_UNCONNECTED));
  FDRE p_mid_reg_742_reg__0
       (.C(ap_clk),
        .CE(p_mid_reg_742_reg__0_0),
        .D(p_mid_reg_742_reg__0_1[7]),
        .Q(p_mid_reg_742_reg__0_n_0),
        .R(ap_rst_n_inv));
  FDRE p_mid_reg_742_reg__1
       (.C(ap_clk),
        .CE(p_mid_reg_742_reg__0_0),
        .D(p_mid_reg_742_reg__0_1[6]),
        .Q(p_mid_reg_742_reg__1_n_0),
        .R(ap_rst_n_inv));
  FDRE p_mid_reg_742_reg__2
       (.C(ap_clk),
        .CE(p_mid_reg_742_reg__0_0),
        .D(p_mid_reg_742_reg__0_1[5]),
        .Q(p_mid_reg_742_reg__2_n_0),
        .R(ap_rst_n_inv));
  FDRE p_mid_reg_742_reg__3
       (.C(ap_clk),
        .CE(p_mid_reg_742_reg__0_0),
        .D(p_mid_reg_742_reg__0_1[4]),
        .Q(p_mid_reg_742_reg__3_n_0),
        .R(ap_rst_n_inv));
  FDRE p_mid_reg_742_reg__4
       (.C(ap_clk),
        .CE(p_mid_reg_742_reg__0_0),
        .D(p_mid_reg_742_reg__0_1[3]),
        .Q(p_mid_reg_742_reg__4_n_0),
        .R(ap_rst_n_inv));
  FDRE p_mid_reg_742_reg__5
       (.C(ap_clk),
        .CE(p_mid_reg_742_reg__0_0),
        .D(p_mid_reg_742_reg__0_1[2]),
        .Q(p_mid_reg_742_reg__5_n_0),
        .R(ap_rst_n_inv));
  FDRE p_mid_reg_742_reg__6
       (.C(ap_clk),
        .CE(p_mid_reg_742_reg__0_0),
        .D(p_mid_reg_742_reg__0_1[1]),
        .Q(p_mid_reg_742_reg__6_n_0),
        .R(ap_rst_n_inv));
  FDRE p_mid_reg_742_reg__7
       (.C(ap_clk),
        .CE(p_mid_reg_742_reg__0_0),
        .D(p_mid_reg_742_reg__0_1[0]),
        .Q(p_mid_reg_742_reg__7_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \select_ln139_reg_727[0]_i_1 
       (.I0(j_fu_186[0]),
        .I1(p_0_in_0),
        .I2(\ap_CS_fsm_reg[2]_0 [1]),
        .I3(zext_ln68_fu_605_p1[2]),
        .O(\select_ln139_reg_727[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln139_reg_727[5]_i_1 
       (.I0(p_0_in_0),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .O(\select_ln139_reg_727[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9000009000000000)) 
    \select_ln139_reg_727[5]_i_2 
       (.I0(j_fu_186[3]),
        .I1(p_mid_reg_742_reg_3),
        .I2(p_mid_reg_742_reg_4),
        .I3(p_mid_reg_742_reg_5),
        .I4(j_fu_186[4]),
        .I5(\select_ln139_reg_727[5]_i_4_n_0 ),
        .O(p_0_in_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln139_reg_727[5]_i_4 
       (.I0(j_fu_186[1]),
        .I1(\select_ln139_reg_727[5]_i_2_0 ),
        .I2(j_fu_186[2]),
        .I3(\select_ln139_reg_727[5]_i_2_1 ),
        .I4(\select_ln139_reg_727[5]_i_2_2 ),
        .I5(j_fu_186[0]),
        .O(\select_ln139_reg_727[5]_i_4_n_0 ));
  FDRE \select_ln139_reg_727_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln139_reg_727[0]_i_1_n_0 ),
        .Q(zext_ln68_fu_605_p1[2]),
        .R(1'b0));
  FDRE \select_ln139_reg_727_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(j_fu_186[1]),
        .Q(zext_ln68_fu_605_p1[3]),
        .R(\select_ln139_reg_727[5]_i_1_n_0 ));
  FDRE \select_ln139_reg_727_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(j_fu_186[2]),
        .Q(zext_ln68_fu_605_p1[4]),
        .R(\select_ln139_reg_727[5]_i_1_n_0 ));
  FDRE \select_ln139_reg_727_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(j_fu_186[3]),
        .Q(zext_ln68_fu_605_p1[5]),
        .R(\select_ln139_reg_727[5]_i_1_n_0 ));
  FDRE \select_ln139_reg_727_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(j_fu_186[4]),
        .Q(zext_ln68_fu_605_p1[6]),
        .R(\select_ln139_reg_727[5]_i_1_n_0 ));
  FDRE \select_ln139_reg_727_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(\j_fu_186_reg[5]_0 ),
        .Q(zext_ln68_fu_605_p1[7]),
        .R(\select_ln139_reg_727[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[0]),
        .Q(shell_top_sa_pe_ba_0_0[0]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[10]),
        .Q(shell_top_sa_pe_ba_0_0[10]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[11]),
        .Q(shell_top_sa_pe_ba_0_0[11]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[12]),
        .Q(shell_top_sa_pe_ba_0_0[12]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[13]),
        .Q(shell_top_sa_pe_ba_0_0[13]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[14]),
        .Q(shell_top_sa_pe_ba_0_0[14]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[15]),
        .Q(shell_top_sa_pe_ba_0_0[15]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[16]),
        .Q(shell_top_sa_pe_ba_0_0[16]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[17]),
        .Q(shell_top_sa_pe_ba_0_0[17]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[18]),
        .Q(shell_top_sa_pe_ba_0_0[18]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[19]),
        .Q(shell_top_sa_pe_ba_0_0[19]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[1]),
        .Q(shell_top_sa_pe_ba_0_0[1]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[20]),
        .Q(shell_top_sa_pe_ba_0_0[20]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[21]),
        .Q(shell_top_sa_pe_ba_0_0[21]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[22]),
        .Q(shell_top_sa_pe_ba_0_0[22]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[23]),
        .Q(shell_top_sa_pe_ba_0_0[23]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[24]),
        .Q(shell_top_sa_pe_ba_0_0[24]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[25]),
        .Q(shell_top_sa_pe_ba_0_0[25]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[26]),
        .Q(shell_top_sa_pe_ba_0_0[26]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[27]),
        .Q(shell_top_sa_pe_ba_0_0[27]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[28]),
        .Q(shell_top_sa_pe_ba_0_0[28]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[29]),
        .Q(shell_top_sa_pe_ba_0_0[29]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[2]),
        .Q(shell_top_sa_pe_ba_0_0[2]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[30]),
        .Q(shell_top_sa_pe_ba_0_0[30]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[31]),
        .Q(shell_top_sa_pe_ba_0_0[31]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[3]),
        .Q(shell_top_sa_pe_ba_0_0[3]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[4]),
        .Q(shell_top_sa_pe_ba_0_0[4]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[5]),
        .Q(shell_top_sa_pe_ba_0_0[5]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[6]),
        .Q(shell_top_sa_pe_ba_0_0[6]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[7]),
        .Q(shell_top_sa_pe_ba_0_0[7]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[8]),
        .Q(shell_top_sa_pe_ba_0_0[8]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[9]),
        .Q(shell_top_sa_pe_ba_0_0[9]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[0]),
        .Q(shell_top_sa_pe_ba_0_1[0]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[10]),
        .Q(shell_top_sa_pe_ba_0_1[10]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[11]),
        .Q(shell_top_sa_pe_ba_0_1[11]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[12]),
        .Q(shell_top_sa_pe_ba_0_1[12]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[13]),
        .Q(shell_top_sa_pe_ba_0_1[13]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[14]),
        .Q(shell_top_sa_pe_ba_0_1[14]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[15]),
        .Q(shell_top_sa_pe_ba_0_1[15]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[16]),
        .Q(shell_top_sa_pe_ba_0_1[16]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[17]),
        .Q(shell_top_sa_pe_ba_0_1[17]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[18]),
        .Q(shell_top_sa_pe_ba_0_1[18]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[19]),
        .Q(shell_top_sa_pe_ba_0_1[19]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[1]),
        .Q(shell_top_sa_pe_ba_0_1[1]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[20]),
        .Q(shell_top_sa_pe_ba_0_1[20]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[21]),
        .Q(shell_top_sa_pe_ba_0_1[21]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[22]),
        .Q(shell_top_sa_pe_ba_0_1[22]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[23]),
        .Q(shell_top_sa_pe_ba_0_1[23]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[24]),
        .Q(shell_top_sa_pe_ba_0_1[24]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[25]),
        .Q(shell_top_sa_pe_ba_0_1[25]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[26]),
        .Q(shell_top_sa_pe_ba_0_1[26]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[27]),
        .Q(shell_top_sa_pe_ba_0_1[27]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[28]),
        .Q(shell_top_sa_pe_ba_0_1[28]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[29]),
        .Q(shell_top_sa_pe_ba_0_1[29]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[2]),
        .Q(shell_top_sa_pe_ba_0_1[2]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[30]),
        .Q(shell_top_sa_pe_ba_0_1[30]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[31]),
        .Q(shell_top_sa_pe_ba_0_1[31]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[3]),
        .Q(shell_top_sa_pe_ba_0_1[3]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[4]),
        .Q(shell_top_sa_pe_ba_0_1[4]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[5]),
        .Q(shell_top_sa_pe_ba_0_1[5]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[6]),
        .Q(shell_top_sa_pe_ba_0_1[6]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[7]),
        .Q(shell_top_sa_pe_ba_0_1[7]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[8]),
        .Q(shell_top_sa_pe_ba_0_1[8]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[9]),
        .Q(shell_top_sa_pe_ba_0_1[9]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[0]),
        .Q(shell_top_sa_pe_ba_0_2[0]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[10]),
        .Q(shell_top_sa_pe_ba_0_2[10]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[11]),
        .Q(shell_top_sa_pe_ba_0_2[11]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[12]),
        .Q(shell_top_sa_pe_ba_0_2[12]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[13]),
        .Q(shell_top_sa_pe_ba_0_2[13]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[14]),
        .Q(shell_top_sa_pe_ba_0_2[14]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[15]),
        .Q(shell_top_sa_pe_ba_0_2[15]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[16]),
        .Q(shell_top_sa_pe_ba_0_2[16]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[17]),
        .Q(shell_top_sa_pe_ba_0_2[17]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[18]),
        .Q(shell_top_sa_pe_ba_0_2[18]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[19]),
        .Q(shell_top_sa_pe_ba_0_2[19]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[1]),
        .Q(shell_top_sa_pe_ba_0_2[1]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[20]),
        .Q(shell_top_sa_pe_ba_0_2[20]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[21]),
        .Q(shell_top_sa_pe_ba_0_2[21]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[22]),
        .Q(shell_top_sa_pe_ba_0_2[22]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[23]),
        .Q(shell_top_sa_pe_ba_0_2[23]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[24]),
        .Q(shell_top_sa_pe_ba_0_2[24]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[25]),
        .Q(shell_top_sa_pe_ba_0_2[25]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[26]),
        .Q(shell_top_sa_pe_ba_0_2[26]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[27]),
        .Q(shell_top_sa_pe_ba_0_2[27]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[28]),
        .Q(shell_top_sa_pe_ba_0_2[28]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[29]),
        .Q(shell_top_sa_pe_ba_0_2[29]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[2]),
        .Q(shell_top_sa_pe_ba_0_2[2]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[30]),
        .Q(shell_top_sa_pe_ba_0_2[30]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[31]),
        .Q(shell_top_sa_pe_ba_0_2[31]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[3]),
        .Q(shell_top_sa_pe_ba_0_2[3]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[4]),
        .Q(shell_top_sa_pe_ba_0_2[4]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[5]),
        .Q(shell_top_sa_pe_ba_0_2[5]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[6]),
        .Q(shell_top_sa_pe_ba_0_2[6]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[7]),
        .Q(shell_top_sa_pe_ba_0_2[7]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[8]),
        .Q(shell_top_sa_pe_ba_0_2[8]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[9]),
        .Q(shell_top_sa_pe_ba_0_2[9]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[0]),
        .Q(shell_top_sa_pe_ba_0_3[0]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[10]),
        .Q(shell_top_sa_pe_ba_0_3[10]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[11]),
        .Q(shell_top_sa_pe_ba_0_3[11]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[12]),
        .Q(shell_top_sa_pe_ba_0_3[12]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[13]),
        .Q(shell_top_sa_pe_ba_0_3[13]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[14]),
        .Q(shell_top_sa_pe_ba_0_3[14]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[15]),
        .Q(shell_top_sa_pe_ba_0_3[15]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[16]),
        .Q(shell_top_sa_pe_ba_0_3[16]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[17]),
        .Q(shell_top_sa_pe_ba_0_3[17]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[18]),
        .Q(shell_top_sa_pe_ba_0_3[18]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[19]),
        .Q(shell_top_sa_pe_ba_0_3[19]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[1]),
        .Q(shell_top_sa_pe_ba_0_3[1]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[20]),
        .Q(shell_top_sa_pe_ba_0_3[20]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[21]),
        .Q(shell_top_sa_pe_ba_0_3[21]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[22]),
        .Q(shell_top_sa_pe_ba_0_3[22]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[23]),
        .Q(shell_top_sa_pe_ba_0_3[23]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[24]),
        .Q(shell_top_sa_pe_ba_0_3[24]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[25]),
        .Q(shell_top_sa_pe_ba_0_3[25]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[26]),
        .Q(shell_top_sa_pe_ba_0_3[26]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[27]),
        .Q(shell_top_sa_pe_ba_0_3[27]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[28]),
        .Q(shell_top_sa_pe_ba_0_3[28]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[29]),
        .Q(shell_top_sa_pe_ba_0_3[29]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[2]),
        .Q(shell_top_sa_pe_ba_0_3[2]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[30]),
        .Q(shell_top_sa_pe_ba_0_3[30]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[31]),
        .Q(shell_top_sa_pe_ba_0_3[31]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[3]),
        .Q(shell_top_sa_pe_ba_0_3[3]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[4]),
        .Q(shell_top_sa_pe_ba_0_3[4]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[5]),
        .Q(shell_top_sa_pe_ba_0_3[5]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[6]),
        .Q(shell_top_sa_pe_ba_0_3[6]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[7]),
        .Q(shell_top_sa_pe_ba_0_3[7]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[8]),
        .Q(shell_top_sa_pe_ba_0_3[8]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_655),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[9]),
        .Q(shell_top_sa_pe_ba_0_3[9]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[0]),
        .Q(shell_top_sa_pe_ba_1_0[0]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[10]),
        .Q(shell_top_sa_pe_ba_1_0[10]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[11]),
        .Q(shell_top_sa_pe_ba_1_0[11]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[12]),
        .Q(shell_top_sa_pe_ba_1_0[12]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[13]),
        .Q(shell_top_sa_pe_ba_1_0[13]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[14]),
        .Q(shell_top_sa_pe_ba_1_0[14]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[15]),
        .Q(shell_top_sa_pe_ba_1_0[15]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[16]),
        .Q(shell_top_sa_pe_ba_1_0[16]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[17]),
        .Q(shell_top_sa_pe_ba_1_0[17]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[18]),
        .Q(shell_top_sa_pe_ba_1_0[18]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[19]),
        .Q(shell_top_sa_pe_ba_1_0[19]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[1]),
        .Q(shell_top_sa_pe_ba_1_0[1]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[20]),
        .Q(shell_top_sa_pe_ba_1_0[20]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[21]),
        .Q(shell_top_sa_pe_ba_1_0[21]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[22]),
        .Q(shell_top_sa_pe_ba_1_0[22]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[23]),
        .Q(shell_top_sa_pe_ba_1_0[23]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[24]),
        .Q(shell_top_sa_pe_ba_1_0[24]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[25]),
        .Q(shell_top_sa_pe_ba_1_0[25]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[26]),
        .Q(shell_top_sa_pe_ba_1_0[26]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[27]),
        .Q(shell_top_sa_pe_ba_1_0[27]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[28]),
        .Q(shell_top_sa_pe_ba_1_0[28]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[29]),
        .Q(shell_top_sa_pe_ba_1_0[29]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[2]),
        .Q(shell_top_sa_pe_ba_1_0[2]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[30]),
        .Q(shell_top_sa_pe_ba_1_0[30]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[31]),
        .Q(shell_top_sa_pe_ba_1_0[31]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[3]),
        .Q(shell_top_sa_pe_ba_1_0[3]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[4]),
        .Q(shell_top_sa_pe_ba_1_0[4]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[5]),
        .Q(shell_top_sa_pe_ba_1_0[5]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[6]),
        .Q(shell_top_sa_pe_ba_1_0[6]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[7]),
        .Q(shell_top_sa_pe_ba_1_0[7]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[8]),
        .Q(shell_top_sa_pe_ba_1_0[8]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_667),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[9]),
        .Q(shell_top_sa_pe_ba_1_0[9]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[0]),
        .Q(shell_top_sa_pe_ba_1_1[0]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[10]),
        .Q(shell_top_sa_pe_ba_1_1[10]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[11]),
        .Q(shell_top_sa_pe_ba_1_1[11]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[12]),
        .Q(shell_top_sa_pe_ba_1_1[12]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[13]),
        .Q(shell_top_sa_pe_ba_1_1[13]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[14]),
        .Q(shell_top_sa_pe_ba_1_1[14]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[15]),
        .Q(shell_top_sa_pe_ba_1_1[15]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[16]),
        .Q(shell_top_sa_pe_ba_1_1[16]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[17]),
        .Q(shell_top_sa_pe_ba_1_1[17]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[18]),
        .Q(shell_top_sa_pe_ba_1_1[18]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[19]),
        .Q(shell_top_sa_pe_ba_1_1[19]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[1]),
        .Q(shell_top_sa_pe_ba_1_1[1]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[20]),
        .Q(shell_top_sa_pe_ba_1_1[20]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[21]),
        .Q(shell_top_sa_pe_ba_1_1[21]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[22]),
        .Q(shell_top_sa_pe_ba_1_1[22]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[23]),
        .Q(shell_top_sa_pe_ba_1_1[23]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[24]),
        .Q(shell_top_sa_pe_ba_1_1[24]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[25]),
        .Q(shell_top_sa_pe_ba_1_1[25]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[26]),
        .Q(shell_top_sa_pe_ba_1_1[26]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[27]),
        .Q(shell_top_sa_pe_ba_1_1[27]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[28]),
        .Q(shell_top_sa_pe_ba_1_1[28]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[29]),
        .Q(shell_top_sa_pe_ba_1_1[29]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[2]),
        .Q(shell_top_sa_pe_ba_1_1[2]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[30]),
        .Q(shell_top_sa_pe_ba_1_1[30]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[31]),
        .Q(shell_top_sa_pe_ba_1_1[31]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[3]),
        .Q(shell_top_sa_pe_ba_1_1[3]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[4]),
        .Q(shell_top_sa_pe_ba_1_1[4]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[5]),
        .Q(shell_top_sa_pe_ba_1_1[5]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[6]),
        .Q(shell_top_sa_pe_ba_1_1[6]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[7]),
        .Q(shell_top_sa_pe_ba_1_1[7]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[8]),
        .Q(shell_top_sa_pe_ba_1_1[8]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_661),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[9]),
        .Q(shell_top_sa_pe_ba_1_1[9]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[0]),
        .Q(shell_top_sa_pe_ba_1_2[0]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[10]),
        .Q(shell_top_sa_pe_ba_1_2[10]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[11]),
        .Q(shell_top_sa_pe_ba_1_2[11]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[12]),
        .Q(shell_top_sa_pe_ba_1_2[12]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[13]),
        .Q(shell_top_sa_pe_ba_1_2[13]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[14]),
        .Q(shell_top_sa_pe_ba_1_2[14]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[15]),
        .Q(shell_top_sa_pe_ba_1_2[15]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[16]),
        .Q(shell_top_sa_pe_ba_1_2[16]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[17]),
        .Q(shell_top_sa_pe_ba_1_2[17]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[18]),
        .Q(shell_top_sa_pe_ba_1_2[18]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[19]),
        .Q(shell_top_sa_pe_ba_1_2[19]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[1]),
        .Q(shell_top_sa_pe_ba_1_2[1]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[20]),
        .Q(shell_top_sa_pe_ba_1_2[20]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[21]),
        .Q(shell_top_sa_pe_ba_1_2[21]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[22]),
        .Q(shell_top_sa_pe_ba_1_2[22]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[23]),
        .Q(shell_top_sa_pe_ba_1_2[23]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[24]),
        .Q(shell_top_sa_pe_ba_1_2[24]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[25]),
        .Q(shell_top_sa_pe_ba_1_2[25]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[26]),
        .Q(shell_top_sa_pe_ba_1_2[26]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[27]),
        .Q(shell_top_sa_pe_ba_1_2[27]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[28]),
        .Q(shell_top_sa_pe_ba_1_2[28]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[29]),
        .Q(shell_top_sa_pe_ba_1_2[29]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[2]),
        .Q(shell_top_sa_pe_ba_1_2[2]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[30]),
        .Q(shell_top_sa_pe_ba_1_2[30]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[31]),
        .Q(shell_top_sa_pe_ba_1_2[31]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[3]),
        .Q(shell_top_sa_pe_ba_1_2[3]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[4]),
        .Q(shell_top_sa_pe_ba_1_2[4]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[5]),
        .Q(shell_top_sa_pe_ba_1_2[5]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[6]),
        .Q(shell_top_sa_pe_ba_1_2[6]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[7]),
        .Q(shell_top_sa_pe_ba_1_2[7]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[8]),
        .Q(shell_top_sa_pe_ba_1_2[8]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[9]),
        .Q(shell_top_sa_pe_ba_1_2[9]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[0]),
        .Q(shell_top_sa_pe_ba_1_3[0]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[10]),
        .Q(shell_top_sa_pe_ba_1_3[10]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[11]),
        .Q(shell_top_sa_pe_ba_1_3[11]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[12]),
        .Q(shell_top_sa_pe_ba_1_3[12]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[13]),
        .Q(shell_top_sa_pe_ba_1_3[13]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[14]),
        .Q(shell_top_sa_pe_ba_1_3[14]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[15]),
        .Q(shell_top_sa_pe_ba_1_3[15]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[16]),
        .Q(shell_top_sa_pe_ba_1_3[16]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[17]),
        .Q(shell_top_sa_pe_ba_1_3[17]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[18]),
        .Q(shell_top_sa_pe_ba_1_3[18]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[19]),
        .Q(shell_top_sa_pe_ba_1_3[19]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[1]),
        .Q(shell_top_sa_pe_ba_1_3[1]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[20]),
        .Q(shell_top_sa_pe_ba_1_3[20]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[21]),
        .Q(shell_top_sa_pe_ba_1_3[21]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[22]),
        .Q(shell_top_sa_pe_ba_1_3[22]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[23]),
        .Q(shell_top_sa_pe_ba_1_3[23]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[24]),
        .Q(shell_top_sa_pe_ba_1_3[24]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[25]),
        .Q(shell_top_sa_pe_ba_1_3[25]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[26]),
        .Q(shell_top_sa_pe_ba_1_3[26]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[27]),
        .Q(shell_top_sa_pe_ba_1_3[27]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[28]),
        .Q(shell_top_sa_pe_ba_1_3[28]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[29]),
        .Q(shell_top_sa_pe_ba_1_3[29]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[2]),
        .Q(shell_top_sa_pe_ba_1_3[2]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[30]),
        .Q(shell_top_sa_pe_ba_1_3[30]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[31]),
        .Q(shell_top_sa_pe_ba_1_3[31]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[3]),
        .Q(shell_top_sa_pe_ba_1_3[3]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[4]),
        .Q(shell_top_sa_pe_ba_1_3[4]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[5]),
        .Q(shell_top_sa_pe_ba_1_3[5]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[6]),
        .Q(shell_top_sa_pe_ba_1_3[6]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[7]),
        .Q(shell_top_sa_pe_ba_1_3[7]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[8]),
        .Q(shell_top_sa_pe_ba_1_3[8]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_662),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[9]),
        .Q(shell_top_sa_pe_ba_1_3[9]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[0]),
        .Q(shell_top_sa_pe_ba_2_0[0]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[10]),
        .Q(shell_top_sa_pe_ba_2_0[10]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[11]),
        .Q(shell_top_sa_pe_ba_2_0[11]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[12]),
        .Q(shell_top_sa_pe_ba_2_0[12]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[13]),
        .Q(shell_top_sa_pe_ba_2_0[13]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[14]),
        .Q(shell_top_sa_pe_ba_2_0[14]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[15]),
        .Q(shell_top_sa_pe_ba_2_0[15]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[16]),
        .Q(shell_top_sa_pe_ba_2_0[16]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[17]),
        .Q(shell_top_sa_pe_ba_2_0[17]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[18]),
        .Q(shell_top_sa_pe_ba_2_0[18]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[19]),
        .Q(shell_top_sa_pe_ba_2_0[19]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[1]),
        .Q(shell_top_sa_pe_ba_2_0[1]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[20]),
        .Q(shell_top_sa_pe_ba_2_0[20]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[21]),
        .Q(shell_top_sa_pe_ba_2_0[21]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[22]),
        .Q(shell_top_sa_pe_ba_2_0[22]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[23]),
        .Q(shell_top_sa_pe_ba_2_0[23]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[24]),
        .Q(shell_top_sa_pe_ba_2_0[24]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[25]),
        .Q(shell_top_sa_pe_ba_2_0[25]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[26]),
        .Q(shell_top_sa_pe_ba_2_0[26]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[27]),
        .Q(shell_top_sa_pe_ba_2_0[27]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[28]),
        .Q(shell_top_sa_pe_ba_2_0[28]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[29]),
        .Q(shell_top_sa_pe_ba_2_0[29]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[2]),
        .Q(shell_top_sa_pe_ba_2_0[2]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[30]),
        .Q(shell_top_sa_pe_ba_2_0[30]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[31]),
        .Q(shell_top_sa_pe_ba_2_0[31]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[3]),
        .Q(shell_top_sa_pe_ba_2_0[3]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[4]),
        .Q(shell_top_sa_pe_ba_2_0[4]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[5]),
        .Q(shell_top_sa_pe_ba_2_0[5]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[6]),
        .Q(shell_top_sa_pe_ba_2_0[6]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[7]),
        .Q(shell_top_sa_pe_ba_2_0[7]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[8]),
        .Q(shell_top_sa_pe_ba_2_0[8]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_660),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[9]),
        .Q(shell_top_sa_pe_ba_2_0[9]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[0]),
        .Q(shell_top_sa_pe_ba_2_1[0]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[10]),
        .Q(shell_top_sa_pe_ba_2_1[10]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[11]),
        .Q(shell_top_sa_pe_ba_2_1[11]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[12]),
        .Q(shell_top_sa_pe_ba_2_1[12]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[13]),
        .Q(shell_top_sa_pe_ba_2_1[13]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[14]),
        .Q(shell_top_sa_pe_ba_2_1[14]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[15]),
        .Q(shell_top_sa_pe_ba_2_1[15]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[16]),
        .Q(shell_top_sa_pe_ba_2_1[16]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[17]),
        .Q(shell_top_sa_pe_ba_2_1[17]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[18]),
        .Q(shell_top_sa_pe_ba_2_1[18]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[19]),
        .Q(shell_top_sa_pe_ba_2_1[19]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[1]),
        .Q(shell_top_sa_pe_ba_2_1[1]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[20]),
        .Q(shell_top_sa_pe_ba_2_1[20]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[21]),
        .Q(shell_top_sa_pe_ba_2_1[21]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[22]),
        .Q(shell_top_sa_pe_ba_2_1[22]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[23]),
        .Q(shell_top_sa_pe_ba_2_1[23]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[24]),
        .Q(shell_top_sa_pe_ba_2_1[24]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[25]),
        .Q(shell_top_sa_pe_ba_2_1[25]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[26]),
        .Q(shell_top_sa_pe_ba_2_1[26]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[27]),
        .Q(shell_top_sa_pe_ba_2_1[27]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[28]),
        .Q(shell_top_sa_pe_ba_2_1[28]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[29]),
        .Q(shell_top_sa_pe_ba_2_1[29]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[2]),
        .Q(shell_top_sa_pe_ba_2_1[2]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[30]),
        .Q(shell_top_sa_pe_ba_2_1[30]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[31]),
        .Q(shell_top_sa_pe_ba_2_1[31]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[3]),
        .Q(shell_top_sa_pe_ba_2_1[3]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[4]),
        .Q(shell_top_sa_pe_ba_2_1[4]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[5]),
        .Q(shell_top_sa_pe_ba_2_1[5]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[6]),
        .Q(shell_top_sa_pe_ba_2_1[6]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[7]),
        .Q(shell_top_sa_pe_ba_2_1[7]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[8]),
        .Q(shell_top_sa_pe_ba_2_1[8]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[9]),
        .Q(shell_top_sa_pe_ba_2_1[9]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[0]),
        .Q(shell_top_sa_pe_ba_2_2[0]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[10]),
        .Q(shell_top_sa_pe_ba_2_2[10]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[11]),
        .Q(shell_top_sa_pe_ba_2_2[11]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[12]),
        .Q(shell_top_sa_pe_ba_2_2[12]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[13]),
        .Q(shell_top_sa_pe_ba_2_2[13]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[14]),
        .Q(shell_top_sa_pe_ba_2_2[14]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[15]),
        .Q(shell_top_sa_pe_ba_2_2[15]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[16]),
        .Q(shell_top_sa_pe_ba_2_2[16]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[17]),
        .Q(shell_top_sa_pe_ba_2_2[17]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[18]),
        .Q(shell_top_sa_pe_ba_2_2[18]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[19]),
        .Q(shell_top_sa_pe_ba_2_2[19]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[1]),
        .Q(shell_top_sa_pe_ba_2_2[1]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[20]),
        .Q(shell_top_sa_pe_ba_2_2[20]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[21]),
        .Q(shell_top_sa_pe_ba_2_2[21]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[22]),
        .Q(shell_top_sa_pe_ba_2_2[22]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[23]),
        .Q(shell_top_sa_pe_ba_2_2[23]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[24]),
        .Q(shell_top_sa_pe_ba_2_2[24]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[25]),
        .Q(shell_top_sa_pe_ba_2_2[25]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[26]),
        .Q(shell_top_sa_pe_ba_2_2[26]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[27]),
        .Q(shell_top_sa_pe_ba_2_2[27]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[28]),
        .Q(shell_top_sa_pe_ba_2_2[28]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[29]),
        .Q(shell_top_sa_pe_ba_2_2[29]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[2]),
        .Q(shell_top_sa_pe_ba_2_2[2]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[30]),
        .Q(shell_top_sa_pe_ba_2_2[30]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[31]),
        .Q(shell_top_sa_pe_ba_2_2[31]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[3]),
        .Q(shell_top_sa_pe_ba_2_2[3]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[4]),
        .Q(shell_top_sa_pe_ba_2_2[4]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[5]),
        .Q(shell_top_sa_pe_ba_2_2[5]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[6]),
        .Q(shell_top_sa_pe_ba_2_2[6]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[7]),
        .Q(shell_top_sa_pe_ba_2_2[7]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[8]),
        .Q(shell_top_sa_pe_ba_2_2[8]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[9]),
        .Q(shell_top_sa_pe_ba_2_2[9]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[0]),
        .Q(shell_top_sa_pe_ba_2_3[0]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[10]),
        .Q(shell_top_sa_pe_ba_2_3[10]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[11]),
        .Q(shell_top_sa_pe_ba_2_3[11]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[12]),
        .Q(shell_top_sa_pe_ba_2_3[12]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[13]),
        .Q(shell_top_sa_pe_ba_2_3[13]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[14]),
        .Q(shell_top_sa_pe_ba_2_3[14]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[15]),
        .Q(shell_top_sa_pe_ba_2_3[15]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[16]),
        .Q(shell_top_sa_pe_ba_2_3[16]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[17]),
        .Q(shell_top_sa_pe_ba_2_3[17]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[18]),
        .Q(shell_top_sa_pe_ba_2_3[18]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[19]),
        .Q(shell_top_sa_pe_ba_2_3[19]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[1]),
        .Q(shell_top_sa_pe_ba_2_3[1]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[20]),
        .Q(shell_top_sa_pe_ba_2_3[20]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[21]),
        .Q(shell_top_sa_pe_ba_2_3[21]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[22]),
        .Q(shell_top_sa_pe_ba_2_3[22]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[23]),
        .Q(shell_top_sa_pe_ba_2_3[23]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[24]),
        .Q(shell_top_sa_pe_ba_2_3[24]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[25]),
        .Q(shell_top_sa_pe_ba_2_3[25]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[26]),
        .Q(shell_top_sa_pe_ba_2_3[26]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[27]),
        .Q(shell_top_sa_pe_ba_2_3[27]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[28]),
        .Q(shell_top_sa_pe_ba_2_3[28]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[29]),
        .Q(shell_top_sa_pe_ba_2_3[29]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[2]),
        .Q(shell_top_sa_pe_ba_2_3[2]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[30]),
        .Q(shell_top_sa_pe_ba_2_3[30]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[31]),
        .Q(shell_top_sa_pe_ba_2_3[31]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[3]),
        .Q(shell_top_sa_pe_ba_2_3[3]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[4]),
        .Q(shell_top_sa_pe_ba_2_3[4]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[5]),
        .Q(shell_top_sa_pe_ba_2_3[5]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[6]),
        .Q(shell_top_sa_pe_ba_2_3[6]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[7]),
        .Q(shell_top_sa_pe_ba_2_3[7]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[8]),
        .Q(shell_top_sa_pe_ba_2_3[8]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_654),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[9]),
        .Q(shell_top_sa_pe_ba_2_3[9]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[0]),
        .Q(shell_top_sa_pe_ba_3_0[0]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[10]),
        .Q(shell_top_sa_pe_ba_3_0[10]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[11]),
        .Q(shell_top_sa_pe_ba_3_0[11]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[12]),
        .Q(shell_top_sa_pe_ba_3_0[12]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[13]),
        .Q(shell_top_sa_pe_ba_3_0[13]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[14]),
        .Q(shell_top_sa_pe_ba_3_0[14]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[15]),
        .Q(shell_top_sa_pe_ba_3_0[15]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[16]),
        .Q(shell_top_sa_pe_ba_3_0[16]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[17]),
        .Q(shell_top_sa_pe_ba_3_0[17]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[18]),
        .Q(shell_top_sa_pe_ba_3_0[18]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[19]),
        .Q(shell_top_sa_pe_ba_3_0[19]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[1]),
        .Q(shell_top_sa_pe_ba_3_0[1]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[20]),
        .Q(shell_top_sa_pe_ba_3_0[20]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[21]),
        .Q(shell_top_sa_pe_ba_3_0[21]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[22]),
        .Q(shell_top_sa_pe_ba_3_0[22]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[23]),
        .Q(shell_top_sa_pe_ba_3_0[23]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[24]),
        .Q(shell_top_sa_pe_ba_3_0[24]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[25]),
        .Q(shell_top_sa_pe_ba_3_0[25]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[26]),
        .Q(shell_top_sa_pe_ba_3_0[26]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[27]),
        .Q(shell_top_sa_pe_ba_3_0[27]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[28]),
        .Q(shell_top_sa_pe_ba_3_0[28]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[29]),
        .Q(shell_top_sa_pe_ba_3_0[29]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[2]),
        .Q(shell_top_sa_pe_ba_3_0[2]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[30]),
        .Q(shell_top_sa_pe_ba_3_0[30]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[31]),
        .Q(shell_top_sa_pe_ba_3_0[31]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[3]),
        .Q(shell_top_sa_pe_ba_3_0[3]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[4]),
        .Q(shell_top_sa_pe_ba_3_0[4]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[5]),
        .Q(shell_top_sa_pe_ba_3_0[5]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[6]),
        .Q(shell_top_sa_pe_ba_3_0[6]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[7]),
        .Q(shell_top_sa_pe_ba_3_0[7]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[8]),
        .Q(shell_top_sa_pe_ba_3_0[8]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_659),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[9]),
        .Q(shell_top_sa_pe_ba_3_0[9]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[0]),
        .Q(shell_top_sa_pe_ba_3_1[0]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[10]),
        .Q(shell_top_sa_pe_ba_3_1[10]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[11]),
        .Q(shell_top_sa_pe_ba_3_1[11]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[12]),
        .Q(shell_top_sa_pe_ba_3_1[12]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[13]),
        .Q(shell_top_sa_pe_ba_3_1[13]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[14]),
        .Q(shell_top_sa_pe_ba_3_1[14]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[15]),
        .Q(shell_top_sa_pe_ba_3_1[15]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[16]),
        .Q(shell_top_sa_pe_ba_3_1[16]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[17]),
        .Q(shell_top_sa_pe_ba_3_1[17]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[18]),
        .Q(shell_top_sa_pe_ba_3_1[18]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[19]),
        .Q(shell_top_sa_pe_ba_3_1[19]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[1]),
        .Q(shell_top_sa_pe_ba_3_1[1]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[20]),
        .Q(shell_top_sa_pe_ba_3_1[20]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[21]),
        .Q(shell_top_sa_pe_ba_3_1[21]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[22]),
        .Q(shell_top_sa_pe_ba_3_1[22]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[23]),
        .Q(shell_top_sa_pe_ba_3_1[23]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[24]),
        .Q(shell_top_sa_pe_ba_3_1[24]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[25]),
        .Q(shell_top_sa_pe_ba_3_1[25]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[26]),
        .Q(shell_top_sa_pe_ba_3_1[26]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[27]),
        .Q(shell_top_sa_pe_ba_3_1[27]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[28]),
        .Q(shell_top_sa_pe_ba_3_1[28]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[29]),
        .Q(shell_top_sa_pe_ba_3_1[29]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[2]),
        .Q(shell_top_sa_pe_ba_3_1[2]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[30]),
        .Q(shell_top_sa_pe_ba_3_1[30]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[31]),
        .Q(shell_top_sa_pe_ba_3_1[31]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[3]),
        .Q(shell_top_sa_pe_ba_3_1[3]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[4]),
        .Q(shell_top_sa_pe_ba_3_1[4]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[5]),
        .Q(shell_top_sa_pe_ba_3_1[5]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[6]),
        .Q(shell_top_sa_pe_ba_3_1[6]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[7]),
        .Q(shell_top_sa_pe_ba_3_1[7]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[8]),
        .Q(shell_top_sa_pe_ba_3_1[8]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_668),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[9]),
        .Q(shell_top_sa_pe_ba_3_1[9]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[0]),
        .Q(shell_top_sa_pe_ba_3_2[0]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[10]),
        .Q(shell_top_sa_pe_ba_3_2[10]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[11]),
        .Q(shell_top_sa_pe_ba_3_2[11]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[12]),
        .Q(shell_top_sa_pe_ba_3_2[12]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[13]),
        .Q(shell_top_sa_pe_ba_3_2[13]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[14]),
        .Q(shell_top_sa_pe_ba_3_2[14]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[15]),
        .Q(shell_top_sa_pe_ba_3_2[15]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[16]),
        .Q(shell_top_sa_pe_ba_3_2[16]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[17]),
        .Q(shell_top_sa_pe_ba_3_2[17]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[18]),
        .Q(shell_top_sa_pe_ba_3_2[18]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[19]),
        .Q(shell_top_sa_pe_ba_3_2[19]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[1]),
        .Q(shell_top_sa_pe_ba_3_2[1]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[20]),
        .Q(shell_top_sa_pe_ba_3_2[20]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[21]),
        .Q(shell_top_sa_pe_ba_3_2[21]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[22]),
        .Q(shell_top_sa_pe_ba_3_2[22]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[23]),
        .Q(shell_top_sa_pe_ba_3_2[23]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[24]),
        .Q(shell_top_sa_pe_ba_3_2[24]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[25]),
        .Q(shell_top_sa_pe_ba_3_2[25]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[26]),
        .Q(shell_top_sa_pe_ba_3_2[26]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[27]),
        .Q(shell_top_sa_pe_ba_3_2[27]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[28]),
        .Q(shell_top_sa_pe_ba_3_2[28]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[29]),
        .Q(shell_top_sa_pe_ba_3_2[29]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[2]),
        .Q(shell_top_sa_pe_ba_3_2[2]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[30]),
        .Q(shell_top_sa_pe_ba_3_2[30]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[31]),
        .Q(shell_top_sa_pe_ba_3_2[31]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[3]),
        .Q(shell_top_sa_pe_ba_3_2[3]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[4]),
        .Q(shell_top_sa_pe_ba_3_2[4]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[5]),
        .Q(shell_top_sa_pe_ba_3_2[5]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[6]),
        .Q(shell_top_sa_pe_ba_3_2[6]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[7]),
        .Q(shell_top_sa_pe_ba_3_2[7]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[8]),
        .Q(shell_top_sa_pe_ba_3_2[8]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_658),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[9]),
        .Q(shell_top_sa_pe_ba_3_2[9]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[0]),
        .Q(shell_top_sa_pe_ba_3_3[0]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[10]),
        .Q(shell_top_sa_pe_ba_3_3[10]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[11]),
        .Q(shell_top_sa_pe_ba_3_3[11]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[12]),
        .Q(shell_top_sa_pe_ba_3_3[12]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[13]),
        .Q(shell_top_sa_pe_ba_3_3[13]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[14]),
        .Q(shell_top_sa_pe_ba_3_3[14]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[15]),
        .Q(shell_top_sa_pe_ba_3_3[15]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[16]),
        .Q(shell_top_sa_pe_ba_3_3[16]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[17]),
        .Q(shell_top_sa_pe_ba_3_3[17]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[18]),
        .Q(shell_top_sa_pe_ba_3_3[18]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[19]),
        .Q(shell_top_sa_pe_ba_3_3[19]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[1]),
        .Q(shell_top_sa_pe_ba_3_3[1]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[20]),
        .Q(shell_top_sa_pe_ba_3_3[20]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[21]),
        .Q(shell_top_sa_pe_ba_3_3[21]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[22]),
        .Q(shell_top_sa_pe_ba_3_3[22]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[23]),
        .Q(shell_top_sa_pe_ba_3_3[23]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[24]),
        .Q(shell_top_sa_pe_ba_3_3[24]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[25]),
        .Q(shell_top_sa_pe_ba_3_3[25]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[26]),
        .Q(shell_top_sa_pe_ba_3_3[26]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[27]),
        .Q(shell_top_sa_pe_ba_3_3[27]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[28]),
        .Q(shell_top_sa_pe_ba_3_3[28]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[29]),
        .Q(shell_top_sa_pe_ba_3_3[29]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[2]),
        .Q(shell_top_sa_pe_ba_3_3[2]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[30]),
        .Q(shell_top_sa_pe_ba_3_3[30]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[31]),
        .Q(shell_top_sa_pe_ba_3_3[31]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[3]),
        .Q(shell_top_sa_pe_ba_3_3[3]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[4]),
        .Q(shell_top_sa_pe_ba_3_3[4]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[5]),
        .Q(shell_top_sa_pe_ba_3_3[5]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[6]),
        .Q(shell_top_sa_pe_ba_3_3[6]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[7]),
        .Q(shell_top_sa_pe_ba_3_3[7]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[8]),
        .Q(shell_top_sa_pe_ba_3_3[8]),
        .R(ap_CS_fsm_state41));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_n_666),
        .D(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[9]),
        .Q(shell_top_sa_pe_ba_3_3[9]),
        .R(ap_CS_fsm_state41));
  FDRE \shl_ln_reg_748_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(zext_ln68_fu_605_p1[2]),
        .Q(\shl_ln_reg_748_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \shl_ln_reg_748_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(zext_ln68_fu_605_p1[3]),
        .Q(\shl_ln_reg_748_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \shl_ln_reg_748_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(zext_ln68_fu_605_p1[4]),
        .Q(\shl_ln_reg_748_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \shl_ln_reg_748_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(zext_ln68_fu_605_p1[5]),
        .Q(\shl_ln_reg_748_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \shl_ln_reg_748_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(zext_ln68_fu_605_p1[6]),
        .Q(\shl_ln_reg_748_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \shl_ln_reg_748_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(zext_ln68_fu_605_p1[7]),
        .Q(\shl_ln_reg_748_reg_n_0_[7] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3
   (icmp_ln153_reg_1873,
    ap_enable_reg_pp0_iter0,
    D,
    \sext_ln40_cast_reg_1856_reg[8]_0 ,
    DI,
    \phi_mul_fu_214_reg[1]_0 ,
    \phi_mul_fu_214_reg[2]_0 ,
    \phi_mul_fu_214_reg[3]_0 ,
    \phi_mul_fu_214_reg[4]_0 ,
    \phi_mul_fu_214_reg[5]_0 ,
    \phi_mul_fu_214_reg[6]_0 ,
    \phi_mul_fu_214_reg[7]_0 ,
    ap_done_cache,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter3,
    ap_loop_exit_ready_pp0_iter1_reg,
    ap_loop_exit_ready_pp0_iter2_reg,
    ap_loop_exit_ready_pp0_iter3_reg,
    ap_enable_reg_pp0_iter2_reg_rep__0_0,
    push,
    pop,
    \and_ln35_1_reg_1890_pp0_iter2_reg_reg[0]_0 ,
    \icmp_ln153_reg_1873_pp0_iter2_reg_reg[0]_0 ,
    ready_for_outstanding,
    Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY,
    push_0,
    ap_done_reg2,
    pop_1,
    \icmp_ln153_reg_1873_pp0_iter3_reg_reg[0]_0 ,
    ap_enable_reg_pp0_iter3_reg_0,
    p_mid_reg_742_reg,
    \int_addr_a0_reg[16] ,
    \trunc_ln40_2_reg_1968_reg[18]_i_3_0 ,
    \int_addr_a0_reg[16]_0 ,
    \sext_ln40_cast_reg_1856_reg[6]_0 ,
    \sub_ln40_4_reg_1973_reg[14]_0 ,
    mul_i_i_reg_1898_reg_0,
    \int_addr_b0_reg[16] ,
    mul_i_i_reg_1898_reg_1,
    \int_addr_b0_reg[16]_0 ,
    \sub_ln68_2_reg_1989_reg[14]_0 ,
    \int_addr_b0_reg[19] ,
    grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o,
    grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o,
    grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o,
    grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o,
    grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o,
    grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o,
    grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o,
    grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o,
    grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o,
    grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o,
    grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o,
    grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o,
    grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o,
    grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o,
    grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o,
    grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o,
    ap_enable_reg_pp0_iter10,
    ap_NS_fsm1,
    in,
    \trunc_ln68_1_reg_1984_reg[29]_0 ,
    \sext_ln40_cast_reg_1856_reg[7]_0 ,
    \t_2_reg_1866_reg[1]_0 ,
    \zext_ln35_cast_reg_1851_reg[1]_0 ,
    \zext_ln35_cast_reg_1851_reg[0]_0 ,
    p_mid_reg_742_reg_0,
    p_mid_reg_742_reg_1,
    \sub_ln40_4_reg_1973_reg[15]_0 ,
    \sub_ln40_4_reg_1973_reg[16]_0 ,
    \int_addr_b0_reg[17] ,
    \int_addr_b0_reg[17]_0 ,
    \sub_ln68_2_reg_1989_reg[15]_0 ,
    \sub_ln68_2_reg_1989_reg[16]_0 ,
    \ap_CS_fsm_reg[4] ,
    ap_enable_reg_pp0_iter4_reg_0,
    ap_loop_exit_ready_pp0_iter3_reg_reg_0,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    \ap_CS_fsm_reg[4]_2 ,
    \ap_CS_fsm_reg[4]_3 ,
    \ap_CS_fsm_reg[4]_4 ,
    ap_rst_n_0,
    ap_rst_n_1,
    \ap_CS_fsm_reg[3]_0 ,
    ap_enable_reg_pp0_iter1_reg_0,
    \ap_CS_fsm_reg[2]_rep__1_0 ,
    \ap_CS_fsm_reg[4]_5 ,
    ready_for_outstanding_6,
    \ap_CS_fsm_reg[3]_1 ,
    \zext_ln35_cast_reg_1851_reg[7]_0 ,
    \sub_ln68_3_reg_1994_reg[17]_0 ,
    \int_addr_a0_reg[17] ,
    \int_addr_a0_reg[17]_0 ,
    ap_clk,
    CO,
    \icmp_ln39_reg_1877_reg[0]_0 ,
    ap_rst_n_inv,
    B,
    A,
    Q,
    add24_loc_channel_dout,
    O,
    \phi_mul_fu_214_reg[7]_1 ,
    ap_done_cache_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_enable_reg_pp0_iter3_reg_1,
    ap_loop_exit_ready_pp0_iter1_reg_reg_0,
    ap_loop_exit_ready_pp0_iter2_reg_reg_0,
    ap_loop_exit_ready_pp0_iter3_reg_reg_1,
    ap_enable_reg_pp0_iter2_reg_rep_0,
    ap_enable_reg_pp0_iter2_reg_rep__0_1,
    ap_enable_reg_pp0_iter2_reg_rep__1_0,
    ap_enable_reg_pp0_iter2_reg_rep__2_0,
    aw_ARREADY,
    \shell_top_sa_pe_ba_2_3_reg[0] ,
    aw_RVALID,
    mem_reg,
    dout,
    bi_ARREADY,
    bi_RVALID,
    dout_vld_reg,
    \and_ln35_1_reg_1890_reg[0]_i_7 ,
    \and_ln35_1_reg_1890_reg[0]_i_6 ,
    \and_ln35_1_reg_1890_reg[0]_0 ,
    \and_ln35_reg_1886_reg[0]_i_3 ,
    \and_ln35_reg_1886_reg[0]_i_2 ,
    \and_ln35_reg_1886_reg[0]_0 ,
    \zext_ln139_1_cast_reg_1861_reg[15]_0 ,
    \trunc_ln40_1_reg_1927_reg[6]_i_2_0 ,
    \trunc_ln40_1_reg_1927_reg[10]_i_2_0 ,
    \trunc_ln40_1_reg_1927_reg[6]_0 ,
    \trunc_ln40_1_reg_1927_reg[6]_1 ,
    \trunc_ln40_3_reg_2005_reg[18]_0 ,
    \add_ln40_9_reg_1937_reg[3]_0 ,
    \add_ln40_9_reg_1937_reg[7]_0 ,
    \phi_mul_fu_214_reg[11]_0 ,
    \trunc_ln68_3_reg_2033_reg[18]_0 ,
    \trunc_ln68_3_reg_2033_reg[18]_1 ,
    \trunc_ln68_3_reg_2033_reg[18]_2 ,
    shell_top_sa_pe_ba_0_0,
    shell_top_sa_pe_ba_0_1,
    shell_top_sa_pe_ba_0_2,
    shell_top_sa_pe_ba_0_3,
    shell_top_sa_pe_ba_1_0,
    shell_top_sa_pe_ba_1_1,
    shell_top_sa_pe_ba_1_2,
    shell_top_sa_pe_ba_1_3,
    shell_top_sa_pe_ba_2_0,
    shell_top_sa_pe_ba_2_1,
    shell_top_sa_pe_ba_2_2,
    shell_top_sa_pe_ba_2_3,
    shell_top_sa_pe_ba_3_0,
    shell_top_sa_pe_ba_3_1,
    shell_top_sa_pe_ba_3_2,
    shell_top_sa_pe_ba_3_3,
    ap_rst_n,
    grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg,
    \and_ln35_2_reg_1894_reg[0]_0 ,
    sub_ln40_3_fu_861_p2,
    ready_for_outstanding_reg,
    ready_for_outstanding_reg_0,
    \trunc_ln_reg_1881_reg[29]_0 ,
    \trunc_ln40_1_reg_1927_reg[29]_0 ,
    \add_ln40_5_reg_1932_reg[10]_0 ,
    \trunc_ln40_2_reg_1968_reg[29]_0 ,
    \zext_ln35_cast_reg_1851_reg[7]_1 ,
    \add_ln40_9_reg_1937_reg[11]_0 ,
    \trunc_ln40_3_reg_2005_reg[29]_0 ,
    \trunc_ln2_reg_1942_reg[29]_0 ,
    \trunc_ln68_1_reg_1984_reg[29]_1 ,
    \trunc_ln68_2_reg_2016_reg[29]_0 ,
    \trunc_ln68_3_reg_2033_reg[29]_0 );
  output icmp_ln153_reg_1873;
  output ap_enable_reg_pp0_iter0;
  output [7:0]D;
  output [7:0]\sext_ln40_cast_reg_1856_reg[8]_0 ;
  output [0:0]DI;
  output \phi_mul_fu_214_reg[1]_0 ;
  output \phi_mul_fu_214_reg[2]_0 ;
  output \phi_mul_fu_214_reg[3]_0 ;
  output \phi_mul_fu_214_reg[4]_0 ;
  output \phi_mul_fu_214_reg[5]_0 ;
  output \phi_mul_fu_214_reg[6]_0 ;
  output \phi_mul_fu_214_reg[7]_0 ;
  output ap_done_cache;
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter2;
  output ap_enable_reg_pp0_iter3;
  output ap_loop_exit_ready_pp0_iter1_reg;
  output ap_loop_exit_ready_pp0_iter2_reg;
  output ap_loop_exit_ready_pp0_iter3_reg;
  output ap_enable_reg_pp0_iter2_reg_rep__0_0;
  output push;
  output pop;
  output \and_ln35_1_reg_1890_pp0_iter2_reg_reg[0]_0 ;
  output \icmp_ln153_reg_1873_pp0_iter2_reg_reg[0]_0 ;
  output ready_for_outstanding;
  output Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY;
  output push_0;
  output ap_done_reg2;
  output pop_1;
  output \icmp_ln153_reg_1873_pp0_iter3_reg_reg[0]_0 ;
  output ap_enable_reg_pp0_iter3_reg_0;
  output [1:0]p_mid_reg_742_reg;
  output [0:0]\int_addr_a0_reg[16] ;
  output [1:0]\trunc_ln40_2_reg_1968_reg[18]_i_3_0 ;
  output [0:0]\int_addr_a0_reg[16]_0 ;
  output [0:0]\sext_ln40_cast_reg_1856_reg[6]_0 ;
  output [0:0]\sub_ln40_4_reg_1973_reg[14]_0 ;
  output [1:0]mul_i_i_reg_1898_reg_0;
  output [0:0]\int_addr_b0_reg[16] ;
  output [1:0]mul_i_i_reg_1898_reg_1;
  output [0:0]\int_addr_b0_reg[16]_0 ;
  output [0:0]\sub_ln68_2_reg_1989_reg[14]_0 ;
  output [0:0]\int_addr_b0_reg[19] ;
  output [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o;
  output [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o;
  output [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o;
  output [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o;
  output [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o;
  output [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o;
  output [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o;
  output [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o;
  output [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o;
  output [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o;
  output [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o;
  output [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o;
  output [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o;
  output [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o;
  output [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o;
  output [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o;
  output ap_enable_reg_pp0_iter10;
  output ap_NS_fsm1;
  output [29:0]in;
  output [29:0]\trunc_ln68_1_reg_1984_reg[29]_0 ;
  output [0:0]\sext_ln40_cast_reg_1856_reg[7]_0 ;
  output [0:0]\t_2_reg_1866_reg[1]_0 ;
  output [0:0]\zext_ln35_cast_reg_1851_reg[1]_0 ;
  output \zext_ln35_cast_reg_1851_reg[0]_0 ;
  output [2:0]p_mid_reg_742_reg_0;
  output [3:0]p_mid_reg_742_reg_1;
  output [0:0]\sub_ln40_4_reg_1973_reg[15]_0 ;
  output [1:0]\sub_ln40_4_reg_1973_reg[16]_0 ;
  output [0:0]\int_addr_b0_reg[17] ;
  output [0:0]\int_addr_b0_reg[17]_0 ;
  output [0:0]\sub_ln68_2_reg_1989_reg[15]_0 ;
  output [1:0]\sub_ln68_2_reg_1989_reg[16]_0 ;
  output \ap_CS_fsm_reg[4] ;
  output ap_enable_reg_pp0_iter4_reg_0;
  output [1:0]ap_loop_exit_ready_pp0_iter3_reg_reg_0;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output \ap_CS_fsm_reg[4]_2 ;
  output \ap_CS_fsm_reg[4]_3 ;
  output \ap_CS_fsm_reg[4]_4 ;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output \ap_CS_fsm_reg[3]_0 ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output \ap_CS_fsm_reg[2]_rep__1_0 ;
  output \ap_CS_fsm_reg[4]_5 ;
  output ready_for_outstanding_6;
  output \ap_CS_fsm_reg[3]_1 ;
  output [5:0]\zext_ln35_cast_reg_1851_reg[7]_0 ;
  output [0:0]\sub_ln68_3_reg_1994_reg[17]_0 ;
  output [0:0]\int_addr_a0_reg[17] ;
  output [0:0]\int_addr_a0_reg[17]_0 ;
  input ap_clk;
  input [0:0]CO;
  input [0:0]\icmp_ln39_reg_1877_reg[0]_0 ;
  input ap_rst_n_inv;
  input [7:0]B;
  input [16:0]A;
  input [5:0]Q;
  input [8:0]add24_loc_channel_dout;
  input [3:0]O;
  input [3:0]\phi_mul_fu_214_reg[7]_1 ;
  input ap_done_cache_reg;
  input ap_enable_reg_pp0_iter2_reg_0;
  input ap_enable_reg_pp0_iter3_reg_1;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  input ap_loop_exit_ready_pp0_iter2_reg_reg_0;
  input ap_loop_exit_ready_pp0_iter3_reg_reg_1;
  input ap_enable_reg_pp0_iter2_reg_rep_0;
  input ap_enable_reg_pp0_iter2_reg_rep__0_1;
  input ap_enable_reg_pp0_iter2_reg_rep__1_0;
  input ap_enable_reg_pp0_iter2_reg_rep__2_0;
  input aw_ARREADY;
  input [2:0]\shell_top_sa_pe_ba_2_3_reg[0] ;
  input aw_RVALID;
  input mem_reg;
  input [32:0]dout;
  input bi_ARREADY;
  input bi_RVALID;
  input dout_vld_reg;
  input [3:0]\and_ln35_1_reg_1890_reg[0]_i_7 ;
  input [3:0]\and_ln35_1_reg_1890_reg[0]_i_6 ;
  input [0:0]\and_ln35_1_reg_1890_reg[0]_0 ;
  input [3:0]\and_ln35_reg_1886_reg[0]_i_3 ;
  input [3:0]\and_ln35_reg_1886_reg[0]_i_2 ;
  input [0:0]\and_ln35_reg_1886_reg[0]_0 ;
  input [13:0]\zext_ln139_1_cast_reg_1861_reg[15]_0 ;
  input [3:0]\trunc_ln40_1_reg_1927_reg[6]_i_2_0 ;
  input [2:0]\trunc_ln40_1_reg_1927_reg[10]_i_2_0 ;
  input [0:0]\trunc_ln40_1_reg_1927_reg[6]_0 ;
  input [0:0]\trunc_ln40_1_reg_1927_reg[6]_1 ;
  input [16:0]\trunc_ln40_3_reg_2005_reg[18]_0 ;
  input [1:0]\add_ln40_9_reg_1937_reg[3]_0 ;
  input [3:0]\add_ln40_9_reg_1937_reg[7]_0 ;
  input [0:0]\phi_mul_fu_214_reg[11]_0 ;
  input [18:0]\trunc_ln68_3_reg_2033_reg[18]_0 ;
  input [0:0]\trunc_ln68_3_reg_2033_reg[18]_1 ;
  input [1:0]\trunc_ln68_3_reg_2033_reg[18]_2 ;
  input [31:0]shell_top_sa_pe_ba_0_0;
  input [31:0]shell_top_sa_pe_ba_0_1;
  input [31:0]shell_top_sa_pe_ba_0_2;
  input [31:0]shell_top_sa_pe_ba_0_3;
  input [31:0]shell_top_sa_pe_ba_1_0;
  input [31:0]shell_top_sa_pe_ba_1_1;
  input [31:0]shell_top_sa_pe_ba_1_2;
  input [31:0]shell_top_sa_pe_ba_1_3;
  input [31:0]shell_top_sa_pe_ba_2_0;
  input [31:0]shell_top_sa_pe_ba_2_1;
  input [31:0]shell_top_sa_pe_ba_2_2;
  input [31:0]shell_top_sa_pe_ba_2_3;
  input [31:0]shell_top_sa_pe_ba_3_0;
  input [31:0]shell_top_sa_pe_ba_3_1;
  input [31:0]shell_top_sa_pe_ba_3_2;
  input [31:0]shell_top_sa_pe_ba_3_3;
  input ap_rst_n;
  input grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg;
  input [0:0]\and_ln35_2_reg_1894_reg[0]_0 ;
  input [6:0]sub_ln40_3_fu_861_p2;
  input ready_for_outstanding_reg;
  input [32:0]ready_for_outstanding_reg_0;
  input [29:0]\trunc_ln_reg_1881_reg[29]_0 ;
  input [14:0]\trunc_ln40_1_reg_1927_reg[29]_0 ;
  input [9:0]\add_ln40_5_reg_1932_reg[10]_0 ;
  input [14:0]\trunc_ln40_2_reg_1968_reg[29]_0 ;
  input [7:0]\zext_ln35_cast_reg_1851_reg[7]_1 ;
  input [3:0]\add_ln40_9_reg_1937_reg[11]_0 ;
  input [14:0]\trunc_ln40_3_reg_2005_reg[29]_0 ;
  input [14:0]\trunc_ln2_reg_1942_reg[29]_0 ;
  input [14:0]\trunc_ln68_1_reg_1984_reg[29]_1 ;
  input [14:0]\trunc_ln68_2_reg_2016_reg[29]_0 ;
  input [10:0]\trunc_ln68_3_reg_2033_reg[29]_0 ;

  wire [16:0]A;
  wire [7:0]B;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY;
  wire [3:0]O;
  wire [5:0]Q;
  wire [8:0]add24_loc_channel_dout;
  wire [16:2]add_ln40_11_fu_1157_p2;
  wire [16:2]add_ln40_3_fu_815_p2;
  wire [10:0]add_ln40_5_reg_1932;
  wire add_ln40_5_reg_19320;
  wire [9:0]\add_ln40_5_reg_1932_reg[10]_0 ;
  wire [15:2]add_ln40_6_fu_972_p2;
  wire [16:2]add_ln40_7_fu_1002_p2;
  wire [7:0]add_ln40_9_fu_875_p2;
  wire [11:0]add_ln40_9_reg_1937;
  wire \add_ln40_9_reg_1937[3]_i_2_n_0 ;
  wire \add_ln40_9_reg_1937[3]_i_3_n_0 ;
  wire \add_ln40_9_reg_1937[3]_i_4_n_0 ;
  wire \add_ln40_9_reg_1937[3]_i_5_n_0 ;
  wire \add_ln40_9_reg_1937[3]_i_8_n_0 ;
  wire \add_ln40_9_reg_1937[3]_i_9_n_0 ;
  wire \add_ln40_9_reg_1937[7]_i_2_n_0 ;
  wire \add_ln40_9_reg_1937[7]_i_3_n_0 ;
  wire \add_ln40_9_reg_1937[7]_i_4_n_0 ;
  wire \add_ln40_9_reg_1937[7]_i_5_n_0 ;
  wire [3:0]\add_ln40_9_reg_1937_reg[11]_0 ;
  wire [1:0]\add_ln40_9_reg_1937_reg[3]_0 ;
  wire \add_ln40_9_reg_1937_reg[3]_i_1_n_0 ;
  wire \add_ln40_9_reg_1937_reg[3]_i_1_n_1 ;
  wire \add_ln40_9_reg_1937_reg[3]_i_1_n_2 ;
  wire \add_ln40_9_reg_1937_reg[3]_i_1_n_3 ;
  wire [3:0]\add_ln40_9_reg_1937_reg[7]_0 ;
  wire \add_ln40_9_reg_1937_reg[7]_i_1_n_1 ;
  wire \add_ln40_9_reg_1937_reg[7]_i_1_n_2 ;
  wire \add_ln40_9_reg_1937_reg[7]_i_1_n_3 ;
  wire [8:1]add_ln61_1_fu_743_p2;
  wire [8:2]add_ln61_3_fu_749_p2;
  wire [8:2]add_ln61_5_fu_755_p2;
  wire [16:0]add_ln61_6_fu_1121_p2__0;
  wire [16:2]add_ln68_1_fu_1075_p2;
  wire [16:2]add_ln68_2_fu_1193_p2;
  wire [20:2]add_ln68_3_fu_1239_p2;
  wire [16:2]add_ln68_fu_915_p2;
  wire and_ln35_1_fu_713_p2;
  wire and_ln35_1_reg_1890;
  wire and_ln35_1_reg_1890_pp0_iter1_reg;
  wire and_ln35_1_reg_1890_pp0_iter2_reg;
  wire \and_ln35_1_reg_1890_pp0_iter2_reg_reg[0]_0 ;
  wire and_ln35_1_reg_1890_pp0_iter3_reg;
  wire [0:0]\and_ln35_1_reg_1890_reg[0]_0 ;
  wire [3:0]\and_ln35_1_reg_1890_reg[0]_i_6 ;
  wire [3:0]\and_ln35_1_reg_1890_reg[0]_i_7 ;
  wire and_ln35_2_fu_731_p2;
  wire and_ln35_2_reg_1894;
  wire and_ln35_2_reg_1894_pp0_iter1_reg;
  wire and_ln35_2_reg_1894_pp0_iter2_reg;
  wire and_ln35_2_reg_1894_pp0_iter3_reg;
  wire [0:0]\and_ln35_2_reg_1894_reg[0]_0 ;
  wire and_ln35_fu_679_p2;
  wire and_ln35_reg_1886;
  wire and_ln35_reg_1886_pp0_iter1_reg;
  wire and_ln35_reg_1886_pp0_iter2_reg;
  wire [0:0]\and_ln35_reg_1886_reg[0]_0 ;
  wire [3:0]\and_ln35_reg_1886_reg[0]_i_2 ;
  wire [3:0]\and_ln35_reg_1886_reg[0]_i_3 ;
  wire \ap_CS_fsm[0]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm[1]_rep_i_1_n_0 ;
  wire \ap_CS_fsm[2]_rep_i_1__0_n_0 ;
  wire \ap_CS_fsm[2]_rep_i_1__1_n_0 ;
  wire \ap_CS_fsm[2]_rep_i_1_n_0 ;
  wire \ap_CS_fsm[3]_rep_i_1__0_n_0 ;
  wire \ap_CS_fsm[3]_rep_i_1_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[1]_rep_n_0 ;
  wire \ap_CS_fsm_reg[2]_rep__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_rep__1_0 ;
  wire \ap_CS_fsm_reg[2]_rep__1_n_0 ;
  wire \ap_CS_fsm_reg[2]_rep_n_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[3]_rep__0_n_0 ;
  wire \ap_CS_fsm_reg[3]_rep_n_0 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire \ap_CS_fsm_reg[4]_3 ;
  wire \ap_CS_fsm_reg[4]_4 ;
  wire \ap_CS_fsm_reg[4]_5 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage2_11001;
  wire ap_block_pp0_stage3_11001;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_done_reg2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_rep_0;
  wire ap_enable_reg_pp0_iter2_reg_rep__0_0;
  wire ap_enable_reg_pp0_iter2_reg_rep__0_1;
  wire ap_enable_reg_pp0_iter2_reg_rep__1_0;
  wire ap_enable_reg_pp0_iter2_reg_rep__1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_rep__2_0;
  wire ap_enable_reg_pp0_iter2_reg_rep__2_n_0;
  wire ap_enable_reg_pp0_iter2_reg_rep_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter3_reg_1;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_enable_reg_pp0_iter4_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_0;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire [1:0]ap_loop_exit_ready_pp0_iter3_reg_reg_0;
  wire ap_loop_exit_ready_pp0_iter3_reg_reg_1;
  wire ap_phi_reg_pp0_iter2_in_a_reg_414;
  wire ap_phi_reg_pp0_iter2_in_a_reg_4140;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[0] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[10] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[11] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[12] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[13] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[14] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[15] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[16] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[17] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[18] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[19] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[1] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[20] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[21] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[22] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[23] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[24] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[25] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[26] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[27] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[28] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[29] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[2] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[30] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[31] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[3] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[4] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[5] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[6] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[7] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[8] ;
  wire \ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[9] ;
  wire ap_phi_reg_pp0_iter3_in_b_reg_438;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[0] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[10] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[11] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[12] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[13] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[14] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[15] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[16] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[17] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[18] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[19] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[1] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[20] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[21] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[22] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[23] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[24] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[25] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[26] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[27] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[28] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[29] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[2] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[30] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[31] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[3] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[4] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[5] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[6] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[7] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[8] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[9] ;
  wire ap_phi_reg_pp0_iter3_value_a_8_reg_462;
  wire ap_phi_reg_pp0_iter3_value_a_8_reg_4620;
  wire ap_phi_reg_pp0_iter3_value_a_8_reg_4623;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462[31]_i_3_n_0 ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[0] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[10] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[11] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[12] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[13] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[14] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[15] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[16] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[17] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[18] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[19] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[1] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[20] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[21] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[22] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[23] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[24] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[25] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[26] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[27] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[28] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[29] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[2] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[30] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[31] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[3] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[4] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[5] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[6] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[7] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[8] ;
  wire \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[9] ;
  wire ap_phi_reg_pp0_iter3_value_a_9_reg_426;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[0] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[10] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[11] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[12] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[13] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[14] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[15] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[16] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[17] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[18] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[19] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[1] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[20] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[21] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[22] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[23] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[24] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[25] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[26] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[27] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[28] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[29] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[2] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[30] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[31] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[3] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[4] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[5] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[6] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[7] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[8] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[9] ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire [31:16]buff0_reg__1;
  wire [31:16]buff0_reg__1_0;
  wire [31:16]buff0_reg__1_1;
  wire [31:16]buff0_reg__1_2;
  wire [31:16]buff0_reg__1_3;
  wire [32:0]dout;
  wire dout_vld_i_3__0_n_0;
  wire dout_vld_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_ready;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o;
  wire [31:0]grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld;
  wire grp_fu_510_ce;
  wire grp_fu_510_p0115_out;
  wire grp_fu_525_p0123_out;
  wire icmp_ln153_reg_1873;
  wire icmp_ln153_reg_1873_pp0_iter1_reg;
  wire icmp_ln153_reg_1873_pp0_iter2_reg;
  wire \icmp_ln153_reg_1873_pp0_iter2_reg_reg[0]_0 ;
  wire icmp_ln153_reg_1873_pp0_iter3_reg;
  wire \icmp_ln153_reg_1873_pp0_iter3_reg_reg[0]_0 ;
  wire icmp_ln39_reg_1877;
  wire icmp_ln39_reg_1877_pp0_iter1_reg;
  wire icmp_ln39_reg_1877_pp0_iter2_reg;
  wire [0:0]\icmp_ln39_reg_1877_reg[0]_0 ;
  wire [29:0]in;
  wire \in_a_3_reg_474_reg_n_0_[0] ;
  wire \in_a_3_reg_474_reg_n_0_[10] ;
  wire \in_a_3_reg_474_reg_n_0_[11] ;
  wire \in_a_3_reg_474_reg_n_0_[12] ;
  wire \in_a_3_reg_474_reg_n_0_[13] ;
  wire \in_a_3_reg_474_reg_n_0_[14] ;
  wire \in_a_3_reg_474_reg_n_0_[15] ;
  wire \in_a_3_reg_474_reg_n_0_[16] ;
  wire \in_a_3_reg_474_reg_n_0_[17] ;
  wire \in_a_3_reg_474_reg_n_0_[18] ;
  wire \in_a_3_reg_474_reg_n_0_[19] ;
  wire \in_a_3_reg_474_reg_n_0_[1] ;
  wire \in_a_3_reg_474_reg_n_0_[20] ;
  wire \in_a_3_reg_474_reg_n_0_[21] ;
  wire \in_a_3_reg_474_reg_n_0_[22] ;
  wire \in_a_3_reg_474_reg_n_0_[23] ;
  wire \in_a_3_reg_474_reg_n_0_[24] ;
  wire \in_a_3_reg_474_reg_n_0_[25] ;
  wire \in_a_3_reg_474_reg_n_0_[26] ;
  wire \in_a_3_reg_474_reg_n_0_[27] ;
  wire \in_a_3_reg_474_reg_n_0_[28] ;
  wire \in_a_3_reg_474_reg_n_0_[29] ;
  wire \in_a_3_reg_474_reg_n_0_[2] ;
  wire \in_a_3_reg_474_reg_n_0_[30] ;
  wire \in_a_3_reg_474_reg_n_0_[31] ;
  wire \in_a_3_reg_474_reg_n_0_[3] ;
  wire \in_a_3_reg_474_reg_n_0_[4] ;
  wire \in_a_3_reg_474_reg_n_0_[5] ;
  wire \in_a_3_reg_474_reg_n_0_[6] ;
  wire \in_a_3_reg_474_reg_n_0_[7] ;
  wire \in_a_3_reg_474_reg_n_0_[8] ;
  wire \in_a_3_reg_474_reg_n_0_[9] ;
  wire [31:0]in_a_reg_414;
  wire [0:0]\int_addr_a0_reg[16] ;
  wire [0:0]\int_addr_a0_reg[16]_0 ;
  wire [0:0]\int_addr_a0_reg[17] ;
  wire [0:0]\int_addr_a0_reg[17]_0 ;
  wire [0:0]\int_addr_b0_reg[16] ;
  wire [0:0]\int_addr_b0_reg[16]_0 ;
  wire [0:0]\int_addr_b0_reg[17] ;
  wire [0:0]\int_addr_b0_reg[17]_0 ;
  wire [0:0]\int_addr_b0_reg[19] ;
  wire [7:0]k_fu_601_p2;
  wire m_axi_aw_ARVALID3;
  wire m_axi_bi_ARVALID335_out;
  wire mem_reg;
  wire \mem_reg[5][0]_srl6_i_10_n_0 ;
  wire \mem_reg[5][0]_srl6_i_3_n_0 ;
  wire \mem_reg[5][0]_srl6_i_4__0_n_0 ;
  wire \mem_reg[5][0]_srl6_i_4_n_0 ;
  wire \mem_reg[5][0]_srl6_i_5__0_n_0 ;
  wire \mem_reg[5][0]_srl6_i_5_n_0 ;
  wire \mem_reg[5][0]_srl6_i_6__0_n_0 ;
  wire \mem_reg[5][0]_srl6_i_6_n_0 ;
  wire \mem_reg[5][0]_srl6_i_7__0_n_0 ;
  wire \mem_reg[5][0]_srl6_i_7_n_0 ;
  wire \mem_reg[5][0]_srl6_i_8__0_n_0 ;
  wire \mem_reg[5][0]_srl6_i_8_n_0 ;
  wire \mem_reg[5][10]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][10]_srl6_i_2_n_0 ;
  wire \mem_reg[5][11]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][11]_srl6_i_2_n_0 ;
  wire \mem_reg[5][12]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][12]_srl6_i_2_n_0 ;
  wire \mem_reg[5][13]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][13]_srl6_i_2_n_0 ;
  wire \mem_reg[5][14]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][14]_srl6_i_2_n_0 ;
  wire \mem_reg[5][15]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][15]_srl6_i_2_n_0 ;
  wire \mem_reg[5][16]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][16]_srl6_i_2_n_0 ;
  wire \mem_reg[5][17]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][17]_srl6_i_2_n_0 ;
  wire \mem_reg[5][18]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][18]_srl6_i_2_n_0 ;
  wire \mem_reg[5][19]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][19]_srl6_i_2_n_0 ;
  wire \mem_reg[5][1]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][1]_srl6_i_2_n_0 ;
  wire \mem_reg[5][20]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][20]_srl6_i_2_n_0 ;
  wire \mem_reg[5][21]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][21]_srl6_i_2_n_0 ;
  wire \mem_reg[5][22]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][22]_srl6_i_2_n_0 ;
  wire \mem_reg[5][23]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][23]_srl6_i_2_n_0 ;
  wire \mem_reg[5][24]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][24]_srl6_i_2_n_0 ;
  wire \mem_reg[5][25]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][25]_srl6_i_2_n_0 ;
  wire \mem_reg[5][26]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][26]_srl6_i_2_n_0 ;
  wire \mem_reg[5][27]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][27]_srl6_i_2_n_0 ;
  wire \mem_reg[5][28]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][28]_srl6_i_2_n_0 ;
  wire \mem_reg[5][29]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][29]_srl6_i_2_n_0 ;
  wire \mem_reg[5][2]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][2]_srl6_i_2_n_0 ;
  wire \mem_reg[5][3]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][3]_srl6_i_2_n_0 ;
  wire \mem_reg[5][4]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][4]_srl6_i_2_n_0 ;
  wire \mem_reg[5][5]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][5]_srl6_i_2_n_0 ;
  wire \mem_reg[5][6]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][6]_srl6_i_2_n_0 ;
  wire \mem_reg[5][7]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][7]_srl6_i_2_n_0 ;
  wire \mem_reg[5][8]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][8]_srl6_i_2_n_0 ;
  wire \mem_reg[5][9]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][9]_srl6_i_2_n_0 ;
  wire mul_32s_32s_32_2_1_U4_n_26;
  wire mul_32s_32s_32_2_1_U4_n_27;
  wire mul_32s_32s_32_2_1_U4_n_28;
  wire mul_32s_32s_32_2_1_U4_n_29;
  wire mul_32s_32s_32_2_1_U4_n_30;
  wire mul_32s_32s_32_2_1_U4_n_31;
  wire mul_32s_32s_32_2_1_U4_n_32;
  wire mul_32s_32s_32_2_1_U4_n_33;
  wire mul_32s_32s_32_2_1_U4_n_34;
  wire mul_32s_32s_32_2_1_U4_n_35;
  wire mul_32s_32s_32_2_1_U4_n_36;
  wire mul_32s_32s_32_2_1_U4_n_37;
  wire mul_32s_32s_32_2_1_U4_n_38;
  wire mul_32s_32s_32_2_1_U4_n_39;
  wire mul_32s_32s_32_2_1_U4_n_4;
  wire mul_32s_32s_32_2_1_U4_n_40;
  wire mul_32s_32s_32_2_1_U4_n_41;
  wire mul_32s_32s_32_2_1_U4_n_5;
  wire mul_32s_32s_32_2_1_U4_n_6;
  wire mul_32s_32s_32_2_1_U4_n_7;
  wire mul_32s_32s_32_2_1_U4_n_8;
  wire mul_32s_32s_32_2_1_U4_n_9;
  wire mul_32s_32s_32_2_1_U5_n_0;
  wire mul_32s_32s_32_2_1_U5_n_17;
  wire mul_32s_32s_32_2_1_U5_n_18;
  wire mul_32s_32s_32_2_1_U5_n_19;
  wire mul_32s_32s_32_2_1_U5_n_20;
  wire mul_32s_32s_32_2_1_U5_n_21;
  wire mul_32s_32s_32_2_1_U5_n_22;
  wire mul_32s_32s_32_2_1_U5_n_23;
  wire mul_32s_32s_32_2_1_U5_n_24;
  wire mul_32s_32s_32_2_1_U5_n_25;
  wire mul_32s_32s_32_2_1_U5_n_26;
  wire mul_32s_32s_32_2_1_U5_n_27;
  wire mul_32s_32s_32_2_1_U5_n_28;
  wire mul_32s_32s_32_2_1_U5_n_29;
  wire mul_32s_32s_32_2_1_U5_n_30;
  wire mul_32s_32s_32_2_1_U5_n_31;
  wire mul_32s_32s_32_2_1_U5_n_32;
  wire mul_32s_32s_32_2_1_U6_n_0;
  wire mul_32s_32s_32_2_1_U6_n_17;
  wire mul_32s_32s_32_2_1_U6_n_18;
  wire mul_32s_32s_32_2_1_U6_n_19;
  wire mul_32s_32s_32_2_1_U6_n_20;
  wire mul_32s_32s_32_2_1_U6_n_21;
  wire mul_32s_32s_32_2_1_U6_n_22;
  wire mul_32s_32s_32_2_1_U6_n_23;
  wire mul_32s_32s_32_2_1_U6_n_24;
  wire mul_32s_32s_32_2_1_U6_n_25;
  wire mul_32s_32s_32_2_1_U6_n_26;
  wire mul_32s_32s_32_2_1_U6_n_27;
  wire mul_32s_32s_32_2_1_U6_n_28;
  wire mul_32s_32s_32_2_1_U6_n_29;
  wire mul_32s_32s_32_2_1_U6_n_30;
  wire mul_32s_32s_32_2_1_U6_n_31;
  wire mul_32s_32s_32_2_1_U6_n_32;
  wire mul_32s_32s_32_2_1_U7_n_17;
  wire mul_32s_32s_32_2_1_U7_n_18;
  wire mul_32s_32s_32_2_1_U7_n_19;
  wire mul_32s_32s_32_2_1_U7_n_20;
  wire mul_32s_32s_32_2_1_U7_n_21;
  wire mul_32s_32s_32_2_1_U7_n_22;
  wire mul_32s_32s_32_2_1_U7_n_23;
  wire mul_32s_32s_32_2_1_U7_n_24;
  wire mul_32s_32s_32_2_1_U7_n_25;
  wire mul_32s_32s_32_2_1_U7_n_26;
  wire mul_32s_32s_32_2_1_U7_n_27;
  wire mul_32s_32s_32_2_1_U7_n_28;
  wire mul_32s_32s_32_2_1_U7_n_29;
  wire mul_32s_32s_32_2_1_U7_n_30;
  wire mul_32s_32s_32_2_1_U7_n_31;
  wire mul_32s_32s_32_2_1_U7_n_32;
  wire mul_32s_32s_32_2_1_U8_n_16;
  wire mul_32s_32s_32_2_1_U8_n_17;
  wire mul_32s_32s_32_2_1_U8_n_18;
  wire mul_32s_32s_32_2_1_U8_n_19;
  wire mul_32s_32s_32_2_1_U8_n_20;
  wire mul_32s_32s_32_2_1_U8_n_21;
  wire mul_32s_32s_32_2_1_U8_n_22;
  wire mul_32s_32s_32_2_1_U8_n_23;
  wire mul_32s_32s_32_2_1_U8_n_24;
  wire mul_32s_32s_32_2_1_U8_n_25;
  wire mul_32s_32s_32_2_1_U8_n_26;
  wire mul_32s_32s_32_2_1_U8_n_27;
  wire mul_32s_32s_32_2_1_U8_n_28;
  wire mul_32s_32s_32_2_1_U8_n_29;
  wire mul_32s_32s_32_2_1_U8_n_30;
  wire mul_32s_32s_32_2_1_U8_n_31;
  wire [1:0]mul_i_i_reg_1898_reg_0;
  wire [1:0]mul_i_i_reg_1898_reg_1;
  wire mul_i_i_reg_1898_reg_n_100;
  wire mul_i_i_reg_1898_reg_n_101;
  wire mul_i_i_reg_1898_reg_n_102;
  wire mul_i_i_reg_1898_reg_n_103;
  wire mul_i_i_reg_1898_reg_n_104;
  wire mul_i_i_reg_1898_reg_n_105;
  wire mul_i_i_reg_1898_reg_n_89;
  wire mul_i_i_reg_1898_reg_n_90;
  wire mul_i_i_reg_1898_reg_n_91;
  wire mul_i_i_reg_1898_reg_n_92;
  wire mul_i_i_reg_1898_reg_n_93;
  wire mul_i_i_reg_1898_reg_n_94;
  wire mul_i_i_reg_1898_reg_n_95;
  wire mul_i_i_reg_1898_reg_n_96;
  wire mul_i_i_reg_1898_reg_n_97;
  wire mul_i_i_reg_1898_reg_n_98;
  wire mul_i_i_reg_1898_reg_n_99;
  wire mul_ln61_1_reg_1952_reg_n_100;
  wire mul_ln61_1_reg_1952_reg_n_101;
  wire mul_ln61_1_reg_1952_reg_n_102;
  wire mul_ln61_1_reg_1952_reg_n_103;
  wire mul_ln61_1_reg_1952_reg_n_104;
  wire mul_ln61_1_reg_1952_reg_n_105;
  wire mul_ln61_1_reg_1952_reg_n_89;
  wire mul_ln61_1_reg_1952_reg_n_90;
  wire mul_ln61_1_reg_1952_reg_n_91;
  wire mul_ln61_1_reg_1952_reg_n_92;
  wire mul_ln61_1_reg_1952_reg_n_93;
  wire mul_ln61_1_reg_1952_reg_n_94;
  wire mul_ln61_1_reg_1952_reg_n_95;
  wire mul_ln61_1_reg_1952_reg_n_96;
  wire mul_ln61_1_reg_1952_reg_n_97;
  wire mul_ln61_1_reg_1952_reg_n_98;
  wire mul_ln61_1_reg_1952_reg_n_99;
  wire mul_ln61_2_reg_1957_reg_n_100;
  wire mul_ln61_2_reg_1957_reg_n_101;
  wire mul_ln61_2_reg_1957_reg_n_102;
  wire mul_ln61_2_reg_1957_reg_n_103;
  wire mul_ln61_2_reg_1957_reg_n_104;
  wire mul_ln61_2_reg_1957_reg_n_105;
  wire mul_ln61_2_reg_1957_reg_n_89;
  wire mul_ln61_2_reg_1957_reg_n_90;
  wire mul_ln61_2_reg_1957_reg_n_91;
  wire mul_ln61_2_reg_1957_reg_n_92;
  wire mul_ln61_2_reg_1957_reg_n_93;
  wire mul_ln61_2_reg_1957_reg_n_94;
  wire mul_ln61_2_reg_1957_reg_n_95;
  wire mul_ln61_2_reg_1957_reg_n_96;
  wire mul_ln61_2_reg_1957_reg_n_97;
  wire mul_ln61_2_reg_1957_reg_n_98;
  wire mul_ln61_2_reg_1957_reg_n_99;
  wire mul_ln61_reg_1947_reg_n_100;
  wire mul_ln61_reg_1947_reg_n_101;
  wire mul_ln61_reg_1947_reg_n_102;
  wire mul_ln61_reg_1947_reg_n_103;
  wire mul_ln61_reg_1947_reg_n_104;
  wire mul_ln61_reg_1947_reg_n_105;
  wire mul_ln61_reg_1947_reg_n_89;
  wire mul_ln61_reg_1947_reg_n_90;
  wire mul_ln61_reg_1947_reg_n_91;
  wire mul_ln61_reg_1947_reg_n_92;
  wire mul_ln61_reg_1947_reg_n_93;
  wire mul_ln61_reg_1947_reg_n_94;
  wire mul_ln61_reg_1947_reg_n_95;
  wire mul_ln61_reg_1947_reg_n_96;
  wire mul_ln61_reg_1947_reg_n_97;
  wire mul_ln61_reg_1947_reg_n_98;
  wire mul_ln61_reg_1947_reg_n_99;
  wire p_86_in;
  wire [1:0]p_mid_reg_742_reg;
  wire [2:0]p_mid_reg_742_reg_0;
  wire [3:0]p_mid_reg_742_reg_1;
  wire phi_mul_fu_2140;
  wire phi_mul_fu_21403_out;
  wire [15:8]phi_mul_fu_214_reg;
  wire [0:0]\phi_mul_fu_214_reg[11]_0 ;
  wire \phi_mul_fu_214_reg[12]_i_1_n_1 ;
  wire \phi_mul_fu_214_reg[12]_i_1_n_2 ;
  wire \phi_mul_fu_214_reg[12]_i_1_n_3 ;
  wire \phi_mul_fu_214_reg[12]_i_1_n_4 ;
  wire \phi_mul_fu_214_reg[12]_i_1_n_5 ;
  wire \phi_mul_fu_214_reg[12]_i_1_n_6 ;
  wire \phi_mul_fu_214_reg[12]_i_1_n_7 ;
  wire \phi_mul_fu_214_reg[1]_0 ;
  wire \phi_mul_fu_214_reg[2]_0 ;
  wire \phi_mul_fu_214_reg[3]_0 ;
  wire \phi_mul_fu_214_reg[4]_0 ;
  wire \phi_mul_fu_214_reg[5]_0 ;
  wire \phi_mul_fu_214_reg[6]_0 ;
  wire \phi_mul_fu_214_reg[7]_0 ;
  wire [3:0]\phi_mul_fu_214_reg[7]_1 ;
  wire \phi_mul_fu_214_reg[8]_i_1_n_0 ;
  wire \phi_mul_fu_214_reg[8]_i_1_n_1 ;
  wire \phi_mul_fu_214_reg[8]_i_1_n_2 ;
  wire \phi_mul_fu_214_reg[8]_i_1_n_3 ;
  wire \phi_mul_fu_214_reg[8]_i_1_n_4 ;
  wire \phi_mul_fu_214_reg[8]_i_1_n_5 ;
  wire \phi_mul_fu_214_reg[8]_i_1_n_6 ;
  wire \phi_mul_fu_214_reg[8]_i_1_n_7 ;
  wire pop;
  wire pop_1;
  wire push;
  wire push_0;
  wire ready_for_outstanding;
  wire ready_for_outstanding_6;
  wire ready_for_outstanding_reg;
  wire [32:0]ready_for_outstanding_reg_0;
  wire [31:0]reg_538;
  wire reg_5380;
  wire reg_5381;
  wire reg_538317_out;
  wire [31:0]reg_542;
  wire reg_5420;
  wire [31:0]reg_546;
  wire reg_5460;
  wire [31:0]reg_550;
  wire reg_5500;
  wire reg_5501;
  wire [31:0]reg_554;
  wire reg_5540;
  wire [16:2]sext_ln40_11_fu_1153_p1;
  wire [0:0]sext_ln40_cast_reg_1856;
  wire [0:0]\sext_ln40_cast_reg_1856_reg[6]_0 ;
  wire [0:0]\sext_ln40_cast_reg_1856_reg[7]_0 ;
  wire [7:0]\sext_ln40_cast_reg_1856_reg[8]_0 ;
  wire [16:2]sext_ln68_4_fu_1189_p1;
  wire [18:2]sext_ln68_7_fu_1235_p1;
  wire [31:0]shell_top_sa_pe_ba_0_0;
  wire \shell_top_sa_pe_ba_0_0[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[31]_i_6_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_0_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_0_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_0_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_0_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_0_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_0_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_0_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_0_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_0_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_0_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_0_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_0_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_0_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_0_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_0_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_0_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_0_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_0_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_0_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_0_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_0_reg[31]_i_2_n_1 ;
  wire \shell_top_sa_pe_ba_0_0_reg[31]_i_2_n_2 ;
  wire \shell_top_sa_pe_ba_0_0_reg[31]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_0_0_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_0_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_0_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_0_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_0_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_0_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_0_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_0_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_0_1;
  wire \shell_top_sa_pe_ba_0_1[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[31]_i_6_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_1_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_1_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_1_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_1_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_1_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_1_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_1_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_1_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_1_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_1_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_1_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_1_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_1_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_1_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_1_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_1_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_1_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_1_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_1_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_1_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_1_reg[31]_i_2_n_1 ;
  wire \shell_top_sa_pe_ba_0_1_reg[31]_i_2_n_2 ;
  wire \shell_top_sa_pe_ba_0_1_reg[31]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_0_1_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_1_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_1_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_1_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_1_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_1_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_1_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_1_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_0_2;
  wire \shell_top_sa_pe_ba_0_2[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[31]_i_6_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_2_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_2_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_2_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_2_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_2_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_2_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_2_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_2_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_2_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_2_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_2_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_2_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_2_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_2_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_2_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_2_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_2_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_2_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_2_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_2_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_2_reg[31]_i_2_n_1 ;
  wire \shell_top_sa_pe_ba_0_2_reg[31]_i_2_n_2 ;
  wire \shell_top_sa_pe_ba_0_2_reg[31]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_0_2_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_2_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_2_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_2_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_2_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_2_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_2_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_2_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_0_3;
  wire \shell_top_sa_pe_ba_0_3[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[31]_i_6_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_3_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_3_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_3_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_3_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_3_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_3_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_3_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_3_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_3_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_3_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_3_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_3_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_3_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_3_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_3_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_3_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_reg[31]_i_2_n_1 ;
  wire \shell_top_sa_pe_ba_0_3_reg[31]_i_2_n_2 ;
  wire \shell_top_sa_pe_ba_0_3_reg[31]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_3_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_3_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_3_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_3_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_3_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_3_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_1_0;
  wire \shell_top_sa_pe_ba_1_0[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[31]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_0_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_0_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_0_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_0_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_0_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_0_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_0_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_0_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_0_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_0_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_0_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_0_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_0_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_0_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_0_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_0_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_0_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_0_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_0_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_0_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_0_reg[31]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_0_reg[31]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_0_reg[31]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_0_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_0_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_0_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_0_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_0_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_0_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_0_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_0_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_1_1;
  wire \shell_top_sa_pe_ba_1_1[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[31]_i_6_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_1_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_1_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_1_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_1_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_1_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_1_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_1_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_1_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_1_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_1_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_1_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_1_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_1_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_1_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_1_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_1_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_1_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_1_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_1_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_1_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_1_reg[31]_i_2_n_1 ;
  wire \shell_top_sa_pe_ba_1_1_reg[31]_i_2_n_2 ;
  wire \shell_top_sa_pe_ba_1_1_reg[31]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_1_1_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_1_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_1_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_1_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_1_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_1_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_1_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_1_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_1_2;
  wire \shell_top_sa_pe_ba_1_2[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[31]_i_6_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_2_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_2_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_2_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_2_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_2_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_2_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_2_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_2_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_2_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_2_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_2_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_2_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_2_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_2_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_2_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_2_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_2_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_2_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_2_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_2_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_2_reg[31]_i_2_n_1 ;
  wire \shell_top_sa_pe_ba_1_2_reg[31]_i_2_n_2 ;
  wire \shell_top_sa_pe_ba_1_2_reg[31]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_1_2_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_2_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_2_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_2_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_2_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_2_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_2_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_2_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_1_3;
  wire \shell_top_sa_pe_ba_1_3[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[31]_i_6_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_3_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_3_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_3_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_3_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_3_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_3_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_3_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_3_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_3_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_3_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_3_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_3_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_3_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_3_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_3_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_3_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_3_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_3_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_3_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_3_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_3_reg[31]_i_2_n_1 ;
  wire \shell_top_sa_pe_ba_1_3_reg[31]_i_2_n_2 ;
  wire \shell_top_sa_pe_ba_1_3_reg[31]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_1_3_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_3_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_3_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_3_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_3_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_3_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_3_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_3_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_2_0;
  wire \shell_top_sa_pe_ba_2_0[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[31]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_0_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_0_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_0_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_0_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_0_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_0_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_0_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_0_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_0_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_0_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_0_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_0_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_0_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_0_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_0_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_0_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_0_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_0_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_0_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_0_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_0_reg[31]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_0_reg[31]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_0_reg[31]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_0_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_0_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_0_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_0_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_0_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_0_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_0_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_0_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_2_1;
  wire \shell_top_sa_pe_ba_2_1[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[31]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_1_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_1_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_1_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_1_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_1_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_1_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_1_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_1_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_1_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_1_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_1_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_1_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_1_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_1_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_1_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_1_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_1_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_1_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_1_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_1_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_1_reg[31]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_1_reg[31]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_1_reg[31]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_1_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_1_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_1_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_1_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_1_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_1_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_1_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_1_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_2_2;
  wire \shell_top_sa_pe_ba_2_2[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[31]_i_6_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_2_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_2_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_2_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_2_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_2_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_2_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_2_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_2_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_2_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_2_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_2_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_2_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_2_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_2_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_2_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_2_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_2_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_2_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_2_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_2_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_2_reg[31]_i_2_n_1 ;
  wire \shell_top_sa_pe_ba_2_2_reg[31]_i_2_n_2 ;
  wire \shell_top_sa_pe_ba_2_2_reg[31]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_2_2_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_2_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_2_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_2_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_2_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_2_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_2_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_2_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_2_3;
  wire \shell_top_sa_pe_ba_2_3[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[31]_i_6_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[7]_i_5_n_0 ;
  wire [2:0]\shell_top_sa_pe_ba_2_3_reg[0] ;
  wire \shell_top_sa_pe_ba_2_3_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_3_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_3_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_3_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_3_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_3_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_3_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_3_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_3_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_3_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_3_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_3_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_3_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_3_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_3_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_3_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_3_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_3_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_3_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_3_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_3_reg[31]_i_2_n_1 ;
  wire \shell_top_sa_pe_ba_2_3_reg[31]_i_2_n_2 ;
  wire \shell_top_sa_pe_ba_2_3_reg[31]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_2_3_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_3_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_3_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_3_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_3_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_3_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_3_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_3_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_3_0;
  wire \shell_top_sa_pe_ba_3_0[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[31]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_0_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_0_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_0_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_0_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_0_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_0_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_0_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_0_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_0_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_0_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_0_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_0_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_0_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_0_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_0_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_0_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_0_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_0_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_0_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_0_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_0_reg[31]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_0_reg[31]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_0_reg[31]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_0_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_0_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_0_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_0_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_0_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_0_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_0_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_0_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_3_1;
  wire \shell_top_sa_pe_ba_3_1[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[31]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_1_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_1_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_1_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_1_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_1_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_1_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_1_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_1_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_1_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_1_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_1_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_1_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_1_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_1_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_1_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_1_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_1_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_1_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_1_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_1_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_1_reg[31]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_1_reg[31]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_1_reg[31]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_1_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_1_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_1_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_1_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_1_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_1_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_1_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_1_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_3_2;
  wire \shell_top_sa_pe_ba_3_2[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[31]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_2_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_2_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_2_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_2_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_2_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_2_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_2_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_2_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_2_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_2_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_2_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_2_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_2_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_2_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_2_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_2_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_2_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_2_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_2_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_2_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_2_reg[31]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_2_reg[31]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_2_reg[31]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_2_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_2_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_2_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_2_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_2_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_2_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_2_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_2_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_3_3;
  wire \shell_top_sa_pe_ba_3_3[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[31]_i_6_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_3_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_3_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_3_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_3_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_3_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_3_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_3_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_3_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_3_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_3_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_3_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_3_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_3_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_3_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_3_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_3_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_3_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_3_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_3_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_3_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_3_reg[31]_i_2_n_1 ;
  wire \shell_top_sa_pe_ba_3_3_reg[31]_i_2_n_2 ;
  wire \shell_top_sa_pe_ba_3_3_reg[31]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_3_3_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_3_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_3_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_3_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_3_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_3_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_3_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_3_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_bw_0_0;
  wire [31:0]shell_top_sa_pe_bw_0_0_load_reg_2173;
  wire [31:0]shell_top_sa_pe_bw_0_1;
  wire \shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ;
  wire [31:0]shell_top_sa_pe_bw_0_1_load_reg_2096;
  wire [31:0]shell_top_sa_pe_bw_0_2;
  wire \shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ;
  wire [31:0]shell_top_sa_pe_bw_0_3;
  wire [31:0]shell_top_sa_pe_bw_1_0;
  wire [31:0]shell_top_sa_pe_bw_1_0_load_reg_2190;
  wire [31:0]shell_top_sa_pe_bw_1_1;
  wire [31:0]shell_top_sa_pe_bw_1_2;
  wire \shell_top_sa_pe_bw_1_2[31]_i_2_n_0 ;
  wire [31:0]shell_top_sa_pe_bw_1_3;
  wire [31:0]shell_top_sa_pe_bw_2_0;
  wire [31:0]shell_top_sa_pe_bw_2_1;
  wire [31:0]shell_top_sa_pe_bw_2_2;
  wire [31:0]shell_top_sa_pe_bw_2_3;
  wire [31:0]shell_top_sa_pe_ri_0_0;
  wire [31:0]shell_top_sa_pe_ri_0_0_load_reg_2184;
  wire [31:0]shell_top_sa_pe_ri_0_1;
  wire [31:0]shell_top_sa_pe_ri_0_1_load_reg_2196;
  wire [31:0]shell_top_sa_pe_ri_0_2;
  wire [31:0]shell_top_sa_pe_ri_1_0;
  wire [31:0]shell_top_sa_pe_ri_1_0_load_reg_2090;
  wire [31:0]shell_top_sa_pe_ri_1_1;
  wire [31:0]shell_top_sa_pe_ri_1_1_load_reg_2122;
  wire [31:0]shell_top_sa_pe_ri_1_2;
  wire [31:0]shell_top_sa_pe_ri_2_0;
  wire [31:0]shell_top_sa_pe_ri_2_1;
  wire [31:0]shell_top_sa_pe_ri_2_1_load_reg_2054;
  wire [31:0]shell_top_sa_pe_ri_2_2;
  wire [31:0]shell_top_sa_pe_ri_3_0;
  wire \shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ;
  wire [31:0]shell_top_sa_pe_ri_3_1;
  wire [31:0]shell_top_sa_pe_ri_3_2;
  wire [14:1]sub_ln40_1_fu_797_p2;
  wire [14:0]sub_ln40_2_fu_984_p2;
  wire [6:0]sub_ln40_3_fu_861_p2;
  wire [16:0]sub_ln40_4_fu_1028_p2;
  wire \sub_ln40_4_reg_1973[11]_i_2_n_0 ;
  wire \sub_ln40_4_reg_1973[11]_i_3_n_0 ;
  wire \sub_ln40_4_reg_1973[11]_i_4_n_0 ;
  wire \sub_ln40_4_reg_1973[11]_i_5_n_0 ;
  wire \sub_ln40_4_reg_1973[11]_i_6_n_0 ;
  wire \sub_ln40_4_reg_1973[11]_i_7_n_0 ;
  wire \sub_ln40_4_reg_1973[11]_i_8_n_0 ;
  wire \sub_ln40_4_reg_1973[11]_i_9_n_0 ;
  wire \sub_ln40_4_reg_1973[15]_i_2_n_0 ;
  wire \sub_ln40_4_reg_1973[15]_i_3_n_0 ;
  wire \sub_ln40_4_reg_1973[15]_i_4_n_0 ;
  wire \sub_ln40_4_reg_1973[15]_i_5_n_0 ;
  wire \sub_ln40_4_reg_1973[15]_i_6_n_0 ;
  wire \sub_ln40_4_reg_1973[16]_i_2_n_0 ;
  wire \sub_ln40_4_reg_1973[3]_i_2_n_0 ;
  wire \sub_ln40_4_reg_1973[3]_i_3_n_0 ;
  wire \sub_ln40_4_reg_1973[3]_i_4_n_0 ;
  wire \sub_ln40_4_reg_1973[3]_i_5_n_0 ;
  wire \sub_ln40_4_reg_1973[3]_i_6_n_0 ;
  wire \sub_ln40_4_reg_1973[3]_i_7_n_0 ;
  wire \sub_ln40_4_reg_1973[3]_i_8_n_0 ;
  wire \sub_ln40_4_reg_1973[7]_i_2_n_0 ;
  wire \sub_ln40_4_reg_1973[7]_i_3_n_0 ;
  wire \sub_ln40_4_reg_1973[7]_i_4_n_0 ;
  wire \sub_ln40_4_reg_1973[7]_i_5_n_0 ;
  wire \sub_ln40_4_reg_1973[7]_i_6_n_0 ;
  wire \sub_ln40_4_reg_1973[7]_i_7_n_0 ;
  wire \sub_ln40_4_reg_1973[7]_i_8_n_0 ;
  wire \sub_ln40_4_reg_1973[7]_i_9_n_0 ;
  wire \sub_ln40_4_reg_1973_reg[11]_i_1_n_0 ;
  wire \sub_ln40_4_reg_1973_reg[11]_i_1_n_1 ;
  wire \sub_ln40_4_reg_1973_reg[11]_i_1_n_2 ;
  wire \sub_ln40_4_reg_1973_reg[11]_i_1_n_3 ;
  wire [0:0]\sub_ln40_4_reg_1973_reg[14]_0 ;
  wire [0:0]\sub_ln40_4_reg_1973_reg[15]_0 ;
  wire \sub_ln40_4_reg_1973_reg[15]_i_1_n_0 ;
  wire \sub_ln40_4_reg_1973_reg[15]_i_1_n_1 ;
  wire \sub_ln40_4_reg_1973_reg[15]_i_1_n_2 ;
  wire \sub_ln40_4_reg_1973_reg[15]_i_1_n_3 ;
  wire [1:0]\sub_ln40_4_reg_1973_reg[16]_0 ;
  wire \sub_ln40_4_reg_1973_reg[3]_i_1_n_0 ;
  wire \sub_ln40_4_reg_1973_reg[3]_i_1_n_1 ;
  wire \sub_ln40_4_reg_1973_reg[3]_i_1_n_2 ;
  wire \sub_ln40_4_reg_1973_reg[3]_i_1_n_3 ;
  wire \sub_ln40_4_reg_1973_reg[7]_i_1_n_0 ;
  wire \sub_ln40_4_reg_1973_reg[7]_i_1_n_1 ;
  wire \sub_ln40_4_reg_1973_reg[7]_i_1_n_2 ;
  wire \sub_ln40_4_reg_1973_reg[7]_i_1_n_3 ;
  wire [14:0]sub_ln68_1_fu_1058_p2;
  wire [16:0]sub_ln68_2_fu_1104_p2;
  wire \sub_ln68_2_reg_1989[11]_i_11_n_0 ;
  wire \sub_ln68_2_reg_1989[11]_i_12_n_0 ;
  wire \sub_ln68_2_reg_1989[11]_i_13_n_0 ;
  wire \sub_ln68_2_reg_1989[11]_i_14_n_0 ;
  wire \sub_ln68_2_reg_1989[11]_i_2_n_0 ;
  wire \sub_ln68_2_reg_1989[11]_i_3_n_0 ;
  wire \sub_ln68_2_reg_1989[11]_i_4_n_0 ;
  wire \sub_ln68_2_reg_1989[11]_i_5_n_0 ;
  wire \sub_ln68_2_reg_1989[11]_i_6_n_0 ;
  wire \sub_ln68_2_reg_1989[11]_i_7_n_0 ;
  wire \sub_ln68_2_reg_1989[11]_i_8_n_0 ;
  wire \sub_ln68_2_reg_1989[11]_i_9_n_0 ;
  wire \sub_ln68_2_reg_1989[15]_i_11_n_0 ;
  wire \sub_ln68_2_reg_1989[15]_i_12_n_0 ;
  wire \sub_ln68_2_reg_1989[15]_i_13_n_0 ;
  wire \sub_ln68_2_reg_1989[15]_i_14_n_0 ;
  wire \sub_ln68_2_reg_1989[15]_i_2_n_0 ;
  wire \sub_ln68_2_reg_1989[15]_i_3_n_0 ;
  wire \sub_ln68_2_reg_1989[15]_i_4_n_0 ;
  wire \sub_ln68_2_reg_1989[15]_i_5_n_0 ;
  wire \sub_ln68_2_reg_1989[15]_i_6_n_0 ;
  wire \sub_ln68_2_reg_1989[15]_i_7_n_0 ;
  wire \sub_ln68_2_reg_1989[15]_i_8_n_0 ;
  wire \sub_ln68_2_reg_1989[15]_i_9_n_0 ;
  wire \sub_ln68_2_reg_1989[16]_i_2_n_0 ;
  wire \sub_ln68_2_reg_1989[16]_i_4_n_0 ;
  wire \sub_ln68_2_reg_1989[16]_i_5_n_0 ;
  wire \sub_ln68_2_reg_1989[16]_i_6_n_0 ;
  wire \sub_ln68_2_reg_1989[16]_i_7_n_0 ;
  wire \sub_ln68_2_reg_1989[3]_i_2_n_0 ;
  wire \sub_ln68_2_reg_1989[3]_i_3_n_0 ;
  wire \sub_ln68_2_reg_1989[3]_i_4_n_0 ;
  wire \sub_ln68_2_reg_1989[3]_i_5_n_0 ;
  wire \sub_ln68_2_reg_1989[3]_i_6_n_0 ;
  wire \sub_ln68_2_reg_1989[3]_i_7_n_0 ;
  wire \sub_ln68_2_reg_1989[3]_i_8_n_0 ;
  wire \sub_ln68_2_reg_1989[7]_i_11_n_0 ;
  wire \sub_ln68_2_reg_1989[7]_i_12_n_0 ;
  wire \sub_ln68_2_reg_1989[7]_i_13_n_0 ;
  wire \sub_ln68_2_reg_1989[7]_i_14_n_0 ;
  wire \sub_ln68_2_reg_1989[7]_i_15_n_0 ;
  wire \sub_ln68_2_reg_1989[7]_i_2_n_0 ;
  wire \sub_ln68_2_reg_1989[7]_i_3_n_0 ;
  wire \sub_ln68_2_reg_1989[7]_i_4_n_0 ;
  wire \sub_ln68_2_reg_1989[7]_i_5_n_0 ;
  wire \sub_ln68_2_reg_1989[7]_i_6_n_0 ;
  wire \sub_ln68_2_reg_1989[7]_i_7_n_0 ;
  wire \sub_ln68_2_reg_1989[7]_i_8_n_0 ;
  wire \sub_ln68_2_reg_1989[7]_i_9_n_0 ;
  wire \sub_ln68_2_reg_1989_reg[11]_i_10_n_0 ;
  wire \sub_ln68_2_reg_1989_reg[11]_i_10_n_1 ;
  wire \sub_ln68_2_reg_1989_reg[11]_i_10_n_2 ;
  wire \sub_ln68_2_reg_1989_reg[11]_i_10_n_3 ;
  wire \sub_ln68_2_reg_1989_reg[11]_i_10_n_4 ;
  wire \sub_ln68_2_reg_1989_reg[11]_i_10_n_5 ;
  wire \sub_ln68_2_reg_1989_reg[11]_i_10_n_6 ;
  wire \sub_ln68_2_reg_1989_reg[11]_i_10_n_7 ;
  wire \sub_ln68_2_reg_1989_reg[11]_i_1_n_0 ;
  wire \sub_ln68_2_reg_1989_reg[11]_i_1_n_1 ;
  wire \sub_ln68_2_reg_1989_reg[11]_i_1_n_2 ;
  wire \sub_ln68_2_reg_1989_reg[11]_i_1_n_3 ;
  wire [0:0]\sub_ln68_2_reg_1989_reg[14]_0 ;
  wire [0:0]\sub_ln68_2_reg_1989_reg[15]_0 ;
  wire \sub_ln68_2_reg_1989_reg[15]_i_10_n_0 ;
  wire \sub_ln68_2_reg_1989_reg[15]_i_10_n_1 ;
  wire \sub_ln68_2_reg_1989_reg[15]_i_10_n_2 ;
  wire \sub_ln68_2_reg_1989_reg[15]_i_10_n_3 ;
  wire \sub_ln68_2_reg_1989_reg[15]_i_10_n_4 ;
  wire \sub_ln68_2_reg_1989_reg[15]_i_10_n_5 ;
  wire \sub_ln68_2_reg_1989_reg[15]_i_10_n_6 ;
  wire \sub_ln68_2_reg_1989_reg[15]_i_10_n_7 ;
  wire \sub_ln68_2_reg_1989_reg[15]_i_1_n_0 ;
  wire \sub_ln68_2_reg_1989_reg[15]_i_1_n_1 ;
  wire \sub_ln68_2_reg_1989_reg[15]_i_1_n_2 ;
  wire \sub_ln68_2_reg_1989_reg[15]_i_1_n_3 ;
  wire [1:0]\sub_ln68_2_reg_1989_reg[16]_0 ;
  wire \sub_ln68_2_reg_1989_reg[16]_i_3_n_1 ;
  wire \sub_ln68_2_reg_1989_reg[16]_i_3_n_2 ;
  wire \sub_ln68_2_reg_1989_reg[16]_i_3_n_3 ;
  wire \sub_ln68_2_reg_1989_reg[16]_i_3_n_4 ;
  wire \sub_ln68_2_reg_1989_reg[16]_i_3_n_5 ;
  wire \sub_ln68_2_reg_1989_reg[16]_i_3_n_6 ;
  wire \sub_ln68_2_reg_1989_reg[16]_i_3_n_7 ;
  wire \sub_ln68_2_reg_1989_reg[3]_i_1_n_0 ;
  wire \sub_ln68_2_reg_1989_reg[3]_i_1_n_1 ;
  wire \sub_ln68_2_reg_1989_reg[3]_i_1_n_2 ;
  wire \sub_ln68_2_reg_1989_reg[3]_i_1_n_3 ;
  wire \sub_ln68_2_reg_1989_reg[7]_i_10_n_0 ;
  wire \sub_ln68_2_reg_1989_reg[7]_i_10_n_1 ;
  wire \sub_ln68_2_reg_1989_reg[7]_i_10_n_2 ;
  wire \sub_ln68_2_reg_1989_reg[7]_i_10_n_3 ;
  wire \sub_ln68_2_reg_1989_reg[7]_i_10_n_4 ;
  wire \sub_ln68_2_reg_1989_reg[7]_i_10_n_5 ;
  wire \sub_ln68_2_reg_1989_reg[7]_i_10_n_6 ;
  wire \sub_ln68_2_reg_1989_reg[7]_i_10_n_7 ;
  wire \sub_ln68_2_reg_1989_reg[7]_i_1_n_0 ;
  wire \sub_ln68_2_reg_1989_reg[7]_i_1_n_1 ;
  wire \sub_ln68_2_reg_1989_reg[7]_i_1_n_2 ;
  wire \sub_ln68_2_reg_1989_reg[7]_i_1_n_3 ;
  wire [17:0]sub_ln68_3_fu_1130_p2;
  wire \sub_ln68_3_reg_1994[11]_i_2_n_0 ;
  wire \sub_ln68_3_reg_1994[11]_i_3_n_0 ;
  wire \sub_ln68_3_reg_1994[11]_i_4_n_0 ;
  wire \sub_ln68_3_reg_1994[11]_i_5_n_0 ;
  wire \sub_ln68_3_reg_1994[15]_i_2_n_0 ;
  wire \sub_ln68_3_reg_1994[15]_i_3_n_0 ;
  wire \sub_ln68_3_reg_1994[15]_i_4_n_0 ;
  wire \sub_ln68_3_reg_1994[15]_i_5_n_0 ;
  wire \sub_ln68_3_reg_1994[17]_i_2_n_0 ;
  wire \sub_ln68_3_reg_1994[3]_i_2_n_0 ;
  wire \sub_ln68_3_reg_1994[3]_i_3_n_0 ;
  wire \sub_ln68_3_reg_1994[3]_i_4_n_0 ;
  wire \sub_ln68_3_reg_1994[3]_i_5_n_0 ;
  wire \sub_ln68_3_reg_1994[7]_i_2_n_0 ;
  wire \sub_ln68_3_reg_1994[7]_i_3_n_0 ;
  wire \sub_ln68_3_reg_1994[7]_i_4_n_0 ;
  wire \sub_ln68_3_reg_1994[7]_i_5_n_0 ;
  wire \sub_ln68_3_reg_1994_reg[11]_i_1_n_0 ;
  wire \sub_ln68_3_reg_1994_reg[11]_i_1_n_1 ;
  wire \sub_ln68_3_reg_1994_reg[11]_i_1_n_2 ;
  wire \sub_ln68_3_reg_1994_reg[11]_i_1_n_3 ;
  wire \sub_ln68_3_reg_1994_reg[15]_i_1_n_0 ;
  wire \sub_ln68_3_reg_1994_reg[15]_i_1_n_1 ;
  wire \sub_ln68_3_reg_1994_reg[15]_i_1_n_2 ;
  wire \sub_ln68_3_reg_1994_reg[15]_i_1_n_3 ;
  wire [0:0]\sub_ln68_3_reg_1994_reg[17]_0 ;
  wire \sub_ln68_3_reg_1994_reg[17]_i_1_n_3 ;
  wire \sub_ln68_3_reg_1994_reg[3]_i_1_n_0 ;
  wire \sub_ln68_3_reg_1994_reg[3]_i_1_n_1 ;
  wire \sub_ln68_3_reg_1994_reg[3]_i_1_n_2 ;
  wire \sub_ln68_3_reg_1994_reg[3]_i_1_n_3 ;
  wire \sub_ln68_3_reg_1994_reg[7]_i_1_n_0 ;
  wire \sub_ln68_3_reg_1994_reg[7]_i_1_n_1 ;
  wire \sub_ln68_3_reg_1994_reg[7]_i_1_n_2 ;
  wire \sub_ln68_3_reg_1994_reg[7]_i_1_n_3 ;
  wire [14:0]sub_ln68_fu_897_p2;
  wire [7:0]t_2_reg_1866;
  wire [0:0]\t_2_reg_1866_reg[1]_0 ;
  wire t_fu_218;
  wire t_fu_2181;
  wire \t_fu_218_reg_n_0_[0] ;
  wire \t_fu_218_reg_n_0_[1] ;
  wire \t_fu_218_reg_n_0_[2] ;
  wire \t_fu_218_reg_n_0_[3] ;
  wire \t_fu_218_reg_n_0_[4] ;
  wire \t_fu_218_reg_n_0_[5] ;
  wire \t_fu_218_reg_n_0_[6] ;
  wire \t_fu_218_reg_n_0_[7] ;
  wire [29:0]trunc_ln2_reg_1942;
  wire \trunc_ln2_reg_1942[10]_i_10_n_0 ;
  wire \trunc_ln2_reg_1942[10]_i_11_n_0 ;
  wire \trunc_ln2_reg_1942[10]_i_12_n_0 ;
  wire \trunc_ln2_reg_1942[10]_i_13_n_0 ;
  wire \trunc_ln2_reg_1942[10]_i_14_n_0 ;
  wire \trunc_ln2_reg_1942[10]_i_3_n_0 ;
  wire \trunc_ln2_reg_1942[10]_i_4_n_0 ;
  wire \trunc_ln2_reg_1942[10]_i_5_n_0 ;
  wire \trunc_ln2_reg_1942[10]_i_6_n_0 ;
  wire \trunc_ln2_reg_1942[10]_i_7_n_0 ;
  wire \trunc_ln2_reg_1942[10]_i_8_n_0 ;
  wire \trunc_ln2_reg_1942[10]_i_9_n_0 ;
  wire \trunc_ln2_reg_1942[14]_i_10_n_0 ;
  wire \trunc_ln2_reg_1942[14]_i_11_n_0 ;
  wire \trunc_ln2_reg_1942[14]_i_12_n_0 ;
  wire \trunc_ln2_reg_1942[14]_i_13_n_0 ;
  wire \trunc_ln2_reg_1942[14]_i_14_n_0 ;
  wire \trunc_ln2_reg_1942[14]_i_3_n_0 ;
  wire \trunc_ln2_reg_1942[14]_i_4_n_0 ;
  wire \trunc_ln2_reg_1942[14]_i_5_n_0 ;
  wire \trunc_ln2_reg_1942[14]_i_6_n_0 ;
  wire \trunc_ln2_reg_1942[14]_i_7_n_0 ;
  wire \trunc_ln2_reg_1942[14]_i_8_n_0 ;
  wire \trunc_ln2_reg_1942[14]_i_9_n_0 ;
  wire \trunc_ln2_reg_1942[18]_i_10_n_0 ;
  wire \trunc_ln2_reg_1942[18]_i_11_n_0 ;
  wire \trunc_ln2_reg_1942[18]_i_12_n_0 ;
  wire \trunc_ln2_reg_1942[18]_i_13_n_0 ;
  wire \trunc_ln2_reg_1942[18]_i_14_n_0 ;
  wire \trunc_ln2_reg_1942[18]_i_15_n_0 ;
  wire \trunc_ln2_reg_1942[18]_i_17_n_0 ;
  wire \trunc_ln2_reg_1942[18]_i_8_n_0 ;
  wire \trunc_ln2_reg_1942[18]_i_9_n_0 ;
  wire \trunc_ln2_reg_1942[2]_i_2_n_0 ;
  wire \trunc_ln2_reg_1942[2]_i_3_n_0 ;
  wire \trunc_ln2_reg_1942[2]_i_4_n_0 ;
  wire \trunc_ln2_reg_1942[6]_i_10_n_0 ;
  wire \trunc_ln2_reg_1942[6]_i_11_n_0 ;
  wire \trunc_ln2_reg_1942[6]_i_12_n_0 ;
  wire \trunc_ln2_reg_1942[6]_i_13_n_0 ;
  wire \trunc_ln2_reg_1942[6]_i_3_n_0 ;
  wire \trunc_ln2_reg_1942[6]_i_4_n_0 ;
  wire \trunc_ln2_reg_1942[6]_i_5_n_0 ;
  wire \trunc_ln2_reg_1942[6]_i_6_n_0 ;
  wire \trunc_ln2_reg_1942[6]_i_7_n_0 ;
  wire \trunc_ln2_reg_1942[6]_i_8_n_0 ;
  wire \trunc_ln2_reg_1942[6]_i_9_n_0 ;
  wire \trunc_ln2_reg_1942_reg[10]_i_1_n_0 ;
  wire \trunc_ln2_reg_1942_reg[10]_i_1_n_1 ;
  wire \trunc_ln2_reg_1942_reg[10]_i_1_n_2 ;
  wire \trunc_ln2_reg_1942_reg[10]_i_1_n_3 ;
  wire \trunc_ln2_reg_1942_reg[10]_i_2_n_0 ;
  wire \trunc_ln2_reg_1942_reg[10]_i_2_n_1 ;
  wire \trunc_ln2_reg_1942_reg[10]_i_2_n_2 ;
  wire \trunc_ln2_reg_1942_reg[10]_i_2_n_3 ;
  wire \trunc_ln2_reg_1942_reg[14]_i_1_n_1 ;
  wire \trunc_ln2_reg_1942_reg[14]_i_1_n_2 ;
  wire \trunc_ln2_reg_1942_reg[14]_i_1_n_3 ;
  wire \trunc_ln2_reg_1942_reg[14]_i_2_n_0 ;
  wire \trunc_ln2_reg_1942_reg[14]_i_2_n_1 ;
  wire \trunc_ln2_reg_1942_reg[14]_i_2_n_2 ;
  wire \trunc_ln2_reg_1942_reg[14]_i_2_n_3 ;
  wire \trunc_ln2_reg_1942_reg[18]_i_3_n_0 ;
  wire \trunc_ln2_reg_1942_reg[18]_i_3_n_1 ;
  wire \trunc_ln2_reg_1942_reg[18]_i_3_n_2 ;
  wire \trunc_ln2_reg_1942_reg[18]_i_3_n_3 ;
  wire [14:0]\trunc_ln2_reg_1942_reg[29]_0 ;
  wire \trunc_ln2_reg_1942_reg[2]_i_1_n_0 ;
  wire \trunc_ln2_reg_1942_reg[2]_i_1_n_1 ;
  wire \trunc_ln2_reg_1942_reg[2]_i_1_n_2 ;
  wire \trunc_ln2_reg_1942_reg[2]_i_1_n_3 ;
  wire \trunc_ln2_reg_1942_reg[6]_i_1_n_0 ;
  wire \trunc_ln2_reg_1942_reg[6]_i_1_n_1 ;
  wire \trunc_ln2_reg_1942_reg[6]_i_1_n_2 ;
  wire \trunc_ln2_reg_1942_reg[6]_i_1_n_3 ;
  wire \trunc_ln2_reg_1942_reg[6]_i_2_n_0 ;
  wire \trunc_ln2_reg_1942_reg[6]_i_2_n_1 ;
  wire \trunc_ln2_reg_1942_reg[6]_i_2_n_2 ;
  wire \trunc_ln2_reg_1942_reg[6]_i_2_n_3 ;
  wire [29:0]trunc_ln40_1_reg_1927;
  wire \trunc_ln40_1_reg_1927[10]_i_10_n_0 ;
  wire \trunc_ln40_1_reg_1927[10]_i_11_n_0 ;
  wire \trunc_ln40_1_reg_1927[10]_i_3_n_0 ;
  wire \trunc_ln40_1_reg_1927[10]_i_4_n_0 ;
  wire \trunc_ln40_1_reg_1927[10]_i_5_n_0 ;
  wire \trunc_ln40_1_reg_1927[10]_i_6_n_0 ;
  wire \trunc_ln40_1_reg_1927[10]_i_8_n_0 ;
  wire \trunc_ln40_1_reg_1927[10]_i_9_n_0 ;
  wire \trunc_ln40_1_reg_1927[14]_i_10_n_0 ;
  wire \trunc_ln40_1_reg_1927[14]_i_11_n_0 ;
  wire \trunc_ln40_1_reg_1927[14]_i_3_n_0 ;
  wire \trunc_ln40_1_reg_1927[14]_i_4_n_0 ;
  wire \trunc_ln40_1_reg_1927[14]_i_5_n_0 ;
  wire \trunc_ln40_1_reg_1927[14]_i_6_n_0 ;
  wire \trunc_ln40_1_reg_1927[14]_i_8_n_0 ;
  wire \trunc_ln40_1_reg_1927[14]_i_9_n_0 ;
  wire \trunc_ln40_1_reg_1927[18]_i_10_n_0 ;
  wire \trunc_ln40_1_reg_1927[18]_i_11_n_0 ;
  wire \trunc_ln40_1_reg_1927[18]_i_9_n_0 ;
  wire \trunc_ln40_1_reg_1927[2]_i_2_n_0 ;
  wire \trunc_ln40_1_reg_1927[2]_i_3_n_0 ;
  wire \trunc_ln40_1_reg_1927[2]_i_4_n_0 ;
  wire \trunc_ln40_1_reg_1927[6]_i_10_n_0 ;
  wire \trunc_ln40_1_reg_1927[6]_i_11_n_0 ;
  wire \trunc_ln40_1_reg_1927[6]_i_3_n_0 ;
  wire \trunc_ln40_1_reg_1927[6]_i_4_n_0 ;
  wire \trunc_ln40_1_reg_1927[6]_i_5_n_0 ;
  wire \trunc_ln40_1_reg_1927[6]_i_6_n_0 ;
  wire \trunc_ln40_1_reg_1927[6]_i_7_n_0 ;
  wire \trunc_ln40_1_reg_1927[6]_i_9_n_0 ;
  wire \trunc_ln40_1_reg_1927_reg[10]_i_1_n_0 ;
  wire \trunc_ln40_1_reg_1927_reg[10]_i_1_n_1 ;
  wire \trunc_ln40_1_reg_1927_reg[10]_i_1_n_2 ;
  wire \trunc_ln40_1_reg_1927_reg[10]_i_1_n_3 ;
  wire [2:0]\trunc_ln40_1_reg_1927_reg[10]_i_2_0 ;
  wire \trunc_ln40_1_reg_1927_reg[10]_i_2_n_0 ;
  wire \trunc_ln40_1_reg_1927_reg[10]_i_2_n_1 ;
  wire \trunc_ln40_1_reg_1927_reg[10]_i_2_n_2 ;
  wire \trunc_ln40_1_reg_1927_reg[10]_i_2_n_3 ;
  wire \trunc_ln40_1_reg_1927_reg[10]_i_7_n_0 ;
  wire \trunc_ln40_1_reg_1927_reg[10]_i_7_n_1 ;
  wire \trunc_ln40_1_reg_1927_reg[10]_i_7_n_2 ;
  wire \trunc_ln40_1_reg_1927_reg[10]_i_7_n_3 ;
  wire \trunc_ln40_1_reg_1927_reg[14]_i_1_n_1 ;
  wire \trunc_ln40_1_reg_1927_reg[14]_i_1_n_2 ;
  wire \trunc_ln40_1_reg_1927_reg[14]_i_1_n_3 ;
  wire \trunc_ln40_1_reg_1927_reg[14]_i_2_n_0 ;
  wire \trunc_ln40_1_reg_1927_reg[14]_i_2_n_1 ;
  wire \trunc_ln40_1_reg_1927_reg[14]_i_2_n_2 ;
  wire \trunc_ln40_1_reg_1927_reg[14]_i_2_n_3 ;
  wire \trunc_ln40_1_reg_1927_reg[14]_i_7_n_0 ;
  wire \trunc_ln40_1_reg_1927_reg[14]_i_7_n_1 ;
  wire \trunc_ln40_1_reg_1927_reg[14]_i_7_n_2 ;
  wire \trunc_ln40_1_reg_1927_reg[14]_i_7_n_3 ;
  wire \trunc_ln40_1_reg_1927_reg[18]_i_2_n_2 ;
  wire \trunc_ln40_1_reg_1927_reg[18]_i_2_n_3 ;
  wire \trunc_ln40_1_reg_1927_reg[18]_i_7_n_3 ;
  wire \trunc_ln40_1_reg_1927_reg[18]_i_8_n_0 ;
  wire \trunc_ln40_1_reg_1927_reg[18]_i_8_n_1 ;
  wire \trunc_ln40_1_reg_1927_reg[18]_i_8_n_2 ;
  wire \trunc_ln40_1_reg_1927_reg[18]_i_8_n_3 ;
  wire [14:0]\trunc_ln40_1_reg_1927_reg[29]_0 ;
  wire \trunc_ln40_1_reg_1927_reg[2]_i_1_n_0 ;
  wire \trunc_ln40_1_reg_1927_reg[2]_i_1_n_1 ;
  wire \trunc_ln40_1_reg_1927_reg[2]_i_1_n_2 ;
  wire \trunc_ln40_1_reg_1927_reg[2]_i_1_n_3 ;
  wire [0:0]\trunc_ln40_1_reg_1927_reg[6]_0 ;
  wire [0:0]\trunc_ln40_1_reg_1927_reg[6]_1 ;
  wire \trunc_ln40_1_reg_1927_reg[6]_i_1_n_0 ;
  wire \trunc_ln40_1_reg_1927_reg[6]_i_1_n_1 ;
  wire \trunc_ln40_1_reg_1927_reg[6]_i_1_n_2 ;
  wire \trunc_ln40_1_reg_1927_reg[6]_i_1_n_3 ;
  wire [3:0]\trunc_ln40_1_reg_1927_reg[6]_i_2_0 ;
  wire \trunc_ln40_1_reg_1927_reg[6]_i_2_n_0 ;
  wire \trunc_ln40_1_reg_1927_reg[6]_i_2_n_1 ;
  wire \trunc_ln40_1_reg_1927_reg[6]_i_2_n_2 ;
  wire \trunc_ln40_1_reg_1927_reg[6]_i_2_n_3 ;
  wire [29:0]trunc_ln40_2_reg_1968;
  wire \trunc_ln40_2_reg_1968[10]_i_10_n_0 ;
  wire \trunc_ln40_2_reg_1968[10]_i_11_n_0 ;
  wire \trunc_ln40_2_reg_1968[10]_i_12_n_0 ;
  wire \trunc_ln40_2_reg_1968[10]_i_13_n_0 ;
  wire \trunc_ln40_2_reg_1968[10]_i_14_n_0 ;
  wire \trunc_ln40_2_reg_1968[10]_i_15_n_0 ;
  wire \trunc_ln40_2_reg_1968[10]_i_3_n_0 ;
  wire \trunc_ln40_2_reg_1968[10]_i_4_n_0 ;
  wire \trunc_ln40_2_reg_1968[10]_i_5_n_0 ;
  wire \trunc_ln40_2_reg_1968[10]_i_6_n_0 ;
  wire \trunc_ln40_2_reg_1968[10]_i_8_n_0 ;
  wire \trunc_ln40_2_reg_1968[10]_i_9_n_0 ;
  wire \trunc_ln40_2_reg_1968[14]_i_10_n_0 ;
  wire \trunc_ln40_2_reg_1968[14]_i_11_n_0 ;
  wire \trunc_ln40_2_reg_1968[14]_i_12_n_0 ;
  wire \trunc_ln40_2_reg_1968[14]_i_13_n_0 ;
  wire \trunc_ln40_2_reg_1968[14]_i_14_n_0 ;
  wire \trunc_ln40_2_reg_1968[14]_i_15_n_0 ;
  wire \trunc_ln40_2_reg_1968[14]_i_3_n_0 ;
  wire \trunc_ln40_2_reg_1968[14]_i_4_n_0 ;
  wire \trunc_ln40_2_reg_1968[14]_i_5_n_0 ;
  wire \trunc_ln40_2_reg_1968[14]_i_6_n_0 ;
  wire \trunc_ln40_2_reg_1968[14]_i_8_n_0 ;
  wire \trunc_ln40_2_reg_1968[14]_i_9_n_0 ;
  wire \trunc_ln40_2_reg_1968[18]_i_10_n_0 ;
  wire \trunc_ln40_2_reg_1968[18]_i_11_n_0 ;
  wire \trunc_ln40_2_reg_1968[18]_i_12_n_0 ;
  wire \trunc_ln40_2_reg_1968[18]_i_13_n_0 ;
  wire \trunc_ln40_2_reg_1968[18]_i_14_n_0 ;
  wire \trunc_ln40_2_reg_1968[18]_i_15_n_0 ;
  wire \trunc_ln40_2_reg_1968[18]_i_16_n_0 ;
  wire \trunc_ln40_2_reg_1968[18]_i_17_n_0 ;
  wire \trunc_ln40_2_reg_1968[18]_i_18_n_0 ;
  wire \trunc_ln40_2_reg_1968[18]_i_19_n_0 ;
  wire \trunc_ln40_2_reg_1968[18]_i_20_n_0 ;
  wire \trunc_ln40_2_reg_1968[2]_i_2_n_0 ;
  wire \trunc_ln40_2_reg_1968[2]_i_3_n_0 ;
  wire \trunc_ln40_2_reg_1968[2]_i_4_n_0 ;
  wire \trunc_ln40_2_reg_1968[6]_i_10_n_0 ;
  wire \trunc_ln40_2_reg_1968[6]_i_3_n_0 ;
  wire \trunc_ln40_2_reg_1968[6]_i_4_n_0 ;
  wire \trunc_ln40_2_reg_1968[6]_i_5_n_0 ;
  wire \trunc_ln40_2_reg_1968[6]_i_6_n_0 ;
  wire \trunc_ln40_2_reg_1968[6]_i_7_n_0 ;
  wire \trunc_ln40_2_reg_1968[6]_i_8_n_0 ;
  wire \trunc_ln40_2_reg_1968[6]_i_9_n_0 ;
  wire \trunc_ln40_2_reg_1968_reg[10]_i_1_n_0 ;
  wire \trunc_ln40_2_reg_1968_reg[10]_i_1_n_1 ;
  wire \trunc_ln40_2_reg_1968_reg[10]_i_1_n_2 ;
  wire \trunc_ln40_2_reg_1968_reg[10]_i_1_n_3 ;
  wire \trunc_ln40_2_reg_1968_reg[10]_i_2_n_0 ;
  wire \trunc_ln40_2_reg_1968_reg[10]_i_2_n_1 ;
  wire \trunc_ln40_2_reg_1968_reg[10]_i_2_n_2 ;
  wire \trunc_ln40_2_reg_1968_reg[10]_i_2_n_3 ;
  wire \trunc_ln40_2_reg_1968_reg[10]_i_7_n_0 ;
  wire \trunc_ln40_2_reg_1968_reg[10]_i_7_n_1 ;
  wire \trunc_ln40_2_reg_1968_reg[10]_i_7_n_2 ;
  wire \trunc_ln40_2_reg_1968_reg[10]_i_7_n_3 ;
  wire \trunc_ln40_2_reg_1968_reg[14]_i_1_n_1 ;
  wire \trunc_ln40_2_reg_1968_reg[14]_i_1_n_2 ;
  wire \trunc_ln40_2_reg_1968_reg[14]_i_1_n_3 ;
  wire \trunc_ln40_2_reg_1968_reg[14]_i_2_n_0 ;
  wire \trunc_ln40_2_reg_1968_reg[14]_i_2_n_1 ;
  wire \trunc_ln40_2_reg_1968_reg[14]_i_2_n_2 ;
  wire \trunc_ln40_2_reg_1968_reg[14]_i_2_n_3 ;
  wire \trunc_ln40_2_reg_1968_reg[14]_i_7_n_0 ;
  wire \trunc_ln40_2_reg_1968_reg[14]_i_7_n_1 ;
  wire \trunc_ln40_2_reg_1968_reg[14]_i_7_n_2 ;
  wire \trunc_ln40_2_reg_1968_reg[14]_i_7_n_3 ;
  wire [1:0]\trunc_ln40_2_reg_1968_reg[18]_i_3_0 ;
  wire \trunc_ln40_2_reg_1968_reg[18]_i_3_n_0 ;
  wire \trunc_ln40_2_reg_1968_reg[18]_i_3_n_1 ;
  wire \trunc_ln40_2_reg_1968_reg[18]_i_3_n_2 ;
  wire \trunc_ln40_2_reg_1968_reg[18]_i_3_n_3 ;
  wire \trunc_ln40_2_reg_1968_reg[18]_i_8_n_3 ;
  wire \trunc_ln40_2_reg_1968_reg[18]_i_9_n_0 ;
  wire \trunc_ln40_2_reg_1968_reg[18]_i_9_n_1 ;
  wire \trunc_ln40_2_reg_1968_reg[18]_i_9_n_2 ;
  wire \trunc_ln40_2_reg_1968_reg[18]_i_9_n_3 ;
  wire [14:0]\trunc_ln40_2_reg_1968_reg[29]_0 ;
  wire \trunc_ln40_2_reg_1968_reg[2]_i_1_n_0 ;
  wire \trunc_ln40_2_reg_1968_reg[2]_i_1_n_1 ;
  wire \trunc_ln40_2_reg_1968_reg[2]_i_1_n_2 ;
  wire \trunc_ln40_2_reg_1968_reg[2]_i_1_n_3 ;
  wire \trunc_ln40_2_reg_1968_reg[6]_i_1_n_0 ;
  wire \trunc_ln40_2_reg_1968_reg[6]_i_1_n_1 ;
  wire \trunc_ln40_2_reg_1968_reg[6]_i_1_n_2 ;
  wire \trunc_ln40_2_reg_1968_reg[6]_i_1_n_3 ;
  wire \trunc_ln40_2_reg_1968_reg[6]_i_2_n_0 ;
  wire \trunc_ln40_2_reg_1968_reg[6]_i_2_n_1 ;
  wire \trunc_ln40_2_reg_1968_reg[6]_i_2_n_2 ;
  wire \trunc_ln40_2_reg_1968_reg[6]_i_2_n_3 ;
  wire [29:0]trunc_ln40_3_reg_2005;
  wire \trunc_ln40_3_reg_2005[10]_i_2_n_0 ;
  wire \trunc_ln40_3_reg_2005[10]_i_3_n_0 ;
  wire \trunc_ln40_3_reg_2005[10]_i_4_n_0 ;
  wire \trunc_ln40_3_reg_2005[10]_i_5_n_0 ;
  wire \trunc_ln40_3_reg_2005[14]_i_2_n_0 ;
  wire \trunc_ln40_3_reg_2005[14]_i_3_n_0 ;
  wire \trunc_ln40_3_reg_2005[14]_i_4_n_0 ;
  wire \trunc_ln40_3_reg_2005[14]_i_5_n_0 ;
  wire \trunc_ln40_3_reg_2005[2]_i_2_n_0 ;
  wire \trunc_ln40_3_reg_2005[2]_i_3_n_0 ;
  wire \trunc_ln40_3_reg_2005[2]_i_4_n_0 ;
  wire \trunc_ln40_3_reg_2005[6]_i_2_n_0 ;
  wire \trunc_ln40_3_reg_2005[6]_i_3_n_0 ;
  wire \trunc_ln40_3_reg_2005[6]_i_4_n_0 ;
  wire \trunc_ln40_3_reg_2005[6]_i_5_n_0 ;
  wire \trunc_ln40_3_reg_2005_reg[10]_i_1_n_0 ;
  wire \trunc_ln40_3_reg_2005_reg[10]_i_1_n_1 ;
  wire \trunc_ln40_3_reg_2005_reg[10]_i_1_n_2 ;
  wire \trunc_ln40_3_reg_2005_reg[10]_i_1_n_3 ;
  wire \trunc_ln40_3_reg_2005_reg[14]_i_1_n_1 ;
  wire \trunc_ln40_3_reg_2005_reg[14]_i_1_n_2 ;
  wire \trunc_ln40_3_reg_2005_reg[14]_i_1_n_3 ;
  wire [16:0]\trunc_ln40_3_reg_2005_reg[18]_0 ;
  wire [14:0]\trunc_ln40_3_reg_2005_reg[29]_0 ;
  wire \trunc_ln40_3_reg_2005_reg[2]_i_1_n_0 ;
  wire \trunc_ln40_3_reg_2005_reg[2]_i_1_n_1 ;
  wire \trunc_ln40_3_reg_2005_reg[2]_i_1_n_2 ;
  wire \trunc_ln40_3_reg_2005_reg[2]_i_1_n_3 ;
  wire \trunc_ln40_3_reg_2005_reg[6]_i_1_n_0 ;
  wire \trunc_ln40_3_reg_2005_reg[6]_i_1_n_1 ;
  wire \trunc_ln40_3_reg_2005_reg[6]_i_1_n_2 ;
  wire \trunc_ln40_3_reg_2005_reg[6]_i_1_n_3 ;
  wire [29:0]trunc_ln68_1_reg_1984;
  wire \trunc_ln68_1_reg_1984[10]_i_10_n_0 ;
  wire \trunc_ln68_1_reg_1984[10]_i_11_n_0 ;
  wire \trunc_ln68_1_reg_1984[10]_i_12_n_0 ;
  wire \trunc_ln68_1_reg_1984[10]_i_13_n_0 ;
  wire \trunc_ln68_1_reg_1984[10]_i_14_n_0 ;
  wire \trunc_ln68_1_reg_1984[10]_i_16_n_0 ;
  wire \trunc_ln68_1_reg_1984[10]_i_17_n_0 ;
  wire \trunc_ln68_1_reg_1984[10]_i_18_n_0 ;
  wire \trunc_ln68_1_reg_1984[10]_i_19_n_0 ;
  wire \trunc_ln68_1_reg_1984[10]_i_20_n_0 ;
  wire \trunc_ln68_1_reg_1984[10]_i_3_n_0 ;
  wire \trunc_ln68_1_reg_1984[10]_i_4_n_0 ;
  wire \trunc_ln68_1_reg_1984[10]_i_5_n_0 ;
  wire \trunc_ln68_1_reg_1984[10]_i_6_n_0 ;
  wire \trunc_ln68_1_reg_1984[10]_i_7_n_0 ;
  wire \trunc_ln68_1_reg_1984[10]_i_8_n_0 ;
  wire \trunc_ln68_1_reg_1984[10]_i_9_n_0 ;
  wire \trunc_ln68_1_reg_1984[14]_i_10_n_0 ;
  wire \trunc_ln68_1_reg_1984[14]_i_11_n_0 ;
  wire \trunc_ln68_1_reg_1984[14]_i_12_n_0 ;
  wire \trunc_ln68_1_reg_1984[14]_i_13_n_0 ;
  wire \trunc_ln68_1_reg_1984[14]_i_14_n_0 ;
  wire \trunc_ln68_1_reg_1984[14]_i_16_n_0 ;
  wire \trunc_ln68_1_reg_1984[14]_i_17_n_0 ;
  wire \trunc_ln68_1_reg_1984[14]_i_18_n_0 ;
  wire \trunc_ln68_1_reg_1984[14]_i_19_n_0 ;
  wire \trunc_ln68_1_reg_1984[14]_i_3_n_0 ;
  wire \trunc_ln68_1_reg_1984[14]_i_4_n_0 ;
  wire \trunc_ln68_1_reg_1984[14]_i_5_n_0 ;
  wire \trunc_ln68_1_reg_1984[14]_i_6_n_0 ;
  wire \trunc_ln68_1_reg_1984[14]_i_7_n_0 ;
  wire \trunc_ln68_1_reg_1984[14]_i_8_n_0 ;
  wire \trunc_ln68_1_reg_1984[14]_i_9_n_0 ;
  wire \trunc_ln68_1_reg_1984[18]_i_10_n_0 ;
  wire \trunc_ln68_1_reg_1984[18]_i_11_n_0 ;
  wire \trunc_ln68_1_reg_1984[18]_i_12_n_0 ;
  wire \trunc_ln68_1_reg_1984[18]_i_13_n_0 ;
  wire \trunc_ln68_1_reg_1984[18]_i_14_n_0 ;
  wire \trunc_ln68_1_reg_1984[18]_i_15_n_0 ;
  wire \trunc_ln68_1_reg_1984[18]_i_19_n_0 ;
  wire \trunc_ln68_1_reg_1984[18]_i_20_n_0 ;
  wire \trunc_ln68_1_reg_1984[18]_i_21_n_0 ;
  wire \trunc_ln68_1_reg_1984[18]_i_22_n_0 ;
  wire \trunc_ln68_1_reg_1984[18]_i_23_n_0 ;
  wire \trunc_ln68_1_reg_1984[18]_i_24_n_0 ;
  wire \trunc_ln68_1_reg_1984[18]_i_25_n_0 ;
  wire \trunc_ln68_1_reg_1984[18]_i_26_n_0 ;
  wire \trunc_ln68_1_reg_1984[18]_i_27_n_0 ;
  wire \trunc_ln68_1_reg_1984[18]_i_8_n_0 ;
  wire \trunc_ln68_1_reg_1984[18]_i_9_n_0 ;
  wire \trunc_ln68_1_reg_1984[2]_i_2_n_0 ;
  wire \trunc_ln68_1_reg_1984[2]_i_3_n_0 ;
  wire \trunc_ln68_1_reg_1984[2]_i_4_n_0 ;
  wire \trunc_ln68_1_reg_1984[6]_i_10_n_0 ;
  wire \trunc_ln68_1_reg_1984[6]_i_11_n_0 ;
  wire \trunc_ln68_1_reg_1984[6]_i_12_n_0 ;
  wire \trunc_ln68_1_reg_1984[6]_i_13_n_0 ;
  wire \trunc_ln68_1_reg_1984[6]_i_3_n_0 ;
  wire \trunc_ln68_1_reg_1984[6]_i_4_n_0 ;
  wire \trunc_ln68_1_reg_1984[6]_i_5_n_0 ;
  wire \trunc_ln68_1_reg_1984[6]_i_6_n_0 ;
  wire \trunc_ln68_1_reg_1984[6]_i_7_n_0 ;
  wire \trunc_ln68_1_reg_1984[6]_i_8_n_0 ;
  wire \trunc_ln68_1_reg_1984[6]_i_9_n_0 ;
  wire \trunc_ln68_1_reg_1984_reg[10]_i_15_n_0 ;
  wire \trunc_ln68_1_reg_1984_reg[10]_i_15_n_1 ;
  wire \trunc_ln68_1_reg_1984_reg[10]_i_15_n_2 ;
  wire \trunc_ln68_1_reg_1984_reg[10]_i_15_n_3 ;
  wire \trunc_ln68_1_reg_1984_reg[10]_i_15_n_4 ;
  wire \trunc_ln68_1_reg_1984_reg[10]_i_15_n_5 ;
  wire \trunc_ln68_1_reg_1984_reg[10]_i_15_n_6 ;
  wire \trunc_ln68_1_reg_1984_reg[10]_i_15_n_7 ;
  wire \trunc_ln68_1_reg_1984_reg[10]_i_1_n_0 ;
  wire \trunc_ln68_1_reg_1984_reg[10]_i_1_n_1 ;
  wire \trunc_ln68_1_reg_1984_reg[10]_i_1_n_2 ;
  wire \trunc_ln68_1_reg_1984_reg[10]_i_1_n_3 ;
  wire \trunc_ln68_1_reg_1984_reg[10]_i_2_n_0 ;
  wire \trunc_ln68_1_reg_1984_reg[10]_i_2_n_1 ;
  wire \trunc_ln68_1_reg_1984_reg[10]_i_2_n_2 ;
  wire \trunc_ln68_1_reg_1984_reg[10]_i_2_n_3 ;
  wire \trunc_ln68_1_reg_1984_reg[14]_i_15_n_0 ;
  wire \trunc_ln68_1_reg_1984_reg[14]_i_15_n_1 ;
  wire \trunc_ln68_1_reg_1984_reg[14]_i_15_n_2 ;
  wire \trunc_ln68_1_reg_1984_reg[14]_i_15_n_3 ;
  wire \trunc_ln68_1_reg_1984_reg[14]_i_15_n_4 ;
  wire \trunc_ln68_1_reg_1984_reg[14]_i_15_n_5 ;
  wire \trunc_ln68_1_reg_1984_reg[14]_i_15_n_6 ;
  wire \trunc_ln68_1_reg_1984_reg[14]_i_15_n_7 ;
  wire \trunc_ln68_1_reg_1984_reg[14]_i_1_n_1 ;
  wire \trunc_ln68_1_reg_1984_reg[14]_i_1_n_2 ;
  wire \trunc_ln68_1_reg_1984_reg[14]_i_1_n_3 ;
  wire \trunc_ln68_1_reg_1984_reg[14]_i_2_n_0 ;
  wire \trunc_ln68_1_reg_1984_reg[14]_i_2_n_1 ;
  wire \trunc_ln68_1_reg_1984_reg[14]_i_2_n_2 ;
  wire \trunc_ln68_1_reg_1984_reg[14]_i_2_n_3 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_17_n_1 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_17_n_2 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_17_n_3 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_17_n_4 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_17_n_5 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_17_n_6 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_17_n_7 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_18_n_0 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_18_n_1 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_18_n_2 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_18_n_3 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_18_n_4 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_18_n_5 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_18_n_6 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_18_n_7 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_3_n_0 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_3_n_1 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_3_n_2 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_3_n_3 ;
  wire [29:0]\trunc_ln68_1_reg_1984_reg[29]_0 ;
  wire [14:0]\trunc_ln68_1_reg_1984_reg[29]_1 ;
  wire \trunc_ln68_1_reg_1984_reg[2]_i_1_n_0 ;
  wire \trunc_ln68_1_reg_1984_reg[2]_i_1_n_1 ;
  wire \trunc_ln68_1_reg_1984_reg[2]_i_1_n_2 ;
  wire \trunc_ln68_1_reg_1984_reg[2]_i_1_n_3 ;
  wire \trunc_ln68_1_reg_1984_reg[6]_i_1_n_0 ;
  wire \trunc_ln68_1_reg_1984_reg[6]_i_1_n_1 ;
  wire \trunc_ln68_1_reg_1984_reg[6]_i_1_n_2 ;
  wire \trunc_ln68_1_reg_1984_reg[6]_i_1_n_3 ;
  wire \trunc_ln68_1_reg_1984_reg[6]_i_2_n_0 ;
  wire \trunc_ln68_1_reg_1984_reg[6]_i_2_n_1 ;
  wire \trunc_ln68_1_reg_1984_reg[6]_i_2_n_2 ;
  wire \trunc_ln68_1_reg_1984_reg[6]_i_2_n_3 ;
  wire [29:0]trunc_ln68_2_reg_2016;
  wire \trunc_ln68_2_reg_2016[10]_i_2_n_0 ;
  wire \trunc_ln68_2_reg_2016[10]_i_3_n_0 ;
  wire \trunc_ln68_2_reg_2016[10]_i_4_n_0 ;
  wire \trunc_ln68_2_reg_2016[10]_i_5_n_0 ;
  wire \trunc_ln68_2_reg_2016[14]_i_2_n_0 ;
  wire \trunc_ln68_2_reg_2016[14]_i_3_n_0 ;
  wire \trunc_ln68_2_reg_2016[14]_i_4_n_0 ;
  wire \trunc_ln68_2_reg_2016[14]_i_5_n_0 ;
  wire \trunc_ln68_2_reg_2016[2]_i_2_n_0 ;
  wire \trunc_ln68_2_reg_2016[2]_i_3_n_0 ;
  wire \trunc_ln68_2_reg_2016[2]_i_4_n_0 ;
  wire \trunc_ln68_2_reg_2016[6]_i_2_n_0 ;
  wire \trunc_ln68_2_reg_2016[6]_i_3_n_0 ;
  wire \trunc_ln68_2_reg_2016[6]_i_4_n_0 ;
  wire \trunc_ln68_2_reg_2016[6]_i_5_n_0 ;
  wire \trunc_ln68_2_reg_2016_reg[10]_i_1_n_0 ;
  wire \trunc_ln68_2_reg_2016_reg[10]_i_1_n_1 ;
  wire \trunc_ln68_2_reg_2016_reg[10]_i_1_n_2 ;
  wire \trunc_ln68_2_reg_2016_reg[10]_i_1_n_3 ;
  wire \trunc_ln68_2_reg_2016_reg[14]_i_1_n_1 ;
  wire \trunc_ln68_2_reg_2016_reg[14]_i_1_n_2 ;
  wire \trunc_ln68_2_reg_2016_reg[14]_i_1_n_3 ;
  wire [14:0]\trunc_ln68_2_reg_2016_reg[29]_0 ;
  wire \trunc_ln68_2_reg_2016_reg[2]_i_1_n_0 ;
  wire \trunc_ln68_2_reg_2016_reg[2]_i_1_n_1 ;
  wire \trunc_ln68_2_reg_2016_reg[2]_i_1_n_2 ;
  wire \trunc_ln68_2_reg_2016_reg[2]_i_1_n_3 ;
  wire \trunc_ln68_2_reg_2016_reg[6]_i_1_n_0 ;
  wire \trunc_ln68_2_reg_2016_reg[6]_i_1_n_1 ;
  wire \trunc_ln68_2_reg_2016_reg[6]_i_1_n_2 ;
  wire \trunc_ln68_2_reg_2016_reg[6]_i_1_n_3 ;
  wire [29:0]trunc_ln68_3_reg_2033;
  wire \trunc_ln68_3_reg_2033[10]_i_2_n_0 ;
  wire \trunc_ln68_3_reg_2033[10]_i_3_n_0 ;
  wire \trunc_ln68_3_reg_2033[10]_i_4_n_0 ;
  wire \trunc_ln68_3_reg_2033[10]_i_5_n_0 ;
  wire \trunc_ln68_3_reg_2033[14]_i_2_n_0 ;
  wire \trunc_ln68_3_reg_2033[14]_i_3_n_0 ;
  wire \trunc_ln68_3_reg_2033[14]_i_4_n_0 ;
  wire \trunc_ln68_3_reg_2033[14]_i_5_n_0 ;
  wire \trunc_ln68_3_reg_2033[18]_i_5_n_0 ;
  wire \trunc_ln68_3_reg_2033[18]_i_6_n_0 ;
  wire \trunc_ln68_3_reg_2033[2]_i_2_n_0 ;
  wire \trunc_ln68_3_reg_2033[2]_i_3_n_0 ;
  wire \trunc_ln68_3_reg_2033[2]_i_4_n_0 ;
  wire \trunc_ln68_3_reg_2033[6]_i_2_n_0 ;
  wire \trunc_ln68_3_reg_2033[6]_i_3_n_0 ;
  wire \trunc_ln68_3_reg_2033[6]_i_4_n_0 ;
  wire \trunc_ln68_3_reg_2033[6]_i_5_n_0 ;
  wire \trunc_ln68_3_reg_2033_reg[10]_i_1_n_0 ;
  wire \trunc_ln68_3_reg_2033_reg[10]_i_1_n_1 ;
  wire \trunc_ln68_3_reg_2033_reg[10]_i_1_n_2 ;
  wire \trunc_ln68_3_reg_2033_reg[10]_i_1_n_3 ;
  wire \trunc_ln68_3_reg_2033_reg[14]_i_1_n_0 ;
  wire \trunc_ln68_3_reg_2033_reg[14]_i_1_n_1 ;
  wire \trunc_ln68_3_reg_2033_reg[14]_i_1_n_2 ;
  wire \trunc_ln68_3_reg_2033_reg[14]_i_1_n_3 ;
  wire [18:0]\trunc_ln68_3_reg_2033_reg[18]_0 ;
  wire [0:0]\trunc_ln68_3_reg_2033_reg[18]_1 ;
  wire [1:0]\trunc_ln68_3_reg_2033_reg[18]_2 ;
  wire \trunc_ln68_3_reg_2033_reg[18]_i_1_n_1 ;
  wire \trunc_ln68_3_reg_2033_reg[18]_i_1_n_2 ;
  wire \trunc_ln68_3_reg_2033_reg[18]_i_1_n_3 ;
  wire [10:0]\trunc_ln68_3_reg_2033_reg[29]_0 ;
  wire \trunc_ln68_3_reg_2033_reg[2]_i_1_n_0 ;
  wire \trunc_ln68_3_reg_2033_reg[2]_i_1_n_1 ;
  wire \trunc_ln68_3_reg_2033_reg[2]_i_1_n_2 ;
  wire \trunc_ln68_3_reg_2033_reg[2]_i_1_n_3 ;
  wire \trunc_ln68_3_reg_2033_reg[6]_i_1_n_0 ;
  wire \trunc_ln68_3_reg_2033_reg[6]_i_1_n_1 ;
  wire \trunc_ln68_3_reg_2033_reg[6]_i_1_n_2 ;
  wire \trunc_ln68_3_reg_2033_reg[6]_i_1_n_3 ;
  wire [29:0]trunc_ln_reg_1881;
  wire [29:0]\trunc_ln_reg_1881_reg[29]_0 ;
  wire [31:0]value_a_2_reg_2102;
  wire [31:0]value_a_4_reg_2143;
  wire [31:0]value_a_6_reg_2163;
  wire [31:0]value_a_8_reg_462;
  wire [31:0]value_a_reg_2085;
  wire \value_b_10_reg_450_reg_n_0_[0] ;
  wire \value_b_10_reg_450_reg_n_0_[10] ;
  wire \value_b_10_reg_450_reg_n_0_[11] ;
  wire \value_b_10_reg_450_reg_n_0_[12] ;
  wire \value_b_10_reg_450_reg_n_0_[13] ;
  wire \value_b_10_reg_450_reg_n_0_[14] ;
  wire \value_b_10_reg_450_reg_n_0_[15] ;
  wire \value_b_10_reg_450_reg_n_0_[16] ;
  wire \value_b_10_reg_450_reg_n_0_[17] ;
  wire \value_b_10_reg_450_reg_n_0_[18] ;
  wire \value_b_10_reg_450_reg_n_0_[19] ;
  wire \value_b_10_reg_450_reg_n_0_[1] ;
  wire \value_b_10_reg_450_reg_n_0_[20] ;
  wire \value_b_10_reg_450_reg_n_0_[21] ;
  wire \value_b_10_reg_450_reg_n_0_[22] ;
  wire \value_b_10_reg_450_reg_n_0_[23] ;
  wire \value_b_10_reg_450_reg_n_0_[24] ;
  wire \value_b_10_reg_450_reg_n_0_[25] ;
  wire \value_b_10_reg_450_reg_n_0_[26] ;
  wire \value_b_10_reg_450_reg_n_0_[27] ;
  wire \value_b_10_reg_450_reg_n_0_[28] ;
  wire \value_b_10_reg_450_reg_n_0_[29] ;
  wire \value_b_10_reg_450_reg_n_0_[2] ;
  wire \value_b_10_reg_450_reg_n_0_[30] ;
  wire \value_b_10_reg_450_reg_n_0_[31] ;
  wire \value_b_10_reg_450_reg_n_0_[3] ;
  wire \value_b_10_reg_450_reg_n_0_[4] ;
  wire \value_b_10_reg_450_reg_n_0_[5] ;
  wire \value_b_10_reg_450_reg_n_0_[6] ;
  wire \value_b_10_reg_450_reg_n_0_[7] ;
  wire \value_b_10_reg_450_reg_n_0_[8] ;
  wire \value_b_10_reg_450_reg_n_0_[9] ;
  wire [31:0]value_b_2_reg_2148;
  wire [31:0]value_b_4_reg_2168;
  wire [31:0]value_b_6_reg_2179;
  wire \value_b_8_reg_498[31]_i_1_n_0 ;
  wire \value_b_8_reg_498_reg_n_0_[0] ;
  wire \value_b_8_reg_498_reg_n_0_[10] ;
  wire \value_b_8_reg_498_reg_n_0_[11] ;
  wire \value_b_8_reg_498_reg_n_0_[12] ;
  wire \value_b_8_reg_498_reg_n_0_[13] ;
  wire \value_b_8_reg_498_reg_n_0_[14] ;
  wire \value_b_8_reg_498_reg_n_0_[15] ;
  wire \value_b_8_reg_498_reg_n_0_[16] ;
  wire \value_b_8_reg_498_reg_n_0_[17] ;
  wire \value_b_8_reg_498_reg_n_0_[18] ;
  wire \value_b_8_reg_498_reg_n_0_[19] ;
  wire \value_b_8_reg_498_reg_n_0_[1] ;
  wire \value_b_8_reg_498_reg_n_0_[20] ;
  wire \value_b_8_reg_498_reg_n_0_[21] ;
  wire \value_b_8_reg_498_reg_n_0_[22] ;
  wire \value_b_8_reg_498_reg_n_0_[23] ;
  wire \value_b_8_reg_498_reg_n_0_[24] ;
  wire \value_b_8_reg_498_reg_n_0_[25] ;
  wire \value_b_8_reg_498_reg_n_0_[26] ;
  wire \value_b_8_reg_498_reg_n_0_[27] ;
  wire \value_b_8_reg_498_reg_n_0_[28] ;
  wire \value_b_8_reg_498_reg_n_0_[29] ;
  wire \value_b_8_reg_498_reg_n_0_[2] ;
  wire \value_b_8_reg_498_reg_n_0_[30] ;
  wire \value_b_8_reg_498_reg_n_0_[31] ;
  wire \value_b_8_reg_498_reg_n_0_[3] ;
  wire \value_b_8_reg_498_reg_n_0_[4] ;
  wire \value_b_8_reg_498_reg_n_0_[5] ;
  wire \value_b_8_reg_498_reg_n_0_[6] ;
  wire \value_b_8_reg_498_reg_n_0_[7] ;
  wire \value_b_8_reg_498_reg_n_0_[8] ;
  wire \value_b_8_reg_498_reg_n_0_[9] ;
  wire \value_b_9_reg_486_reg_n_0_[0] ;
  wire \value_b_9_reg_486_reg_n_0_[10] ;
  wire \value_b_9_reg_486_reg_n_0_[11] ;
  wire \value_b_9_reg_486_reg_n_0_[12] ;
  wire \value_b_9_reg_486_reg_n_0_[13] ;
  wire \value_b_9_reg_486_reg_n_0_[14] ;
  wire \value_b_9_reg_486_reg_n_0_[15] ;
  wire \value_b_9_reg_486_reg_n_0_[16] ;
  wire \value_b_9_reg_486_reg_n_0_[17] ;
  wire \value_b_9_reg_486_reg_n_0_[18] ;
  wire \value_b_9_reg_486_reg_n_0_[19] ;
  wire \value_b_9_reg_486_reg_n_0_[1] ;
  wire \value_b_9_reg_486_reg_n_0_[20] ;
  wire \value_b_9_reg_486_reg_n_0_[21] ;
  wire \value_b_9_reg_486_reg_n_0_[22] ;
  wire \value_b_9_reg_486_reg_n_0_[23] ;
  wire \value_b_9_reg_486_reg_n_0_[24] ;
  wire \value_b_9_reg_486_reg_n_0_[25] ;
  wire \value_b_9_reg_486_reg_n_0_[26] ;
  wire \value_b_9_reg_486_reg_n_0_[27] ;
  wire \value_b_9_reg_486_reg_n_0_[28] ;
  wire \value_b_9_reg_486_reg_n_0_[29] ;
  wire \value_b_9_reg_486_reg_n_0_[2] ;
  wire \value_b_9_reg_486_reg_n_0_[30] ;
  wire \value_b_9_reg_486_reg_n_0_[31] ;
  wire \value_b_9_reg_486_reg_n_0_[3] ;
  wire \value_b_9_reg_486_reg_n_0_[4] ;
  wire \value_b_9_reg_486_reg_n_0_[5] ;
  wire \value_b_9_reg_486_reg_n_0_[6] ;
  wire \value_b_9_reg_486_reg_n_0_[7] ;
  wire \value_b_9_reg_486_reg_n_0_[8] ;
  wire \value_b_9_reg_486_reg_n_0_[9] ;
  wire [31:0]value_b_reg_2107;
  wire [15:2]zext_ln139_1_cast_reg_1861;
  wire [13:0]\zext_ln139_1_cast_reg_1861_reg[15]_0 ;
  wire [7:2]zext_ln153_cast_reg_1841;
  wire [1:0]zext_ln35_cast_reg_1851_reg;
  wire \zext_ln35_cast_reg_1851_reg[0]_0 ;
  wire [0:0]\zext_ln35_cast_reg_1851_reg[1]_0 ;
  wire [5:0]\zext_ln35_cast_reg_1851_reg[7]_0 ;
  wire [7:0]\zext_ln35_cast_reg_1851_reg[7]_1 ;
  wire [15:2]zext_ln40_2_fu_790_p1;
  wire NLW_add_ln61_6_fu_1121_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln61_6_fu_1121_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln61_6_fu_1121_p2_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln61_6_fu_1121_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln61_6_fu_1121_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln61_6_fu_1121_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln61_6_fu_1121_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln61_6_fu_1121_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln61_6_fu_1121_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_add_ln61_6_fu_1121_p2_P_UNCONNECTED;
  wire [47:0]NLW_add_ln61_6_fu_1121_p2_PCOUT_UNCONNECTED;
  wire NLW_mul_i_i_reg_1898_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_i_i_reg_1898_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_i_i_reg_1898_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_i_i_reg_1898_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_i_i_reg_1898_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_i_i_reg_1898_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_i_i_reg_1898_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_i_i_reg_1898_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_i_i_reg_1898_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_mul_i_i_reg_1898_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_i_i_reg_1898_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln61_1_reg_1952_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln61_1_reg_1952_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln61_1_reg_1952_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln61_1_reg_1952_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln61_1_reg_1952_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln61_1_reg_1952_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln61_1_reg_1952_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln61_1_reg_1952_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln61_1_reg_1952_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_mul_ln61_1_reg_1952_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln61_1_reg_1952_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln61_2_reg_1957_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln61_2_reg_1957_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln61_2_reg_1957_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln61_2_reg_1957_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln61_2_reg_1957_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln61_2_reg_1957_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln61_2_reg_1957_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln61_2_reg_1957_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln61_2_reg_1957_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_mul_ln61_2_reg_1957_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln61_2_reg_1957_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln61_reg_1947_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln61_reg_1947_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln61_reg_1947_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln61_reg_1947_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln61_reg_1947_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln61_reg_1947_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln61_reg_1947_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln61_reg_1947_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln61_reg_1947_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_mul_ln61_reg_1947_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln61_reg_1947_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_phi_mul_fu_214_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_0_0_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_0_1_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_0_2_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_0_3_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_1_0_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_1_1_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_1_2_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_1_3_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_2_0_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_2_1_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_2_2_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_2_3_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_3_0_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_3_1_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_3_2_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_3_3_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln40_4_reg_1973_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sub_ln40_4_reg_1973_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln68_2_reg_1989_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sub_ln68_2_reg_1989_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln68_2_reg_1989_reg[16]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_sub_ln68_3_reg_1994_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln68_3_reg_1994_reg[17]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln2_reg_1942_reg[18]_i_16_CO_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln2_reg_1942_reg[18]_i_16_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln2_reg_1942_reg[2]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_trunc_ln40_1_reg_1927_reg[18]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln40_1_reg_1927_reg[18]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln40_1_reg_1927_reg[18]_i_7_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln40_1_reg_1927_reg[18]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln40_1_reg_1927_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln40_2_reg_1968_reg[18]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln40_2_reg_1968_reg[18]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln40_2_reg_1968_reg[18]_i_8_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln40_2_reg_1968_reg[18]_i_8_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln40_2_reg_1968_reg[2]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln40_3_reg_2005_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln68_1_reg_1984_reg[18]_i_16_CO_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln68_1_reg_1984_reg[18]_i_16_O_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln68_1_reg_1984_reg[18]_i_17_CO_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln68_1_reg_1984_reg[2]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln68_2_reg_2016_reg[2]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln68_3_reg_2033_reg[2]_i_1_O_UNCONNECTED ;

  FDRE \add_ln40_5_reg_1932_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(sext_ln40_cast_reg_1856),
        .Q(add_ln40_5_reg_1932[0]),
        .R(1'b0));
  FDRE \add_ln40_5_reg_1932_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\add_ln40_5_reg_1932_reg[10]_0 [9]),
        .Q(add_ln40_5_reg_1932[10]),
        .R(1'b0));
  FDRE \add_ln40_5_reg_1932_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\add_ln40_5_reg_1932_reg[10]_0 [0]),
        .Q(add_ln40_5_reg_1932[1]),
        .R(1'b0));
  FDRE \add_ln40_5_reg_1932_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\add_ln40_5_reg_1932_reg[10]_0 [1]),
        .Q(add_ln40_5_reg_1932[2]),
        .R(1'b0));
  FDRE \add_ln40_5_reg_1932_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\add_ln40_5_reg_1932_reg[10]_0 [2]),
        .Q(add_ln40_5_reg_1932[3]),
        .R(1'b0));
  FDRE \add_ln40_5_reg_1932_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\add_ln40_5_reg_1932_reg[10]_0 [3]),
        .Q(add_ln40_5_reg_1932[4]),
        .R(1'b0));
  FDRE \add_ln40_5_reg_1932_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\add_ln40_5_reg_1932_reg[10]_0 [4]),
        .Q(add_ln40_5_reg_1932[5]),
        .R(1'b0));
  FDRE \add_ln40_5_reg_1932_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\add_ln40_5_reg_1932_reg[10]_0 [5]),
        .Q(add_ln40_5_reg_1932[6]),
        .R(1'b0));
  FDRE \add_ln40_5_reg_1932_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\add_ln40_5_reg_1932_reg[10]_0 [6]),
        .Q(add_ln40_5_reg_1932[7]),
        .R(1'b0));
  FDRE \add_ln40_5_reg_1932_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\add_ln40_5_reg_1932_reg[10]_0 [7]),
        .Q(add_ln40_5_reg_1932[8]),
        .R(1'b0));
  FDRE \add_ln40_5_reg_1932_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\add_ln40_5_reg_1932_reg[10]_0 [8]),
        .Q(add_ln40_5_reg_1932[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln40_9_reg_1937[11]_i_4 
       (.I0(\sext_ln40_cast_reg_1856_reg[8]_0 [6]),
        .I1(sub_ln40_3_fu_861_p2[6]),
        .O(\sext_ln40_cast_reg_1856_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln40_9_reg_1937[3]_i_2 
       (.I0(\sext_ln40_cast_reg_1856_reg[8]_0 [1]),
        .I1(sub_ln40_3_fu_861_p2[1]),
        .O(\add_ln40_9_reg_1937[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln40_9_reg_1937[3]_i_3 
       (.I0(\sext_ln40_cast_reg_1856_reg[8]_0 [0]),
        .I1(sub_ln40_3_fu_861_p2[0]),
        .O(\add_ln40_9_reg_1937[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln40_9_reg_1937[3]_i_4 
       (.I0(zext_ln35_cast_reg_1851_reg[0]),
        .I1(sext_ln40_cast_reg_1856),
        .O(\add_ln40_9_reg_1937[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_9_reg_1937[3]_i_5 
       (.I0(sext_ln40_cast_reg_1856),
        .I1(zext_ln35_cast_reg_1851_reg[0]),
        .O(\add_ln40_9_reg_1937[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \add_ln40_9_reg_1937[3]_i_8 
       (.I0(sext_ln40_cast_reg_1856),
        .I1(zext_ln35_cast_reg_1851_reg[0]),
        .I2(\sext_ln40_cast_reg_1856_reg[8]_0 [0]),
        .I3(sub_ln40_3_fu_861_p2[0]),
        .O(\add_ln40_9_reg_1937[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_9_reg_1937[3]_i_9 
       (.I0(zext_ln35_cast_reg_1851_reg[0]),
        .I1(sext_ln40_cast_reg_1856),
        .O(\add_ln40_9_reg_1937[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln40_9_reg_1937[7]_i_11 
       (.I0(zext_ln35_cast_reg_1851_reg[0]),
        .O(\zext_ln35_cast_reg_1851_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln40_9_reg_1937[7]_i_15 
       (.I0(zext_ln35_cast_reg_1851_reg[1]),
        .O(\zext_ln35_cast_reg_1851_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln40_9_reg_1937[7]_i_2 
       (.I0(\sext_ln40_cast_reg_1856_reg[8]_0 [5]),
        .I1(sub_ln40_3_fu_861_p2[5]),
        .O(\add_ln40_9_reg_1937[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln40_9_reg_1937[7]_i_3 
       (.I0(\sext_ln40_cast_reg_1856_reg[8]_0 [4]),
        .I1(sub_ln40_3_fu_861_p2[4]),
        .O(\add_ln40_9_reg_1937[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln40_9_reg_1937[7]_i_4 
       (.I0(\sext_ln40_cast_reg_1856_reg[8]_0 [3]),
        .I1(sub_ln40_3_fu_861_p2[3]),
        .O(\add_ln40_9_reg_1937[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln40_9_reg_1937[7]_i_5 
       (.I0(\sext_ln40_cast_reg_1856_reg[8]_0 [2]),
        .I1(sub_ln40_3_fu_861_p2[2]),
        .O(\add_ln40_9_reg_1937[7]_i_5_n_0 ));
  FDRE \add_ln40_9_reg_1937_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_9_fu_875_p2[0]),
        .Q(add_ln40_9_reg_1937[0]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1937_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\add_ln40_9_reg_1937_reg[11]_0 [2]),
        .Q(add_ln40_9_reg_1937[10]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1937_reg[11] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\add_ln40_9_reg_1937_reg[11]_0 [3]),
        .Q(add_ln40_9_reg_1937[11]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1937_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_9_fu_875_p2[1]),
        .Q(add_ln40_9_reg_1937[1]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1937_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_9_fu_875_p2[2]),
        .Q(add_ln40_9_reg_1937[2]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1937_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_9_fu_875_p2[3]),
        .Q(add_ln40_9_reg_1937[3]),
        .R(1'b0));
  CARRY4 \add_ln40_9_reg_1937_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_9_reg_1937_reg[3]_i_1_n_0 ,\add_ln40_9_reg_1937_reg[3]_i_1_n_1 ,\add_ln40_9_reg_1937_reg[3]_i_1_n_2 ,\add_ln40_9_reg_1937_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({\add_ln40_9_reg_1937[3]_i_2_n_0 ,\add_ln40_9_reg_1937[3]_i_3_n_0 ,\add_ln40_9_reg_1937[3]_i_4_n_0 ,\add_ln40_9_reg_1937[3]_i_5_n_0 }),
        .O(add_ln40_9_fu_875_p2[3:0]),
        .S({\add_ln40_9_reg_1937_reg[3]_0 ,\add_ln40_9_reg_1937[3]_i_8_n_0 ,\add_ln40_9_reg_1937[3]_i_9_n_0 }));
  FDRE \add_ln40_9_reg_1937_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_9_fu_875_p2[4]),
        .Q(add_ln40_9_reg_1937[4]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1937_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_9_fu_875_p2[5]),
        .Q(add_ln40_9_reg_1937[5]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1937_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_9_fu_875_p2[6]),
        .Q(add_ln40_9_reg_1937[6]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1937_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_9_fu_875_p2[7]),
        .Q(add_ln40_9_reg_1937[7]),
        .R(1'b0));
  CARRY4 \add_ln40_9_reg_1937_reg[7]_i_1 
       (.CI(\add_ln40_9_reg_1937_reg[3]_i_1_n_0 ),
        .CO({\sext_ln40_cast_reg_1856_reg[6]_0 ,\add_ln40_9_reg_1937_reg[7]_i_1_n_1 ,\add_ln40_9_reg_1937_reg[7]_i_1_n_2 ,\add_ln40_9_reg_1937_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_9_reg_1937[7]_i_2_n_0 ,\add_ln40_9_reg_1937[7]_i_3_n_0 ,\add_ln40_9_reg_1937[7]_i_4_n_0 ,\add_ln40_9_reg_1937[7]_i_5_n_0 }),
        .O(add_ln40_9_fu_875_p2[7:4]),
        .S(\add_ln40_9_reg_1937_reg[7]_0 ));
  FDRE \add_ln40_9_reg_1937_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\add_ln40_9_reg_1937_reg[11]_0 [0]),
        .Q(add_ln40_9_reg_1937[8]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1937_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\add_ln40_9_reg_1937_reg[11]_0 [1]),
        .Q(add_ln40_9_reg_1937[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln61_6_fu_1121_p2
       (.A({A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln61_6_fu_1121_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln61_6_fu_1121_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln61_6_fu_1121_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln61_6_fu_1121_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(t_fu_2181),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln61_6_fu_1121_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln61_6_fu_1121_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln61_6_fu_1121_p2_P_UNCONNECTED[47:17],add_ln61_6_fu_1121_p2__0}),
        .PATTERNBDETECT(NLW_add_ln61_6_fu_1121_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln61_6_fu_1121_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln61_6_fu_1121_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln61_6_fu_1121_p2_UNDERFLOW_UNCONNECTED));
  FDRE \and_ln35_1_reg_1890_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(and_ln35_1_reg_1890),
        .Q(and_ln35_1_reg_1890_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln35_1_reg_1890_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(and_ln35_1_reg_1890_pp0_iter1_reg),
        .Q(and_ln35_1_reg_1890_pp0_iter2_reg),
        .R(1'b0));
  FDRE \and_ln35_1_reg_1890_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(and_ln35_1_reg_1890_pp0_iter2_reg),
        .Q(and_ln35_1_reg_1890_pp0_iter3_reg),
        .R(1'b0));
  FDRE \and_ln35_1_reg_1890_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(and_ln35_1_fu_713_p2),
        .Q(and_ln35_1_reg_1890),
        .R(1'b0));
  FDRE \and_ln35_2_reg_1894_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(and_ln35_2_reg_1894),
        .Q(and_ln35_2_reg_1894_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln35_2_reg_1894_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(and_ln35_2_reg_1894_pp0_iter1_reg),
        .Q(and_ln35_2_reg_1894_pp0_iter2_reg),
        .R(1'b0));
  FDRE \and_ln35_2_reg_1894_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(and_ln35_2_reg_1894_pp0_iter2_reg),
        .Q(and_ln35_2_reg_1894_pp0_iter3_reg),
        .R(1'b0));
  FDRE \and_ln35_2_reg_1894_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(and_ln35_2_fu_731_p2),
        .Q(and_ln35_2_reg_1894),
        .R(1'b0));
  FDRE \and_ln35_reg_1886_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(and_ln35_reg_1886),
        .Q(and_ln35_reg_1886_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln35_reg_1886_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(and_ln35_reg_1886_pp0_iter1_reg),
        .Q(and_ln35_reg_1886_pp0_iter2_reg),
        .R(1'b0));
  FDRE \and_ln35_reg_1886_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(and_ln35_fu_679_p2),
        .Q(and_ln35_reg_1886),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF88FFF8FF88)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\ap_CS_fsm[0]_i_2_n_0 ),
        .I3(ap_enable_reg_pp0_iter10),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(\ap_CS_fsm[1]_i_2_n_0 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40F04040)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(bi_ARREADY),
        .I1(and_ln35_1_reg_1890),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(aw_ARREADY),
        .I4(and_ln35_2_reg_1894),
        .I5(mul_32s_32s_32_2_1_U4_n_9),
        .O(\ap_CS_fsm[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(t_fu_2181),
        .I2(\ap_CS_fsm[1]_i_3_n_0 ),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm[1]_i_4_n_0 ),
        .I1(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_ready),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2FFFFFFF2FFF2)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(mul_32s_32s_32_2_1_U4_n_8),
        .I1(aw_RVALID),
        .I2(mul_32s_32s_32_2_1_U4_n_7),
        .I3(mul_32s_32s_32_2_1_U4_n_6),
        .I4(aw_ARREADY),
        .I5(flow_control_loop_pipe_sequential_init_U_n_13),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(icmp_ln153_reg_1873),
        .I1(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_enable_reg_pp0_iter10),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_ready));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[1]_rep_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(t_fu_2181),
        .I2(\ap_CS_fsm[1]_i_3_n_0 ),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\ap_CS_fsm[1]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(ap_block_pp0_stage2_11001),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(add_ln40_5_reg_19320),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0808CC08)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(icmp_ln39_reg_1877),
        .I1(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I2(bi_ARREADY),
        .I3(and_ln35_reg_1886),
        .I4(aw_ARREADY),
        .I5(flow_control_loop_pipe_sequential_init_U_n_11),
        .O(ap_block_pp0_stage2_11001));
  LUT4 #(
    .INIT(16'hFF40)) 
    \ap_CS_fsm[2]_rep_i_1 
       (.I0(ap_NS_fsm1),
        .I1(ap_block_pp0_stage2_11001),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(add_ln40_5_reg_19320),
        .O(\ap_CS_fsm[2]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \ap_CS_fsm[2]_rep_i_1__0 
       (.I0(ap_NS_fsm1),
        .I1(ap_block_pp0_stage2_11001),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(add_ln40_5_reg_19320),
        .O(\ap_CS_fsm[2]_rep_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \ap_CS_fsm[2]_rep_i_1__1 
       (.I0(ap_NS_fsm1),
        .I1(ap_block_pp0_stage2_11001),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(add_ln40_5_reg_19320),
        .O(\ap_CS_fsm[2]_rep_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(ap_done_reg2),
        .I2(ap_block_pp0_stage3_11001),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln153_reg_1873_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_done_reg2),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hF4FFF0F0F4F4F0F0)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(aw_ARREADY),
        .I1(and_ln35_1_reg_1890),
        .I2(mul_32s_32s_32_2_1_U4_n_4),
        .I3(bi_ARREADY),
        .I4(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I5(and_ln35_reg_1886),
        .O(ap_block_pp0_stage3_11001));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[3]_rep_i_1 
       (.I0(ap_NS_fsm1),
        .I1(ap_done_reg2),
        .I2(ap_block_pp0_stage3_11001),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm[3]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[3]_rep_i_1__0 
       (.I0(ap_NS_fsm1),
        .I1(ap_done_reg2),
        .I2(ap_block_pp0_stage3_11001),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm[3]_rep_i_1__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_rep_i_1_n_0 ),
        .Q(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_rep_i_1_n_0 ),
        .Q(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_rep_i_1__0_n_0 ),
        .Q(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2]_rep__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_rep_i_1__1_n_0 ),
        .Q(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_rep_i_1_n_0 ),
        .Q(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_rep_i_1__0_n_0 ),
        .Q(\ap_CS_fsm_reg[3]_rep__0_n_0 ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8080808)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter10),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(icmp_ln153_reg_1873),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter2_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_reg_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter2_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_reg_rep_0),
        .Q(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter2_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg_rep__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_reg_rep__0_1),
        .Q(ap_enable_reg_pp0_iter2_reg_rep__0_0),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter2_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg_rep__1
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_reg_rep__1_0),
        .Q(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter2_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg_rep__2
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_reg_rep__2_0),
        .Q(ap_enable_reg_pp0_iter2_reg_rep__2_n_0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_reg_1),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8A8A8080008A8080)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter10),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_block_pp0_stage2_11001),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_0),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter3_reg_reg_1),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0808080800080808)) 
    \ap_phi_reg_pp0_iter2_in_a_reg_414[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I2(ap_block_pp0_stage3_11001),
        .I3(icmp_ln39_reg_1877_pp0_iter2_reg),
        .I4(icmp_ln153_reg_1873_pp0_iter2_reg),
        .I5(\shell_top_sa_pe_bw_1_2[31]_i_2_n_0 ),
        .O(ap_phi_reg_pp0_iter2_in_a_reg_414));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_phi_reg_pp0_iter2_in_a_reg_414[31]_i_2 
       (.I0(icmp_ln39_reg_1877_pp0_iter2_reg),
        .I1(icmp_ln153_reg_1873_pp0_iter2_reg),
        .I2(\shell_top_sa_pe_bw_1_2[31]_i_2_n_0 ),
        .O(ap_phi_reg_pp0_iter2_in_a_reg_4140));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[0]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[0] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[10]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[10] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[11]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[11] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[12]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[12] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[13]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[13] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[14]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[14] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[15]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[15] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[16]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[16] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[17]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[17] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[18]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[18] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[19]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[19] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[1]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[1] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[20]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[20] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[21]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[21] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[22]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[22] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[23]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[23] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[24]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[24] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[25]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[25] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[26]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[26] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[27]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[27] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[28]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[28] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[29]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[29] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[2]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[2] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[30]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[30] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[31]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[31] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[3]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[3] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[4]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[4] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[5]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[5] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[6]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[6] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[7]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[7] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[8]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[8] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  FDRE \ap_phi_reg_pp0_iter2_in_a_reg_414_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_in_a_reg_4140),
        .D(value_a_reg_2085[9]),
        .Q(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[9] ),
        .R(ap_phi_reg_pp0_iter2_in_a_reg_414));
  LUT3 #(
    .INIT(8'h70)) 
    \ap_phi_reg_pp0_iter3_in_b_reg_438[31]_i_1 
       (.I0(icmp_ln153_reg_1873_pp0_iter2_reg),
        .I1(icmp_ln39_reg_1877_pp0_iter2_reg),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .O(ap_phi_reg_pp0_iter3_in_b_reg_438));
  LUT6 #(
    .INIT(64'h0000000000008808)) 
    \ap_phi_reg_pp0_iter3_in_b_reg_438[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I1(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I2(flow_control_loop_pipe_sequential_init_U_n_12),
        .I3(bi_ARREADY),
        .I4(mul_32s_32s_32_2_1_U4_n_4),
        .I5(mul_32s_32s_32_2_1_U4_n_5),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[0]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[0] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[10]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[10] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[11]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[11] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[12]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[12] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[13]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[13] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[14]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[14] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[15]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[15] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[16]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[16] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[17]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[17] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[18]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[18] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[19]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[19] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[1]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[1] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[20]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[20] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[21]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[21] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[22]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[22] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[23]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[23] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[24]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[24] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[25]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[25] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[26]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[26] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[27]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[27] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[28]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[28] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[29]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[29] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[2]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[2] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[30]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[30] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[31]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[31] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[3]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[3] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[4]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[4] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[5]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[5] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[6]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[6] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[7]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[7] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[8]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[8] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_438_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_b_reg_2107[9]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[9] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_438));
  LUT6 #(
    .INIT(64'hAA2AFFFFAA2AAA2A)) 
    \ap_phi_reg_pp0_iter3_value_a_8_reg_462[31]_i_1 
       (.I0(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .I1(icmp_ln153_reg_1873_pp0_iter2_reg),
        .I2(and_ln35_1_reg_1890_pp0_iter2_reg),
        .I3(\ap_CS_fsm[0]_i_2_n_0 ),
        .I4(ap_block_pp0_stage3_11001),
        .I5(\ap_phi_reg_pp0_iter3_value_a_8_reg_462[31]_i_3_n_0 ),
        .O(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  LUT4 #(
    .INIT(16'h2000)) 
    \ap_phi_reg_pp0_iter3_value_a_8_reg_462[31]_i_2 
       (.I0(mul_32s_32s_32_2_1_U5_n_0),
        .I1(\ap_CS_fsm[0]_i_2_n_0 ),
        .I2(and_ln35_1_reg_1890_pp0_iter2_reg),
        .I3(icmp_ln153_reg_1873_pp0_iter2_reg),
        .O(ap_phi_reg_pp0_iter3_value_a_8_reg_4620));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_phi_reg_pp0_iter3_value_a_8_reg_462[31]_i_3 
       (.I0(ap_enable_reg_pp0_iter2_reg_rep__2_n_0),
        .I1(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I2(mul_32s_32s_32_2_1_U5_n_0),
        .O(\ap_phi_reg_pp0_iter3_value_a_8_reg_462[31]_i_3_n_0 ));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[0]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[0] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[10]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[10] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[11]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[11] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[12]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[12] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[13]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[13] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[14]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[14] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[15]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[15] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[16]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[16] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[17]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[17] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[18]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[18] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[19]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[19] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[1]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[1] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[20]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[20] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[21]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[21] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[22]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[22] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[23]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[23] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[24]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[24] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[25]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[25] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[26]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[26] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[27]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[27] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[28]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[28] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[29]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[29] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[2]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[2] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[30]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[30] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[31]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[31] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[3]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[3] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[4]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[4] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[5]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[5] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[6]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[6] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[7]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[7] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[8]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[8] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  FDRE \ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_8_reg_4620),
        .D(value_a_4_reg_2143[9]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[9] ),
        .R(ap_phi_reg_pp0_iter3_value_a_8_reg_462));
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_phi_reg_pp0_iter3_value_a_9_reg_426[31]_i_1 
       (.I0(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .I1(and_ln35_reg_1886_pp0_iter2_reg),
        .I2(icmp_ln153_reg_1873_pp0_iter2_reg),
        .O(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[0]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[0] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[10]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[10] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[11]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[11] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[12]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[12] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[13]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[13] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[14]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[14] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[15]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[15] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[16]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[16] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[17]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[17] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[18]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[18] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[19]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[19] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[1]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[1] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[20]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[20] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[21]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[21] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[22]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[22] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[23]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[23] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[24]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[24] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[25]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[25] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[26]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[26] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[27]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[27] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[28]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[28] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[29]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[29] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[2]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[2] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[30]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[30] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[31]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[31] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[3]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[3] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[4]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[4] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[5]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[5] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[6]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[6] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[7]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[7] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[8]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[8] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(value_a_2_reg_2102[9]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[9] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_426));
  LUT6 #(
    .INIT(64'hFFFF111FFFFF0000)) 
    dout_vld_i_1__15
       (.I0(\shell_top_sa_pe_ba_2_3_reg[0] [0]),
        .I1(\shell_top_sa_pe_ba_2_3_reg[0] [1]),
        .I2(\icmp_ln153_reg_1873_pp0_iter3_reg_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(dout_vld_reg),
        .I5(bi_RVALID),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    dout_vld_i_2
       (.I0(add_ln40_5_reg_19320),
        .I1(icmp_ln153_reg_1873_pp0_iter3_reg),
        .I2(and_ln35_2_reg_1894_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(p_86_in),
        .I5(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .O(\icmp_ln153_reg_1873_pp0_iter3_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA20AA2020)) 
    dout_vld_i_2__0
       (.I0(ready_for_outstanding_reg),
        .I1(dout_vld_i_3__0_n_0),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .I3(\shell_top_sa_pe_bw_1_2[31]_i_2_n_0 ),
        .I4(p_86_in),
        .I5(\icmp_ln153_reg_1873_pp0_iter2_reg_reg[0]_0 ),
        .O(Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    dout_vld_i_3
       (.I0(t_fu_2181),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln153_reg_1873_pp0_iter2_reg),
        .I3(and_ln35_1_reg_1890_pp0_iter2_reg),
        .I4(ap_done_reg2),
        .I5(mul_32s_32s_32_2_1_U4_n_8),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h7)) 
    dout_vld_i_3__0
       (.I0(and_ln35_1_reg_1890_pp0_iter2_reg),
        .I1(icmp_ln153_reg_1873_pp0_iter2_reg),
        .O(dout_vld_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dout_vld_i_4
       (.I0(icmp_ln153_reg_1873_pp0_iter2_reg),
        .I1(and_ln35_reg_1886_pp0_iter2_reg),
        .O(p_86_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.A(A[8:1]),
        .B({add_ln61_1_fu_743_p2,k_fu_601_p2[0]}),
        .CO(CO),
        .D(k_fu_601_p2[7:2]),
        .DI(D[1:0]),
        .E(ap_enable_reg_pp0_iter10),
        .Q({ap_CS_fsm_pp0_stage2,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(flow_control_loop_pipe_sequential_init_U_n_14),
        .and_ln35_1_fu_713_p2(and_ln35_1_fu_713_p2),
        .\and_ln35_1_reg_1890_reg[0] (\and_ln35_1_reg_1890_reg[0]_0 ),
        .\and_ln35_1_reg_1890_reg[0]_i_6_0 (\and_ln35_1_reg_1890_reg[0]_i_6 ),
        .\and_ln35_1_reg_1890_reg[0]_i_7_0 (\and_ln35_1_reg_1890_reg[0]_i_7 ),
        .and_ln35_2_fu_731_p2(and_ln35_2_fu_731_p2),
        .\and_ln35_2_reg_1894_reg[0] (\and_ln35_2_reg_1894_reg[0]_0 ),
        .and_ln35_fu_679_p2(and_ln35_fu_679_p2),
        .and_ln35_reg_1886(and_ln35_reg_1886),
        .and_ln35_reg_1886_pp0_iter2_reg(and_ln35_reg_1886_pp0_iter2_reg),
        .\and_ln35_reg_1886_reg[0] (\and_ln35_reg_1886_reg[0]_0 ),
        .\and_ln35_reg_1886_reg[0]_i_2_0 (\and_ln35_reg_1886_reg[0]_i_2 ),
        .\and_ln35_reg_1886_reg[0]_i_3_0 (\and_ln35_reg_1886_reg[0]_i_3 ),
        .\ap_CS_fsm_reg[0] ({add_ln61_5_fu_755_p2,k_fu_601_p2[1]}),
        .\ap_CS_fsm_reg[2] (ap_done_reg2),
        .\ap_CS_fsm_reg[4] (ap_loop_exit_ready_pp0_iter3_reg),
        .\ap_CS_fsm_reg[4]_0 (\shell_top_sa_pe_ba_2_3_reg[0] [1:0]),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_loop_exit_ready_pp0_iter3_reg_reg(ap_loop_exit_ready_pp0_iter3_reg_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .dout_vld_reg(flow_control_loop_pipe_sequential_init_U_n_11),
        .grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg_reg(ap_enable_reg_pp0_iter0),
        .icmp_ln153_reg_1873_pp0_iter2_reg(icmp_ln153_reg_1873_pp0_iter2_reg),
        .\icmp_ln153_reg_1873_reg[0] (flow_control_loop_pipe_sequential_init_U_n_12),
        .\icmp_ln153_reg_1873_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_13),
        .icmp_ln39_reg_1877(icmp_ln39_reg_1877),
        .icmp_ln39_reg_1877_pp0_iter2_reg(icmp_ln39_reg_1877_pp0_iter2_reg),
        .mul_ln61_reg_1947_reg({\t_fu_218_reg_n_0_[7] ,\t_fu_218_reg_n_0_[6] ,\t_fu_218_reg_n_0_[5] ,\t_fu_218_reg_n_0_[4] ,\t_fu_218_reg_n_0_[3] ,\t_fu_218_reg_n_0_[2] ,\t_fu_218_reg_n_0_[1] ,\t_fu_218_reg_n_0_[0] }),
        .p_mid_reg_742_reg(p_mid_reg_742_reg_0),
        .p_mid_reg_742_reg_0(p_mid_reg_742_reg_1),
        .phi_mul_fu_2140(phi_mul_fu_2140),
        .\phi_mul_fu_214_reg[0] (\ap_CS_fsm[0]_i_2_n_0 ),
        .t_fu_2181(t_fu_2181),
        .\t_fu_218_reg[1] ({add_ln61_3_fu_749_p2,flow_control_loop_pipe_sequential_init_U_n_49}),
        .\t_fu_218_reg[2] (D[2]),
        .\t_fu_218_reg[3] (D[3]),
        .\t_fu_218_reg[4] (D[4]),
        .\t_fu_218_reg[5] (D[5]),
        .\t_fu_218_reg[6] (D[6]),
        .\t_fu_218_reg[7] (D[7]),
        .\trunc_ln40_2_reg_1968_reg[29] (ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .\trunc_ln40_2_reg_1968_reg[29]_0 (icmp_ln153_reg_1873),
        .\trunc_ln_reg_1881_reg[10]_i_2 (\zext_ln139_1_cast_reg_1861_reg[15]_0 [6:0]));
  LUT6 #(
    .INIT(64'hFFFFAAAABBBFAAAA)) 
    grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg_i_1
       (.I0(\shell_top_sa_pe_ba_2_3_reg[0] [0]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I5(icmp_ln153_reg_1873),
        .O(\ap_CS_fsm_reg[3]_0 ));
  FDRE \icmp_ln153_reg_1873_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(icmp_ln153_reg_1873),
        .Q(icmp_ln153_reg_1873_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln153_reg_1873_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(icmp_ln153_reg_1873_pp0_iter1_reg),
        .Q(icmp_ln153_reg_1873_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln153_reg_1873_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(icmp_ln153_reg_1873_pp0_iter2_reg),
        .Q(icmp_ln153_reg_1873_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln153_reg_1873_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(CO),
        .Q(icmp_ln153_reg_1873),
        .R(1'b0));
  FDRE \icmp_ln39_reg_1877_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(icmp_ln39_reg_1877),
        .Q(icmp_ln39_reg_1877_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln39_reg_1877_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(icmp_ln39_reg_1877_pp0_iter1_reg),
        .Q(icmp_ln39_reg_1877_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln39_reg_1877_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\icmp_ln39_reg_1877_reg[0]_0 ),
        .Q(icmp_ln39_reg_1877),
        .R(1'b0));
  FDRE \in_a_3_reg_474_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[0]),
        .Q(\in_a_3_reg_474_reg_n_0_[0] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[10]),
        .Q(\in_a_3_reg_474_reg_n_0_[10] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[11]),
        .Q(\in_a_3_reg_474_reg_n_0_[11] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[12]),
        .Q(\in_a_3_reg_474_reg_n_0_[12] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[13]),
        .Q(\in_a_3_reg_474_reg_n_0_[13] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[14]),
        .Q(\in_a_3_reg_474_reg_n_0_[14] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[15]),
        .Q(\in_a_3_reg_474_reg_n_0_[15] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[16]),
        .Q(\in_a_3_reg_474_reg_n_0_[16] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[17]),
        .Q(\in_a_3_reg_474_reg_n_0_[17] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[18]),
        .Q(\in_a_3_reg_474_reg_n_0_[18] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[19]),
        .Q(\in_a_3_reg_474_reg_n_0_[19] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[1]),
        .Q(\in_a_3_reg_474_reg_n_0_[1] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[20]),
        .Q(\in_a_3_reg_474_reg_n_0_[20] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[21]),
        .Q(\in_a_3_reg_474_reg_n_0_[21] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[22]),
        .Q(\in_a_3_reg_474_reg_n_0_[22] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[23]),
        .Q(\in_a_3_reg_474_reg_n_0_[23] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[24]),
        .Q(\in_a_3_reg_474_reg_n_0_[24] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[25]),
        .Q(\in_a_3_reg_474_reg_n_0_[25] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[26]),
        .Q(\in_a_3_reg_474_reg_n_0_[26] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[27]),
        .Q(\in_a_3_reg_474_reg_n_0_[27] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[28]),
        .Q(\in_a_3_reg_474_reg_n_0_[28] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[29]),
        .Q(\in_a_3_reg_474_reg_n_0_[29] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[2]),
        .Q(\in_a_3_reg_474_reg_n_0_[2] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[30]),
        .Q(\in_a_3_reg_474_reg_n_0_[30] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[31]),
        .Q(\in_a_3_reg_474_reg_n_0_[31] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[3]),
        .Q(\in_a_3_reg_474_reg_n_0_[3] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[4]),
        .Q(\in_a_3_reg_474_reg_n_0_[4] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[5]),
        .Q(\in_a_3_reg_474_reg_n_0_[5] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[6]),
        .Q(\in_a_3_reg_474_reg_n_0_[6] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[7]),
        .Q(\in_a_3_reg_474_reg_n_0_[7] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[8]),
        .Q(\in_a_3_reg_474_reg_n_0_[8] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_3_reg_474_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[9]),
        .Q(\in_a_3_reg_474_reg_n_0_[9] ),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE \in_a_reg_414_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[0] ),
        .Q(in_a_reg_414[0]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[10] ),
        .Q(in_a_reg_414[10]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[11] ),
        .Q(in_a_reg_414[11]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[12] ),
        .Q(in_a_reg_414[12]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[13] ),
        .Q(in_a_reg_414[13]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[14] ),
        .Q(in_a_reg_414[14]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[15] ),
        .Q(in_a_reg_414[15]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[16] ),
        .Q(in_a_reg_414[16]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[17] ),
        .Q(in_a_reg_414[17]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[18] ),
        .Q(in_a_reg_414[18]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[19] ),
        .Q(in_a_reg_414[19]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[1] ),
        .Q(in_a_reg_414[1]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[20] ),
        .Q(in_a_reg_414[20]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[21] ),
        .Q(in_a_reg_414[21]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[22] ),
        .Q(in_a_reg_414[22]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[23] ),
        .Q(in_a_reg_414[23]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[24] ),
        .Q(in_a_reg_414[24]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[25] ),
        .Q(in_a_reg_414[25]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[26] ),
        .Q(in_a_reg_414[26]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[27] ),
        .Q(in_a_reg_414[27]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[28] ),
        .Q(in_a_reg_414[28]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[29] ),
        .Q(in_a_reg_414[29]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[2] ),
        .Q(in_a_reg_414[2]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[30] ),
        .Q(in_a_reg_414[30]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[31] ),
        .Q(in_a_reg_414[31]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[3] ),
        .Q(in_a_reg_414[3]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[4] ),
        .Q(in_a_reg_414[4]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[5] ),
        .Q(in_a_reg_414[5]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[6] ),
        .Q(in_a_reg_414[6]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[7] ),
        .Q(in_a_reg_414[7]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[8] ),
        .Q(in_a_reg_414[8]),
        .R(1'b0));
  FDRE \in_a_reg_414_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter2_in_a_reg_414_reg_n_0_[9] ),
        .Q(in_a_reg_414[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA80AA80AA800000)) 
    \mem_reg[5][0]_srl6_i_1 
       (.I0(aw_ARREADY),
        .I1(add_ln40_5_reg_19320),
        .I2(flow_control_loop_pipe_sequential_init_U_n_13),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\shell_top_sa_pe_ba_2_3_reg[0] [1]),
        .I5(\shell_top_sa_pe_ba_2_3_reg[0] [0]),
        .O(push));
  LUT4 #(
    .INIT(16'hE200)) 
    \mem_reg[5][0]_srl6_i_10 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(icmp_ln153_reg_1873),
        .O(\mem_reg[5][0]_srl6_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAA80AA80AA800000)) 
    \mem_reg[5][0]_srl6_i_1__0 
       (.I0(bi_ARREADY),
        .I1(ap_done_reg2),
        .I2(flow_control_loop_pipe_sequential_init_U_n_13),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\shell_top_sa_pe_ba_2_3_reg[0] [1]),
        .I5(\shell_top_sa_pe_ba_2_3_reg[0] [0]),
        .O(push_0));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][0]_srl6_i_2 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[0]),
        .I2(trunc_ln_reg_1881[0]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][0]_srl6_i_2__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[0]),
        .I2(trunc_ln2_reg_1942[0]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][0]_srl6_i_5__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][0]_srl6_i_3 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(add_ln40_5_reg_19320),
        .I2(\mem_reg[5][0]_srl6_i_7__0_n_0 ),
        .I3(t_fu_2181),
        .I4(ap_enable_reg_pp0_iter10),
        .I5(flow_control_loop_pipe_sequential_init_U_n_12),
        .O(\mem_reg[5][0]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][0]_srl6_i_4 
       (.I0(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_8_n_0 ),
        .I3(t_fu_2181),
        .I4(ap_done_reg2),
        .I5(flow_control_loop_pipe_sequential_init_U_n_12),
        .O(\mem_reg[5][0]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008888888)) 
    \mem_reg[5][0]_srl6_i_4__0 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(flow_control_loop_pipe_sequential_init_U_n_12),
        .I2(t_fu_2181),
        .I3(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I4(and_ln35_1_reg_1890),
        .I5(m_axi_bi_ARVALID335_out),
        .O(\mem_reg[5][0]_srl6_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0008000008080000)) 
    \mem_reg[5][0]_srl6_i_5 
       (.I0(ap_done_reg2),
        .I1(and_ln35_reg_1886),
        .I2(m_axi_aw_ARVALID3),
        .I3(ap_enable_reg_pp0_iter10),
        .I4(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I5(and_ln35_1_reg_1890),
        .O(\mem_reg[5][0]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][0]_srl6_i_5__0 
       (.I0(trunc_ln68_2_reg_2016[0]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[0]),
        .O(\mem_reg[5][0]_srl6_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][0]_srl6_i_6 
       (.I0(trunc_ln40_2_reg_1968[0]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[0]),
        .O(\mem_reg[5][0]_srl6_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][0]_srl6_i_6__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln153_reg_1873_pp0_iter1_reg),
        .I2(and_ln35_2_reg_1894_pp0_iter1_reg),
        .O(\mem_reg[5][0]_srl6_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \mem_reg[5][0]_srl6_i_7 
       (.I0(icmp_ln153_reg_1873),
        .I1(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(and_ln35_1_reg_1890),
        .O(\mem_reg[5][0]_srl6_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][0]_srl6_i_7__0 
       (.I0(icmp_ln153_reg_1873),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(and_ln35_1_reg_1890),
        .O(\mem_reg[5][0]_srl6_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][0]_srl6_i_8 
       (.I0(icmp_ln153_reg_1873),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(and_ln35_2_reg_1894),
        .O(\mem_reg[5][0]_srl6_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[5][0]_srl6_i_8__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln153_reg_1873),
        .O(\mem_reg[5][0]_srl6_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_reg[5][0]_srl6_i_9 
       (.I0(and_ln35_2_reg_1894_pp0_iter1_reg),
        .I1(icmp_ln153_reg_1873_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(add_ln40_5_reg_19320),
        .O(m_axi_bi_ARVALID335_out));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_reg[5][0]_srl6_i_9__0 
       (.I0(and_ln35_2_reg_1894),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln153_reg_1873),
        .I3(t_fu_2181),
        .O(m_axi_aw_ARVALID3));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][10]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[10]),
        .I2(trunc_ln_reg_1881[10]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][10]_srl6_i_2_n_0 ),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][10]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[10]),
        .I2(trunc_ln2_reg_1942[10]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][10]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [10]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][10]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[10]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[10]),
        .O(\mem_reg[5][10]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][10]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[10]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[10]),
        .O(\mem_reg[5][10]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][11]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[11]),
        .I2(trunc_ln_reg_1881[11]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][11]_srl6_i_2_n_0 ),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][11]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[11]),
        .I2(trunc_ln2_reg_1942[11]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][11]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [11]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][11]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[11]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[11]),
        .O(\mem_reg[5][11]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][11]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[11]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[11]),
        .O(\mem_reg[5][11]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][12]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[12]),
        .I2(trunc_ln_reg_1881[12]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][12]_srl6_i_2_n_0 ),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][12]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[12]),
        .I2(trunc_ln2_reg_1942[12]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][12]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [12]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][12]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[12]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[12]),
        .O(\mem_reg[5][12]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][12]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[12]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[12]),
        .O(\mem_reg[5][12]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][13]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[13]),
        .I2(trunc_ln_reg_1881[13]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][13]_srl6_i_2_n_0 ),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][13]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[13]),
        .I2(trunc_ln2_reg_1942[13]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][13]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [13]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][13]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[13]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[13]),
        .O(\mem_reg[5][13]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][13]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[13]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[13]),
        .O(\mem_reg[5][13]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][14]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[14]),
        .I2(trunc_ln_reg_1881[14]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][14]_srl6_i_2_n_0 ),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][14]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[14]),
        .I2(trunc_ln2_reg_1942[14]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][14]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [14]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][14]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[14]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[14]),
        .O(\mem_reg[5][14]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][14]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[14]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[14]),
        .O(\mem_reg[5][14]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][15]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[15]),
        .I2(trunc_ln_reg_1881[15]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][15]_srl6_i_2_n_0 ),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][15]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[15]),
        .I2(trunc_ln2_reg_1942[15]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][15]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [15]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][15]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[15]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[15]),
        .O(\mem_reg[5][15]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][15]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[15]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[15]),
        .O(\mem_reg[5][15]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][16]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[16]),
        .I2(trunc_ln_reg_1881[16]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][16]_srl6_i_2_n_0 ),
        .O(in[16]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][16]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[16]),
        .I2(trunc_ln2_reg_1942[16]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][16]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [16]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][16]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[16]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[16]),
        .O(\mem_reg[5][16]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][16]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[16]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[16]),
        .O(\mem_reg[5][16]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][17]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[17]),
        .I2(trunc_ln_reg_1881[17]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][17]_srl6_i_2_n_0 ),
        .O(in[17]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][17]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[17]),
        .I2(trunc_ln2_reg_1942[17]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][17]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [17]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][17]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[17]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[17]),
        .O(\mem_reg[5][17]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][17]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[17]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[17]),
        .O(\mem_reg[5][17]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][18]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[18]),
        .I2(trunc_ln_reg_1881[18]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][18]_srl6_i_2_n_0 ),
        .O(in[18]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][18]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[18]),
        .I2(trunc_ln2_reg_1942[18]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][18]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [18]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][18]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[18]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[18]),
        .O(\mem_reg[5][18]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][18]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[18]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[18]),
        .O(\mem_reg[5][18]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][19]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[19]),
        .I2(trunc_ln_reg_1881[19]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][19]_srl6_i_2_n_0 ),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][19]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[19]),
        .I2(trunc_ln2_reg_1942[19]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][19]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [19]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][19]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[19]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[19]),
        .O(\mem_reg[5][19]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][19]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[19]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[19]),
        .O(\mem_reg[5][19]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][1]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[1]),
        .I2(trunc_ln_reg_1881[1]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][1]_srl6_i_2_n_0 ),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][1]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[1]),
        .I2(trunc_ln2_reg_1942[1]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][1]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][1]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[1]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[1]),
        .O(\mem_reg[5][1]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][1]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[1]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[1]),
        .O(\mem_reg[5][1]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][20]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[20]),
        .I2(trunc_ln_reg_1881[20]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][20]_srl6_i_2_n_0 ),
        .O(in[20]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][20]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[20]),
        .I2(trunc_ln2_reg_1942[20]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][20]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [20]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][20]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[20]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[20]),
        .O(\mem_reg[5][20]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][20]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[20]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[20]),
        .O(\mem_reg[5][20]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][21]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[21]),
        .I2(trunc_ln_reg_1881[21]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][21]_srl6_i_2_n_0 ),
        .O(in[21]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][21]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[21]),
        .I2(trunc_ln2_reg_1942[21]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][21]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [21]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][21]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[21]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[21]),
        .O(\mem_reg[5][21]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][21]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[21]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[21]),
        .O(\mem_reg[5][21]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][22]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[22]),
        .I2(trunc_ln_reg_1881[22]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][22]_srl6_i_2_n_0 ),
        .O(in[22]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][22]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[22]),
        .I2(trunc_ln2_reg_1942[22]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][22]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [22]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][22]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[22]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[22]),
        .O(\mem_reg[5][22]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][22]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[22]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[22]),
        .O(\mem_reg[5][22]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][23]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[23]),
        .I2(trunc_ln_reg_1881[23]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][23]_srl6_i_2_n_0 ),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][23]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[23]),
        .I2(trunc_ln2_reg_1942[23]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][23]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [23]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][23]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[23]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[23]),
        .O(\mem_reg[5][23]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][23]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[23]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[23]),
        .O(\mem_reg[5][23]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][24]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[24]),
        .I2(trunc_ln_reg_1881[24]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][24]_srl6_i_2_n_0 ),
        .O(in[24]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][24]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[24]),
        .I2(trunc_ln2_reg_1942[24]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][24]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [24]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][24]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[24]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[24]),
        .O(\mem_reg[5][24]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][24]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[24]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[24]),
        .O(\mem_reg[5][24]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][25]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[25]),
        .I2(trunc_ln_reg_1881[25]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][25]_srl6_i_2_n_0 ),
        .O(in[25]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][25]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[25]),
        .I2(trunc_ln2_reg_1942[25]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][25]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [25]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][25]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[25]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[25]),
        .O(\mem_reg[5][25]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][25]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[25]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[25]),
        .O(\mem_reg[5][25]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][26]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[26]),
        .I2(trunc_ln_reg_1881[26]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][26]_srl6_i_2_n_0 ),
        .O(in[26]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][26]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[26]),
        .I2(trunc_ln2_reg_1942[26]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][26]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [26]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][26]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[26]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[26]),
        .O(\mem_reg[5][26]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][26]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[26]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[26]),
        .O(\mem_reg[5][26]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][27]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[27]),
        .I2(trunc_ln_reg_1881[27]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][27]_srl6_i_2_n_0 ),
        .O(in[27]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][27]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[27]),
        .I2(trunc_ln2_reg_1942[27]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][27]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [27]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][27]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[27]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[27]),
        .O(\mem_reg[5][27]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][27]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[27]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[27]),
        .O(\mem_reg[5][27]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][28]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[28]),
        .I2(trunc_ln_reg_1881[28]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][28]_srl6_i_2_n_0 ),
        .O(in[28]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][28]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[28]),
        .I2(trunc_ln2_reg_1942[28]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][28]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [28]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][28]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[28]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[28]),
        .O(\mem_reg[5][28]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][28]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[28]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[28]),
        .O(\mem_reg[5][28]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][29]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[29]),
        .I2(trunc_ln_reg_1881[29]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][29]_srl6_i_2_n_0 ),
        .O(in[29]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][29]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[29]),
        .I2(trunc_ln2_reg_1942[29]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][29]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [29]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][29]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[29]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[29]),
        .O(\mem_reg[5][29]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][29]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[29]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[29]),
        .O(\mem_reg[5][29]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][2]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[2]),
        .I2(trunc_ln_reg_1881[2]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][2]_srl6_i_2_n_0 ),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][2]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[2]),
        .I2(trunc_ln2_reg_1942[2]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][2]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][2]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[2]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[2]),
        .O(\mem_reg[5][2]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][2]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[2]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[2]),
        .O(\mem_reg[5][2]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][3]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[3]),
        .I2(trunc_ln_reg_1881[3]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][3]_srl6_i_2_n_0 ),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][3]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[3]),
        .I2(trunc_ln2_reg_1942[3]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][3]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][3]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[3]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[3]),
        .O(\mem_reg[5][3]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][3]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[3]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[3]),
        .O(\mem_reg[5][3]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][4]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[4]),
        .I2(trunc_ln_reg_1881[4]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][4]_srl6_i_2_n_0 ),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][4]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[4]),
        .I2(trunc_ln2_reg_1942[4]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][4]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][4]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[4]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[4]),
        .O(\mem_reg[5][4]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][4]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[4]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[4]),
        .O(\mem_reg[5][4]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][5]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[5]),
        .I2(trunc_ln_reg_1881[5]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][5]_srl6_i_2_n_0 ),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][5]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[5]),
        .I2(trunc_ln2_reg_1942[5]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][5]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][5]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[5]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[5]),
        .O(\mem_reg[5][5]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][5]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[5]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[5]),
        .O(\mem_reg[5][5]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][6]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[6]),
        .I2(trunc_ln_reg_1881[6]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][6]_srl6_i_2_n_0 ),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][6]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[6]),
        .I2(trunc_ln2_reg_1942[6]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][6]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][6]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[6]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[6]),
        .O(\mem_reg[5][6]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][6]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[6]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[6]),
        .O(\mem_reg[5][6]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][7]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[7]),
        .I2(trunc_ln_reg_1881[7]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][7]_srl6_i_2_n_0 ),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][7]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[7]),
        .I2(trunc_ln2_reg_1942[7]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][7]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][7]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[7]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[7]),
        .O(\mem_reg[5][7]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][7]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[7]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[7]),
        .O(\mem_reg[5][7]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][8]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[8]),
        .I2(trunc_ln_reg_1881[8]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][8]_srl6_i_2_n_0 ),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][8]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[8]),
        .I2(trunc_ln2_reg_1942[8]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][8]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [8]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][8]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[8]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[8]),
        .O(\mem_reg[5][8]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][8]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[8]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[8]),
        .O(\mem_reg[5][8]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][9]_srl6_i_1 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln40_1_reg_1927[9]),
        .I2(trunc_ln_reg_1881[9]),
        .I3(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I4(\mem_reg[5][9]_srl6_i_2_n_0 ),
        .O(in[9]));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \mem_reg[5][9]_srl6_i_1__0 
       (.I0(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I1(trunc_ln68_1_reg_1984[9]),
        .I2(trunc_ln2_reg_1942[9]),
        .I3(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I4(\mem_reg[5][9]_srl6_i_2__0_n_0 ),
        .O(\trunc_ln68_1_reg_1984_reg[29]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][9]_srl6_i_2 
       (.I0(trunc_ln40_2_reg_1968[9]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_aw_ARVALID3),
        .I5(trunc_ln40_3_reg_2005[9]),
        .O(\mem_reg[5][9]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \mem_reg[5][9]_srl6_i_2__0 
       (.I0(trunc_ln68_2_reg_2016[9]),
        .I1(t_fu_2181),
        .I2(\mem_reg[5][0]_srl6_i_8__0_n_0 ),
        .I3(and_ln35_1_reg_1890),
        .I4(m_axi_bi_ARVALID335_out),
        .I5(trunc_ln68_3_reg_2033[9]),
        .O(\mem_reg[5][9]_srl6_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_1
       (.I0(pop),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_1__0
       (.I0(pop_1),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'hEEE0FFFF00000000)) 
    mem_reg_i_4
       (.I0(\shell_top_sa_pe_ba_2_3_reg[0] [0]),
        .I1(\shell_top_sa_pe_ba_2_3_reg[0] [1]),
        .I2(\and_ln35_1_reg_1890_pp0_iter2_reg_reg[0]_0 ),
        .I3(\icmp_ln153_reg_1873_pp0_iter2_reg_reg[0]_0 ),
        .I4(aw_RVALID),
        .I5(mem_reg),
        .O(pop));
  LUT6 #(
    .INIT(64'hEEE0FFFF00000000)) 
    mem_reg_i_4__0
       (.I0(\shell_top_sa_pe_ba_2_3_reg[0] [0]),
        .I1(\shell_top_sa_pe_ba_2_3_reg[0] [1]),
        .I2(\icmp_ln153_reg_1873_pp0_iter3_reg_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(bi_RVALID),
        .I5(dout_vld_reg),
        .O(pop_1));
  LUT6 #(
    .INIT(64'h8F88000088880000)) 
    mem_reg_i_5
       (.I0(and_ln35_1_reg_1890_pp0_iter2_reg),
        .I1(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .I2(ap_block_pp0_stage2_11001),
        .I3(grp_fu_510_p0115_out),
        .I4(icmp_ln153_reg_1873_pp0_iter2_reg),
        .I5(and_ln35_reg_1886_pp0_iter2_reg),
        .O(\and_ln35_1_reg_1890_pp0_iter2_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    mem_reg_i_6
       (.I0(t_fu_2181),
        .I1(icmp_ln153_reg_1873_pp0_iter2_reg),
        .I2(and_ln35_2_reg_1894_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(add_ln40_5_reg_19320),
        .I5(mul_32s_32s_32_2_1_U4_n_8),
        .O(\icmp_ln153_reg_1873_pp0_iter2_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_7
       (.I0(ap_enable_reg_pp0_iter2_reg_rep__2_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(grp_fu_510_p0115_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1 mul_32s_32s_32_2_1_U4
       (.D(shell_top_sa_pe_bw_0_2),
        .E(ap_enable_reg_pp0_iter10),
        .Q({ap_CS_fsm_pp0_stage2,\ap_CS_fsm_reg_n_0_[0] }),
        .add_ln40_5_reg_19320(add_ln40_5_reg_19320),
        .and_ln35_1_reg_1890(and_ln35_1_reg_1890),
        .and_ln35_1_reg_1890_pp0_iter2_reg(and_ln35_1_reg_1890_pp0_iter2_reg),
        .\and_ln35_1_reg_1890_pp0_iter2_reg_reg[0] (mul_32s_32s_32_2_1_U4_n_4),
        .and_ln35_2_reg_1894(and_ln35_2_reg_1894),
        .and_ln35_2_reg_1894_pp0_iter1_reg(and_ln35_2_reg_1894_pp0_iter1_reg),
        .and_ln35_2_reg_1894_pp0_iter2_reg(and_ln35_2_reg_1894_pp0_iter2_reg),
        .and_ln35_2_reg_1894_pp0_iter3_reg(and_ln35_2_reg_1894_pp0_iter3_reg),
        .and_ln35_reg_1886_pp0_iter2_reg(and_ln35_reg_1886_pp0_iter2_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter2_reg_rep__1(mul_32s_32s_32_2_1_U4_n_8),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .\buff0_reg[16]__0_0 (ap_done_reg2),
        .buff0_reg_0({buff0_reg__1,mul_32s_32s_32_2_1_U4_n_26,mul_32s_32s_32_2_1_U4_n_27,mul_32s_32s_32_2_1_U4_n_28,mul_32s_32s_32_2_1_U4_n_29,mul_32s_32s_32_2_1_U4_n_30,mul_32s_32s_32_2_1_U4_n_31,mul_32s_32s_32_2_1_U4_n_32,mul_32s_32s_32_2_1_U4_n_33,mul_32s_32s_32_2_1_U4_n_34,mul_32s_32s_32_2_1_U4_n_35,mul_32s_32s_32_2_1_U4_n_36,mul_32s_32s_32_2_1_U4_n_37,mul_32s_32s_32_2_1_U4_n_38,mul_32s_32s_32_2_1_U4_n_39,mul_32s_32s_32_2_1_U4_n_40,mul_32s_32s_32_2_1_U4_n_41}),
        .buff0_reg_1(shell_top_sa_pe_ri_1_1),
        .buff0_reg_2(shell_top_sa_pe_ri_2_2),
        .buff0_reg_3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .buff0_reg_4(shell_top_sa_pe_ri_3_2),
        .buff0_reg_5(shell_top_sa_pe_ri_2_1),
        .dout_vld_reg(mul_32s_32s_32_2_1_U4_n_6),
        .dout_vld_reg_0(mul_32s_32s_32_2_1_U4_n_9),
        .full_n_reg(mul_32s_32s_32_2_1_U4_n_5),
        .grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .grp_fu_510_ce(grp_fu_510_ce),
        .icmp_ln153_reg_1873_pp0_iter1_reg(icmp_ln153_reg_1873_pp0_iter1_reg),
        .\icmp_ln153_reg_1873_pp0_iter1_reg_reg[0] (mul_32s_32s_32_2_1_U4_n_7),
        .icmp_ln153_reg_1873_pp0_iter2_reg(icmp_ln153_reg_1873_pp0_iter2_reg),
        .icmp_ln153_reg_1873_pp0_iter3_reg(icmp_ln153_reg_1873_pp0_iter3_reg),
        .icmp_ln39_reg_1877(icmp_ln39_reg_1877),
        .icmp_ln39_reg_1877_pp0_iter2_reg(icmp_ln39_reg_1877_pp0_iter2_reg),
        .mul_i_i_reg_1898_reg(icmp_ln153_reg_1873),
        .mul_ln61_2_reg_1957_reg(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .mul_ln61_2_reg_1957_reg_0(ap_enable_reg_pp0_iter3),
        .mul_ln61_2_reg_1957_reg_1(ap_enable_reg_pp0_iter1),
        .t_fu_2181(t_fu_2181),
        .tmp_product_0(shell_top_sa_pe_bw_1_3),
        .tmp_product_1(shell_top_sa_pe_bw_2_3),
        .tmp_product_2(shell_top_sa_pe_bw_1_2),
        .tmp_product__0_0(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .tmp_product__0_1(ap_enable_reg_pp0_iter2_reg_rep__2_n_0),
        .tmp_product__0_2(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .tmp_product_i_64_0(\ap_CS_fsm_reg[3]_rep__0_n_0 ),
        .\trunc_ln40_3_reg_2005_reg[29] (\ap_CS_fsm_reg[3]_rep_n_0 ),
        .\trunc_ln40_3_reg_2005_reg[29]_0 (flow_control_loop_pipe_sequential_init_U_n_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_12 mul_32s_32s_32_2_1_U5
       (.D(shell_top_sa_pe_bw_0_1),
        .Q(in_a_reg_414),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3_reg(mul_32s_32s_32_2_1_U5_n_0),
        .buff0_reg_0({buff0_reg__1_0,mul_32s_32s_32_2_1_U5_n_17,mul_32s_32s_32_2_1_U5_n_18,mul_32s_32s_32_2_1_U5_n_19,mul_32s_32s_32_2_1_U5_n_20,mul_32s_32s_32_2_1_U5_n_21,mul_32s_32s_32_2_1_U5_n_22,mul_32s_32s_32_2_1_U5_n_23,mul_32s_32s_32_2_1_U5_n_24,mul_32s_32s_32_2_1_U5_n_25,mul_32s_32s_32_2_1_U5_n_26,mul_32s_32s_32_2_1_U5_n_27,mul_32s_32s_32_2_1_U5_n_28,mul_32s_32s_32_2_1_U5_n_29,mul_32s_32s_32_2_1_U5_n_30,mul_32s_32s_32_2_1_U5_n_31,mul_32s_32s_32_2_1_U5_n_32}),
        .buff0_reg_1(shell_top_sa_pe_ri_2_0),
        .buff0_reg_2(shell_top_sa_pe_ri_3_1),
        .buff0_reg_3(shell_top_sa_pe_ri_1_0),
        .buff0_reg_4(ap_enable_reg_pp0_iter2),
        .grp_fu_510_ce(grp_fu_510_ce),
        .tmp_product_0(mul_32s_32s_32_2_1_U6_n_0),
        .tmp_product_1({\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[31] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[30] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[29] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[28] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[27] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[26] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[25] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[24] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[23] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[22] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[21] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[20] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[19] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[18] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[17] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[16] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[15] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[14] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[13] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[12] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[11] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[10] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[9] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[8] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[7] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[6] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[5] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[4] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[3] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[2] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[1] ,\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[0] }),
        .tmp_product_2(shell_top_sa_pe_bw_1_1),
        .tmp_product_3(shell_top_sa_pe_bw_2_2),
        .tmp_product__0_0(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .tmp_product__0_1(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .tmp_product__0_2(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .tmp_product__0_3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .tmp_product__0_4(ap_enable_reg_pp0_iter3),
        .tmp_product__0_5(\ap_CS_fsm_reg_n_0_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_13 mul_32s_32s_32_2_1_U6
       (.D(shell_top_sa_pe_ri_3_0),
        .Q(shell_top_sa_pe_ri_1_2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3_reg(mul_32s_32s_32_2_1_U6_n_0),
        .buff0_reg_0({buff0_reg__1_1,mul_32s_32s_32_2_1_U6_n_17,mul_32s_32s_32_2_1_U6_n_18,mul_32s_32s_32_2_1_U6_n_19,mul_32s_32s_32_2_1_U6_n_20,mul_32s_32s_32_2_1_U6_n_21,mul_32s_32s_32_2_1_U6_n_22,mul_32s_32s_32_2_1_U6_n_23,mul_32s_32s_32_2_1_U6_n_24,mul_32s_32s_32_2_1_U6_n_25,mul_32s_32s_32_2_1_U6_n_26,mul_32s_32s_32_2_1_U6_n_27,mul_32s_32s_32_2_1_U6_n_28,mul_32s_32s_32_2_1_U6_n_29,mul_32s_32s_32_2_1_U6_n_30,mul_32s_32s_32_2_1_U6_n_31,mul_32s_32s_32_2_1_U6_n_32}),
        .buff0_reg_1(ap_enable_reg_pp0_iter2_reg_rep__0_0),
        .buff0_reg_2({\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[31] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[30] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[29] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[28] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[27] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[26] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[25] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[24] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[23] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[22] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[21] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[20] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[19] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[18] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[17] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[16] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[15] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[14] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[13] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[12] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[11] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[10] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[9] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[8] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[7] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[6] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[5] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[4] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[3] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[2] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[1] ,\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[0] }),
        .grp_fu_510_ce(grp_fu_510_ce),
        .tmp_product_0(shell_top_sa_pe_bw_0_3),
        .tmp_product_1(shell_top_sa_pe_bw_2_1),
        .tmp_product_2(shell_top_sa_pe_bw_0_0),
        .tmp_product__0_0(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .tmp_product__0_1(ap_enable_reg_pp0_iter3),
        .tmp_product__0_2(\ap_CS_fsm_reg_n_0_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_14 mul_32s_32s_32_2_1_U7
       (.D({buff0_reg__1_2,mul_32s_32s_32_2_1_U7_n_17,mul_32s_32s_32_2_1_U7_n_18,mul_32s_32s_32_2_1_U7_n_19,mul_32s_32s_32_2_1_U7_n_20,mul_32s_32s_32_2_1_U7_n_21,mul_32s_32s_32_2_1_U7_n_22,mul_32s_32s_32_2_1_U7_n_23,mul_32s_32s_32_2_1_U7_n_24,mul_32s_32s_32_2_1_U7_n_25,mul_32s_32s_32_2_1_U7_n_26,mul_32s_32s_32_2_1_U7_n_27,mul_32s_32s_32_2_1_U7_n_28,mul_32s_32s_32_2_1_U7_n_29,mul_32s_32s_32_2_1_U7_n_30,mul_32s_32s_32_2_1_U7_n_31,mul_32s_32s_32_2_1_U7_n_32}),
        .Q(shell_top_sa_pe_ri_0_1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .buff0_reg_0(\value_b_9_reg_486_reg_n_0_[17] ),
        .buff0_reg_1(\value_b_10_reg_450_reg_n_0_[17] ),
        .buff0_reg_10(\value_b_10_reg_450_reg_n_0_[20] ),
        .buff0_reg_11(\value_b_8_reg_498_reg_n_0_[20] ),
        .buff0_reg_12(\value_b_9_reg_486_reg_n_0_[21] ),
        .buff0_reg_13(\value_b_10_reg_450_reg_n_0_[21] ),
        .buff0_reg_14(\value_b_8_reg_498_reg_n_0_[21] ),
        .buff0_reg_15(\value_b_9_reg_486_reg_n_0_[22] ),
        .buff0_reg_16(\value_b_10_reg_450_reg_n_0_[22] ),
        .buff0_reg_17(\value_b_8_reg_498_reg_n_0_[22] ),
        .buff0_reg_18(\value_b_9_reg_486_reg_n_0_[23] ),
        .buff0_reg_19(\value_b_10_reg_450_reg_n_0_[23] ),
        .buff0_reg_2(\value_b_8_reg_498_reg_n_0_[17] ),
        .buff0_reg_20(\value_b_8_reg_498_reg_n_0_[23] ),
        .buff0_reg_21(\value_b_9_reg_486_reg_n_0_[24] ),
        .buff0_reg_22(\value_b_10_reg_450_reg_n_0_[24] ),
        .buff0_reg_23(\value_b_8_reg_498_reg_n_0_[24] ),
        .buff0_reg_24(\value_b_9_reg_486_reg_n_0_[25] ),
        .buff0_reg_25(\value_b_10_reg_450_reg_n_0_[25] ),
        .buff0_reg_26(\value_b_8_reg_498_reg_n_0_[25] ),
        .buff0_reg_27(\value_b_9_reg_486_reg_n_0_[26] ),
        .buff0_reg_28(\value_b_10_reg_450_reg_n_0_[26] ),
        .buff0_reg_29(\value_b_8_reg_498_reg_n_0_[26] ),
        .buff0_reg_3(\value_b_9_reg_486_reg_n_0_[18] ),
        .buff0_reg_30(\value_b_9_reg_486_reg_n_0_[27] ),
        .buff0_reg_31(\value_b_10_reg_450_reg_n_0_[27] ),
        .buff0_reg_32(\value_b_8_reg_498_reg_n_0_[27] ),
        .buff0_reg_33(\value_b_9_reg_486_reg_n_0_[28] ),
        .buff0_reg_34(\value_b_10_reg_450_reg_n_0_[28] ),
        .buff0_reg_35(\value_b_8_reg_498_reg_n_0_[28] ),
        .buff0_reg_36(\value_b_9_reg_486_reg_n_0_[29] ),
        .buff0_reg_37(\value_b_10_reg_450_reg_n_0_[29] ),
        .buff0_reg_38(\value_b_8_reg_498_reg_n_0_[29] ),
        .buff0_reg_39(\value_b_9_reg_486_reg_n_0_[30] ),
        .buff0_reg_4(\value_b_10_reg_450_reg_n_0_[18] ),
        .buff0_reg_40(\value_b_10_reg_450_reg_n_0_[30] ),
        .buff0_reg_41(\value_b_8_reg_498_reg_n_0_[30] ),
        .buff0_reg_42(\value_b_9_reg_486_reg_n_0_[31] ),
        .buff0_reg_43(\value_b_10_reg_450_reg_n_0_[31] ),
        .buff0_reg_44(\value_b_8_reg_498_reg_n_0_[31] ),
        .buff0_reg_5(\value_b_8_reg_498_reg_n_0_[18] ),
        .buff0_reg_6(\value_b_9_reg_486_reg_n_0_[19] ),
        .buff0_reg_7(\value_b_10_reg_450_reg_n_0_[19] ),
        .buff0_reg_8(\value_b_8_reg_498_reg_n_0_[19] ),
        .buff0_reg_9(\value_b_9_reg_486_reg_n_0_[20] ),
        .grp_fu_510_ce(grp_fu_510_ce),
        .grp_fu_525_p0123_out(grp_fu_525_p0123_out),
        .tmp_product_0(ap_enable_reg_pp0_iter3),
        .tmp_product_1(shell_top_sa_pe_ri_0_0),
        .tmp_product_2(shell_top_sa_pe_ri_0_2),
        .tmp_product__0_0(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .tmp_product__0_1(\value_b_9_reg_486_reg_n_0_[0] ),
        .tmp_product__0_10(\value_b_9_reg_486_reg_n_0_[3] ),
        .tmp_product__0_11(\value_b_10_reg_450_reg_n_0_[3] ),
        .tmp_product__0_12(\value_b_8_reg_498_reg_n_0_[3] ),
        .tmp_product__0_13(\value_b_9_reg_486_reg_n_0_[4] ),
        .tmp_product__0_14(\value_b_10_reg_450_reg_n_0_[4] ),
        .tmp_product__0_15(\value_b_8_reg_498_reg_n_0_[4] ),
        .tmp_product__0_16(\value_b_9_reg_486_reg_n_0_[5] ),
        .tmp_product__0_17(\value_b_10_reg_450_reg_n_0_[5] ),
        .tmp_product__0_18(\value_b_8_reg_498_reg_n_0_[5] ),
        .tmp_product__0_19(\value_b_9_reg_486_reg_n_0_[6] ),
        .tmp_product__0_2(\value_b_10_reg_450_reg_n_0_[0] ),
        .tmp_product__0_20(\value_b_10_reg_450_reg_n_0_[6] ),
        .tmp_product__0_21(\value_b_8_reg_498_reg_n_0_[6] ),
        .tmp_product__0_22(\value_b_9_reg_486_reg_n_0_[7] ),
        .tmp_product__0_23(\value_b_10_reg_450_reg_n_0_[7] ),
        .tmp_product__0_24(\value_b_8_reg_498_reg_n_0_[7] ),
        .tmp_product__0_25(\value_b_9_reg_486_reg_n_0_[8] ),
        .tmp_product__0_26(\value_b_10_reg_450_reg_n_0_[8] ),
        .tmp_product__0_27(\value_b_8_reg_498_reg_n_0_[8] ),
        .tmp_product__0_28(\value_b_9_reg_486_reg_n_0_[9] ),
        .tmp_product__0_29(\value_b_10_reg_450_reg_n_0_[9] ),
        .tmp_product__0_3(\value_b_8_reg_498_reg_n_0_[0] ),
        .tmp_product__0_30(\value_b_8_reg_498_reg_n_0_[9] ),
        .tmp_product__0_31(\value_b_9_reg_486_reg_n_0_[10] ),
        .tmp_product__0_32(\value_b_10_reg_450_reg_n_0_[10] ),
        .tmp_product__0_33(\value_b_8_reg_498_reg_n_0_[10] ),
        .tmp_product__0_34(\value_b_9_reg_486_reg_n_0_[11] ),
        .tmp_product__0_35(\value_b_10_reg_450_reg_n_0_[11] ),
        .tmp_product__0_36(\value_b_8_reg_498_reg_n_0_[11] ),
        .tmp_product__0_37(\value_b_9_reg_486_reg_n_0_[12] ),
        .tmp_product__0_38(\value_b_10_reg_450_reg_n_0_[12] ),
        .tmp_product__0_39(\value_b_8_reg_498_reg_n_0_[12] ),
        .tmp_product__0_4(\value_b_9_reg_486_reg_n_0_[1] ),
        .tmp_product__0_40(\value_b_9_reg_486_reg_n_0_[13] ),
        .tmp_product__0_41(\value_b_10_reg_450_reg_n_0_[13] ),
        .tmp_product__0_42(\value_b_8_reg_498_reg_n_0_[13] ),
        .tmp_product__0_43(\value_b_9_reg_486_reg_n_0_[14] ),
        .tmp_product__0_44(\value_b_10_reg_450_reg_n_0_[14] ),
        .tmp_product__0_45(\value_b_8_reg_498_reg_n_0_[14] ),
        .tmp_product__0_46(\ap_CS_fsm_reg[3]_rep__0_n_0 ),
        .tmp_product__0_47(\value_b_9_reg_486_reg_n_0_[15] ),
        .tmp_product__0_48(\value_b_10_reg_450_reg_n_0_[15] ),
        .tmp_product__0_49(\value_b_8_reg_498_reg_n_0_[15] ),
        .tmp_product__0_5(\value_b_10_reg_450_reg_n_0_[1] ),
        .tmp_product__0_50(\value_b_9_reg_486_reg_n_0_[16] ),
        .tmp_product__0_51(\value_b_10_reg_450_reg_n_0_[16] ),
        .tmp_product__0_52(\value_b_8_reg_498_reg_n_0_[16] ),
        .tmp_product__0_53(\ap_CS_fsm_reg_n_0_[0] ),
        .tmp_product__0_6(\value_b_8_reg_498_reg_n_0_[1] ),
        .tmp_product__0_7(\value_b_9_reg_486_reg_n_0_[2] ),
        .tmp_product__0_8(\value_b_10_reg_450_reg_n_0_[2] ),
        .tmp_product__0_9(\value_b_8_reg_498_reg_n_0_[2] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_15 mul_32s_32s_32_2_1_U8
       (.D({buff0_reg__1_3,mul_32s_32s_32_2_1_U8_n_16,mul_32s_32s_32_2_1_U8_n_17,mul_32s_32s_32_2_1_U8_n_18,mul_32s_32s_32_2_1_U8_n_19,mul_32s_32s_32_2_1_U8_n_20,mul_32s_32s_32_2_1_U8_n_21,mul_32s_32s_32_2_1_U8_n_22,mul_32s_32s_32_2_1_U8_n_23,mul_32s_32s_32_2_1_U8_n_24,mul_32s_32s_32_2_1_U8_n_25,mul_32s_32s_32_2_1_U8_n_26,mul_32s_32s_32_2_1_U8_n_27,mul_32s_32s_32_2_1_U8_n_28,mul_32s_32s_32_2_1_U8_n_29,mul_32s_32s_32_2_1_U8_n_30,mul_32s_32s_32_2_1_U8_n_31}),
        .E(ap_done_reg2),
        .Q(shell_top_sa_pe_bw_2_0),
        .ap_clk(ap_clk),
        .buff0_reg_0(\in_a_3_reg_474_reg_n_0_[31] ),
        .buff0_reg_1(value_a_8_reg_462),
        .buff0_reg_10(\in_a_3_reg_474_reg_n_0_[22] ),
        .buff0_reg_11(\in_a_3_reg_474_reg_n_0_[21] ),
        .buff0_reg_12(\in_a_3_reg_474_reg_n_0_[20] ),
        .buff0_reg_13(\in_a_3_reg_474_reg_n_0_[19] ),
        .buff0_reg_14(\in_a_3_reg_474_reg_n_0_[18] ),
        .buff0_reg_15(\in_a_3_reg_474_reg_n_0_[17] ),
        .buff0_reg_2(\in_a_3_reg_474_reg_n_0_[30] ),
        .buff0_reg_3(\in_a_3_reg_474_reg_n_0_[29] ),
        .buff0_reg_4(\in_a_3_reg_474_reg_n_0_[28] ),
        .buff0_reg_5(\in_a_3_reg_474_reg_n_0_[27] ),
        .buff0_reg_6(\in_a_3_reg_474_reg_n_0_[26] ),
        .buff0_reg_7(\in_a_3_reg_474_reg_n_0_[25] ),
        .buff0_reg_8(\in_a_3_reg_474_reg_n_0_[24] ),
        .buff0_reg_9(\in_a_3_reg_474_reg_n_0_[23] ),
        .t_fu_2181(t_fu_2181),
        .tmp_product_0(ap_enable_reg_pp0_iter10),
        .tmp_product_1(\ap_CS_fsm_reg[3]_rep__0_n_0 ),
        .tmp_product_2(shell_top_sa_pe_bw_1_0),
        .tmp_product__0_0(\in_a_3_reg_474_reg_n_0_[16] ),
        .tmp_product__0_1(\in_a_3_reg_474_reg_n_0_[15] ),
        .tmp_product__0_10(\in_a_3_reg_474_reg_n_0_[6] ),
        .tmp_product__0_11(\in_a_3_reg_474_reg_n_0_[5] ),
        .tmp_product__0_12(\in_a_3_reg_474_reg_n_0_[4] ),
        .tmp_product__0_13(\in_a_3_reg_474_reg_n_0_[3] ),
        .tmp_product__0_14(\in_a_3_reg_474_reg_n_0_[2] ),
        .tmp_product__0_15(\in_a_3_reg_474_reg_n_0_[1] ),
        .tmp_product__0_16(\in_a_3_reg_474_reg_n_0_[0] ),
        .tmp_product__0_2(\in_a_3_reg_474_reg_n_0_[14] ),
        .tmp_product__0_3(\in_a_3_reg_474_reg_n_0_[13] ),
        .tmp_product__0_4(\in_a_3_reg_474_reg_n_0_[12] ),
        .tmp_product__0_5(\in_a_3_reg_474_reg_n_0_[11] ),
        .tmp_product__0_6(\in_a_3_reg_474_reg_n_0_[10] ),
        .tmp_product__0_7(\in_a_3_reg_474_reg_n_0_[9] ),
        .tmp_product__0_8(\in_a_3_reg_474_reg_n_0_[8] ),
        .tmp_product__0_9(\in_a_3_reg_474_reg_n_0_[7] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_i_i_reg_1898_reg
       (.A({A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_i_i_reg_1898_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_i_i_reg_1898_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_i_i_reg_1898_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_i_i_reg_1898_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(t_fu_2181),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_i_i_reg_1898_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_i_i_reg_1898_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_i_i_reg_1898_reg_P_UNCONNECTED[47:17],mul_i_i_reg_1898_reg_n_89,mul_i_i_reg_1898_reg_n_90,mul_i_i_reg_1898_reg_n_91,mul_i_i_reg_1898_reg_n_92,mul_i_i_reg_1898_reg_n_93,mul_i_i_reg_1898_reg_n_94,mul_i_i_reg_1898_reg_n_95,mul_i_i_reg_1898_reg_n_96,mul_i_i_reg_1898_reg_n_97,mul_i_i_reg_1898_reg_n_98,mul_i_i_reg_1898_reg_n_99,mul_i_i_reg_1898_reg_n_100,mul_i_i_reg_1898_reg_n_101,mul_i_i_reg_1898_reg_n_102,mul_i_i_reg_1898_reg_n_103,mul_i_i_reg_1898_reg_n_104,mul_i_i_reg_1898_reg_n_105}),
        .PATTERNBDETECT(NLW_mul_i_i_reg_1898_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_i_i_reg_1898_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_i_i_reg_1898_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_i_i_reg_1898_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln61_1_reg_1952_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln61_1_reg_1952_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({add_ln61_3_fu_749_p2[8],add_ln61_3_fu_749_p2[8],add_ln61_3_fu_749_p2[8],add_ln61_3_fu_749_p2[8],add_ln61_3_fu_749_p2[8],add_ln61_3_fu_749_p2[8],add_ln61_3_fu_749_p2[8],add_ln61_3_fu_749_p2[8],add_ln61_3_fu_749_p2[8],add_ln61_3_fu_749_p2,flow_control_loop_pipe_sequential_init_U_n_49,D[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln61_1_reg_1952_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln61_1_reg_1952_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln61_1_reg_1952_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(t_fu_2181),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln40_5_reg_19320),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln61_1_reg_1952_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln61_1_reg_1952_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln61_1_reg_1952_reg_P_UNCONNECTED[47:17],mul_ln61_1_reg_1952_reg_n_89,mul_ln61_1_reg_1952_reg_n_90,mul_ln61_1_reg_1952_reg_n_91,mul_ln61_1_reg_1952_reg_n_92,mul_ln61_1_reg_1952_reg_n_93,mul_ln61_1_reg_1952_reg_n_94,mul_ln61_1_reg_1952_reg_n_95,mul_ln61_1_reg_1952_reg_n_96,mul_ln61_1_reg_1952_reg_n_97,mul_ln61_1_reg_1952_reg_n_98,mul_ln61_1_reg_1952_reg_n_99,mul_ln61_1_reg_1952_reg_n_100,mul_ln61_1_reg_1952_reg_n_101,mul_ln61_1_reg_1952_reg_n_102,mul_ln61_1_reg_1952_reg_n_103,mul_ln61_1_reg_1952_reg_n_104,mul_ln61_1_reg_1952_reg_n_105}),
        .PATTERNBDETECT(NLW_mul_ln61_1_reg_1952_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln61_1_reg_1952_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln61_1_reg_1952_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln61_1_reg_1952_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln61_2_reg_1957_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln61_2_reg_1957_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({add_ln61_5_fu_755_p2[8],add_ln61_5_fu_755_p2[8],add_ln61_5_fu_755_p2[8],add_ln61_5_fu_755_p2[8],add_ln61_5_fu_755_p2[8],add_ln61_5_fu_755_p2[8],add_ln61_5_fu_755_p2[8],add_ln61_5_fu_755_p2[8],add_ln61_5_fu_755_p2[8],add_ln61_5_fu_755_p2,k_fu_601_p2[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln61_2_reg_1957_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln61_2_reg_1957_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln61_2_reg_1957_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(t_fu_2181),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln40_5_reg_19320),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln61_2_reg_1957_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln61_2_reg_1957_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln61_2_reg_1957_reg_P_UNCONNECTED[47:17],mul_ln61_2_reg_1957_reg_n_89,mul_ln61_2_reg_1957_reg_n_90,mul_ln61_2_reg_1957_reg_n_91,mul_ln61_2_reg_1957_reg_n_92,mul_ln61_2_reg_1957_reg_n_93,mul_ln61_2_reg_1957_reg_n_94,mul_ln61_2_reg_1957_reg_n_95,mul_ln61_2_reg_1957_reg_n_96,mul_ln61_2_reg_1957_reg_n_97,mul_ln61_2_reg_1957_reg_n_98,mul_ln61_2_reg_1957_reg_n_99,mul_ln61_2_reg_1957_reg_n_100,mul_ln61_2_reg_1957_reg_n_101,mul_ln61_2_reg_1957_reg_n_102,mul_ln61_2_reg_1957_reg_n_103,mul_ln61_2_reg_1957_reg_n_104,mul_ln61_2_reg_1957_reg_n_105}),
        .PATTERNBDETECT(NLW_mul_ln61_2_reg_1957_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln61_2_reg_1957_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln61_2_reg_1957_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln61_2_reg_1957_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln61_reg_1947_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln61_reg_1947_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({add_ln61_1_fu_743_p2[8],add_ln61_1_fu_743_p2[8],add_ln61_1_fu_743_p2[8],add_ln61_1_fu_743_p2[8],add_ln61_1_fu_743_p2[8],add_ln61_1_fu_743_p2[8],add_ln61_1_fu_743_p2[8],add_ln61_1_fu_743_p2[8],add_ln61_1_fu_743_p2[8],add_ln61_1_fu_743_p2,k_fu_601_p2[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln61_reg_1947_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln61_reg_1947_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln61_reg_1947_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(t_fu_2181),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln40_5_reg_19320),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln61_reg_1947_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln61_reg_1947_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln61_reg_1947_reg_P_UNCONNECTED[47:17],mul_ln61_reg_1947_reg_n_89,mul_ln61_reg_1947_reg_n_90,mul_ln61_reg_1947_reg_n_91,mul_ln61_reg_1947_reg_n_92,mul_ln61_reg_1947_reg_n_93,mul_ln61_reg_1947_reg_n_94,mul_ln61_reg_1947_reg_n_95,mul_ln61_reg_1947_reg_n_96,mul_ln61_reg_1947_reg_n_97,mul_ln61_reg_1947_reg_n_98,mul_ln61_reg_1947_reg_n_99,mul_ln61_reg_1947_reg_n_100,mul_ln61_reg_1947_reg_n_101,mul_ln61_reg_1947_reg_n_102,mul_ln61_reg_1947_reg_n_103,mul_ln61_reg_1947_reg_n_104,mul_ln61_reg_1947_reg_n_105}),
        .PATTERNBDETECT(NLW_mul_ln61_reg_1947_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln61_reg_1947_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln61_reg_1947_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln61_reg_1947_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h80888000)) 
    \phi_mul_fu_214[0]_i_2 
       (.I0(add_ln40_5_reg_19320),
        .I1(icmp_ln153_reg_1873),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(phi_mul_fu_21403_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_214_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21403_out),
        .D(O[0]),
        .Q(DI),
        .R(phi_mul_fu_2140));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_214_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21403_out),
        .D(\phi_mul_fu_214_reg[8]_i_1_n_5 ),
        .Q(phi_mul_fu_214_reg[10]),
        .R(phi_mul_fu_2140));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_214_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21403_out),
        .D(\phi_mul_fu_214_reg[8]_i_1_n_4 ),
        .Q(phi_mul_fu_214_reg[11]),
        .R(phi_mul_fu_2140));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_214_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21403_out),
        .D(\phi_mul_fu_214_reg[12]_i_1_n_7 ),
        .Q(phi_mul_fu_214_reg[12]),
        .R(phi_mul_fu_2140));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_214_reg[12]_i_1 
       (.CI(\phi_mul_fu_214_reg[8]_i_1_n_0 ),
        .CO({\NLW_phi_mul_fu_214_reg[12]_i_1_CO_UNCONNECTED [3],\phi_mul_fu_214_reg[12]_i_1_n_1 ,\phi_mul_fu_214_reg[12]_i_1_n_2 ,\phi_mul_fu_214_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_mul_fu_214_reg[12]_i_1_n_4 ,\phi_mul_fu_214_reg[12]_i_1_n_5 ,\phi_mul_fu_214_reg[12]_i_1_n_6 ,\phi_mul_fu_214_reg[12]_i_1_n_7 }),
        .S(phi_mul_fu_214_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_214_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21403_out),
        .D(\phi_mul_fu_214_reg[12]_i_1_n_6 ),
        .Q(phi_mul_fu_214_reg[13]),
        .R(phi_mul_fu_2140));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_214_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21403_out),
        .D(\phi_mul_fu_214_reg[12]_i_1_n_5 ),
        .Q(phi_mul_fu_214_reg[14]),
        .R(phi_mul_fu_2140));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_214_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21403_out),
        .D(\phi_mul_fu_214_reg[12]_i_1_n_4 ),
        .Q(phi_mul_fu_214_reg[15]),
        .R(phi_mul_fu_2140));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_214_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21403_out),
        .D(O[1]),
        .Q(\phi_mul_fu_214_reg[1]_0 ),
        .R(phi_mul_fu_2140));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_214_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21403_out),
        .D(O[2]),
        .Q(\phi_mul_fu_214_reg[2]_0 ),
        .R(phi_mul_fu_2140));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_214_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21403_out),
        .D(O[3]),
        .Q(\phi_mul_fu_214_reg[3]_0 ),
        .R(phi_mul_fu_2140));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_214_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21403_out),
        .D(\phi_mul_fu_214_reg[7]_1 [0]),
        .Q(\phi_mul_fu_214_reg[4]_0 ),
        .R(phi_mul_fu_2140));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_214_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21403_out),
        .D(\phi_mul_fu_214_reg[7]_1 [1]),
        .Q(\phi_mul_fu_214_reg[5]_0 ),
        .R(phi_mul_fu_2140));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_214_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21403_out),
        .D(\phi_mul_fu_214_reg[7]_1 [2]),
        .Q(\phi_mul_fu_214_reg[6]_0 ),
        .R(phi_mul_fu_2140));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_214_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21403_out),
        .D(\phi_mul_fu_214_reg[7]_1 [3]),
        .Q(\phi_mul_fu_214_reg[7]_0 ),
        .R(phi_mul_fu_2140));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_214_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21403_out),
        .D(\phi_mul_fu_214_reg[8]_i_1_n_7 ),
        .Q(phi_mul_fu_214_reg[8]),
        .R(phi_mul_fu_2140));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_214_reg[8]_i_1 
       (.CI(\phi_mul_fu_214_reg[11]_0 ),
        .CO({\phi_mul_fu_214_reg[8]_i_1_n_0 ,\phi_mul_fu_214_reg[8]_i_1_n_1 ,\phi_mul_fu_214_reg[8]_i_1_n_2 ,\phi_mul_fu_214_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_mul_fu_214_reg[8]_i_1_n_4 ,\phi_mul_fu_214_reg[8]_i_1_n_5 ,\phi_mul_fu_214_reg[8]_i_1_n_6 ,\phi_mul_fu_214_reg[8]_i_1_n_7 }),
        .S(phi_mul_fu_214_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_214_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21403_out),
        .D(\phi_mul_fu_214_reg[8]_i_1_n_6 ),
        .Q(phi_mul_fu_214_reg[9]),
        .R(phi_mul_fu_2140));
  LUT2 #(
    .INIT(4'h8)) 
    ready_for_outstanding_i_1
       (.I0(Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY),
        .I1(dout[32]),
        .O(ready_for_outstanding));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    ready_for_outstanding_i_1__0
       (.I0(\shell_top_sa_pe_ba_2_3_reg[0] [0]),
        .I1(\shell_top_sa_pe_ba_2_3_reg[0] [1]),
        .I2(\icmp_ln153_reg_1873_pp0_iter3_reg_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ready_for_outstanding_reg_0[32]),
        .O(ready_for_outstanding_6));
  LUT6 #(
    .INIT(64'hFFFFEEFEEEFEEEFE)) 
    \reg_538[31]_i_1 
       (.I0(reg_5381),
        .I1(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .I2(reg_538317_out),
        .I3(\ap_CS_fsm[1]_i_3_n_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_done_reg2),
        .O(reg_5380));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_538[31]_i_3 
       (.I0(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(reg_538317_out));
  FDRE \reg_538_reg[0] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(mul_32s_32s_32_2_1_U4_n_41),
        .Q(reg_538[0]),
        .R(1'b0));
  FDRE \reg_538_reg[10] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(mul_32s_32s_32_2_1_U4_n_31),
        .Q(reg_538[10]),
        .R(1'b0));
  FDRE \reg_538_reg[11] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(mul_32s_32s_32_2_1_U4_n_30),
        .Q(reg_538[11]),
        .R(1'b0));
  FDRE \reg_538_reg[12] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(mul_32s_32s_32_2_1_U4_n_29),
        .Q(reg_538[12]),
        .R(1'b0));
  FDRE \reg_538_reg[13] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(mul_32s_32s_32_2_1_U4_n_28),
        .Q(reg_538[13]),
        .R(1'b0));
  FDRE \reg_538_reg[14] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(mul_32s_32s_32_2_1_U4_n_27),
        .Q(reg_538[14]),
        .R(1'b0));
  FDRE \reg_538_reg[15] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(mul_32s_32s_32_2_1_U4_n_26),
        .Q(reg_538[15]),
        .R(1'b0));
  FDRE \reg_538_reg[16] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(buff0_reg__1[16]),
        .Q(reg_538[16]),
        .R(1'b0));
  FDRE \reg_538_reg[17] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(buff0_reg__1[17]),
        .Q(reg_538[17]),
        .R(1'b0));
  FDRE \reg_538_reg[18] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(buff0_reg__1[18]),
        .Q(reg_538[18]),
        .R(1'b0));
  FDRE \reg_538_reg[19] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(buff0_reg__1[19]),
        .Q(reg_538[19]),
        .R(1'b0));
  FDRE \reg_538_reg[1] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(mul_32s_32s_32_2_1_U4_n_40),
        .Q(reg_538[1]),
        .R(1'b0));
  FDRE \reg_538_reg[20] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(buff0_reg__1[20]),
        .Q(reg_538[20]),
        .R(1'b0));
  FDRE \reg_538_reg[21] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(buff0_reg__1[21]),
        .Q(reg_538[21]),
        .R(1'b0));
  FDRE \reg_538_reg[22] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(buff0_reg__1[22]),
        .Q(reg_538[22]),
        .R(1'b0));
  FDRE \reg_538_reg[23] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(buff0_reg__1[23]),
        .Q(reg_538[23]),
        .R(1'b0));
  FDRE \reg_538_reg[24] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(buff0_reg__1[24]),
        .Q(reg_538[24]),
        .R(1'b0));
  FDRE \reg_538_reg[25] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(buff0_reg__1[25]),
        .Q(reg_538[25]),
        .R(1'b0));
  FDRE \reg_538_reg[26] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(buff0_reg__1[26]),
        .Q(reg_538[26]),
        .R(1'b0));
  FDRE \reg_538_reg[27] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(buff0_reg__1[27]),
        .Q(reg_538[27]),
        .R(1'b0));
  FDRE \reg_538_reg[28] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(buff0_reg__1[28]),
        .Q(reg_538[28]),
        .R(1'b0));
  FDRE \reg_538_reg[29] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(buff0_reg__1[29]),
        .Q(reg_538[29]),
        .R(1'b0));
  FDRE \reg_538_reg[2] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(mul_32s_32s_32_2_1_U4_n_39),
        .Q(reg_538[2]),
        .R(1'b0));
  FDRE \reg_538_reg[30] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(buff0_reg__1[30]),
        .Q(reg_538[30]),
        .R(1'b0));
  FDRE \reg_538_reg[31] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(buff0_reg__1[31]),
        .Q(reg_538[31]),
        .R(1'b0));
  FDRE \reg_538_reg[3] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(mul_32s_32s_32_2_1_U4_n_38),
        .Q(reg_538[3]),
        .R(1'b0));
  FDRE \reg_538_reg[4] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(mul_32s_32s_32_2_1_U4_n_37),
        .Q(reg_538[4]),
        .R(1'b0));
  FDRE \reg_538_reg[5] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(mul_32s_32s_32_2_1_U4_n_36),
        .Q(reg_538[5]),
        .R(1'b0));
  FDRE \reg_538_reg[6] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(mul_32s_32s_32_2_1_U4_n_35),
        .Q(reg_538[6]),
        .R(1'b0));
  FDRE \reg_538_reg[7] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(mul_32s_32s_32_2_1_U4_n_34),
        .Q(reg_538[7]),
        .R(1'b0));
  FDRE \reg_538_reg[8] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(mul_32s_32s_32_2_1_U4_n_33),
        .Q(reg_538[8]),
        .R(1'b0));
  FDRE \reg_538_reg[9] 
       (.C(ap_clk),
        .CE(reg_5380),
        .D(mul_32s_32s_32_2_1_U4_n_32),
        .Q(reg_538[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFD5)) 
    \reg_542[31]_i_1 
       (.I0(\shell_top_sa_pe_bw_1_2[31]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter2_reg_rep__2_n_0),
        .I2(t_fu_2181),
        .I3(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .I4(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .O(reg_5420));
  FDRE \reg_542_reg[0] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(mul_32s_32s_32_2_1_U5_n_32),
        .Q(reg_542[0]),
        .R(1'b0));
  FDRE \reg_542_reg[10] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(mul_32s_32s_32_2_1_U5_n_22),
        .Q(reg_542[10]),
        .R(1'b0));
  FDRE \reg_542_reg[11] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(mul_32s_32s_32_2_1_U5_n_21),
        .Q(reg_542[11]),
        .R(1'b0));
  FDRE \reg_542_reg[12] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(mul_32s_32s_32_2_1_U5_n_20),
        .Q(reg_542[12]),
        .R(1'b0));
  FDRE \reg_542_reg[13] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(mul_32s_32s_32_2_1_U5_n_19),
        .Q(reg_542[13]),
        .R(1'b0));
  FDRE \reg_542_reg[14] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(mul_32s_32s_32_2_1_U5_n_18),
        .Q(reg_542[14]),
        .R(1'b0));
  FDRE \reg_542_reg[15] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(mul_32s_32s_32_2_1_U5_n_17),
        .Q(reg_542[15]),
        .R(1'b0));
  FDRE \reg_542_reg[16] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(buff0_reg__1_0[16]),
        .Q(reg_542[16]),
        .R(1'b0));
  FDRE \reg_542_reg[17] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(buff0_reg__1_0[17]),
        .Q(reg_542[17]),
        .R(1'b0));
  FDRE \reg_542_reg[18] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(buff0_reg__1_0[18]),
        .Q(reg_542[18]),
        .R(1'b0));
  FDRE \reg_542_reg[19] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(buff0_reg__1_0[19]),
        .Q(reg_542[19]),
        .R(1'b0));
  FDRE \reg_542_reg[1] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(mul_32s_32s_32_2_1_U5_n_31),
        .Q(reg_542[1]),
        .R(1'b0));
  FDRE \reg_542_reg[20] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(buff0_reg__1_0[20]),
        .Q(reg_542[20]),
        .R(1'b0));
  FDRE \reg_542_reg[21] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(buff0_reg__1_0[21]),
        .Q(reg_542[21]),
        .R(1'b0));
  FDRE \reg_542_reg[22] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(buff0_reg__1_0[22]),
        .Q(reg_542[22]),
        .R(1'b0));
  FDRE \reg_542_reg[23] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(buff0_reg__1_0[23]),
        .Q(reg_542[23]),
        .R(1'b0));
  FDRE \reg_542_reg[24] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(buff0_reg__1_0[24]),
        .Q(reg_542[24]),
        .R(1'b0));
  FDRE \reg_542_reg[25] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(buff0_reg__1_0[25]),
        .Q(reg_542[25]),
        .R(1'b0));
  FDRE \reg_542_reg[26] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(buff0_reg__1_0[26]),
        .Q(reg_542[26]),
        .R(1'b0));
  FDRE \reg_542_reg[27] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(buff0_reg__1_0[27]),
        .Q(reg_542[27]),
        .R(1'b0));
  FDRE \reg_542_reg[28] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(buff0_reg__1_0[28]),
        .Q(reg_542[28]),
        .R(1'b0));
  FDRE \reg_542_reg[29] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(buff0_reg__1_0[29]),
        .Q(reg_542[29]),
        .R(1'b0));
  FDRE \reg_542_reg[2] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(mul_32s_32s_32_2_1_U5_n_30),
        .Q(reg_542[2]),
        .R(1'b0));
  FDRE \reg_542_reg[30] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(buff0_reg__1_0[30]),
        .Q(reg_542[30]),
        .R(1'b0));
  FDRE \reg_542_reg[31] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(buff0_reg__1_0[31]),
        .Q(reg_542[31]),
        .R(1'b0));
  FDRE \reg_542_reg[3] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(mul_32s_32s_32_2_1_U5_n_29),
        .Q(reg_542[3]),
        .R(1'b0));
  FDRE \reg_542_reg[4] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(mul_32s_32s_32_2_1_U5_n_28),
        .Q(reg_542[4]),
        .R(1'b0));
  FDRE \reg_542_reg[5] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(mul_32s_32s_32_2_1_U5_n_27),
        .Q(reg_542[5]),
        .R(1'b0));
  FDRE \reg_542_reg[6] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(mul_32s_32s_32_2_1_U5_n_26),
        .Q(reg_542[6]),
        .R(1'b0));
  FDRE \reg_542_reg[7] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(mul_32s_32s_32_2_1_U5_n_25),
        .Q(reg_542[7]),
        .R(1'b0));
  FDRE \reg_542_reg[8] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(mul_32s_32s_32_2_1_U5_n_24),
        .Q(reg_542[8]),
        .R(1'b0));
  FDRE \reg_542_reg[9] 
       (.C(ap_clk),
        .CE(reg_5420),
        .D(mul_32s_32s_32_2_1_U5_n_23),
        .Q(reg_542[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFF2)) 
    \reg_546[31]_i_1 
       (.I0(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .I1(\ap_CS_fsm[0]_i_2_n_0 ),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .I3(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .O(reg_5460));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_546[31]_i_3 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_phi_reg_pp0_iter3_value_a_8_reg_4623));
  FDRE \reg_546_reg[0] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(mul_32s_32s_32_2_1_U6_n_32),
        .Q(reg_546[0]),
        .R(1'b0));
  FDRE \reg_546_reg[10] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(mul_32s_32s_32_2_1_U6_n_22),
        .Q(reg_546[10]),
        .R(1'b0));
  FDRE \reg_546_reg[11] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(mul_32s_32s_32_2_1_U6_n_21),
        .Q(reg_546[11]),
        .R(1'b0));
  FDRE \reg_546_reg[12] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(mul_32s_32s_32_2_1_U6_n_20),
        .Q(reg_546[12]),
        .R(1'b0));
  FDRE \reg_546_reg[13] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(mul_32s_32s_32_2_1_U6_n_19),
        .Q(reg_546[13]),
        .R(1'b0));
  FDRE \reg_546_reg[14] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(mul_32s_32s_32_2_1_U6_n_18),
        .Q(reg_546[14]),
        .R(1'b0));
  FDRE \reg_546_reg[15] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(mul_32s_32s_32_2_1_U6_n_17),
        .Q(reg_546[15]),
        .R(1'b0));
  FDRE \reg_546_reg[16] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(buff0_reg__1_1[16]),
        .Q(reg_546[16]),
        .R(1'b0));
  FDRE \reg_546_reg[17] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(buff0_reg__1_1[17]),
        .Q(reg_546[17]),
        .R(1'b0));
  FDRE \reg_546_reg[18] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(buff0_reg__1_1[18]),
        .Q(reg_546[18]),
        .R(1'b0));
  FDRE \reg_546_reg[19] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(buff0_reg__1_1[19]),
        .Q(reg_546[19]),
        .R(1'b0));
  FDRE \reg_546_reg[1] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(mul_32s_32s_32_2_1_U6_n_31),
        .Q(reg_546[1]),
        .R(1'b0));
  FDRE \reg_546_reg[20] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(buff0_reg__1_1[20]),
        .Q(reg_546[20]),
        .R(1'b0));
  FDRE \reg_546_reg[21] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(buff0_reg__1_1[21]),
        .Q(reg_546[21]),
        .R(1'b0));
  FDRE \reg_546_reg[22] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(buff0_reg__1_1[22]),
        .Q(reg_546[22]),
        .R(1'b0));
  FDRE \reg_546_reg[23] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(buff0_reg__1_1[23]),
        .Q(reg_546[23]),
        .R(1'b0));
  FDRE \reg_546_reg[24] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(buff0_reg__1_1[24]),
        .Q(reg_546[24]),
        .R(1'b0));
  FDRE \reg_546_reg[25] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(buff0_reg__1_1[25]),
        .Q(reg_546[25]),
        .R(1'b0));
  FDRE \reg_546_reg[26] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(buff0_reg__1_1[26]),
        .Q(reg_546[26]),
        .R(1'b0));
  FDRE \reg_546_reg[27] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(buff0_reg__1_1[27]),
        .Q(reg_546[27]),
        .R(1'b0));
  FDRE \reg_546_reg[28] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(buff0_reg__1_1[28]),
        .Q(reg_546[28]),
        .R(1'b0));
  FDRE \reg_546_reg[29] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(buff0_reg__1_1[29]),
        .Q(reg_546[29]),
        .R(1'b0));
  FDRE \reg_546_reg[2] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(mul_32s_32s_32_2_1_U6_n_30),
        .Q(reg_546[2]),
        .R(1'b0));
  FDRE \reg_546_reg[30] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(buff0_reg__1_1[30]),
        .Q(reg_546[30]),
        .R(1'b0));
  FDRE \reg_546_reg[31] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(buff0_reg__1_1[31]),
        .Q(reg_546[31]),
        .R(1'b0));
  FDRE \reg_546_reg[3] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(mul_32s_32s_32_2_1_U6_n_29),
        .Q(reg_546[3]),
        .R(1'b0));
  FDRE \reg_546_reg[4] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(mul_32s_32s_32_2_1_U6_n_28),
        .Q(reg_546[4]),
        .R(1'b0));
  FDRE \reg_546_reg[5] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(mul_32s_32s_32_2_1_U6_n_27),
        .Q(reg_546[5]),
        .R(1'b0));
  FDRE \reg_546_reg[6] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(mul_32s_32s_32_2_1_U6_n_26),
        .Q(reg_546[6]),
        .R(1'b0));
  FDRE \reg_546_reg[7] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(mul_32s_32s_32_2_1_U6_n_25),
        .Q(reg_546[7]),
        .R(1'b0));
  FDRE \reg_546_reg[8] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(mul_32s_32s_32_2_1_U6_n_24),
        .Q(reg_546[8]),
        .R(1'b0));
  FDRE \reg_546_reg[9] 
       (.C(ap_clk),
        .CE(reg_5460),
        .D(mul_32s_32s_32_2_1_U6_n_23),
        .Q(reg_546[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF8FFF8F8F8F8F8F8)) 
    \reg_550[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .I3(\ap_CS_fsm[1]_i_3_n_0 ),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_enable_reg_pp0_iter4),
        .O(reg_5500));
  FDRE \reg_550_reg[0] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(mul_32s_32s_32_2_1_U7_n_32),
        .Q(reg_550[0]),
        .R(1'b0));
  FDRE \reg_550_reg[10] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(mul_32s_32s_32_2_1_U7_n_22),
        .Q(reg_550[10]),
        .R(1'b0));
  FDRE \reg_550_reg[11] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(mul_32s_32s_32_2_1_U7_n_21),
        .Q(reg_550[11]),
        .R(1'b0));
  FDRE \reg_550_reg[12] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(mul_32s_32s_32_2_1_U7_n_20),
        .Q(reg_550[12]),
        .R(1'b0));
  FDRE \reg_550_reg[13] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(mul_32s_32s_32_2_1_U7_n_19),
        .Q(reg_550[13]),
        .R(1'b0));
  FDRE \reg_550_reg[14] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(mul_32s_32s_32_2_1_U7_n_18),
        .Q(reg_550[14]),
        .R(1'b0));
  FDRE \reg_550_reg[15] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(mul_32s_32s_32_2_1_U7_n_17),
        .Q(reg_550[15]),
        .R(1'b0));
  FDRE \reg_550_reg[16] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(buff0_reg__1_2[16]),
        .Q(reg_550[16]),
        .R(1'b0));
  FDRE \reg_550_reg[17] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(buff0_reg__1_2[17]),
        .Q(reg_550[17]),
        .R(1'b0));
  FDRE \reg_550_reg[18] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(buff0_reg__1_2[18]),
        .Q(reg_550[18]),
        .R(1'b0));
  FDRE \reg_550_reg[19] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(buff0_reg__1_2[19]),
        .Q(reg_550[19]),
        .R(1'b0));
  FDRE \reg_550_reg[1] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(mul_32s_32s_32_2_1_U7_n_31),
        .Q(reg_550[1]),
        .R(1'b0));
  FDRE \reg_550_reg[20] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(buff0_reg__1_2[20]),
        .Q(reg_550[20]),
        .R(1'b0));
  FDRE \reg_550_reg[21] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(buff0_reg__1_2[21]),
        .Q(reg_550[21]),
        .R(1'b0));
  FDRE \reg_550_reg[22] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(buff0_reg__1_2[22]),
        .Q(reg_550[22]),
        .R(1'b0));
  FDRE \reg_550_reg[23] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(buff0_reg__1_2[23]),
        .Q(reg_550[23]),
        .R(1'b0));
  FDRE \reg_550_reg[24] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(buff0_reg__1_2[24]),
        .Q(reg_550[24]),
        .R(1'b0));
  FDRE \reg_550_reg[25] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(buff0_reg__1_2[25]),
        .Q(reg_550[25]),
        .R(1'b0));
  FDRE \reg_550_reg[26] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(buff0_reg__1_2[26]),
        .Q(reg_550[26]),
        .R(1'b0));
  FDRE \reg_550_reg[27] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(buff0_reg__1_2[27]),
        .Q(reg_550[27]),
        .R(1'b0));
  FDRE \reg_550_reg[28] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(buff0_reg__1_2[28]),
        .Q(reg_550[28]),
        .R(1'b0));
  FDRE \reg_550_reg[29] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(buff0_reg__1_2[29]),
        .Q(reg_550[29]),
        .R(1'b0));
  FDRE \reg_550_reg[2] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(mul_32s_32s_32_2_1_U7_n_30),
        .Q(reg_550[2]),
        .R(1'b0));
  FDRE \reg_550_reg[30] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(buff0_reg__1_2[30]),
        .Q(reg_550[30]),
        .R(1'b0));
  FDRE \reg_550_reg[31] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(buff0_reg__1_2[31]),
        .Q(reg_550[31]),
        .R(1'b0));
  FDRE \reg_550_reg[3] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(mul_32s_32s_32_2_1_U7_n_29),
        .Q(reg_550[3]),
        .R(1'b0));
  FDRE \reg_550_reg[4] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(mul_32s_32s_32_2_1_U7_n_28),
        .Q(reg_550[4]),
        .R(1'b0));
  FDRE \reg_550_reg[5] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(mul_32s_32s_32_2_1_U7_n_27),
        .Q(reg_550[5]),
        .R(1'b0));
  FDRE \reg_550_reg[6] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(mul_32s_32s_32_2_1_U7_n_26),
        .Q(reg_550[6]),
        .R(1'b0));
  FDRE \reg_550_reg[7] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(mul_32s_32s_32_2_1_U7_n_25),
        .Q(reg_550[7]),
        .R(1'b0));
  FDRE \reg_550_reg[8] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(mul_32s_32s_32_2_1_U7_n_24),
        .Q(reg_550[8]),
        .R(1'b0));
  FDRE \reg_550_reg[9] 
       (.C(ap_clk),
        .CE(reg_5500),
        .D(mul_32s_32s_32_2_1_U7_n_23),
        .Q(reg_550[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    \reg_554[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .O(reg_5540));
  FDRE \reg_554_reg[0] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(mul_32s_32s_32_2_1_U8_n_31),
        .Q(reg_554[0]),
        .R(1'b0));
  FDRE \reg_554_reg[10] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(mul_32s_32s_32_2_1_U8_n_21),
        .Q(reg_554[10]),
        .R(1'b0));
  FDRE \reg_554_reg[11] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(mul_32s_32s_32_2_1_U8_n_20),
        .Q(reg_554[11]),
        .R(1'b0));
  FDRE \reg_554_reg[12] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(mul_32s_32s_32_2_1_U8_n_19),
        .Q(reg_554[12]),
        .R(1'b0));
  FDRE \reg_554_reg[13] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(mul_32s_32s_32_2_1_U8_n_18),
        .Q(reg_554[13]),
        .R(1'b0));
  FDRE \reg_554_reg[14] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(mul_32s_32s_32_2_1_U8_n_17),
        .Q(reg_554[14]),
        .R(1'b0));
  FDRE \reg_554_reg[15] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(mul_32s_32s_32_2_1_U8_n_16),
        .Q(reg_554[15]),
        .R(1'b0));
  FDRE \reg_554_reg[16] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(buff0_reg__1_3[16]),
        .Q(reg_554[16]),
        .R(1'b0));
  FDRE \reg_554_reg[17] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(buff0_reg__1_3[17]),
        .Q(reg_554[17]),
        .R(1'b0));
  FDRE \reg_554_reg[18] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(buff0_reg__1_3[18]),
        .Q(reg_554[18]),
        .R(1'b0));
  FDRE \reg_554_reg[19] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(buff0_reg__1_3[19]),
        .Q(reg_554[19]),
        .R(1'b0));
  FDRE \reg_554_reg[1] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(mul_32s_32s_32_2_1_U8_n_30),
        .Q(reg_554[1]),
        .R(1'b0));
  FDRE \reg_554_reg[20] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(buff0_reg__1_3[20]),
        .Q(reg_554[20]),
        .R(1'b0));
  FDRE \reg_554_reg[21] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(buff0_reg__1_3[21]),
        .Q(reg_554[21]),
        .R(1'b0));
  FDRE \reg_554_reg[22] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(buff0_reg__1_3[22]),
        .Q(reg_554[22]),
        .R(1'b0));
  FDRE \reg_554_reg[23] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(buff0_reg__1_3[23]),
        .Q(reg_554[23]),
        .R(1'b0));
  FDRE \reg_554_reg[24] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(buff0_reg__1_3[24]),
        .Q(reg_554[24]),
        .R(1'b0));
  FDRE \reg_554_reg[25] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(buff0_reg__1_3[25]),
        .Q(reg_554[25]),
        .R(1'b0));
  FDRE \reg_554_reg[26] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(buff0_reg__1_3[26]),
        .Q(reg_554[26]),
        .R(1'b0));
  FDRE \reg_554_reg[27] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(buff0_reg__1_3[27]),
        .Q(reg_554[27]),
        .R(1'b0));
  FDRE \reg_554_reg[28] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(buff0_reg__1_3[28]),
        .Q(reg_554[28]),
        .R(1'b0));
  FDRE \reg_554_reg[29] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(buff0_reg__1_3[29]),
        .Q(reg_554[29]),
        .R(1'b0));
  FDRE \reg_554_reg[2] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(mul_32s_32s_32_2_1_U8_n_29),
        .Q(reg_554[2]),
        .R(1'b0));
  FDRE \reg_554_reg[30] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(buff0_reg__1_3[30]),
        .Q(reg_554[30]),
        .R(1'b0));
  FDRE \reg_554_reg[31] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(buff0_reg__1_3[31]),
        .Q(reg_554[31]),
        .R(1'b0));
  FDRE \reg_554_reg[3] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(mul_32s_32s_32_2_1_U8_n_28),
        .Q(reg_554[3]),
        .R(1'b0));
  FDRE \reg_554_reg[4] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(mul_32s_32s_32_2_1_U8_n_27),
        .Q(reg_554[4]),
        .R(1'b0));
  FDRE \reg_554_reg[5] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(mul_32s_32s_32_2_1_U8_n_26),
        .Q(reg_554[5]),
        .R(1'b0));
  FDRE \reg_554_reg[6] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(mul_32s_32s_32_2_1_U8_n_25),
        .Q(reg_554[6]),
        .R(1'b0));
  FDRE \reg_554_reg[7] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(mul_32s_32s_32_2_1_U8_n_24),
        .Q(reg_554[7]),
        .R(1'b0));
  FDRE \reg_554_reg[8] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(mul_32s_32s_32_2_1_U8_n_23),
        .Q(reg_554[8]),
        .R(1'b0));
  FDRE \reg_554_reg[9] 
       (.C(ap_clk),
        .CE(reg_5540),
        .D(mul_32s_32s_32_2_1_U8_n_22),
        .Q(reg_554[9]),
        .R(1'b0));
  FDRE \sext_ln40_cast_reg_1856_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add24_loc_channel_dout[0]),
        .Q(sext_ln40_cast_reg_1856),
        .R(1'b0));
  FDRE \sext_ln40_cast_reg_1856_reg[1] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add24_loc_channel_dout[1]),
        .Q(\sext_ln40_cast_reg_1856_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \sext_ln40_cast_reg_1856_reg[2] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add24_loc_channel_dout[2]),
        .Q(\sext_ln40_cast_reg_1856_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \sext_ln40_cast_reg_1856_reg[3] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add24_loc_channel_dout[3]),
        .Q(\sext_ln40_cast_reg_1856_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \sext_ln40_cast_reg_1856_reg[4] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add24_loc_channel_dout[4]),
        .Q(\sext_ln40_cast_reg_1856_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \sext_ln40_cast_reg_1856_reg[5] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add24_loc_channel_dout[5]),
        .Q(\sext_ln40_cast_reg_1856_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \sext_ln40_cast_reg_1856_reg[6] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add24_loc_channel_dout[6]),
        .Q(\sext_ln40_cast_reg_1856_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \sext_ln40_cast_reg_1856_reg[7] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add24_loc_channel_dout[7]),
        .Q(\sext_ln40_cast_reg_1856_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \sext_ln40_cast_reg_1856_reg[8] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add24_loc_channel_dout[8]),
        .Q(\sext_ln40_cast_reg_1856_reg[8]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[11]_i_2 
       (.I0(shell_top_sa_pe_ba_0_0[11]),
        .I1(reg_542[11]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[11]_i_3 
       (.I0(shell_top_sa_pe_ba_0_0[10]),
        .I1(reg_542[10]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[11]_i_4 
       (.I0(shell_top_sa_pe_ba_0_0[9]),
        .I1(reg_542[9]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[11]_i_5 
       (.I0(shell_top_sa_pe_ba_0_0[8]),
        .I1(reg_542[8]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[15]_i_2 
       (.I0(shell_top_sa_pe_ba_0_0[15]),
        .I1(reg_542[15]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[15]_i_3 
       (.I0(shell_top_sa_pe_ba_0_0[14]),
        .I1(reg_542[14]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[15]_i_4 
       (.I0(shell_top_sa_pe_ba_0_0[13]),
        .I1(reg_542[13]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[15]_i_5 
       (.I0(shell_top_sa_pe_ba_0_0[12]),
        .I1(reg_542[12]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[19]_i_2 
       (.I0(shell_top_sa_pe_ba_0_0[19]),
        .I1(reg_542[19]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[19]_i_3 
       (.I0(shell_top_sa_pe_ba_0_0[18]),
        .I1(reg_542[18]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[19]_i_4 
       (.I0(shell_top_sa_pe_ba_0_0[17]),
        .I1(reg_542[17]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[19]_i_5 
       (.I0(shell_top_sa_pe_ba_0_0[16]),
        .I1(reg_542[16]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[23]_i_2 
       (.I0(shell_top_sa_pe_ba_0_0[23]),
        .I1(reg_542[23]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[23]_i_3 
       (.I0(shell_top_sa_pe_ba_0_0[22]),
        .I1(reg_542[22]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[23]_i_4 
       (.I0(shell_top_sa_pe_ba_0_0[21]),
        .I1(reg_542[21]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[23]_i_5 
       (.I0(shell_top_sa_pe_ba_0_0[20]),
        .I1(reg_542[20]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[27]_i_2 
       (.I0(shell_top_sa_pe_ba_0_0[27]),
        .I1(reg_542[27]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[27]_i_3 
       (.I0(shell_top_sa_pe_ba_0_0[26]),
        .I1(reg_542[26]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[27]_i_4 
       (.I0(shell_top_sa_pe_ba_0_0[25]),
        .I1(reg_542[25]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[27]_i_5 
       (.I0(shell_top_sa_pe_ba_0_0[24]),
        .I1(reg_542[24]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \shell_top_sa_pe_ba_0_0[31]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_block_pp0_stage2_11001),
        .I3(\shell_top_sa_pe_ba_2_3_reg[0] [1]),
        .O(\ap_CS_fsm_reg[2]_rep__1_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_0_0[31]_i_3 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I2(reg_542[31]),
        .I3(shell_top_sa_pe_ba_0_0[31]),
        .O(\shell_top_sa_pe_ba_0_0[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[31]_i_4 
       (.I0(shell_top_sa_pe_ba_0_0[30]),
        .I1(reg_542[30]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[31]_i_5 
       (.I0(shell_top_sa_pe_ba_0_0[29]),
        .I1(reg_542[29]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[31]_i_6 
       (.I0(shell_top_sa_pe_ba_0_0[28]),
        .I1(reg_542[28]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[3]_i_2 
       (.I0(shell_top_sa_pe_ba_0_0[3]),
        .I1(reg_542[3]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[3]_i_3 
       (.I0(shell_top_sa_pe_ba_0_0[2]),
        .I1(reg_542[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[3]_i_4 
       (.I0(shell_top_sa_pe_ba_0_0[1]),
        .I1(reg_542[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[3]_i_5 
       (.I0(shell_top_sa_pe_ba_0_0[0]),
        .I1(reg_542[0]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[7]_i_2 
       (.I0(shell_top_sa_pe_ba_0_0[7]),
        .I1(reg_542[7]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[7]_i_3 
       (.I0(shell_top_sa_pe_ba_0_0[6]),
        .I1(reg_542[6]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[7]_i_4 
       (.I0(shell_top_sa_pe_ba_0_0[5]),
        .I1(reg_542[5]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_0[7]_i_5 
       (.I0(shell_top_sa_pe_ba_0_0[4]),
        .I1(reg_542[4]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_0_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_0_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_0_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_0_0_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_0_0_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_0_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_0[11:8]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[11:8]),
        .S({\shell_top_sa_pe_ba_0_0[11]_i_2_n_0 ,\shell_top_sa_pe_ba_0_0[11]_i_3_n_0 ,\shell_top_sa_pe_ba_0_0[11]_i_4_n_0 ,\shell_top_sa_pe_ba_0_0[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_0_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_0_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_0_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_0_0_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_0_0_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_0_0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_0[15:12]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[15:12]),
        .S({\shell_top_sa_pe_ba_0_0[15]_i_2_n_0 ,\shell_top_sa_pe_ba_0_0[15]_i_3_n_0 ,\shell_top_sa_pe_ba_0_0[15]_i_4_n_0 ,\shell_top_sa_pe_ba_0_0[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_0_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_0_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_0_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_0_0_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_0_0_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_0_0_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_0[19:16]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[19:16]),
        .S({\shell_top_sa_pe_ba_0_0[19]_i_2_n_0 ,\shell_top_sa_pe_ba_0_0[19]_i_3_n_0 ,\shell_top_sa_pe_ba_0_0[19]_i_4_n_0 ,\shell_top_sa_pe_ba_0_0[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_0_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_0_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_0_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_0_0_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_0_0_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_0_0_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_0[23:20]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[23:20]),
        .S({\shell_top_sa_pe_ba_0_0[23]_i_2_n_0 ,\shell_top_sa_pe_ba_0_0[23]_i_3_n_0 ,\shell_top_sa_pe_ba_0_0[23]_i_4_n_0 ,\shell_top_sa_pe_ba_0_0[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_0_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_0_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_0_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_0_0_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_0_0_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_0_0_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_0[27:24]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[27:24]),
        .S({\shell_top_sa_pe_ba_0_0[27]_i_2_n_0 ,\shell_top_sa_pe_ba_0_0[27]_i_3_n_0 ,\shell_top_sa_pe_ba_0_0[27]_i_4_n_0 ,\shell_top_sa_pe_ba_0_0[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_0_reg[31]_i_2 
       (.CI(\shell_top_sa_pe_ba_0_0_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_0_0_reg[31]_i_2_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_0_0_reg[31]_i_2_n_1 ,\shell_top_sa_pe_ba_0_0_reg[31]_i_2_n_2 ,\shell_top_sa_pe_ba_0_0_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_0_0[30:28]}),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[31:28]),
        .S({\shell_top_sa_pe_ba_0_0[31]_i_3_n_0 ,\shell_top_sa_pe_ba_0_0[31]_i_4_n_0 ,\shell_top_sa_pe_ba_0_0[31]_i_5_n_0 ,\shell_top_sa_pe_ba_0_0[31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_0_0_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_0_0_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_0_0_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_0_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_0[3:0]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[3:0]),
        .S({\shell_top_sa_pe_ba_0_0[3]_i_2_n_0 ,\shell_top_sa_pe_ba_0_0[3]_i_3_n_0 ,\shell_top_sa_pe_ba_0_0[3]_i_4_n_0 ,\shell_top_sa_pe_ba_0_0[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_0_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_0_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_0_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_0_0_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_0_0_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_0_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_0[7:4]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_0_o[7:4]),
        .S({\shell_top_sa_pe_ba_0_0[7]_i_2_n_0 ,\shell_top_sa_pe_ba_0_0[7]_i_3_n_0 ,\shell_top_sa_pe_ba_0_0[7]_i_4_n_0 ,\shell_top_sa_pe_ba_0_0[7]_i_5_n_0 }));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[11]_i_2 
       (.I0(shell_top_sa_pe_ba_0_1[11]),
        .I1(reg_550[11]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[11]_i_3 
       (.I0(shell_top_sa_pe_ba_0_1[10]),
        .I1(reg_550[10]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[11]_i_4 
       (.I0(shell_top_sa_pe_ba_0_1[9]),
        .I1(reg_550[9]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[11]_i_5 
       (.I0(shell_top_sa_pe_ba_0_1[8]),
        .I1(reg_550[8]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[15]_i_2 
       (.I0(shell_top_sa_pe_ba_0_1[15]),
        .I1(reg_550[15]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[15]_i_3 
       (.I0(shell_top_sa_pe_ba_0_1[14]),
        .I1(reg_550[14]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[15]_i_4 
       (.I0(shell_top_sa_pe_ba_0_1[13]),
        .I1(reg_550[13]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[15]_i_5 
       (.I0(shell_top_sa_pe_ba_0_1[12]),
        .I1(reg_550[12]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[19]_i_2 
       (.I0(shell_top_sa_pe_ba_0_1[19]),
        .I1(reg_550[19]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[19]_i_3 
       (.I0(shell_top_sa_pe_ba_0_1[18]),
        .I1(reg_550[18]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[19]_i_4 
       (.I0(shell_top_sa_pe_ba_0_1[17]),
        .I1(reg_550[17]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[19]_i_5 
       (.I0(shell_top_sa_pe_ba_0_1[16]),
        .I1(reg_550[16]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[23]_i_2 
       (.I0(shell_top_sa_pe_ba_0_1[23]),
        .I1(reg_550[23]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[23]_i_3 
       (.I0(shell_top_sa_pe_ba_0_1[22]),
        .I1(reg_550[22]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[23]_i_4 
       (.I0(shell_top_sa_pe_ba_0_1[21]),
        .I1(reg_550[21]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[23]_i_5 
       (.I0(shell_top_sa_pe_ba_0_1[20]),
        .I1(reg_550[20]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[27]_i_2 
       (.I0(shell_top_sa_pe_ba_0_1[27]),
        .I1(reg_550[27]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[27]_i_3 
       (.I0(shell_top_sa_pe_ba_0_1[26]),
        .I1(reg_550[26]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[27]_i_4 
       (.I0(shell_top_sa_pe_ba_0_1[25]),
        .I1(reg_550[25]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[27]_i_5 
       (.I0(shell_top_sa_pe_ba_0_1[24]),
        .I1(reg_550[24]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \shell_top_sa_pe_ba_0_1[31]_i_1 
       (.I0(\shell_top_sa_pe_ba_2_3_reg[0] [1]),
        .I1(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .I2(\shell_top_sa_pe_ba_2_3_reg[0] [2]),
        .O(\ap_CS_fsm_reg[4]_2 ));
  LUT3 #(
    .INIT(8'h78)) 
    \shell_top_sa_pe_ba_0_1[31]_i_3 
       (.I0(grp_fu_525_p0123_out),
        .I1(reg_550[31]),
        .I2(shell_top_sa_pe_ba_0_1[31]),
        .O(\shell_top_sa_pe_ba_0_1[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[31]_i_4 
       (.I0(shell_top_sa_pe_ba_0_1[30]),
        .I1(reg_550[30]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[31]_i_5 
       (.I0(shell_top_sa_pe_ba_0_1[29]),
        .I1(reg_550[29]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[31]_i_6 
       (.I0(shell_top_sa_pe_ba_0_1[28]),
        .I1(reg_550[28]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[3]_i_2 
       (.I0(shell_top_sa_pe_ba_0_1[3]),
        .I1(reg_550[3]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[3]_i_3 
       (.I0(shell_top_sa_pe_ba_0_1[2]),
        .I1(reg_550[2]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[3]_i_4 
       (.I0(shell_top_sa_pe_ba_0_1[1]),
        .I1(reg_550[1]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[3]_i_5 
       (.I0(shell_top_sa_pe_ba_0_1[0]),
        .I1(reg_550[0]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[7]_i_2 
       (.I0(shell_top_sa_pe_ba_0_1[7]),
        .I1(reg_550[7]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[7]_i_3 
       (.I0(shell_top_sa_pe_ba_0_1[6]),
        .I1(reg_550[6]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[7]_i_4 
       (.I0(shell_top_sa_pe_ba_0_1[5]),
        .I1(reg_550[5]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_1[7]_i_5 
       (.I0(shell_top_sa_pe_ba_0_1[4]),
        .I1(reg_550[4]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_0_1[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_1_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_1_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_1_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_0_1_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_0_1_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_0_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_1[11:8]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[11:8]),
        .S({\shell_top_sa_pe_ba_0_1[11]_i_2_n_0 ,\shell_top_sa_pe_ba_0_1[11]_i_3_n_0 ,\shell_top_sa_pe_ba_0_1[11]_i_4_n_0 ,\shell_top_sa_pe_ba_0_1[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_1_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_1_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_1_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_0_1_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_0_1_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_0_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_1[15:12]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[15:12]),
        .S({\shell_top_sa_pe_ba_0_1[15]_i_2_n_0 ,\shell_top_sa_pe_ba_0_1[15]_i_3_n_0 ,\shell_top_sa_pe_ba_0_1[15]_i_4_n_0 ,\shell_top_sa_pe_ba_0_1[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_1_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_1_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_1_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_0_1_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_0_1_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_0_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_1[19:16]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[19:16]),
        .S({\shell_top_sa_pe_ba_0_1[19]_i_2_n_0 ,\shell_top_sa_pe_ba_0_1[19]_i_3_n_0 ,\shell_top_sa_pe_ba_0_1[19]_i_4_n_0 ,\shell_top_sa_pe_ba_0_1[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_1_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_1_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_1_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_0_1_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_0_1_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_0_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_1[23:20]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[23:20]),
        .S({\shell_top_sa_pe_ba_0_1[23]_i_2_n_0 ,\shell_top_sa_pe_ba_0_1[23]_i_3_n_0 ,\shell_top_sa_pe_ba_0_1[23]_i_4_n_0 ,\shell_top_sa_pe_ba_0_1[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_1_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_1_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_1_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_0_1_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_0_1_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_0_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_1[27:24]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[27:24]),
        .S({\shell_top_sa_pe_ba_0_1[27]_i_2_n_0 ,\shell_top_sa_pe_ba_0_1[27]_i_3_n_0 ,\shell_top_sa_pe_ba_0_1[27]_i_4_n_0 ,\shell_top_sa_pe_ba_0_1[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_1_reg[31]_i_2 
       (.CI(\shell_top_sa_pe_ba_0_1_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_0_1_reg[31]_i_2_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_0_1_reg[31]_i_2_n_1 ,\shell_top_sa_pe_ba_0_1_reg[31]_i_2_n_2 ,\shell_top_sa_pe_ba_0_1_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_0_1[30:28]}),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[31:28]),
        .S({\shell_top_sa_pe_ba_0_1[31]_i_3_n_0 ,\shell_top_sa_pe_ba_0_1[31]_i_4_n_0 ,\shell_top_sa_pe_ba_0_1[31]_i_5_n_0 ,\shell_top_sa_pe_ba_0_1[31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_0_1_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_0_1_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_0_1_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_0_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_1[3:0]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[3:0]),
        .S({\shell_top_sa_pe_ba_0_1[3]_i_2_n_0 ,\shell_top_sa_pe_ba_0_1[3]_i_3_n_0 ,\shell_top_sa_pe_ba_0_1[3]_i_4_n_0 ,\shell_top_sa_pe_ba_0_1[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_1_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_1_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_1_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_0_1_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_0_1_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_0_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_1[7:4]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_1_o[7:4]),
        .S({\shell_top_sa_pe_ba_0_1[7]_i_2_n_0 ,\shell_top_sa_pe_ba_0_1[7]_i_3_n_0 ,\shell_top_sa_pe_ba_0_1[7]_i_4_n_0 ,\shell_top_sa_pe_ba_0_1[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[11]_i_2 
       (.I0(shell_top_sa_pe_ba_0_2[11]),
        .I1(reg_550[11]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[11]_i_3 
       (.I0(shell_top_sa_pe_ba_0_2[10]),
        .I1(reg_550[10]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[11]_i_4 
       (.I0(shell_top_sa_pe_ba_0_2[9]),
        .I1(reg_550[9]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[11]_i_5 
       (.I0(shell_top_sa_pe_ba_0_2[8]),
        .I1(reg_550[8]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[15]_i_2 
       (.I0(shell_top_sa_pe_ba_0_2[15]),
        .I1(reg_550[15]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[15]_i_3 
       (.I0(shell_top_sa_pe_ba_0_2[14]),
        .I1(reg_550[14]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[15]_i_4 
       (.I0(shell_top_sa_pe_ba_0_2[13]),
        .I1(reg_550[13]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[15]_i_5 
       (.I0(shell_top_sa_pe_ba_0_2[12]),
        .I1(reg_550[12]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[19]_i_2 
       (.I0(shell_top_sa_pe_ba_0_2[19]),
        .I1(reg_550[19]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[19]_i_3 
       (.I0(shell_top_sa_pe_ba_0_2[18]),
        .I1(reg_550[18]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[19]_i_4 
       (.I0(shell_top_sa_pe_ba_0_2[17]),
        .I1(reg_550[17]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[19]_i_5 
       (.I0(shell_top_sa_pe_ba_0_2[16]),
        .I1(reg_550[16]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[23]_i_2 
       (.I0(shell_top_sa_pe_ba_0_2[23]),
        .I1(reg_550[23]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[23]_i_3 
       (.I0(shell_top_sa_pe_ba_0_2[22]),
        .I1(reg_550[22]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[23]_i_4 
       (.I0(shell_top_sa_pe_ba_0_2[21]),
        .I1(reg_550[21]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[23]_i_5 
       (.I0(shell_top_sa_pe_ba_0_2[20]),
        .I1(reg_550[20]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[27]_i_2 
       (.I0(shell_top_sa_pe_ba_0_2[27]),
        .I1(reg_550[27]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[27]_i_3 
       (.I0(shell_top_sa_pe_ba_0_2[26]),
        .I1(reg_550[26]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[27]_i_4 
       (.I0(shell_top_sa_pe_ba_0_2[25]),
        .I1(reg_550[25]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[27]_i_5 
       (.I0(shell_top_sa_pe_ba_0_2[24]),
        .I1(reg_550[24]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0080)) 
    \shell_top_sa_pe_ba_0_2[31]_i_1 
       (.I0(\shell_top_sa_pe_ba_2_3_reg[0] [1]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\ap_CS_fsm[1]_i_3_n_0 ),
        .I4(\shell_top_sa_pe_ba_2_3_reg[0] [2]),
        .O(\ap_CS_fsm_reg[4]_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_0_2[31]_i_3 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(reg_550[31]),
        .I3(shell_top_sa_pe_ba_0_2[31]),
        .O(\shell_top_sa_pe_ba_0_2[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[31]_i_4 
       (.I0(shell_top_sa_pe_ba_0_2[30]),
        .I1(reg_550[30]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[31]_i_5 
       (.I0(shell_top_sa_pe_ba_0_2[29]),
        .I1(reg_550[29]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[31]_i_6 
       (.I0(shell_top_sa_pe_ba_0_2[28]),
        .I1(reg_550[28]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[3]_i_2 
       (.I0(shell_top_sa_pe_ba_0_2[3]),
        .I1(reg_550[3]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[3]_i_3 
       (.I0(shell_top_sa_pe_ba_0_2[2]),
        .I1(reg_550[2]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[3]_i_4 
       (.I0(shell_top_sa_pe_ba_0_2[1]),
        .I1(reg_550[1]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[3]_i_5 
       (.I0(shell_top_sa_pe_ba_0_2[0]),
        .I1(reg_550[0]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[7]_i_2 
       (.I0(shell_top_sa_pe_ba_0_2[7]),
        .I1(reg_550[7]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[7]_i_3 
       (.I0(shell_top_sa_pe_ba_0_2[6]),
        .I1(reg_550[6]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[7]_i_4 
       (.I0(shell_top_sa_pe_ba_0_2[5]),
        .I1(reg_550[5]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[7]_i_5 
       (.I0(shell_top_sa_pe_ba_0_2[4]),
        .I1(reg_550[4]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_2[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_2_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_2_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_2_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_0_2_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_0_2_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_0_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_2[11:8]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[11:8]),
        .S({\shell_top_sa_pe_ba_0_2[11]_i_2_n_0 ,\shell_top_sa_pe_ba_0_2[11]_i_3_n_0 ,\shell_top_sa_pe_ba_0_2[11]_i_4_n_0 ,\shell_top_sa_pe_ba_0_2[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_2_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_2_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_2_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_0_2_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_0_2_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_0_2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_2[15:12]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[15:12]),
        .S({\shell_top_sa_pe_ba_0_2[15]_i_2_n_0 ,\shell_top_sa_pe_ba_0_2[15]_i_3_n_0 ,\shell_top_sa_pe_ba_0_2[15]_i_4_n_0 ,\shell_top_sa_pe_ba_0_2[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_2_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_2_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_2_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_0_2_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_0_2_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_0_2_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_2[19:16]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[19:16]),
        .S({\shell_top_sa_pe_ba_0_2[19]_i_2_n_0 ,\shell_top_sa_pe_ba_0_2[19]_i_3_n_0 ,\shell_top_sa_pe_ba_0_2[19]_i_4_n_0 ,\shell_top_sa_pe_ba_0_2[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_2_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_2_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_2_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_0_2_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_0_2_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_0_2_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_2[23:20]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[23:20]),
        .S({\shell_top_sa_pe_ba_0_2[23]_i_2_n_0 ,\shell_top_sa_pe_ba_0_2[23]_i_3_n_0 ,\shell_top_sa_pe_ba_0_2[23]_i_4_n_0 ,\shell_top_sa_pe_ba_0_2[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_2_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_2_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_2_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_0_2_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_0_2_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_0_2_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_2[27:24]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[27:24]),
        .S({\shell_top_sa_pe_ba_0_2[27]_i_2_n_0 ,\shell_top_sa_pe_ba_0_2[27]_i_3_n_0 ,\shell_top_sa_pe_ba_0_2[27]_i_4_n_0 ,\shell_top_sa_pe_ba_0_2[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_2_reg[31]_i_2 
       (.CI(\shell_top_sa_pe_ba_0_2_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_0_2_reg[31]_i_2_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_0_2_reg[31]_i_2_n_1 ,\shell_top_sa_pe_ba_0_2_reg[31]_i_2_n_2 ,\shell_top_sa_pe_ba_0_2_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_0_2[30:28]}),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[31:28]),
        .S({\shell_top_sa_pe_ba_0_2[31]_i_3_n_0 ,\shell_top_sa_pe_ba_0_2[31]_i_4_n_0 ,\shell_top_sa_pe_ba_0_2[31]_i_5_n_0 ,\shell_top_sa_pe_ba_0_2[31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_0_2_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_0_2_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_0_2_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_0_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_2[3:0]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[3:0]),
        .S({\shell_top_sa_pe_ba_0_2[3]_i_2_n_0 ,\shell_top_sa_pe_ba_0_2[3]_i_3_n_0 ,\shell_top_sa_pe_ba_0_2[3]_i_4_n_0 ,\shell_top_sa_pe_ba_0_2[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_2_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_2_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_2_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_0_2_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_0_2_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_0_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_2[7:4]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_2_o[7:4]),
        .S({\shell_top_sa_pe_ba_0_2[7]_i_2_n_0 ,\shell_top_sa_pe_ba_0_2[7]_i_3_n_0 ,\shell_top_sa_pe_ba_0_2[7]_i_4_n_0 ,\shell_top_sa_pe_ba_0_2[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[11]_i_2 
       (.I0(shell_top_sa_pe_ba_0_3[11]),
        .I1(reg_550[11]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[11]_i_3 
       (.I0(shell_top_sa_pe_ba_0_3[10]),
        .I1(reg_550[10]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[11]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[9]),
        .I1(reg_550[9]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[11]_i_5 
       (.I0(shell_top_sa_pe_ba_0_3[8]),
        .I1(reg_550[8]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[15]_i_2 
       (.I0(shell_top_sa_pe_ba_0_3[15]),
        .I1(reg_550[15]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[15]_i_3 
       (.I0(shell_top_sa_pe_ba_0_3[14]),
        .I1(reg_550[14]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[15]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[13]),
        .I1(reg_550[13]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[15]_i_5 
       (.I0(shell_top_sa_pe_ba_0_3[12]),
        .I1(reg_550[12]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[19]_i_2 
       (.I0(shell_top_sa_pe_ba_0_3[19]),
        .I1(reg_550[19]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[19]_i_3 
       (.I0(shell_top_sa_pe_ba_0_3[18]),
        .I1(reg_550[18]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[19]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[17]),
        .I1(reg_550[17]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[19]_i_5 
       (.I0(shell_top_sa_pe_ba_0_3[16]),
        .I1(reg_550[16]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[23]_i_2 
       (.I0(shell_top_sa_pe_ba_0_3[23]),
        .I1(reg_550[23]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[23]_i_3 
       (.I0(shell_top_sa_pe_ba_0_3[22]),
        .I1(reg_550[22]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[23]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[21]),
        .I1(reg_550[21]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[23]_i_5 
       (.I0(shell_top_sa_pe_ba_0_3[20]),
        .I1(reg_550[20]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[27]_i_2 
       (.I0(shell_top_sa_pe_ba_0_3[27]),
        .I1(reg_550[27]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[27]_i_3 
       (.I0(shell_top_sa_pe_ba_0_3[26]),
        .I1(reg_550[26]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[27]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[25]),
        .I1(reg_550[25]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[27]_i_5 
       (.I0(shell_top_sa_pe_ba_0_3[24]),
        .I1(reg_550[24]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \shell_top_sa_pe_ba_0_3[31]_i_1 
       (.I0(ap_block_pp0_stage2_11001),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(\shell_top_sa_pe_ba_2_3_reg[0] [1]),
        .I4(\shell_top_sa_pe_ba_2_3_reg[0] [2]),
        .O(ap_enable_reg_pp0_iter4_reg_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_0_3[31]_i_3 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(reg_550[31]),
        .I3(shell_top_sa_pe_ba_0_3[31]),
        .O(\shell_top_sa_pe_ba_0_3[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[31]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[30]),
        .I1(reg_550[30]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[31]_i_5 
       (.I0(shell_top_sa_pe_ba_0_3[29]),
        .I1(reg_550[29]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[31]_i_6 
       (.I0(shell_top_sa_pe_ba_0_3[28]),
        .I1(reg_550[28]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[3]_i_2 
       (.I0(shell_top_sa_pe_ba_0_3[3]),
        .I1(reg_550[3]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[3]_i_3 
       (.I0(shell_top_sa_pe_ba_0_3[2]),
        .I1(reg_550[2]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[3]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[1]),
        .I1(reg_550[1]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[3]_i_5 
       (.I0(shell_top_sa_pe_ba_0_3[0]),
        .I1(reg_550[0]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[7]_i_2 
       (.I0(shell_top_sa_pe_ba_0_3[7]),
        .I1(reg_550[7]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[7]_i_3 
       (.I0(shell_top_sa_pe_ba_0_3[6]),
        .I1(reg_550[6]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[7]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[5]),
        .I1(reg_550[5]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[7]_i_5 
       (.I0(shell_top_sa_pe_ba_0_3[4]),
        .I1(reg_550[4]),
        .I2(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_0_3[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_3_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_3_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_0_3_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_0_3_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_0_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_3[11:8]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[11:8]),
        .S({\shell_top_sa_pe_ba_0_3[11]_i_2_n_0 ,\shell_top_sa_pe_ba_0_3[11]_i_3_n_0 ,\shell_top_sa_pe_ba_0_3[11]_i_4_n_0 ,\shell_top_sa_pe_ba_0_3[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_3_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_3_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_0_3_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_0_3_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_0_3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_3[15:12]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[15:12]),
        .S({\shell_top_sa_pe_ba_0_3[15]_i_2_n_0 ,\shell_top_sa_pe_ba_0_3[15]_i_3_n_0 ,\shell_top_sa_pe_ba_0_3[15]_i_4_n_0 ,\shell_top_sa_pe_ba_0_3[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_3_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_3_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_0_3_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_0_3_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_0_3_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_3[19:16]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[19:16]),
        .S({\shell_top_sa_pe_ba_0_3[19]_i_2_n_0 ,\shell_top_sa_pe_ba_0_3[19]_i_3_n_0 ,\shell_top_sa_pe_ba_0_3[19]_i_4_n_0 ,\shell_top_sa_pe_ba_0_3[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_3_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_3_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_0_3_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_0_3_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_0_3_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_3[23:20]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[23:20]),
        .S({\shell_top_sa_pe_ba_0_3[23]_i_2_n_0 ,\shell_top_sa_pe_ba_0_3[23]_i_3_n_0 ,\shell_top_sa_pe_ba_0_3[23]_i_4_n_0 ,\shell_top_sa_pe_ba_0_3[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_3_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_3_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_0_3_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_0_3_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_0_3_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_3[27:24]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[27:24]),
        .S({\shell_top_sa_pe_ba_0_3[27]_i_2_n_0 ,\shell_top_sa_pe_ba_0_3[27]_i_3_n_0 ,\shell_top_sa_pe_ba_0_3[27]_i_4_n_0 ,\shell_top_sa_pe_ba_0_3[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_reg[31]_i_2 
       (.CI(\shell_top_sa_pe_ba_0_3_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_0_3_reg[31]_i_2_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_0_3_reg[31]_i_2_n_1 ,\shell_top_sa_pe_ba_0_3_reg[31]_i_2_n_2 ,\shell_top_sa_pe_ba_0_3_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_0_3[30:28]}),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[31:28]),
        .S({\shell_top_sa_pe_ba_0_3[31]_i_3_n_0 ,\shell_top_sa_pe_ba_0_3[31]_i_4_n_0 ,\shell_top_sa_pe_ba_0_3[31]_i_5_n_0 ,\shell_top_sa_pe_ba_0_3[31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_0_3_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_0_3_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_0_3_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_0_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_3[3:0]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[3:0]),
        .S({\shell_top_sa_pe_ba_0_3[3]_i_2_n_0 ,\shell_top_sa_pe_ba_0_3[3]_i_3_n_0 ,\shell_top_sa_pe_ba_0_3[3]_i_4_n_0 ,\shell_top_sa_pe_ba_0_3[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_3_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_3_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_0_3_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_0_3_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_0_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_3[7:4]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_0_3_o[7:4]),
        .S({\shell_top_sa_pe_ba_0_3[7]_i_2_n_0 ,\shell_top_sa_pe_ba_0_3[7]_i_3_n_0 ,\shell_top_sa_pe_ba_0_3[7]_i_4_n_0 ,\shell_top_sa_pe_ba_0_3[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[11]_i_2 
       (.I0(shell_top_sa_pe_ba_1_0[11]),
        .I1(reg_546[11]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[11]_i_3 
       (.I0(shell_top_sa_pe_ba_1_0[10]),
        .I1(reg_546[10]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[11]_i_4 
       (.I0(shell_top_sa_pe_ba_1_0[9]),
        .I1(reg_546[9]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[11]_i_5 
       (.I0(shell_top_sa_pe_ba_1_0[8]),
        .I1(reg_546[8]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[15]_i_2 
       (.I0(shell_top_sa_pe_ba_1_0[15]),
        .I1(reg_546[15]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[15]_i_3 
       (.I0(shell_top_sa_pe_ba_1_0[14]),
        .I1(reg_546[14]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[15]_i_4 
       (.I0(shell_top_sa_pe_ba_1_0[13]),
        .I1(reg_546[13]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[15]_i_5 
       (.I0(shell_top_sa_pe_ba_1_0[12]),
        .I1(reg_546[12]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[19]_i_2 
       (.I0(shell_top_sa_pe_ba_1_0[19]),
        .I1(reg_546[19]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[19]_i_3 
       (.I0(shell_top_sa_pe_ba_1_0[18]),
        .I1(reg_546[18]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[19]_i_4 
       (.I0(shell_top_sa_pe_ba_1_0[17]),
        .I1(reg_546[17]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[19]_i_5 
       (.I0(shell_top_sa_pe_ba_1_0[16]),
        .I1(reg_546[16]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[23]_i_2 
       (.I0(shell_top_sa_pe_ba_1_0[23]),
        .I1(reg_546[23]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[23]_i_3 
       (.I0(shell_top_sa_pe_ba_1_0[22]),
        .I1(reg_546[22]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[23]_i_4 
       (.I0(shell_top_sa_pe_ba_1_0[21]),
        .I1(reg_546[21]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[23]_i_5 
       (.I0(shell_top_sa_pe_ba_1_0[20]),
        .I1(reg_546[20]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[27]_i_2 
       (.I0(shell_top_sa_pe_ba_1_0[27]),
        .I1(reg_546[27]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[27]_i_3 
       (.I0(shell_top_sa_pe_ba_1_0[26]),
        .I1(reg_546[26]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[27]_i_4 
       (.I0(shell_top_sa_pe_ba_1_0[25]),
        .I1(reg_546[25]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[27]_i_5 
       (.I0(shell_top_sa_pe_ba_1_0[24]),
        .I1(reg_546[24]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_1_0[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .I2(reg_546[31]),
        .I3(shell_top_sa_pe_ba_1_0[31]),
        .O(\shell_top_sa_pe_ba_1_0[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[31]_i_3 
       (.I0(shell_top_sa_pe_ba_1_0[30]),
        .I1(reg_546[30]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[31]_i_4 
       (.I0(shell_top_sa_pe_ba_1_0[29]),
        .I1(reg_546[29]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[31]_i_5 
       (.I0(shell_top_sa_pe_ba_1_0[28]),
        .I1(reg_546[28]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[3]_i_2 
       (.I0(shell_top_sa_pe_ba_1_0[3]),
        .I1(reg_546[3]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[3]_i_3 
       (.I0(shell_top_sa_pe_ba_1_0[2]),
        .I1(reg_546[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[3]_i_4 
       (.I0(shell_top_sa_pe_ba_1_0[1]),
        .I1(reg_546[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[3]_i_5 
       (.I0(shell_top_sa_pe_ba_1_0[0]),
        .I1(reg_546[0]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[7]_i_2 
       (.I0(shell_top_sa_pe_ba_1_0[7]),
        .I1(reg_546[7]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[7]_i_3 
       (.I0(shell_top_sa_pe_ba_1_0[6]),
        .I1(reg_546[6]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[7]_i_4 
       (.I0(shell_top_sa_pe_ba_1_0[5]),
        .I1(reg_546[5]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_0[7]_i_5 
       (.I0(shell_top_sa_pe_ba_1_0[4]),
        .I1(reg_546[4]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[2]_rep__1_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_0_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_0_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_0_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_1_0_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_1_0_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_1_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_0[11:8]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[11:8]),
        .S({\shell_top_sa_pe_ba_1_0[11]_i_2_n_0 ,\shell_top_sa_pe_ba_1_0[11]_i_3_n_0 ,\shell_top_sa_pe_ba_1_0[11]_i_4_n_0 ,\shell_top_sa_pe_ba_1_0[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_0_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_0_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_0_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_1_0_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_1_0_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_1_0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_0[15:12]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[15:12]),
        .S({\shell_top_sa_pe_ba_1_0[15]_i_2_n_0 ,\shell_top_sa_pe_ba_1_0[15]_i_3_n_0 ,\shell_top_sa_pe_ba_1_0[15]_i_4_n_0 ,\shell_top_sa_pe_ba_1_0[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_0_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_0_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_0_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_1_0_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_1_0_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_1_0_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_0[19:16]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[19:16]),
        .S({\shell_top_sa_pe_ba_1_0[19]_i_2_n_0 ,\shell_top_sa_pe_ba_1_0[19]_i_3_n_0 ,\shell_top_sa_pe_ba_1_0[19]_i_4_n_0 ,\shell_top_sa_pe_ba_1_0[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_0_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_0_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_0_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_1_0_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_1_0_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_1_0_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_0[23:20]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[23:20]),
        .S({\shell_top_sa_pe_ba_1_0[23]_i_2_n_0 ,\shell_top_sa_pe_ba_1_0[23]_i_3_n_0 ,\shell_top_sa_pe_ba_1_0[23]_i_4_n_0 ,\shell_top_sa_pe_ba_1_0[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_0_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_0_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_0_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_1_0_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_1_0_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_1_0_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_0[27:24]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[27:24]),
        .S({\shell_top_sa_pe_ba_1_0[27]_i_2_n_0 ,\shell_top_sa_pe_ba_1_0[27]_i_3_n_0 ,\shell_top_sa_pe_ba_1_0[27]_i_4_n_0 ,\shell_top_sa_pe_ba_1_0[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_0_reg[31]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_0_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_1_0_reg[31]_i_1_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_1_0_reg[31]_i_1_n_1 ,\shell_top_sa_pe_ba_1_0_reg[31]_i_1_n_2 ,\shell_top_sa_pe_ba_1_0_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_1_0[30:28]}),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[31:28]),
        .S({\shell_top_sa_pe_ba_1_0[31]_i_2_n_0 ,\shell_top_sa_pe_ba_1_0[31]_i_3_n_0 ,\shell_top_sa_pe_ba_1_0[31]_i_4_n_0 ,\shell_top_sa_pe_ba_1_0[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_1_0_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_1_0_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_1_0_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_1_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_0[3:0]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[3:0]),
        .S({\shell_top_sa_pe_ba_1_0[3]_i_2_n_0 ,\shell_top_sa_pe_ba_1_0[3]_i_3_n_0 ,\shell_top_sa_pe_ba_1_0[3]_i_4_n_0 ,\shell_top_sa_pe_ba_1_0[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_0_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_0_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_0_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_1_0_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_1_0_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_1_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_0[7:4]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o[7:4]),
        .S({\shell_top_sa_pe_ba_1_0[7]_i_2_n_0 ,\shell_top_sa_pe_ba_1_0[7]_i_3_n_0 ,\shell_top_sa_pe_ba_1_0[7]_i_4_n_0 ,\shell_top_sa_pe_ba_1_0[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[11]_i_2 
       (.I0(shell_top_sa_pe_ba_1_1[11]),
        .I1(reg_542[11]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[11]_i_3 
       (.I0(shell_top_sa_pe_ba_1_1[10]),
        .I1(reg_542[10]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[11]_i_4 
       (.I0(shell_top_sa_pe_ba_1_1[9]),
        .I1(reg_542[9]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[11]_i_5 
       (.I0(shell_top_sa_pe_ba_1_1[8]),
        .I1(reg_542[8]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[15]_i_2 
       (.I0(shell_top_sa_pe_ba_1_1[15]),
        .I1(reg_542[15]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[15]_i_3 
       (.I0(shell_top_sa_pe_ba_1_1[14]),
        .I1(reg_542[14]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[15]_i_4 
       (.I0(shell_top_sa_pe_ba_1_1[13]),
        .I1(reg_542[13]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[15]_i_5 
       (.I0(shell_top_sa_pe_ba_1_1[12]),
        .I1(reg_542[12]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[19]_i_2 
       (.I0(shell_top_sa_pe_ba_1_1[19]),
        .I1(reg_542[19]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[19]_i_3 
       (.I0(shell_top_sa_pe_ba_1_1[18]),
        .I1(reg_542[18]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[19]_i_4 
       (.I0(shell_top_sa_pe_ba_1_1[17]),
        .I1(reg_542[17]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[19]_i_5 
       (.I0(shell_top_sa_pe_ba_1_1[16]),
        .I1(reg_542[16]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[23]_i_2 
       (.I0(shell_top_sa_pe_ba_1_1[23]),
        .I1(reg_542[23]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[23]_i_3 
       (.I0(shell_top_sa_pe_ba_1_1[22]),
        .I1(reg_542[22]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[23]_i_4 
       (.I0(shell_top_sa_pe_ba_1_1[21]),
        .I1(reg_542[21]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[23]_i_5 
       (.I0(shell_top_sa_pe_ba_1_1[20]),
        .I1(reg_542[20]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[27]_i_2 
       (.I0(shell_top_sa_pe_ba_1_1[27]),
        .I1(reg_542[27]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[27]_i_3 
       (.I0(shell_top_sa_pe_ba_1_1[26]),
        .I1(reg_542[26]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[27]_i_4 
       (.I0(shell_top_sa_pe_ba_1_1[25]),
        .I1(reg_542[25]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[27]_i_5 
       (.I0(shell_top_sa_pe_ba_1_1[24]),
        .I1(reg_542[24]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_1_1[31]_i_1 
       (.I0(\shell_top_sa_pe_ba_2_3_reg[0] [1]),
        .I1(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .O(\ap_CS_fsm_reg[4]_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_1_1[31]_i_3 
       (.I0(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(reg_542[31]),
        .I3(shell_top_sa_pe_ba_1_1[31]),
        .O(\shell_top_sa_pe_ba_1_1[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[31]_i_4 
       (.I0(shell_top_sa_pe_ba_1_1[30]),
        .I1(reg_542[30]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[31]_i_5 
       (.I0(shell_top_sa_pe_ba_1_1[29]),
        .I1(reg_542[29]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[31]_i_6 
       (.I0(shell_top_sa_pe_ba_1_1[28]),
        .I1(reg_542[28]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[3]_i_2 
       (.I0(shell_top_sa_pe_ba_1_1[3]),
        .I1(reg_542[3]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[3]_i_3 
       (.I0(shell_top_sa_pe_ba_1_1[2]),
        .I1(reg_542[2]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[3]_i_4 
       (.I0(shell_top_sa_pe_ba_1_1[1]),
        .I1(reg_542[1]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[3]_i_5 
       (.I0(shell_top_sa_pe_ba_1_1[0]),
        .I1(reg_542[0]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[7]_i_2 
       (.I0(shell_top_sa_pe_ba_1_1[7]),
        .I1(reg_542[7]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[7]_i_3 
       (.I0(shell_top_sa_pe_ba_1_1[6]),
        .I1(reg_542[6]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[7]_i_4 
       (.I0(shell_top_sa_pe_ba_1_1[5]),
        .I1(reg_542[5]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[7]_i_5 
       (.I0(shell_top_sa_pe_ba_1_1[4]),
        .I1(reg_542[4]),
        .I2(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\shell_top_sa_pe_ba_1_1[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_1_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_1_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_1_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_1_1_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_1_1_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_1_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_1[11:8]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[11:8]),
        .S({\shell_top_sa_pe_ba_1_1[11]_i_2_n_0 ,\shell_top_sa_pe_ba_1_1[11]_i_3_n_0 ,\shell_top_sa_pe_ba_1_1[11]_i_4_n_0 ,\shell_top_sa_pe_ba_1_1[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_1_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_1_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_1_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_1_1_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_1_1_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_1_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_1[15:12]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[15:12]),
        .S({\shell_top_sa_pe_ba_1_1[15]_i_2_n_0 ,\shell_top_sa_pe_ba_1_1[15]_i_3_n_0 ,\shell_top_sa_pe_ba_1_1[15]_i_4_n_0 ,\shell_top_sa_pe_ba_1_1[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_1_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_1_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_1_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_1_1_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_1_1_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_1_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_1[19:16]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[19:16]),
        .S({\shell_top_sa_pe_ba_1_1[19]_i_2_n_0 ,\shell_top_sa_pe_ba_1_1[19]_i_3_n_0 ,\shell_top_sa_pe_ba_1_1[19]_i_4_n_0 ,\shell_top_sa_pe_ba_1_1[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_1_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_1_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_1_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_1_1_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_1_1_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_1_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_1[23:20]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[23:20]),
        .S({\shell_top_sa_pe_ba_1_1[23]_i_2_n_0 ,\shell_top_sa_pe_ba_1_1[23]_i_3_n_0 ,\shell_top_sa_pe_ba_1_1[23]_i_4_n_0 ,\shell_top_sa_pe_ba_1_1[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_1_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_1_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_1_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_1_1_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_1_1_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_1_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_1[27:24]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[27:24]),
        .S({\shell_top_sa_pe_ba_1_1[27]_i_2_n_0 ,\shell_top_sa_pe_ba_1_1[27]_i_3_n_0 ,\shell_top_sa_pe_ba_1_1[27]_i_4_n_0 ,\shell_top_sa_pe_ba_1_1[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_1_reg[31]_i_2 
       (.CI(\shell_top_sa_pe_ba_1_1_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_1_1_reg[31]_i_2_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_1_1_reg[31]_i_2_n_1 ,\shell_top_sa_pe_ba_1_1_reg[31]_i_2_n_2 ,\shell_top_sa_pe_ba_1_1_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_1_1[30:28]}),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[31:28]),
        .S({\shell_top_sa_pe_ba_1_1[31]_i_3_n_0 ,\shell_top_sa_pe_ba_1_1[31]_i_4_n_0 ,\shell_top_sa_pe_ba_1_1[31]_i_5_n_0 ,\shell_top_sa_pe_ba_1_1[31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_1_1_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_1_1_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_1_1_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_1_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_1[3:0]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[3:0]),
        .S({\shell_top_sa_pe_ba_1_1[3]_i_2_n_0 ,\shell_top_sa_pe_ba_1_1[3]_i_3_n_0 ,\shell_top_sa_pe_ba_1_1[3]_i_4_n_0 ,\shell_top_sa_pe_ba_1_1[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_1_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_1_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_1_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_1_1_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_1_1_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_1_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_1[7:4]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o[7:4]),
        .S({\shell_top_sa_pe_ba_1_1[7]_i_2_n_0 ,\shell_top_sa_pe_ba_1_1[7]_i_3_n_0 ,\shell_top_sa_pe_ba_1_1[7]_i_4_n_0 ,\shell_top_sa_pe_ba_1_1[7]_i_5_n_0 }));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[11]_i_2 
       (.I0(shell_top_sa_pe_ba_1_2[11]),
        .I1(reg_538[11]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[11]_i_3 
       (.I0(shell_top_sa_pe_ba_1_2[10]),
        .I1(reg_538[10]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[11]_i_4 
       (.I0(shell_top_sa_pe_ba_1_2[9]),
        .I1(reg_538[9]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[11]_i_5 
       (.I0(shell_top_sa_pe_ba_1_2[8]),
        .I1(reg_538[8]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[15]_i_2 
       (.I0(shell_top_sa_pe_ba_1_2[15]),
        .I1(reg_538[15]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[15]_i_3 
       (.I0(shell_top_sa_pe_ba_1_2[14]),
        .I1(reg_538[14]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[15]_i_4 
       (.I0(shell_top_sa_pe_ba_1_2[13]),
        .I1(reg_538[13]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[15]_i_5 
       (.I0(shell_top_sa_pe_ba_1_2[12]),
        .I1(reg_538[12]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[19]_i_2 
       (.I0(shell_top_sa_pe_ba_1_2[19]),
        .I1(reg_538[19]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[19]_i_3 
       (.I0(shell_top_sa_pe_ba_1_2[18]),
        .I1(reg_538[18]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[19]_i_4 
       (.I0(shell_top_sa_pe_ba_1_2[17]),
        .I1(reg_538[17]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[19]_i_5 
       (.I0(shell_top_sa_pe_ba_1_2[16]),
        .I1(reg_538[16]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[23]_i_2 
       (.I0(shell_top_sa_pe_ba_1_2[23]),
        .I1(reg_538[23]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[23]_i_3 
       (.I0(shell_top_sa_pe_ba_1_2[22]),
        .I1(reg_538[22]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[23]_i_4 
       (.I0(shell_top_sa_pe_ba_1_2[21]),
        .I1(reg_538[21]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[23]_i_5 
       (.I0(shell_top_sa_pe_ba_1_2[20]),
        .I1(reg_538[20]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[27]_i_2 
       (.I0(shell_top_sa_pe_ba_1_2[27]),
        .I1(reg_538[27]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[27]_i_3 
       (.I0(shell_top_sa_pe_ba_1_2[26]),
        .I1(reg_538[26]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[27]_i_4 
       (.I0(shell_top_sa_pe_ba_1_2[25]),
        .I1(reg_538[25]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[27]_i_5 
       (.I0(shell_top_sa_pe_ba_1_2[24]),
        .I1(reg_538[24]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \shell_top_sa_pe_ba_1_2[31]_i_1 
       (.I0(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .I1(\ap_CS_fsm[0]_i_2_n_0 ),
        .I2(\shell_top_sa_pe_ba_2_3_reg[0] [1]),
        .O(\ap_CS_fsm_reg[4]_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \shell_top_sa_pe_ba_1_2[31]_i_3 
       (.I0(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .I1(reg_538[31]),
        .I2(shell_top_sa_pe_ba_1_2[31]),
        .O(\shell_top_sa_pe_ba_1_2[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[31]_i_4 
       (.I0(shell_top_sa_pe_ba_1_2[30]),
        .I1(reg_538[30]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[31]_i_5 
       (.I0(shell_top_sa_pe_ba_1_2[29]),
        .I1(reg_538[29]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[31]_i_6 
       (.I0(shell_top_sa_pe_ba_1_2[28]),
        .I1(reg_538[28]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[3]_i_2 
       (.I0(shell_top_sa_pe_ba_1_2[3]),
        .I1(reg_538[3]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[3]_i_3 
       (.I0(shell_top_sa_pe_ba_1_2[2]),
        .I1(reg_538[2]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[3]_i_4 
       (.I0(shell_top_sa_pe_ba_1_2[1]),
        .I1(reg_538[1]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[3]_i_5 
       (.I0(shell_top_sa_pe_ba_1_2[0]),
        .I1(reg_538[0]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[7]_i_2 
       (.I0(shell_top_sa_pe_ba_1_2[7]),
        .I1(reg_538[7]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[7]_i_3 
       (.I0(shell_top_sa_pe_ba_1_2[6]),
        .I1(reg_538[6]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[7]_i_4 
       (.I0(shell_top_sa_pe_ba_1_2[5]),
        .I1(reg_538[5]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_2[7]_i_5 
       (.I0(shell_top_sa_pe_ba_1_2[4]),
        .I1(reg_538[4]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_1_2[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_2_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_2_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_2_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_1_2_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_1_2_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_1_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_2[11:8]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[11:8]),
        .S({\shell_top_sa_pe_ba_1_2[11]_i_2_n_0 ,\shell_top_sa_pe_ba_1_2[11]_i_3_n_0 ,\shell_top_sa_pe_ba_1_2[11]_i_4_n_0 ,\shell_top_sa_pe_ba_1_2[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_2_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_2_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_2_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_1_2_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_1_2_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_1_2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_2[15:12]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[15:12]),
        .S({\shell_top_sa_pe_ba_1_2[15]_i_2_n_0 ,\shell_top_sa_pe_ba_1_2[15]_i_3_n_0 ,\shell_top_sa_pe_ba_1_2[15]_i_4_n_0 ,\shell_top_sa_pe_ba_1_2[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_2_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_2_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_2_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_1_2_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_1_2_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_1_2_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_2[19:16]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[19:16]),
        .S({\shell_top_sa_pe_ba_1_2[19]_i_2_n_0 ,\shell_top_sa_pe_ba_1_2[19]_i_3_n_0 ,\shell_top_sa_pe_ba_1_2[19]_i_4_n_0 ,\shell_top_sa_pe_ba_1_2[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_2_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_2_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_2_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_1_2_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_1_2_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_1_2_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_2[23:20]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[23:20]),
        .S({\shell_top_sa_pe_ba_1_2[23]_i_2_n_0 ,\shell_top_sa_pe_ba_1_2[23]_i_3_n_0 ,\shell_top_sa_pe_ba_1_2[23]_i_4_n_0 ,\shell_top_sa_pe_ba_1_2[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_2_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_2_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_2_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_1_2_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_1_2_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_1_2_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_2[27:24]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[27:24]),
        .S({\shell_top_sa_pe_ba_1_2[27]_i_2_n_0 ,\shell_top_sa_pe_ba_1_2[27]_i_3_n_0 ,\shell_top_sa_pe_ba_1_2[27]_i_4_n_0 ,\shell_top_sa_pe_ba_1_2[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_2_reg[31]_i_2 
       (.CI(\shell_top_sa_pe_ba_1_2_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_1_2_reg[31]_i_2_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_1_2_reg[31]_i_2_n_1 ,\shell_top_sa_pe_ba_1_2_reg[31]_i_2_n_2 ,\shell_top_sa_pe_ba_1_2_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_1_2[30:28]}),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[31:28]),
        .S({\shell_top_sa_pe_ba_1_2[31]_i_3_n_0 ,\shell_top_sa_pe_ba_1_2[31]_i_4_n_0 ,\shell_top_sa_pe_ba_1_2[31]_i_5_n_0 ,\shell_top_sa_pe_ba_1_2[31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_1_2_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_1_2_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_1_2_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_1_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_2[3:0]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[3:0]),
        .S({\shell_top_sa_pe_ba_1_2[3]_i_2_n_0 ,\shell_top_sa_pe_ba_1_2[3]_i_3_n_0 ,\shell_top_sa_pe_ba_1_2[3]_i_4_n_0 ,\shell_top_sa_pe_ba_1_2[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_2_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_2_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_2_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_1_2_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_1_2_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_1_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_2[7:4]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_2_o[7:4]),
        .S({\shell_top_sa_pe_ba_1_2[7]_i_2_n_0 ,\shell_top_sa_pe_ba_1_2[7]_i_3_n_0 ,\shell_top_sa_pe_ba_1_2[7]_i_4_n_0 ,\shell_top_sa_pe_ba_1_2[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[11]_i_2 
       (.I0(shell_top_sa_pe_ba_1_3[11]),
        .I1(reg_546[11]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[11]_i_3 
       (.I0(shell_top_sa_pe_ba_1_3[10]),
        .I1(reg_546[10]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[11]_i_4 
       (.I0(shell_top_sa_pe_ba_1_3[9]),
        .I1(reg_546[9]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[11]_i_5 
       (.I0(shell_top_sa_pe_ba_1_3[8]),
        .I1(reg_546[8]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[15]_i_2 
       (.I0(shell_top_sa_pe_ba_1_3[15]),
        .I1(reg_546[15]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[15]_i_3 
       (.I0(shell_top_sa_pe_ba_1_3[14]),
        .I1(reg_546[14]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[15]_i_4 
       (.I0(shell_top_sa_pe_ba_1_3[13]),
        .I1(reg_546[13]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[15]_i_5 
       (.I0(shell_top_sa_pe_ba_1_3[12]),
        .I1(reg_546[12]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[19]_i_2 
       (.I0(shell_top_sa_pe_ba_1_3[19]),
        .I1(reg_546[19]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[19]_i_3 
       (.I0(shell_top_sa_pe_ba_1_3[18]),
        .I1(reg_546[18]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[19]_i_4 
       (.I0(shell_top_sa_pe_ba_1_3[17]),
        .I1(reg_546[17]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[19]_i_5 
       (.I0(shell_top_sa_pe_ba_1_3[16]),
        .I1(reg_546[16]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[23]_i_2 
       (.I0(shell_top_sa_pe_ba_1_3[23]),
        .I1(reg_546[23]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[23]_i_3 
       (.I0(shell_top_sa_pe_ba_1_3[22]),
        .I1(reg_546[22]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[23]_i_4 
       (.I0(shell_top_sa_pe_ba_1_3[21]),
        .I1(reg_546[21]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[23]_i_5 
       (.I0(shell_top_sa_pe_ba_1_3[20]),
        .I1(reg_546[20]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[27]_i_2 
       (.I0(shell_top_sa_pe_ba_1_3[27]),
        .I1(reg_546[27]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[27]_i_3 
       (.I0(shell_top_sa_pe_ba_1_3[26]),
        .I1(reg_546[26]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[27]_i_4 
       (.I0(shell_top_sa_pe_ba_1_3[25]),
        .I1(reg_546[25]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[27]_i_5 
       (.I0(shell_top_sa_pe_ba_1_3[24]),
        .I1(reg_546[24]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_1_3[31]_i_1 
       (.I0(\shell_top_sa_pe_ba_2_3_reg[0] [1]),
        .I1(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .O(\ap_CS_fsm_reg[4]_4 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_1_3[31]_i_3 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .I2(reg_546[31]),
        .I3(shell_top_sa_pe_ba_1_3[31]),
        .O(\shell_top_sa_pe_ba_1_3[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[31]_i_4 
       (.I0(shell_top_sa_pe_ba_1_3[30]),
        .I1(reg_546[30]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[31]_i_5 
       (.I0(shell_top_sa_pe_ba_1_3[29]),
        .I1(reg_546[29]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[31]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[28]),
        .I1(reg_546[28]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[3]_i_2 
       (.I0(shell_top_sa_pe_ba_1_3[3]),
        .I1(reg_546[3]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[3]_i_3 
       (.I0(shell_top_sa_pe_ba_1_3[2]),
        .I1(reg_546[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[3]_i_4 
       (.I0(shell_top_sa_pe_ba_1_3[1]),
        .I1(reg_546[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[3]_i_5 
       (.I0(shell_top_sa_pe_ba_1_3[0]),
        .I1(reg_546[0]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[7]_i_2 
       (.I0(shell_top_sa_pe_ba_1_3[7]),
        .I1(reg_546[7]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[7]_i_3 
       (.I0(shell_top_sa_pe_ba_1_3[6]),
        .I1(reg_546[6]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[7]_i_4 
       (.I0(shell_top_sa_pe_ba_1_3[5]),
        .I1(reg_546[5]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[7]_i_5 
       (.I0(shell_top_sa_pe_ba_1_3[4]),
        .I1(reg_546[4]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_1_3[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_3_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_3_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_3_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_1_3_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_1_3_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_1_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_3[11:8]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[11:8]),
        .S({\shell_top_sa_pe_ba_1_3[11]_i_2_n_0 ,\shell_top_sa_pe_ba_1_3[11]_i_3_n_0 ,\shell_top_sa_pe_ba_1_3[11]_i_4_n_0 ,\shell_top_sa_pe_ba_1_3[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_3_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_3_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_3_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_1_3_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_1_3_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_1_3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_3[15:12]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[15:12]),
        .S({\shell_top_sa_pe_ba_1_3[15]_i_2_n_0 ,\shell_top_sa_pe_ba_1_3[15]_i_3_n_0 ,\shell_top_sa_pe_ba_1_3[15]_i_4_n_0 ,\shell_top_sa_pe_ba_1_3[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_3_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_3_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_3_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_1_3_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_1_3_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_1_3_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_3[19:16]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[19:16]),
        .S({\shell_top_sa_pe_ba_1_3[19]_i_2_n_0 ,\shell_top_sa_pe_ba_1_3[19]_i_3_n_0 ,\shell_top_sa_pe_ba_1_3[19]_i_4_n_0 ,\shell_top_sa_pe_ba_1_3[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_3_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_3_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_3_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_1_3_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_1_3_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_1_3_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_3[23:20]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[23:20]),
        .S({\shell_top_sa_pe_ba_1_3[23]_i_2_n_0 ,\shell_top_sa_pe_ba_1_3[23]_i_3_n_0 ,\shell_top_sa_pe_ba_1_3[23]_i_4_n_0 ,\shell_top_sa_pe_ba_1_3[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_3_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_3_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_3_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_1_3_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_1_3_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_1_3_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_3[27:24]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[27:24]),
        .S({\shell_top_sa_pe_ba_1_3[27]_i_2_n_0 ,\shell_top_sa_pe_ba_1_3[27]_i_3_n_0 ,\shell_top_sa_pe_ba_1_3[27]_i_4_n_0 ,\shell_top_sa_pe_ba_1_3[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_3_reg[31]_i_2 
       (.CI(\shell_top_sa_pe_ba_1_3_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_1_3_reg[31]_i_2_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_1_3_reg[31]_i_2_n_1 ,\shell_top_sa_pe_ba_1_3_reg[31]_i_2_n_2 ,\shell_top_sa_pe_ba_1_3_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_1_3[30:28]}),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[31:28]),
        .S({\shell_top_sa_pe_ba_1_3[31]_i_3_n_0 ,\shell_top_sa_pe_ba_1_3[31]_i_4_n_0 ,\shell_top_sa_pe_ba_1_3[31]_i_5_n_0 ,\shell_top_sa_pe_ba_1_3[31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_1_3_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_1_3_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_1_3_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_1_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_3[3:0]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[3:0]),
        .S({\shell_top_sa_pe_ba_1_3[3]_i_2_n_0 ,\shell_top_sa_pe_ba_1_3[3]_i_3_n_0 ,\shell_top_sa_pe_ba_1_3[3]_i_4_n_0 ,\shell_top_sa_pe_ba_1_3[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_3_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_3_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_3_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_1_3_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_1_3_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_1_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_3[7:4]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o[7:4]),
        .S({\shell_top_sa_pe_ba_1_3[7]_i_2_n_0 ,\shell_top_sa_pe_ba_1_3[7]_i_3_n_0 ,\shell_top_sa_pe_ba_1_3[7]_i_4_n_0 ,\shell_top_sa_pe_ba_1_3[7]_i_5_n_0 }));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[11]_i_2 
       (.I0(shell_top_sa_pe_ba_2_0[11]),
        .I1(reg_554[11]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[11]_i_3 
       (.I0(shell_top_sa_pe_ba_2_0[10]),
        .I1(reg_554[10]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[11]_i_4 
       (.I0(shell_top_sa_pe_ba_2_0[9]),
        .I1(reg_554[9]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[11]_i_5 
       (.I0(shell_top_sa_pe_ba_2_0[8]),
        .I1(reg_554[8]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[15]_i_2 
       (.I0(shell_top_sa_pe_ba_2_0[15]),
        .I1(reg_554[15]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[15]_i_3 
       (.I0(shell_top_sa_pe_ba_2_0[14]),
        .I1(reg_554[14]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[15]_i_4 
       (.I0(shell_top_sa_pe_ba_2_0[13]),
        .I1(reg_554[13]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[15]_i_5 
       (.I0(shell_top_sa_pe_ba_2_0[12]),
        .I1(reg_554[12]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[19]_i_2 
       (.I0(shell_top_sa_pe_ba_2_0[19]),
        .I1(reg_554[19]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[19]_i_3 
       (.I0(shell_top_sa_pe_ba_2_0[18]),
        .I1(reg_554[18]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[19]_i_4 
       (.I0(shell_top_sa_pe_ba_2_0[17]),
        .I1(reg_554[17]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[19]_i_5 
       (.I0(shell_top_sa_pe_ba_2_0[16]),
        .I1(reg_554[16]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[23]_i_2 
       (.I0(shell_top_sa_pe_ba_2_0[23]),
        .I1(reg_554[23]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[23]_i_3 
       (.I0(shell_top_sa_pe_ba_2_0[22]),
        .I1(reg_554[22]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[23]_i_4 
       (.I0(shell_top_sa_pe_ba_2_0[21]),
        .I1(reg_554[21]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[23]_i_5 
       (.I0(shell_top_sa_pe_ba_2_0[20]),
        .I1(reg_554[20]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[27]_i_2 
       (.I0(shell_top_sa_pe_ba_2_0[27]),
        .I1(reg_554[27]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[27]_i_3 
       (.I0(shell_top_sa_pe_ba_2_0[26]),
        .I1(reg_554[26]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[27]_i_4 
       (.I0(shell_top_sa_pe_ba_2_0[25]),
        .I1(reg_554[25]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[27]_i_5 
       (.I0(shell_top_sa_pe_ba_2_0[24]),
        .I1(reg_554[24]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \shell_top_sa_pe_ba_2_0[31]_i_2 
       (.I0(grp_fu_525_p0123_out),
        .I1(reg_554[31]),
        .I2(shell_top_sa_pe_ba_2_0[31]),
        .O(\shell_top_sa_pe_ba_2_0[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[31]_i_3 
       (.I0(shell_top_sa_pe_ba_2_0[30]),
        .I1(reg_554[30]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[31]_i_4 
       (.I0(shell_top_sa_pe_ba_2_0[29]),
        .I1(reg_554[29]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[31]_i_5 
       (.I0(shell_top_sa_pe_ba_2_0[28]),
        .I1(reg_554[28]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[3]_i_2 
       (.I0(shell_top_sa_pe_ba_2_0[3]),
        .I1(reg_554[3]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[3]_i_3 
       (.I0(shell_top_sa_pe_ba_2_0[2]),
        .I1(reg_554[2]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[3]_i_4 
       (.I0(shell_top_sa_pe_ba_2_0[1]),
        .I1(reg_554[1]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[3]_i_5 
       (.I0(shell_top_sa_pe_ba_2_0[0]),
        .I1(reg_554[0]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[7]_i_2 
       (.I0(shell_top_sa_pe_ba_2_0[7]),
        .I1(reg_554[7]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[7]_i_3 
       (.I0(shell_top_sa_pe_ba_2_0[6]),
        .I1(reg_554[6]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[7]_i_4 
       (.I0(shell_top_sa_pe_ba_2_0[5]),
        .I1(reg_554[5]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_0[7]_i_5 
       (.I0(shell_top_sa_pe_ba_2_0[4]),
        .I1(reg_554[4]),
        .I2(grp_fu_525_p0123_out),
        .O(\shell_top_sa_pe_ba_2_0[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_0_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_0_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_0_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_2_0_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_2_0_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_2_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_0[11:8]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[11:8]),
        .S({\shell_top_sa_pe_ba_2_0[11]_i_2_n_0 ,\shell_top_sa_pe_ba_2_0[11]_i_3_n_0 ,\shell_top_sa_pe_ba_2_0[11]_i_4_n_0 ,\shell_top_sa_pe_ba_2_0[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_0_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_0_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_0_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_2_0_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_2_0_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_2_0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_0[15:12]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[15:12]),
        .S({\shell_top_sa_pe_ba_2_0[15]_i_2_n_0 ,\shell_top_sa_pe_ba_2_0[15]_i_3_n_0 ,\shell_top_sa_pe_ba_2_0[15]_i_4_n_0 ,\shell_top_sa_pe_ba_2_0[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_0_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_0_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_0_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_2_0_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_2_0_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_2_0_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_0[19:16]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[19:16]),
        .S({\shell_top_sa_pe_ba_2_0[19]_i_2_n_0 ,\shell_top_sa_pe_ba_2_0[19]_i_3_n_0 ,\shell_top_sa_pe_ba_2_0[19]_i_4_n_0 ,\shell_top_sa_pe_ba_2_0[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_0_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_0_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_0_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_2_0_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_2_0_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_2_0_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_0[23:20]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[23:20]),
        .S({\shell_top_sa_pe_ba_2_0[23]_i_2_n_0 ,\shell_top_sa_pe_ba_2_0[23]_i_3_n_0 ,\shell_top_sa_pe_ba_2_0[23]_i_4_n_0 ,\shell_top_sa_pe_ba_2_0[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_0_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_0_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_0_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_2_0_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_2_0_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_2_0_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_0[27:24]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[27:24]),
        .S({\shell_top_sa_pe_ba_2_0[27]_i_2_n_0 ,\shell_top_sa_pe_ba_2_0[27]_i_3_n_0 ,\shell_top_sa_pe_ba_2_0[27]_i_4_n_0 ,\shell_top_sa_pe_ba_2_0[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_0_reg[31]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_0_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_2_0_reg[31]_i_1_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_2_0_reg[31]_i_1_n_1 ,\shell_top_sa_pe_ba_2_0_reg[31]_i_1_n_2 ,\shell_top_sa_pe_ba_2_0_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_2_0[30:28]}),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[31:28]),
        .S({\shell_top_sa_pe_ba_2_0[31]_i_2_n_0 ,\shell_top_sa_pe_ba_2_0[31]_i_3_n_0 ,\shell_top_sa_pe_ba_2_0[31]_i_4_n_0 ,\shell_top_sa_pe_ba_2_0[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_2_0_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_2_0_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_2_0_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_2_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_0[3:0]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[3:0]),
        .S({\shell_top_sa_pe_ba_2_0[3]_i_2_n_0 ,\shell_top_sa_pe_ba_2_0[3]_i_3_n_0 ,\shell_top_sa_pe_ba_2_0[3]_i_4_n_0 ,\shell_top_sa_pe_ba_2_0[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_0_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_0_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_0_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_2_0_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_2_0_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_2_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_0[7:4]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o[7:4]),
        .S({\shell_top_sa_pe_ba_2_0[7]_i_2_n_0 ,\shell_top_sa_pe_ba_2_0[7]_i_3_n_0 ,\shell_top_sa_pe_ba_2_0[7]_i_4_n_0 ,\shell_top_sa_pe_ba_2_0[7]_i_5_n_0 }));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[11]_i_2 
       (.I0(shell_top_sa_pe_ba_2_1[11]),
        .I1(reg_542[11]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[11]_i_3 
       (.I0(shell_top_sa_pe_ba_2_1[10]),
        .I1(reg_542[10]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[11]_i_4 
       (.I0(shell_top_sa_pe_ba_2_1[9]),
        .I1(reg_542[9]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[11]_i_5 
       (.I0(shell_top_sa_pe_ba_2_1[8]),
        .I1(reg_542[8]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[15]_i_2 
       (.I0(shell_top_sa_pe_ba_2_1[15]),
        .I1(reg_542[15]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[15]_i_3 
       (.I0(shell_top_sa_pe_ba_2_1[14]),
        .I1(reg_542[14]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[15]_i_4 
       (.I0(shell_top_sa_pe_ba_2_1[13]),
        .I1(reg_542[13]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[15]_i_5 
       (.I0(shell_top_sa_pe_ba_2_1[12]),
        .I1(reg_542[12]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[19]_i_2 
       (.I0(shell_top_sa_pe_ba_2_1[19]),
        .I1(reg_542[19]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[19]_i_3 
       (.I0(shell_top_sa_pe_ba_2_1[18]),
        .I1(reg_542[18]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[19]_i_4 
       (.I0(shell_top_sa_pe_ba_2_1[17]),
        .I1(reg_542[17]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[19]_i_5 
       (.I0(shell_top_sa_pe_ba_2_1[16]),
        .I1(reg_542[16]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[23]_i_2 
       (.I0(shell_top_sa_pe_ba_2_1[23]),
        .I1(reg_542[23]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[23]_i_3 
       (.I0(shell_top_sa_pe_ba_2_1[22]),
        .I1(reg_542[22]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[23]_i_4 
       (.I0(shell_top_sa_pe_ba_2_1[21]),
        .I1(reg_542[21]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[23]_i_5 
       (.I0(shell_top_sa_pe_ba_2_1[20]),
        .I1(reg_542[20]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[27]_i_2 
       (.I0(shell_top_sa_pe_ba_2_1[27]),
        .I1(reg_542[27]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[27]_i_3 
       (.I0(shell_top_sa_pe_ba_2_1[26]),
        .I1(reg_542[26]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[27]_i_4 
       (.I0(shell_top_sa_pe_ba_2_1[25]),
        .I1(reg_542[25]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[27]_i_5 
       (.I0(shell_top_sa_pe_ba_2_1[24]),
        .I1(reg_542[24]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \shell_top_sa_pe_ba_2_1[31]_i_2 
       (.I0(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .I1(reg_542[31]),
        .I2(shell_top_sa_pe_ba_2_1[31]),
        .O(\shell_top_sa_pe_ba_2_1[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[31]_i_3 
       (.I0(shell_top_sa_pe_ba_2_1[30]),
        .I1(reg_542[30]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[31]_i_4 
       (.I0(shell_top_sa_pe_ba_2_1[29]),
        .I1(reg_542[29]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[31]_i_5 
       (.I0(shell_top_sa_pe_ba_2_1[28]),
        .I1(reg_542[28]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[3]_i_2 
       (.I0(shell_top_sa_pe_ba_2_1[3]),
        .I1(reg_542[3]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[3]_i_3 
       (.I0(shell_top_sa_pe_ba_2_1[2]),
        .I1(reg_542[2]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[3]_i_4 
       (.I0(shell_top_sa_pe_ba_2_1[1]),
        .I1(reg_542[1]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[3]_i_5 
       (.I0(shell_top_sa_pe_ba_2_1[0]),
        .I1(reg_542[0]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[7]_i_2 
       (.I0(shell_top_sa_pe_ba_2_1[7]),
        .I1(reg_542[7]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[7]_i_3 
       (.I0(shell_top_sa_pe_ba_2_1[6]),
        .I1(reg_542[6]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[7]_i_4 
       (.I0(shell_top_sa_pe_ba_2_1[5]),
        .I1(reg_542[5]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_2_1[7]_i_5 
       (.I0(shell_top_sa_pe_ba_2_1[4]),
        .I1(reg_542[4]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_2_1[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_1_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_1_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_1_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_2_1_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_2_1_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_2_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_1[11:8]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[11:8]),
        .S({\shell_top_sa_pe_ba_2_1[11]_i_2_n_0 ,\shell_top_sa_pe_ba_2_1[11]_i_3_n_0 ,\shell_top_sa_pe_ba_2_1[11]_i_4_n_0 ,\shell_top_sa_pe_ba_2_1[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_1_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_1_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_1_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_2_1_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_2_1_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_2_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_1[15:12]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[15:12]),
        .S({\shell_top_sa_pe_ba_2_1[15]_i_2_n_0 ,\shell_top_sa_pe_ba_2_1[15]_i_3_n_0 ,\shell_top_sa_pe_ba_2_1[15]_i_4_n_0 ,\shell_top_sa_pe_ba_2_1[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_1_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_1_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_1_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_2_1_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_2_1_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_2_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_1[19:16]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[19:16]),
        .S({\shell_top_sa_pe_ba_2_1[19]_i_2_n_0 ,\shell_top_sa_pe_ba_2_1[19]_i_3_n_0 ,\shell_top_sa_pe_ba_2_1[19]_i_4_n_0 ,\shell_top_sa_pe_ba_2_1[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_1_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_1_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_1_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_2_1_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_2_1_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_2_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_1[23:20]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[23:20]),
        .S({\shell_top_sa_pe_ba_2_1[23]_i_2_n_0 ,\shell_top_sa_pe_ba_2_1[23]_i_3_n_0 ,\shell_top_sa_pe_ba_2_1[23]_i_4_n_0 ,\shell_top_sa_pe_ba_2_1[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_1_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_1_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_1_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_2_1_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_2_1_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_2_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_1[27:24]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[27:24]),
        .S({\shell_top_sa_pe_ba_2_1[27]_i_2_n_0 ,\shell_top_sa_pe_ba_2_1[27]_i_3_n_0 ,\shell_top_sa_pe_ba_2_1[27]_i_4_n_0 ,\shell_top_sa_pe_ba_2_1[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_1_reg[31]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_1_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_2_1_reg[31]_i_1_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_2_1_reg[31]_i_1_n_1 ,\shell_top_sa_pe_ba_2_1_reg[31]_i_1_n_2 ,\shell_top_sa_pe_ba_2_1_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_2_1[30:28]}),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[31:28]),
        .S({\shell_top_sa_pe_ba_2_1[31]_i_2_n_0 ,\shell_top_sa_pe_ba_2_1[31]_i_3_n_0 ,\shell_top_sa_pe_ba_2_1[31]_i_4_n_0 ,\shell_top_sa_pe_ba_2_1[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_2_1_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_2_1_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_2_1_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_2_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_1[3:0]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[3:0]),
        .S({\shell_top_sa_pe_ba_2_1[3]_i_2_n_0 ,\shell_top_sa_pe_ba_2_1[3]_i_3_n_0 ,\shell_top_sa_pe_ba_2_1[3]_i_4_n_0 ,\shell_top_sa_pe_ba_2_1[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_1_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_1_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_1_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_2_1_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_2_1_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_2_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_1[7:4]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_1_o[7:4]),
        .S({\shell_top_sa_pe_ba_2_1[7]_i_2_n_0 ,\shell_top_sa_pe_ba_2_1[7]_i_3_n_0 ,\shell_top_sa_pe_ba_2_1[7]_i_4_n_0 ,\shell_top_sa_pe_ba_2_1[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[11]_i_2 
       (.I0(shell_top_sa_pe_ba_2_2[11]),
        .I1(reg_538[11]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[11]_i_3 
       (.I0(shell_top_sa_pe_ba_2_2[10]),
        .I1(reg_538[10]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[11]_i_4 
       (.I0(shell_top_sa_pe_ba_2_2[9]),
        .I1(reg_538[9]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[11]_i_5 
       (.I0(shell_top_sa_pe_ba_2_2[8]),
        .I1(reg_538[8]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[15]_i_2 
       (.I0(shell_top_sa_pe_ba_2_2[15]),
        .I1(reg_538[15]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[15]_i_3 
       (.I0(shell_top_sa_pe_ba_2_2[14]),
        .I1(reg_538[14]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[15]_i_4 
       (.I0(shell_top_sa_pe_ba_2_2[13]),
        .I1(reg_538[13]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[15]_i_5 
       (.I0(shell_top_sa_pe_ba_2_2[12]),
        .I1(reg_538[12]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[19]_i_2 
       (.I0(shell_top_sa_pe_ba_2_2[19]),
        .I1(reg_538[19]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[19]_i_3 
       (.I0(shell_top_sa_pe_ba_2_2[18]),
        .I1(reg_538[18]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[19]_i_4 
       (.I0(shell_top_sa_pe_ba_2_2[17]),
        .I1(reg_538[17]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[19]_i_5 
       (.I0(shell_top_sa_pe_ba_2_2[16]),
        .I1(reg_538[16]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[23]_i_2 
       (.I0(shell_top_sa_pe_ba_2_2[23]),
        .I1(reg_538[23]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[23]_i_3 
       (.I0(shell_top_sa_pe_ba_2_2[22]),
        .I1(reg_538[22]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[23]_i_4 
       (.I0(shell_top_sa_pe_ba_2_2[21]),
        .I1(reg_538[21]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[23]_i_5 
       (.I0(shell_top_sa_pe_ba_2_2[20]),
        .I1(reg_538[20]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[27]_i_2 
       (.I0(shell_top_sa_pe_ba_2_2[27]),
        .I1(reg_538[27]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[27]_i_3 
       (.I0(shell_top_sa_pe_ba_2_2[26]),
        .I1(reg_538[26]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[27]_i_4 
       (.I0(shell_top_sa_pe_ba_2_2[25]),
        .I1(reg_538[25]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[27]_i_5 
       (.I0(shell_top_sa_pe_ba_2_2[24]),
        .I1(reg_538[24]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFF0080)) 
    \shell_top_sa_pe_ba_2_2[31]_i_1 
       (.I0(\shell_top_sa_pe_ba_2_3_reg[0] [1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(\ap_CS_fsm[1]_i_3_n_0 ),
        .I4(\shell_top_sa_pe_ba_2_3_reg[0] [2]),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_2_2[31]_i_3 
       (.I0(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(reg_538[31]),
        .I3(shell_top_sa_pe_ba_2_2[31]),
        .O(\shell_top_sa_pe_ba_2_2[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[31]_i_4 
       (.I0(shell_top_sa_pe_ba_2_2[30]),
        .I1(reg_538[30]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[31]_i_5 
       (.I0(shell_top_sa_pe_ba_2_2[29]),
        .I1(reg_538[29]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[31]_i_6 
       (.I0(shell_top_sa_pe_ba_2_2[28]),
        .I1(reg_538[28]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[3]_i_2 
       (.I0(shell_top_sa_pe_ba_2_2[3]),
        .I1(reg_538[3]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[3]_i_3 
       (.I0(shell_top_sa_pe_ba_2_2[2]),
        .I1(reg_538[2]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[3]_i_4 
       (.I0(shell_top_sa_pe_ba_2_2[1]),
        .I1(reg_538[1]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[3]_i_5 
       (.I0(shell_top_sa_pe_ba_2_2[0]),
        .I1(reg_538[0]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[7]_i_2 
       (.I0(shell_top_sa_pe_ba_2_2[7]),
        .I1(reg_538[7]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[7]_i_3 
       (.I0(shell_top_sa_pe_ba_2_2[6]),
        .I1(reg_538[6]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[7]_i_4 
       (.I0(shell_top_sa_pe_ba_2_2[5]),
        .I1(reg_538[5]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[7]_i_5 
       (.I0(shell_top_sa_pe_ba_2_2[4]),
        .I1(reg_538[4]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_2_2[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_2_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_2_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_2_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_2_2_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_2_2_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_2_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_2[11:8]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[11:8]),
        .S({\shell_top_sa_pe_ba_2_2[11]_i_2_n_0 ,\shell_top_sa_pe_ba_2_2[11]_i_3_n_0 ,\shell_top_sa_pe_ba_2_2[11]_i_4_n_0 ,\shell_top_sa_pe_ba_2_2[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_2_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_2_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_2_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_2_2_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_2_2_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_2_2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_2[15:12]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[15:12]),
        .S({\shell_top_sa_pe_ba_2_2[15]_i_2_n_0 ,\shell_top_sa_pe_ba_2_2[15]_i_3_n_0 ,\shell_top_sa_pe_ba_2_2[15]_i_4_n_0 ,\shell_top_sa_pe_ba_2_2[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_2_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_2_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_2_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_2_2_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_2_2_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_2_2_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_2[19:16]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[19:16]),
        .S({\shell_top_sa_pe_ba_2_2[19]_i_2_n_0 ,\shell_top_sa_pe_ba_2_2[19]_i_3_n_0 ,\shell_top_sa_pe_ba_2_2[19]_i_4_n_0 ,\shell_top_sa_pe_ba_2_2[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_2_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_2_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_2_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_2_2_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_2_2_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_2_2_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_2[23:20]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[23:20]),
        .S({\shell_top_sa_pe_ba_2_2[23]_i_2_n_0 ,\shell_top_sa_pe_ba_2_2[23]_i_3_n_0 ,\shell_top_sa_pe_ba_2_2[23]_i_4_n_0 ,\shell_top_sa_pe_ba_2_2[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_2_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_2_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_2_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_2_2_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_2_2_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_2_2_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_2[27:24]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[27:24]),
        .S({\shell_top_sa_pe_ba_2_2[27]_i_2_n_0 ,\shell_top_sa_pe_ba_2_2[27]_i_3_n_0 ,\shell_top_sa_pe_ba_2_2[27]_i_4_n_0 ,\shell_top_sa_pe_ba_2_2[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_2_reg[31]_i_2 
       (.CI(\shell_top_sa_pe_ba_2_2_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_2_2_reg[31]_i_2_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_2_2_reg[31]_i_2_n_1 ,\shell_top_sa_pe_ba_2_2_reg[31]_i_2_n_2 ,\shell_top_sa_pe_ba_2_2_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_2_2[30:28]}),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[31:28]),
        .S({\shell_top_sa_pe_ba_2_2[31]_i_3_n_0 ,\shell_top_sa_pe_ba_2_2[31]_i_4_n_0 ,\shell_top_sa_pe_ba_2_2[31]_i_5_n_0 ,\shell_top_sa_pe_ba_2_2[31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_2_2_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_2_2_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_2_2_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_2_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_2[3:0]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[3:0]),
        .S({\shell_top_sa_pe_ba_2_2[3]_i_2_n_0 ,\shell_top_sa_pe_ba_2_2[3]_i_3_n_0 ,\shell_top_sa_pe_ba_2_2[3]_i_4_n_0 ,\shell_top_sa_pe_ba_2_2[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_2_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_2_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_2_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_2_2_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_2_2_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_2_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_2[7:4]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_2_o[7:4]),
        .S({\shell_top_sa_pe_ba_2_2[7]_i_2_n_0 ,\shell_top_sa_pe_ba_2_2[7]_i_3_n_0 ,\shell_top_sa_pe_ba_2_2[7]_i_4_n_0 ,\shell_top_sa_pe_ba_2_2[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[11]_i_2 
       (.I0(shell_top_sa_pe_ba_2_3[11]),
        .I1(reg_538[11]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[11]_i_3 
       (.I0(shell_top_sa_pe_ba_2_3[10]),
        .I1(reg_538[10]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[11]_i_4 
       (.I0(shell_top_sa_pe_ba_2_3[9]),
        .I1(reg_538[9]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[11]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[8]),
        .I1(reg_538[8]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[15]_i_2 
       (.I0(shell_top_sa_pe_ba_2_3[15]),
        .I1(reg_538[15]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[15]_i_3 
       (.I0(shell_top_sa_pe_ba_2_3[14]),
        .I1(reg_538[14]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[15]_i_4 
       (.I0(shell_top_sa_pe_ba_2_3[13]),
        .I1(reg_538[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[15]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[12]),
        .I1(reg_538[12]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[19]_i_2 
       (.I0(shell_top_sa_pe_ba_2_3[19]),
        .I1(reg_538[19]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[19]_i_3 
       (.I0(shell_top_sa_pe_ba_2_3[18]),
        .I1(reg_538[18]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[19]_i_4 
       (.I0(shell_top_sa_pe_ba_2_3[17]),
        .I1(reg_538[17]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[19]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[16]),
        .I1(reg_538[16]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[23]_i_2 
       (.I0(shell_top_sa_pe_ba_2_3[23]),
        .I1(reg_538[23]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[23]_i_3 
       (.I0(shell_top_sa_pe_ba_2_3[22]),
        .I1(reg_538[22]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[23]_i_4 
       (.I0(shell_top_sa_pe_ba_2_3[21]),
        .I1(reg_538[21]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[23]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[20]),
        .I1(reg_538[20]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[27]_i_2 
       (.I0(shell_top_sa_pe_ba_2_3[27]),
        .I1(reg_538[27]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[27]_i_3 
       (.I0(shell_top_sa_pe_ba_2_3[26]),
        .I1(reg_538[26]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[27]_i_4 
       (.I0(shell_top_sa_pe_ba_2_3[25]),
        .I1(reg_538[25]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[27]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[24]),
        .I1(reg_538[24]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \shell_top_sa_pe_ba_2_3[31]_i_1 
       (.I0(\shell_top_sa_pe_bw_1_2[31]_i_2_n_0 ),
        .I1(\shell_top_sa_pe_ba_2_3_reg[0] [1]),
        .I2(\shell_top_sa_pe_ba_2_3_reg[0] [2]),
        .O(\ap_CS_fsm_reg[4] ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_2_3[31]_i_3 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(reg_538[31]),
        .I3(shell_top_sa_pe_ba_2_3[31]),
        .O(\shell_top_sa_pe_ba_2_3[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[31]_i_4 
       (.I0(shell_top_sa_pe_ba_2_3[30]),
        .I1(reg_538[30]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[31]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[29]),
        .I1(reg_538[29]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[31]_i_6 
       (.I0(shell_top_sa_pe_ba_2_3[28]),
        .I1(reg_538[28]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[3]_i_2 
       (.I0(shell_top_sa_pe_ba_2_3[3]),
        .I1(reg_538[3]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[3]_i_3 
       (.I0(shell_top_sa_pe_ba_2_3[2]),
        .I1(reg_538[2]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[3]_i_4 
       (.I0(shell_top_sa_pe_ba_2_3[1]),
        .I1(reg_538[1]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[3]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[0]),
        .I1(reg_538[0]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[7]_i_2 
       (.I0(shell_top_sa_pe_ba_2_3[7]),
        .I1(reg_538[7]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[7]_i_3 
       (.I0(shell_top_sa_pe_ba_2_3[6]),
        .I1(reg_538[6]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[7]_i_4 
       (.I0(shell_top_sa_pe_ba_2_3[5]),
        .I1(reg_538[5]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[7]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[4]),
        .I1(reg_538[4]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_2_3[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_3_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_3_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_3_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_2_3_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_2_3_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_2_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_3[11:8]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[11:8]),
        .S({\shell_top_sa_pe_ba_2_3[11]_i_2_n_0 ,\shell_top_sa_pe_ba_2_3[11]_i_3_n_0 ,\shell_top_sa_pe_ba_2_3[11]_i_4_n_0 ,\shell_top_sa_pe_ba_2_3[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_3_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_3_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_3_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_2_3_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_2_3_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_2_3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_3[15:12]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[15:12]),
        .S({\shell_top_sa_pe_ba_2_3[15]_i_2_n_0 ,\shell_top_sa_pe_ba_2_3[15]_i_3_n_0 ,\shell_top_sa_pe_ba_2_3[15]_i_4_n_0 ,\shell_top_sa_pe_ba_2_3[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_3_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_3_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_3_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_2_3_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_2_3_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_2_3_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_3[19:16]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[19:16]),
        .S({\shell_top_sa_pe_ba_2_3[19]_i_2_n_0 ,\shell_top_sa_pe_ba_2_3[19]_i_3_n_0 ,\shell_top_sa_pe_ba_2_3[19]_i_4_n_0 ,\shell_top_sa_pe_ba_2_3[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_3_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_3_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_3_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_2_3_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_2_3_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_2_3_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_3[23:20]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[23:20]),
        .S({\shell_top_sa_pe_ba_2_3[23]_i_2_n_0 ,\shell_top_sa_pe_ba_2_3[23]_i_3_n_0 ,\shell_top_sa_pe_ba_2_3[23]_i_4_n_0 ,\shell_top_sa_pe_ba_2_3[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_3_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_3_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_3_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_2_3_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_2_3_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_2_3_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_3[27:24]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[27:24]),
        .S({\shell_top_sa_pe_ba_2_3[27]_i_2_n_0 ,\shell_top_sa_pe_ba_2_3[27]_i_3_n_0 ,\shell_top_sa_pe_ba_2_3[27]_i_4_n_0 ,\shell_top_sa_pe_ba_2_3[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_3_reg[31]_i_2 
       (.CI(\shell_top_sa_pe_ba_2_3_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_2_3_reg[31]_i_2_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_2_3_reg[31]_i_2_n_1 ,\shell_top_sa_pe_ba_2_3_reg[31]_i_2_n_2 ,\shell_top_sa_pe_ba_2_3_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_2_3[30:28]}),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[31:28]),
        .S({\shell_top_sa_pe_ba_2_3[31]_i_3_n_0 ,\shell_top_sa_pe_ba_2_3[31]_i_4_n_0 ,\shell_top_sa_pe_ba_2_3[31]_i_5_n_0 ,\shell_top_sa_pe_ba_2_3[31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_2_3_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_2_3_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_2_3_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_2_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_3[3:0]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[3:0]),
        .S({\shell_top_sa_pe_ba_2_3[3]_i_2_n_0 ,\shell_top_sa_pe_ba_2_3[3]_i_3_n_0 ,\shell_top_sa_pe_ba_2_3[3]_i_4_n_0 ,\shell_top_sa_pe_ba_2_3[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_3_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_3_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_3_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_2_3_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_2_3_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_2_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_3[7:4]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o[7:4]),
        .S({\shell_top_sa_pe_ba_2_3[7]_i_2_n_0 ,\shell_top_sa_pe_ba_2_3[7]_i_3_n_0 ,\shell_top_sa_pe_ba_2_3[7]_i_4_n_0 ,\shell_top_sa_pe_ba_2_3[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[11]_i_2 
       (.I0(shell_top_sa_pe_ba_3_0[11]),
        .I1(reg_554[11]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[11]_i_3 
       (.I0(shell_top_sa_pe_ba_3_0[10]),
        .I1(reg_554[10]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[11]_i_4 
       (.I0(shell_top_sa_pe_ba_3_0[9]),
        .I1(reg_554[9]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[11]_i_5 
       (.I0(shell_top_sa_pe_ba_3_0[8]),
        .I1(reg_554[8]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[15]_i_2 
       (.I0(shell_top_sa_pe_ba_3_0[15]),
        .I1(reg_554[15]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[15]_i_3 
       (.I0(shell_top_sa_pe_ba_3_0[14]),
        .I1(reg_554[14]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[15]_i_4 
       (.I0(shell_top_sa_pe_ba_3_0[13]),
        .I1(reg_554[13]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[15]_i_5 
       (.I0(shell_top_sa_pe_ba_3_0[12]),
        .I1(reg_554[12]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[19]_i_2 
       (.I0(shell_top_sa_pe_ba_3_0[19]),
        .I1(reg_554[19]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[19]_i_3 
       (.I0(shell_top_sa_pe_ba_3_0[18]),
        .I1(reg_554[18]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[19]_i_4 
       (.I0(shell_top_sa_pe_ba_3_0[17]),
        .I1(reg_554[17]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[19]_i_5 
       (.I0(shell_top_sa_pe_ba_3_0[16]),
        .I1(reg_554[16]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[23]_i_2 
       (.I0(shell_top_sa_pe_ba_3_0[23]),
        .I1(reg_554[23]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[23]_i_3 
       (.I0(shell_top_sa_pe_ba_3_0[22]),
        .I1(reg_554[22]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[23]_i_4 
       (.I0(shell_top_sa_pe_ba_3_0[21]),
        .I1(reg_554[21]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[23]_i_5 
       (.I0(shell_top_sa_pe_ba_3_0[20]),
        .I1(reg_554[20]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[27]_i_2 
       (.I0(shell_top_sa_pe_ba_3_0[27]),
        .I1(reg_554[27]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[27]_i_3 
       (.I0(shell_top_sa_pe_ba_3_0[26]),
        .I1(reg_554[26]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[27]_i_4 
       (.I0(shell_top_sa_pe_ba_3_0[25]),
        .I1(reg_554[25]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[27]_i_5 
       (.I0(shell_top_sa_pe_ba_3_0[24]),
        .I1(reg_554[24]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_3_0[31]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(reg_554[31]),
        .I3(shell_top_sa_pe_ba_3_0[31]),
        .O(\shell_top_sa_pe_ba_3_0[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[31]_i_3 
       (.I0(shell_top_sa_pe_ba_3_0[30]),
        .I1(reg_554[30]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[31]_i_4 
       (.I0(shell_top_sa_pe_ba_3_0[29]),
        .I1(reg_554[29]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[31]_i_5 
       (.I0(shell_top_sa_pe_ba_3_0[28]),
        .I1(reg_554[28]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[3]_i_2 
       (.I0(shell_top_sa_pe_ba_3_0[3]),
        .I1(reg_554[3]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[3]_i_3 
       (.I0(shell_top_sa_pe_ba_3_0[2]),
        .I1(reg_554[2]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[3]_i_4 
       (.I0(shell_top_sa_pe_ba_3_0[1]),
        .I1(reg_554[1]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[3]_i_5 
       (.I0(shell_top_sa_pe_ba_3_0[0]),
        .I1(reg_554[0]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[7]_i_2 
       (.I0(shell_top_sa_pe_ba_3_0[7]),
        .I1(reg_554[7]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[7]_i_3 
       (.I0(shell_top_sa_pe_ba_3_0[6]),
        .I1(reg_554[6]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[7]_i_4 
       (.I0(shell_top_sa_pe_ba_3_0[5]),
        .I1(reg_554[5]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[7]_i_5 
       (.I0(shell_top_sa_pe_ba_3_0[4]),
        .I1(reg_554[4]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\shell_top_sa_pe_ba_3_0[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_0_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_0_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_0_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_3_0_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_3_0_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_3_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_0[11:8]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[11:8]),
        .S({\shell_top_sa_pe_ba_3_0[11]_i_2_n_0 ,\shell_top_sa_pe_ba_3_0[11]_i_3_n_0 ,\shell_top_sa_pe_ba_3_0[11]_i_4_n_0 ,\shell_top_sa_pe_ba_3_0[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_0_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_0_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_0_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_3_0_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_3_0_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_3_0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_0[15:12]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[15:12]),
        .S({\shell_top_sa_pe_ba_3_0[15]_i_2_n_0 ,\shell_top_sa_pe_ba_3_0[15]_i_3_n_0 ,\shell_top_sa_pe_ba_3_0[15]_i_4_n_0 ,\shell_top_sa_pe_ba_3_0[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_0_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_0_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_0_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_3_0_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_3_0_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_3_0_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_0[19:16]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[19:16]),
        .S({\shell_top_sa_pe_ba_3_0[19]_i_2_n_0 ,\shell_top_sa_pe_ba_3_0[19]_i_3_n_0 ,\shell_top_sa_pe_ba_3_0[19]_i_4_n_0 ,\shell_top_sa_pe_ba_3_0[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_0_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_0_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_0_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_3_0_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_3_0_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_3_0_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_0[23:20]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[23:20]),
        .S({\shell_top_sa_pe_ba_3_0[23]_i_2_n_0 ,\shell_top_sa_pe_ba_3_0[23]_i_3_n_0 ,\shell_top_sa_pe_ba_3_0[23]_i_4_n_0 ,\shell_top_sa_pe_ba_3_0[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_0_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_0_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_0_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_3_0_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_3_0_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_3_0_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_0[27:24]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[27:24]),
        .S({\shell_top_sa_pe_ba_3_0[27]_i_2_n_0 ,\shell_top_sa_pe_ba_3_0[27]_i_3_n_0 ,\shell_top_sa_pe_ba_3_0[27]_i_4_n_0 ,\shell_top_sa_pe_ba_3_0[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_0_reg[31]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_0_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_3_0_reg[31]_i_1_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_3_0_reg[31]_i_1_n_1 ,\shell_top_sa_pe_ba_3_0_reg[31]_i_1_n_2 ,\shell_top_sa_pe_ba_3_0_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_3_0[30:28]}),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[31:28]),
        .S({\shell_top_sa_pe_ba_3_0[31]_i_2_n_0 ,\shell_top_sa_pe_ba_3_0[31]_i_3_n_0 ,\shell_top_sa_pe_ba_3_0[31]_i_4_n_0 ,\shell_top_sa_pe_ba_3_0[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_3_0_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_3_0_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_3_0_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_3_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_0[3:0]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[3:0]),
        .S({\shell_top_sa_pe_ba_3_0[3]_i_2_n_0 ,\shell_top_sa_pe_ba_3_0[3]_i_3_n_0 ,\shell_top_sa_pe_ba_3_0[3]_i_4_n_0 ,\shell_top_sa_pe_ba_3_0[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_0_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_0_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_0_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_3_0_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_3_0_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_3_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_0[7:4]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_0_o[7:4]),
        .S({\shell_top_sa_pe_ba_3_0[7]_i_2_n_0 ,\shell_top_sa_pe_ba_3_0[7]_i_3_n_0 ,\shell_top_sa_pe_ba_3_0[7]_i_4_n_0 ,\shell_top_sa_pe_ba_3_0[7]_i_5_n_0 }));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[11]_i_2 
       (.I0(shell_top_sa_pe_ba_3_1[11]),
        .I1(reg_546[11]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[11]_i_3 
       (.I0(shell_top_sa_pe_ba_3_1[10]),
        .I1(reg_546[10]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[11]_i_4 
       (.I0(shell_top_sa_pe_ba_3_1[9]),
        .I1(reg_546[9]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[11]_i_5 
       (.I0(shell_top_sa_pe_ba_3_1[8]),
        .I1(reg_546[8]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[15]_i_2 
       (.I0(shell_top_sa_pe_ba_3_1[15]),
        .I1(reg_546[15]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[15]_i_3 
       (.I0(shell_top_sa_pe_ba_3_1[14]),
        .I1(reg_546[14]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[15]_i_4 
       (.I0(shell_top_sa_pe_ba_3_1[13]),
        .I1(reg_546[13]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[15]_i_5 
       (.I0(shell_top_sa_pe_ba_3_1[12]),
        .I1(reg_546[12]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[19]_i_2 
       (.I0(shell_top_sa_pe_ba_3_1[19]),
        .I1(reg_546[19]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[19]_i_3 
       (.I0(shell_top_sa_pe_ba_3_1[18]),
        .I1(reg_546[18]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[19]_i_4 
       (.I0(shell_top_sa_pe_ba_3_1[17]),
        .I1(reg_546[17]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[19]_i_5 
       (.I0(shell_top_sa_pe_ba_3_1[16]),
        .I1(reg_546[16]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[23]_i_2 
       (.I0(shell_top_sa_pe_ba_3_1[23]),
        .I1(reg_546[23]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[23]_i_3 
       (.I0(shell_top_sa_pe_ba_3_1[22]),
        .I1(reg_546[22]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[23]_i_4 
       (.I0(shell_top_sa_pe_ba_3_1[21]),
        .I1(reg_546[21]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[23]_i_5 
       (.I0(shell_top_sa_pe_ba_3_1[20]),
        .I1(reg_546[20]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[27]_i_2 
       (.I0(shell_top_sa_pe_ba_3_1[27]),
        .I1(reg_546[27]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[27]_i_3 
       (.I0(shell_top_sa_pe_ba_3_1[26]),
        .I1(reg_546[26]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[27]_i_4 
       (.I0(shell_top_sa_pe_ba_3_1[25]),
        .I1(reg_546[25]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[27]_i_5 
       (.I0(shell_top_sa_pe_ba_3_1[24]),
        .I1(reg_546[24]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \shell_top_sa_pe_ba_3_1[31]_i_2 
       (.I0(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .I1(reg_546[31]),
        .I2(shell_top_sa_pe_ba_3_1[31]),
        .O(\shell_top_sa_pe_ba_3_1[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[31]_i_3 
       (.I0(shell_top_sa_pe_ba_3_1[30]),
        .I1(reg_546[30]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[31]_i_4 
       (.I0(shell_top_sa_pe_ba_3_1[29]),
        .I1(reg_546[29]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[31]_i_5 
       (.I0(shell_top_sa_pe_ba_3_1[28]),
        .I1(reg_546[28]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[3]_i_2 
       (.I0(shell_top_sa_pe_ba_3_1[3]),
        .I1(reg_546[3]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[3]_i_3 
       (.I0(shell_top_sa_pe_ba_3_1[2]),
        .I1(reg_546[2]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[3]_i_4 
       (.I0(shell_top_sa_pe_ba_3_1[1]),
        .I1(reg_546[1]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[3]_i_5 
       (.I0(shell_top_sa_pe_ba_3_1[0]),
        .I1(reg_546[0]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[7]_i_2 
       (.I0(shell_top_sa_pe_ba_3_1[7]),
        .I1(reg_546[7]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[7]_i_3 
       (.I0(shell_top_sa_pe_ba_3_1[6]),
        .I1(reg_546[6]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[7]_i_4 
       (.I0(shell_top_sa_pe_ba_3_1[5]),
        .I1(reg_546[5]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_3_1[7]_i_5 
       (.I0(shell_top_sa_pe_ba_3_1[4]),
        .I1(reg_546[4]),
        .I2(ap_phi_reg_pp0_iter3_value_a_8_reg_4623),
        .O(\shell_top_sa_pe_ba_3_1[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_1_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_1_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_1_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_3_1_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_3_1_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_3_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_1[11:8]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[11:8]),
        .S({\shell_top_sa_pe_ba_3_1[11]_i_2_n_0 ,\shell_top_sa_pe_ba_3_1[11]_i_3_n_0 ,\shell_top_sa_pe_ba_3_1[11]_i_4_n_0 ,\shell_top_sa_pe_ba_3_1[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_1_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_1_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_1_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_3_1_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_3_1_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_3_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_1[15:12]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[15:12]),
        .S({\shell_top_sa_pe_ba_3_1[15]_i_2_n_0 ,\shell_top_sa_pe_ba_3_1[15]_i_3_n_0 ,\shell_top_sa_pe_ba_3_1[15]_i_4_n_0 ,\shell_top_sa_pe_ba_3_1[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_1_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_1_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_1_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_3_1_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_3_1_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_3_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_1[19:16]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[19:16]),
        .S({\shell_top_sa_pe_ba_3_1[19]_i_2_n_0 ,\shell_top_sa_pe_ba_3_1[19]_i_3_n_0 ,\shell_top_sa_pe_ba_3_1[19]_i_4_n_0 ,\shell_top_sa_pe_ba_3_1[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_1_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_1_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_1_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_3_1_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_3_1_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_3_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_1[23:20]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[23:20]),
        .S({\shell_top_sa_pe_ba_3_1[23]_i_2_n_0 ,\shell_top_sa_pe_ba_3_1[23]_i_3_n_0 ,\shell_top_sa_pe_ba_3_1[23]_i_4_n_0 ,\shell_top_sa_pe_ba_3_1[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_1_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_1_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_1_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_3_1_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_3_1_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_3_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_1[27:24]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[27:24]),
        .S({\shell_top_sa_pe_ba_3_1[27]_i_2_n_0 ,\shell_top_sa_pe_ba_3_1[27]_i_3_n_0 ,\shell_top_sa_pe_ba_3_1[27]_i_4_n_0 ,\shell_top_sa_pe_ba_3_1[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_1_reg[31]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_1_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_3_1_reg[31]_i_1_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_3_1_reg[31]_i_1_n_1 ,\shell_top_sa_pe_ba_3_1_reg[31]_i_1_n_2 ,\shell_top_sa_pe_ba_3_1_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_3_1[30:28]}),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[31:28]),
        .S({\shell_top_sa_pe_ba_3_1[31]_i_2_n_0 ,\shell_top_sa_pe_ba_3_1[31]_i_3_n_0 ,\shell_top_sa_pe_ba_3_1[31]_i_4_n_0 ,\shell_top_sa_pe_ba_3_1[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_3_1_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_3_1_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_3_1_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_3_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_1[3:0]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[3:0]),
        .S({\shell_top_sa_pe_ba_3_1[3]_i_2_n_0 ,\shell_top_sa_pe_ba_3_1[3]_i_3_n_0 ,\shell_top_sa_pe_ba_3_1[3]_i_4_n_0 ,\shell_top_sa_pe_ba_3_1[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_1_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_1_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_1_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_3_1_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_3_1_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_3_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_1[7:4]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o[7:4]),
        .S({\shell_top_sa_pe_ba_3_1[7]_i_2_n_0 ,\shell_top_sa_pe_ba_3_1[7]_i_3_n_0 ,\shell_top_sa_pe_ba_3_1[7]_i_4_n_0 ,\shell_top_sa_pe_ba_3_1[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[11]_i_2 
       (.I0(shell_top_sa_pe_ba_3_2[11]),
        .I1(reg_542[11]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[11]_i_3 
       (.I0(shell_top_sa_pe_ba_3_2[10]),
        .I1(reg_542[10]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[11]_i_4 
       (.I0(shell_top_sa_pe_ba_3_2[9]),
        .I1(reg_542[9]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[11]_i_5 
       (.I0(shell_top_sa_pe_ba_3_2[8]),
        .I1(reg_542[8]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[15]_i_2 
       (.I0(shell_top_sa_pe_ba_3_2[15]),
        .I1(reg_542[15]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[15]_i_3 
       (.I0(shell_top_sa_pe_ba_3_2[14]),
        .I1(reg_542[14]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[15]_i_4 
       (.I0(shell_top_sa_pe_ba_3_2[13]),
        .I1(reg_542[13]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[15]_i_5 
       (.I0(shell_top_sa_pe_ba_3_2[12]),
        .I1(reg_542[12]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[19]_i_2 
       (.I0(shell_top_sa_pe_ba_3_2[19]),
        .I1(reg_542[19]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[19]_i_3 
       (.I0(shell_top_sa_pe_ba_3_2[18]),
        .I1(reg_542[18]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[19]_i_4 
       (.I0(shell_top_sa_pe_ba_3_2[17]),
        .I1(reg_542[17]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[19]_i_5 
       (.I0(shell_top_sa_pe_ba_3_2[16]),
        .I1(reg_542[16]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[23]_i_2 
       (.I0(shell_top_sa_pe_ba_3_2[23]),
        .I1(reg_542[23]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[23]_i_3 
       (.I0(shell_top_sa_pe_ba_3_2[22]),
        .I1(reg_542[22]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[23]_i_4 
       (.I0(shell_top_sa_pe_ba_3_2[21]),
        .I1(reg_542[21]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[23]_i_5 
       (.I0(shell_top_sa_pe_ba_3_2[20]),
        .I1(reg_542[20]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[27]_i_2 
       (.I0(shell_top_sa_pe_ba_3_2[27]),
        .I1(reg_542[27]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[27]_i_3 
       (.I0(shell_top_sa_pe_ba_3_2[26]),
        .I1(reg_542[26]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[27]_i_4 
       (.I0(shell_top_sa_pe_ba_3_2[25]),
        .I1(reg_542[25]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[27]_i_5 
       (.I0(shell_top_sa_pe_ba_3_2[24]),
        .I1(reg_542[24]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_3_2[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(reg_542[31]),
        .I3(shell_top_sa_pe_ba_3_2[31]),
        .O(\shell_top_sa_pe_ba_3_2[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[31]_i_3 
       (.I0(shell_top_sa_pe_ba_3_2[30]),
        .I1(reg_542[30]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[31]_i_4 
       (.I0(shell_top_sa_pe_ba_3_2[29]),
        .I1(reg_542[29]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[31]_i_5 
       (.I0(shell_top_sa_pe_ba_3_2[28]),
        .I1(reg_542[28]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[3]_i_2 
       (.I0(shell_top_sa_pe_ba_3_2[3]),
        .I1(reg_542[3]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[3]_i_3 
       (.I0(shell_top_sa_pe_ba_3_2[2]),
        .I1(reg_542[2]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[3]_i_4 
       (.I0(shell_top_sa_pe_ba_3_2[1]),
        .I1(reg_542[1]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[3]_i_5 
       (.I0(shell_top_sa_pe_ba_3_2[0]),
        .I1(reg_542[0]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[7]_i_2 
       (.I0(shell_top_sa_pe_ba_3_2[7]),
        .I1(reg_542[7]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[7]_i_3 
       (.I0(shell_top_sa_pe_ba_3_2[6]),
        .I1(reg_542[6]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[7]_i_4 
       (.I0(shell_top_sa_pe_ba_3_2[5]),
        .I1(reg_542[5]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[7]_i_5 
       (.I0(shell_top_sa_pe_ba_3_2[4]),
        .I1(reg_542[4]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\shell_top_sa_pe_ba_3_2[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_2_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_2_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_2_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_3_2_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_3_2_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_3_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_2[11:8]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[11:8]),
        .S({\shell_top_sa_pe_ba_3_2[11]_i_2_n_0 ,\shell_top_sa_pe_ba_3_2[11]_i_3_n_0 ,\shell_top_sa_pe_ba_3_2[11]_i_4_n_0 ,\shell_top_sa_pe_ba_3_2[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_2_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_2_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_2_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_3_2_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_3_2_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_3_2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_2[15:12]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[15:12]),
        .S({\shell_top_sa_pe_ba_3_2[15]_i_2_n_0 ,\shell_top_sa_pe_ba_3_2[15]_i_3_n_0 ,\shell_top_sa_pe_ba_3_2[15]_i_4_n_0 ,\shell_top_sa_pe_ba_3_2[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_2_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_2_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_2_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_3_2_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_3_2_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_3_2_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_2[19:16]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[19:16]),
        .S({\shell_top_sa_pe_ba_3_2[19]_i_2_n_0 ,\shell_top_sa_pe_ba_3_2[19]_i_3_n_0 ,\shell_top_sa_pe_ba_3_2[19]_i_4_n_0 ,\shell_top_sa_pe_ba_3_2[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_2_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_2_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_2_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_3_2_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_3_2_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_3_2_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_2[23:20]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[23:20]),
        .S({\shell_top_sa_pe_ba_3_2[23]_i_2_n_0 ,\shell_top_sa_pe_ba_3_2[23]_i_3_n_0 ,\shell_top_sa_pe_ba_3_2[23]_i_4_n_0 ,\shell_top_sa_pe_ba_3_2[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_2_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_2_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_2_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_3_2_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_3_2_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_3_2_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_2[27:24]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[27:24]),
        .S({\shell_top_sa_pe_ba_3_2[27]_i_2_n_0 ,\shell_top_sa_pe_ba_3_2[27]_i_3_n_0 ,\shell_top_sa_pe_ba_3_2[27]_i_4_n_0 ,\shell_top_sa_pe_ba_3_2[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_2_reg[31]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_2_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_3_2_reg[31]_i_1_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_3_2_reg[31]_i_1_n_1 ,\shell_top_sa_pe_ba_3_2_reg[31]_i_1_n_2 ,\shell_top_sa_pe_ba_3_2_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_3_2[30:28]}),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[31:28]),
        .S({\shell_top_sa_pe_ba_3_2[31]_i_2_n_0 ,\shell_top_sa_pe_ba_3_2[31]_i_3_n_0 ,\shell_top_sa_pe_ba_3_2[31]_i_4_n_0 ,\shell_top_sa_pe_ba_3_2[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_3_2_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_3_2_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_3_2_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_3_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_2[3:0]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[3:0]),
        .S({\shell_top_sa_pe_ba_3_2[3]_i_2_n_0 ,\shell_top_sa_pe_ba_3_2[3]_i_3_n_0 ,\shell_top_sa_pe_ba_3_2[3]_i_4_n_0 ,\shell_top_sa_pe_ba_3_2[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_2_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_2_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_2_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_3_2_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_3_2_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_3_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_2[7:4]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_2_o[7:4]),
        .S({\shell_top_sa_pe_ba_3_2[7]_i_2_n_0 ,\shell_top_sa_pe_ba_3_2[7]_i_3_n_0 ,\shell_top_sa_pe_ba_3_2[7]_i_4_n_0 ,\shell_top_sa_pe_ba_3_2[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[11]_i_2 
       (.I0(shell_top_sa_pe_ba_3_3[11]),
        .I1(reg_538[11]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[11]_i_3 
       (.I0(shell_top_sa_pe_ba_3_3[10]),
        .I1(reg_538[10]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[11]_i_4 
       (.I0(shell_top_sa_pe_ba_3_3[9]),
        .I1(reg_538[9]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[11]_i_5 
       (.I0(shell_top_sa_pe_ba_3_3[8]),
        .I1(reg_538[8]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[15]_i_2 
       (.I0(shell_top_sa_pe_ba_3_3[15]),
        .I1(reg_538[15]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[15]_i_3 
       (.I0(shell_top_sa_pe_ba_3_3[14]),
        .I1(reg_538[14]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[15]_i_4 
       (.I0(shell_top_sa_pe_ba_3_3[13]),
        .I1(reg_538[13]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[15]_i_5 
       (.I0(shell_top_sa_pe_ba_3_3[12]),
        .I1(reg_538[12]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[19]_i_2 
       (.I0(shell_top_sa_pe_ba_3_3[19]),
        .I1(reg_538[19]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[19]_i_3 
       (.I0(shell_top_sa_pe_ba_3_3[18]),
        .I1(reg_538[18]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[19]_i_4 
       (.I0(shell_top_sa_pe_ba_3_3[17]),
        .I1(reg_538[17]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[19]_i_5 
       (.I0(shell_top_sa_pe_ba_3_3[16]),
        .I1(reg_538[16]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[23]_i_2 
       (.I0(shell_top_sa_pe_ba_3_3[23]),
        .I1(reg_538[23]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[23]_i_3 
       (.I0(shell_top_sa_pe_ba_3_3[22]),
        .I1(reg_538[22]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[23]_i_4 
       (.I0(shell_top_sa_pe_ba_3_3[21]),
        .I1(reg_538[21]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[23]_i_5 
       (.I0(shell_top_sa_pe_ba_3_3[20]),
        .I1(reg_538[20]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[27]_i_2 
       (.I0(shell_top_sa_pe_ba_3_3[27]),
        .I1(reg_538[27]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[27]_i_3 
       (.I0(shell_top_sa_pe_ba_3_3[26]),
        .I1(reg_538[26]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[27]_i_4 
       (.I0(shell_top_sa_pe_ba_3_3[25]),
        .I1(reg_538[25]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[27]_i_5 
       (.I0(shell_top_sa_pe_ba_3_3[24]),
        .I1(reg_538[24]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \shell_top_sa_pe_ba_3_3[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_block_pp0_stage3_11001),
        .I3(\shell_top_sa_pe_ba_2_3_reg[0] [1]),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_3_3[31]_i_3 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reg_538[31]),
        .I3(shell_top_sa_pe_ba_3_3[31]),
        .O(\shell_top_sa_pe_ba_3_3[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[31]_i_4 
       (.I0(shell_top_sa_pe_ba_3_3[30]),
        .I1(reg_538[30]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[31]_i_5 
       (.I0(shell_top_sa_pe_ba_3_3[29]),
        .I1(reg_538[29]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[31]_i_6 
       (.I0(shell_top_sa_pe_ba_3_3[28]),
        .I1(reg_538[28]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[3]_i_2 
       (.I0(shell_top_sa_pe_ba_3_3[3]),
        .I1(reg_538[3]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[3]_i_3 
       (.I0(shell_top_sa_pe_ba_3_3[2]),
        .I1(reg_538[2]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[3]_i_4 
       (.I0(shell_top_sa_pe_ba_3_3[1]),
        .I1(reg_538[1]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[3]_i_5 
       (.I0(shell_top_sa_pe_ba_3_3[0]),
        .I1(reg_538[0]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[7]_i_2 
       (.I0(shell_top_sa_pe_ba_3_3[7]),
        .I1(reg_538[7]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[7]_i_3 
       (.I0(shell_top_sa_pe_ba_3_3[6]),
        .I1(reg_538[6]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[7]_i_4 
       (.I0(shell_top_sa_pe_ba_3_3[5]),
        .I1(reg_538[5]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[7]_i_5 
       (.I0(shell_top_sa_pe_ba_3_3[4]),
        .I1(reg_538[4]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shell_top_sa_pe_ba_3_3[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_3_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_3_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_3_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_3_3_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_3_3_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_3_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_3[11:8]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[11:8]),
        .S({\shell_top_sa_pe_ba_3_3[11]_i_2_n_0 ,\shell_top_sa_pe_ba_3_3[11]_i_3_n_0 ,\shell_top_sa_pe_ba_3_3[11]_i_4_n_0 ,\shell_top_sa_pe_ba_3_3[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_3_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_3_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_3_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_3_3_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_3_3_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_3_3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_3[15:12]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[15:12]),
        .S({\shell_top_sa_pe_ba_3_3[15]_i_2_n_0 ,\shell_top_sa_pe_ba_3_3[15]_i_3_n_0 ,\shell_top_sa_pe_ba_3_3[15]_i_4_n_0 ,\shell_top_sa_pe_ba_3_3[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_3_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_3_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_3_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_3_3_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_3_3_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_3_3_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_3[19:16]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[19:16]),
        .S({\shell_top_sa_pe_ba_3_3[19]_i_2_n_0 ,\shell_top_sa_pe_ba_3_3[19]_i_3_n_0 ,\shell_top_sa_pe_ba_3_3[19]_i_4_n_0 ,\shell_top_sa_pe_ba_3_3[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_3_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_3_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_3_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_3_3_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_3_3_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_3_3_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_3[23:20]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[23:20]),
        .S({\shell_top_sa_pe_ba_3_3[23]_i_2_n_0 ,\shell_top_sa_pe_ba_3_3[23]_i_3_n_0 ,\shell_top_sa_pe_ba_3_3[23]_i_4_n_0 ,\shell_top_sa_pe_ba_3_3[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_3_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_3_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_3_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_3_3_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_3_3_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_3_3_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_3[27:24]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[27:24]),
        .S({\shell_top_sa_pe_ba_3_3[27]_i_2_n_0 ,\shell_top_sa_pe_ba_3_3[27]_i_3_n_0 ,\shell_top_sa_pe_ba_3_3[27]_i_4_n_0 ,\shell_top_sa_pe_ba_3_3[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_3_reg[31]_i_2 
       (.CI(\shell_top_sa_pe_ba_3_3_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_3_3_reg[31]_i_2_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_3_3_reg[31]_i_2_n_1 ,\shell_top_sa_pe_ba_3_3_reg[31]_i_2_n_2 ,\shell_top_sa_pe_ba_3_3_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_3_3[30:28]}),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[31:28]),
        .S({\shell_top_sa_pe_ba_3_3[31]_i_3_n_0 ,\shell_top_sa_pe_ba_3_3[31]_i_4_n_0 ,\shell_top_sa_pe_ba_3_3[31]_i_5_n_0 ,\shell_top_sa_pe_ba_3_3[31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_3_3_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_3_3_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_3_3_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_3_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_3[3:0]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[3:0]),
        .S({\shell_top_sa_pe_ba_3_3[3]_i_2_n_0 ,\shell_top_sa_pe_ba_3_3[3]_i_3_n_0 ,\shell_top_sa_pe_ba_3_3[3]_i_4_n_0 ,\shell_top_sa_pe_ba_3_3[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_3_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_3_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_3_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_3_3_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_3_3_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_3_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_3[7:4]),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o[7:4]),
        .S({\shell_top_sa_pe_ba_3_3[7]_i_2_n_0 ,\shell_top_sa_pe_ba_3_3[7]_i_3_n_0 ,\shell_top_sa_pe_ba_3_3[7]_i_4_n_0 ,\shell_top_sa_pe_ba_3_3[7]_i_5_n_0 }));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[0]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[0]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[10] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[10]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[10]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[11] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[11]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[11]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[12] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[12]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[12]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[13] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[13]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[13]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[14] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[14]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[14]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[15] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[15]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[15]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[16] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[16]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[16]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[17] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[17]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[17]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[18] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[18]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[18]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[19] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[19]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[19]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[1] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[1]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[1]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[20] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[20]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[20]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[21] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[21]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[21]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[22] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[22]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[22]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[23] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[23]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[23]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[24] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[24]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[24]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[25] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[25]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[25]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[26] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[26]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[26]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[27] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[27]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[27]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[28] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[28]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[28]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[29] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[29]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[29]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[2] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[2]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[2]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[30] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[30]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[30]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[31] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[31]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[31]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[3] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[3]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[3]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[4] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[4]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[4]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[5] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[5]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[5]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[6] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[6]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[6]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[7] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[7]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[7]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[8] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[8]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[8]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2173_reg[9] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(shell_top_sa_pe_bw_0_0[9]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2173[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[0] ),
        .Q(shell_top_sa_pe_bw_0_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[10] ),
        .Q(shell_top_sa_pe_bw_0_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[11] ),
        .Q(shell_top_sa_pe_bw_0_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[12] ),
        .Q(shell_top_sa_pe_bw_0_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[13] ),
        .Q(shell_top_sa_pe_bw_0_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[14] ),
        .Q(shell_top_sa_pe_bw_0_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[15] ),
        .Q(shell_top_sa_pe_bw_0_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[16] ),
        .Q(shell_top_sa_pe_bw_0_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[17] ),
        .Q(shell_top_sa_pe_bw_0_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[18] ),
        .Q(shell_top_sa_pe_bw_0_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[19] ),
        .Q(shell_top_sa_pe_bw_0_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[1] ),
        .Q(shell_top_sa_pe_bw_0_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[20] ),
        .Q(shell_top_sa_pe_bw_0_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[21] ),
        .Q(shell_top_sa_pe_bw_0_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[22] ),
        .Q(shell_top_sa_pe_bw_0_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[23] ),
        .Q(shell_top_sa_pe_bw_0_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[24] ),
        .Q(shell_top_sa_pe_bw_0_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[25] ),
        .Q(shell_top_sa_pe_bw_0_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[26] ),
        .Q(shell_top_sa_pe_bw_0_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[27] ),
        .Q(shell_top_sa_pe_bw_0_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[28] ),
        .Q(shell_top_sa_pe_bw_0_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[29] ),
        .Q(shell_top_sa_pe_bw_0_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[2] ),
        .Q(shell_top_sa_pe_bw_0_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[30] ),
        .Q(shell_top_sa_pe_bw_0_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[31] ),
        .Q(shell_top_sa_pe_bw_0_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[3] ),
        .Q(shell_top_sa_pe_bw_0_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[4] ),
        .Q(shell_top_sa_pe_bw_0_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[5] ),
        .Q(shell_top_sa_pe_bw_0_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[6] ),
        .Q(shell_top_sa_pe_bw_0_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[7] ),
        .Q(shell_top_sa_pe_bw_0_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[8] ),
        .Q(shell_top_sa_pe_bw_0_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_438_reg_n_0_[9] ),
        .Q(shell_top_sa_pe_bw_0_0[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0222)) 
    \shell_top_sa_pe_bw_0_1[31]_i_1 
       (.I0(mul_32s_32s_32_2_1_U5_n_0),
        .I1(\ap_CS_fsm[0]_i_2_n_0 ),
        .I2(and_ln35_reg_1886_pp0_iter2_reg),
        .I3(icmp_ln153_reg_1873_pp0_iter2_reg),
        .O(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \shell_top_sa_pe_bw_0_1[31]_i_2 
       (.I0(mul_32s_32s_32_2_1_U5_n_0),
        .I1(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[0]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[0]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[10]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[10]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[11] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[11]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[11]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[12] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[12]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[12]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[13] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[13]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[13]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[14] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[14]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[14]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[15] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[15]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[15]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[16] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[16]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[16]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[17] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[17]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[17]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[18] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[18]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[18]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[19] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[19]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[19]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[1]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[1]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[20] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[20]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[20]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[21] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[21]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[21]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[22] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[22]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[22]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[23] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[23]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[23]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[24] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[24]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[24]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[25] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[25]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[25]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[26] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[26]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[26]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[27] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[27]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[27]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[28] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[28]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[28]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[29] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[29]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[29]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[2]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[2]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[30] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[30]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[30]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[31] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[31]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[31]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[3]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[3]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[4]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[4]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[5]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[5]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[6]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[6]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[7]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[7]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[8]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[8]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_1_load_reg_2096_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_bw_0_1[9]),
        .Q(shell_top_sa_pe_bw_0_1_load_reg_2096[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[0]),
        .Q(shell_top_sa_pe_bw_0_1[0]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[10]),
        .Q(shell_top_sa_pe_bw_0_1[10]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[11]),
        .Q(shell_top_sa_pe_bw_0_1[11]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[12]),
        .Q(shell_top_sa_pe_bw_0_1[12]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[13]),
        .Q(shell_top_sa_pe_bw_0_1[13]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[14]),
        .Q(shell_top_sa_pe_bw_0_1[14]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[15]),
        .Q(shell_top_sa_pe_bw_0_1[15]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[16]),
        .Q(shell_top_sa_pe_bw_0_1[16]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[17]),
        .Q(shell_top_sa_pe_bw_0_1[17]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[18]),
        .Q(shell_top_sa_pe_bw_0_1[18]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[19]),
        .Q(shell_top_sa_pe_bw_0_1[19]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[1]),
        .Q(shell_top_sa_pe_bw_0_1[1]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[20]),
        .Q(shell_top_sa_pe_bw_0_1[20]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[21]),
        .Q(shell_top_sa_pe_bw_0_1[21]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[22]),
        .Q(shell_top_sa_pe_bw_0_1[22]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[23]),
        .Q(shell_top_sa_pe_bw_0_1[23]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[24]),
        .Q(shell_top_sa_pe_bw_0_1[24]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[25]),
        .Q(shell_top_sa_pe_bw_0_1[25]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[26]),
        .Q(shell_top_sa_pe_bw_0_1[26]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[27]),
        .Q(shell_top_sa_pe_bw_0_1[27]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[28]),
        .Q(shell_top_sa_pe_bw_0_1[28]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[29]),
        .Q(shell_top_sa_pe_bw_0_1[29]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[2]),
        .Q(shell_top_sa_pe_bw_0_1[2]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[30]),
        .Q(shell_top_sa_pe_bw_0_1[30]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[31]),
        .Q(shell_top_sa_pe_bw_0_1[31]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[3]),
        .Q(shell_top_sa_pe_bw_0_1[3]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[4]),
        .Q(shell_top_sa_pe_bw_0_1[4]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[5]),
        .Q(shell_top_sa_pe_bw_0_1[5]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[6]),
        .Q(shell_top_sa_pe_bw_0_1[6]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[7]),
        .Q(shell_top_sa_pe_bw_0_1[7]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[8]),
        .Q(shell_top_sa_pe_bw_0_1[8]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[9]),
        .Q(shell_top_sa_pe_bw_0_1[9]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \shell_top_sa_pe_bw_0_2[31]_i_1 
       (.I0(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .I1(icmp_ln153_reg_1873_pp0_iter3_reg),
        .I2(and_ln35_1_reg_1890_pp0_iter3_reg),
        .O(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \shell_top_sa_pe_bw_0_2[31]_i_2 
       (.I0(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\ap_CS_fsm[1]_i_3_n_0 ),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[0]),
        .Q(shell_top_sa_pe_bw_0_2[0]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[10]),
        .Q(shell_top_sa_pe_bw_0_2[10]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[11]),
        .Q(shell_top_sa_pe_bw_0_2[11]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[12]),
        .Q(shell_top_sa_pe_bw_0_2[12]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[13]),
        .Q(shell_top_sa_pe_bw_0_2[13]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[14]),
        .Q(shell_top_sa_pe_bw_0_2[14]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[15]),
        .Q(shell_top_sa_pe_bw_0_2[15]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[16]),
        .Q(shell_top_sa_pe_bw_0_2[16]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[17]),
        .Q(shell_top_sa_pe_bw_0_2[17]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[18]),
        .Q(shell_top_sa_pe_bw_0_2[18]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[19]),
        .Q(shell_top_sa_pe_bw_0_2[19]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[1]),
        .Q(shell_top_sa_pe_bw_0_2[1]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[20]),
        .Q(shell_top_sa_pe_bw_0_2[20]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[21]),
        .Q(shell_top_sa_pe_bw_0_2[21]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[22]),
        .Q(shell_top_sa_pe_bw_0_2[22]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[23]),
        .Q(shell_top_sa_pe_bw_0_2[23]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[24]),
        .Q(shell_top_sa_pe_bw_0_2[24]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[25]),
        .Q(shell_top_sa_pe_bw_0_2[25]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[26]),
        .Q(shell_top_sa_pe_bw_0_2[26]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[27]),
        .Q(shell_top_sa_pe_bw_0_2[27]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[28]),
        .Q(shell_top_sa_pe_bw_0_2[28]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[29]),
        .Q(shell_top_sa_pe_bw_0_2[29]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[2]),
        .Q(shell_top_sa_pe_bw_0_2[2]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[30]),
        .Q(shell_top_sa_pe_bw_0_2[30]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[31]),
        .Q(shell_top_sa_pe_bw_0_2[31]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[3]),
        .Q(shell_top_sa_pe_bw_0_2[3]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[4]),
        .Q(shell_top_sa_pe_bw_0_2[4]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[5]),
        .Q(shell_top_sa_pe_bw_0_2[5]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[6]),
        .Q(shell_top_sa_pe_bw_0_2[6]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[7]),
        .Q(shell_top_sa_pe_bw_0_2[7]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[8]),
        .Q(shell_top_sa_pe_bw_0_2[8]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[9]),
        .Q(shell_top_sa_pe_bw_0_2[9]),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[0]),
        .Q(shell_top_sa_pe_bw_0_3[0]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[10]),
        .Q(shell_top_sa_pe_bw_0_3[10]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[11]),
        .Q(shell_top_sa_pe_bw_0_3[11]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[12]),
        .Q(shell_top_sa_pe_bw_0_3[12]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[13]),
        .Q(shell_top_sa_pe_bw_0_3[13]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[14]),
        .Q(shell_top_sa_pe_bw_0_3[14]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[15]),
        .Q(shell_top_sa_pe_bw_0_3[15]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[16]),
        .Q(shell_top_sa_pe_bw_0_3[16]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[17]),
        .Q(shell_top_sa_pe_bw_0_3[17]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[18]),
        .Q(shell_top_sa_pe_bw_0_3[18]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[19]),
        .Q(shell_top_sa_pe_bw_0_3[19]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[1]),
        .Q(shell_top_sa_pe_bw_0_3[1]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[20]),
        .Q(shell_top_sa_pe_bw_0_3[20]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[21]),
        .Q(shell_top_sa_pe_bw_0_3[21]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[22]),
        .Q(shell_top_sa_pe_bw_0_3[22]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[23]),
        .Q(shell_top_sa_pe_bw_0_3[23]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[24]),
        .Q(shell_top_sa_pe_bw_0_3[24]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[25]),
        .Q(shell_top_sa_pe_bw_0_3[25]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[26]),
        .Q(shell_top_sa_pe_bw_0_3[26]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[27]),
        .Q(shell_top_sa_pe_bw_0_3[27]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[28]),
        .Q(shell_top_sa_pe_bw_0_3[28]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[29]),
        .Q(shell_top_sa_pe_bw_0_3[29]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[2]),
        .Q(shell_top_sa_pe_bw_0_3[2]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[30]),
        .Q(shell_top_sa_pe_bw_0_3[30]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[31]),
        .Q(shell_top_sa_pe_bw_0_3[31]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[3]),
        .Q(shell_top_sa_pe_bw_0_3[3]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[4]),
        .Q(shell_top_sa_pe_bw_0_3[4]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[5]),
        .Q(shell_top_sa_pe_bw_0_3[5]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[6]),
        .Q(shell_top_sa_pe_bw_0_3[6]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[7]),
        .Q(shell_top_sa_pe_bw_0_3[7]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[8]),
        .Q(shell_top_sa_pe_bw_0_3[8]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[9]),
        .Q(shell_top_sa_pe_bw_0_3[9]),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[0]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[0]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[10]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[10]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[11]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[11]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[12]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[12]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[13]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[13]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[14]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[14]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[15]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[15]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[16] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[16]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[16]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[17] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[17]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[17]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[18] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[18]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[18]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[19] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[19]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[19]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[1]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[1]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[20] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[20]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[20]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[21] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[21]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[21]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[22] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[22]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[22]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[23] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[23]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[23]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[24] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[24]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[24]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[25] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[25]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[25]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[26] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[26]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[26]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[27] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[27]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[27]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[28] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[28]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[28]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[29] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[29]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[29]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[2]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[2]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[30] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[30]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[30]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[31] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[31]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[31]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[3]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[3]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[4]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[4]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[5]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[5]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[6]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[6]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[7]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[7]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[8]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[8]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2190_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_0[9]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2190[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[0]),
        .Q(shell_top_sa_pe_bw_1_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[10]),
        .Q(shell_top_sa_pe_bw_1_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[11]),
        .Q(shell_top_sa_pe_bw_1_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[12]),
        .Q(shell_top_sa_pe_bw_1_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[13]),
        .Q(shell_top_sa_pe_bw_1_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[14]),
        .Q(shell_top_sa_pe_bw_1_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[15]),
        .Q(shell_top_sa_pe_bw_1_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[16]),
        .Q(shell_top_sa_pe_bw_1_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[17]),
        .Q(shell_top_sa_pe_bw_1_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[18]),
        .Q(shell_top_sa_pe_bw_1_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[19]),
        .Q(shell_top_sa_pe_bw_1_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[1]),
        .Q(shell_top_sa_pe_bw_1_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[20]),
        .Q(shell_top_sa_pe_bw_1_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[21]),
        .Q(shell_top_sa_pe_bw_1_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[22]),
        .Q(shell_top_sa_pe_bw_1_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[23]),
        .Q(shell_top_sa_pe_bw_1_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[24]),
        .Q(shell_top_sa_pe_bw_1_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[25]),
        .Q(shell_top_sa_pe_bw_1_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[26]),
        .Q(shell_top_sa_pe_bw_1_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[27]),
        .Q(shell_top_sa_pe_bw_1_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[28]),
        .Q(shell_top_sa_pe_bw_1_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[29]),
        .Q(shell_top_sa_pe_bw_1_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[2]),
        .Q(shell_top_sa_pe_bw_1_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[30]),
        .Q(shell_top_sa_pe_bw_1_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[31]),
        .Q(shell_top_sa_pe_bw_1_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[3]),
        .Q(shell_top_sa_pe_bw_1_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[4]),
        .Q(shell_top_sa_pe_bw_1_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[5]),
        .Q(shell_top_sa_pe_bw_1_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[6]),
        .Q(shell_top_sa_pe_bw_1_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[7]),
        .Q(shell_top_sa_pe_bw_1_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[8]),
        .Q(shell_top_sa_pe_bw_1_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2173[9]),
        .Q(shell_top_sa_pe_bw_1_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[0]),
        .Q(shell_top_sa_pe_bw_1_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[10]),
        .Q(shell_top_sa_pe_bw_1_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[11]),
        .Q(shell_top_sa_pe_bw_1_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[12]),
        .Q(shell_top_sa_pe_bw_1_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[13]),
        .Q(shell_top_sa_pe_bw_1_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[14]),
        .Q(shell_top_sa_pe_bw_1_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[15]),
        .Q(shell_top_sa_pe_bw_1_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[16]),
        .Q(shell_top_sa_pe_bw_1_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[17]),
        .Q(shell_top_sa_pe_bw_1_1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[18]),
        .Q(shell_top_sa_pe_bw_1_1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[19]),
        .Q(shell_top_sa_pe_bw_1_1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[1]),
        .Q(shell_top_sa_pe_bw_1_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[20]),
        .Q(shell_top_sa_pe_bw_1_1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[21]),
        .Q(shell_top_sa_pe_bw_1_1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[22]),
        .Q(shell_top_sa_pe_bw_1_1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[23]),
        .Q(shell_top_sa_pe_bw_1_1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[24]),
        .Q(shell_top_sa_pe_bw_1_1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[25]),
        .Q(shell_top_sa_pe_bw_1_1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[26]),
        .Q(shell_top_sa_pe_bw_1_1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[27]),
        .Q(shell_top_sa_pe_bw_1_1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[28]),
        .Q(shell_top_sa_pe_bw_1_1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[29]),
        .Q(shell_top_sa_pe_bw_1_1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[2]),
        .Q(shell_top_sa_pe_bw_1_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[30]),
        .Q(shell_top_sa_pe_bw_1_1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[31]),
        .Q(shell_top_sa_pe_bw_1_1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[3]),
        .Q(shell_top_sa_pe_bw_1_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[4]),
        .Q(shell_top_sa_pe_bw_1_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[5]),
        .Q(shell_top_sa_pe_bw_1_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[6]),
        .Q(shell_top_sa_pe_bw_1_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[7]),
        .Q(shell_top_sa_pe_bw_1_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[8]),
        .Q(shell_top_sa_pe_bw_1_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_1_load_reg_2096[9]),
        .Q(shell_top_sa_pe_bw_1_1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \shell_top_sa_pe_bw_1_2[31]_i_1 
       (.I0(\shell_top_sa_pe_bw_1_2[31]_i_2_n_0 ),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \shell_top_sa_pe_bw_1_2[31]_i_2 
       (.I0(ap_block_pp0_stage2_11001),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter2_reg_rep__2_n_0),
        .O(\shell_top_sa_pe_bw_1_2[31]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[0]),
        .Q(shell_top_sa_pe_bw_1_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[10]),
        .Q(shell_top_sa_pe_bw_1_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[11]),
        .Q(shell_top_sa_pe_bw_1_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[12]),
        .Q(shell_top_sa_pe_bw_1_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[13]),
        .Q(shell_top_sa_pe_bw_1_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[14]),
        .Q(shell_top_sa_pe_bw_1_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[15]),
        .Q(shell_top_sa_pe_bw_1_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[16]),
        .Q(shell_top_sa_pe_bw_1_2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[17]),
        .Q(shell_top_sa_pe_bw_1_2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[18]),
        .Q(shell_top_sa_pe_bw_1_2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[19]),
        .Q(shell_top_sa_pe_bw_1_2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[1]),
        .Q(shell_top_sa_pe_bw_1_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[20]),
        .Q(shell_top_sa_pe_bw_1_2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[21]),
        .Q(shell_top_sa_pe_bw_1_2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[22]),
        .Q(shell_top_sa_pe_bw_1_2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[23]),
        .Q(shell_top_sa_pe_bw_1_2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[24]),
        .Q(shell_top_sa_pe_bw_1_2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[25]),
        .Q(shell_top_sa_pe_bw_1_2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[26]),
        .Q(shell_top_sa_pe_bw_1_2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[27]),
        .Q(shell_top_sa_pe_bw_1_2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[28]),
        .Q(shell_top_sa_pe_bw_1_2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[29]),
        .Q(shell_top_sa_pe_bw_1_2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[2]),
        .Q(shell_top_sa_pe_bw_1_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[30]),
        .Q(shell_top_sa_pe_bw_1_2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[31]),
        .Q(shell_top_sa_pe_bw_1_2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[3]),
        .Q(shell_top_sa_pe_bw_1_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[4]),
        .Q(shell_top_sa_pe_bw_1_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[5]),
        .Q(shell_top_sa_pe_bw_1_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[6]),
        .Q(shell_top_sa_pe_bw_1_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[7]),
        .Q(shell_top_sa_pe_bw_1_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[8]),
        .Q(shell_top_sa_pe_bw_1_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_2[9]),
        .Q(shell_top_sa_pe_bw_1_2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[0]),
        .Q(shell_top_sa_pe_bw_1_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[10]),
        .Q(shell_top_sa_pe_bw_1_3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[11]),
        .Q(shell_top_sa_pe_bw_1_3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[12]),
        .Q(shell_top_sa_pe_bw_1_3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[13]),
        .Q(shell_top_sa_pe_bw_1_3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[14]),
        .Q(shell_top_sa_pe_bw_1_3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[15]),
        .Q(shell_top_sa_pe_bw_1_3[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[16]),
        .Q(shell_top_sa_pe_bw_1_3[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[17]),
        .Q(shell_top_sa_pe_bw_1_3[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[18]),
        .Q(shell_top_sa_pe_bw_1_3[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[19]),
        .Q(shell_top_sa_pe_bw_1_3[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[1]),
        .Q(shell_top_sa_pe_bw_1_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[20]),
        .Q(shell_top_sa_pe_bw_1_3[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[21]),
        .Q(shell_top_sa_pe_bw_1_3[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[22]),
        .Q(shell_top_sa_pe_bw_1_3[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[23]),
        .Q(shell_top_sa_pe_bw_1_3[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[24]),
        .Q(shell_top_sa_pe_bw_1_3[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[25]),
        .Q(shell_top_sa_pe_bw_1_3[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[26]),
        .Q(shell_top_sa_pe_bw_1_3[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[27]),
        .Q(shell_top_sa_pe_bw_1_3[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[28]),
        .Q(shell_top_sa_pe_bw_1_3[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[29]),
        .Q(shell_top_sa_pe_bw_1_3[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[2]),
        .Q(shell_top_sa_pe_bw_1_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[30]),
        .Q(shell_top_sa_pe_bw_1_3[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[31]),
        .Q(shell_top_sa_pe_bw_1_3[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[3]),
        .Q(shell_top_sa_pe_bw_1_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[4]),
        .Q(shell_top_sa_pe_bw_1_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[5]),
        .Q(shell_top_sa_pe_bw_1_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[6]),
        .Q(shell_top_sa_pe_bw_1_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[7]),
        .Q(shell_top_sa_pe_bw_1_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[8]),
        .Q(shell_top_sa_pe_bw_1_3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_bw_0_3[9]),
        .Q(shell_top_sa_pe_bw_1_3[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[0] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[0]),
        .Q(shell_top_sa_pe_bw_2_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[10] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[10]),
        .Q(shell_top_sa_pe_bw_2_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[11] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[11]),
        .Q(shell_top_sa_pe_bw_2_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[12] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[12]),
        .Q(shell_top_sa_pe_bw_2_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[13] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[13]),
        .Q(shell_top_sa_pe_bw_2_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[14] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[14]),
        .Q(shell_top_sa_pe_bw_2_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[15] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[15]),
        .Q(shell_top_sa_pe_bw_2_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[16] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[16]),
        .Q(shell_top_sa_pe_bw_2_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[17] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[17]),
        .Q(shell_top_sa_pe_bw_2_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[18] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[18]),
        .Q(shell_top_sa_pe_bw_2_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[19] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[19]),
        .Q(shell_top_sa_pe_bw_2_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[1] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[1]),
        .Q(shell_top_sa_pe_bw_2_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[20] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[20]),
        .Q(shell_top_sa_pe_bw_2_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[21] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[21]),
        .Q(shell_top_sa_pe_bw_2_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[22] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[22]),
        .Q(shell_top_sa_pe_bw_2_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[23] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[23]),
        .Q(shell_top_sa_pe_bw_2_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[24] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[24]),
        .Q(shell_top_sa_pe_bw_2_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[25] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[25]),
        .Q(shell_top_sa_pe_bw_2_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[26] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[26]),
        .Q(shell_top_sa_pe_bw_2_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[27] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[27]),
        .Q(shell_top_sa_pe_bw_2_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[28] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[28]),
        .Q(shell_top_sa_pe_bw_2_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[29] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[29]),
        .Q(shell_top_sa_pe_bw_2_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[2] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[2]),
        .Q(shell_top_sa_pe_bw_2_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[30] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[30]),
        .Q(shell_top_sa_pe_bw_2_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[31] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[31]),
        .Q(shell_top_sa_pe_bw_2_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[3] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[3]),
        .Q(shell_top_sa_pe_bw_2_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[4] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[4]),
        .Q(shell_top_sa_pe_bw_2_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[5] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[5]),
        .Q(shell_top_sa_pe_bw_2_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[6] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[6]),
        .Q(shell_top_sa_pe_bw_2_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[7] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[7]),
        .Q(shell_top_sa_pe_bw_2_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[8] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[8]),
        .Q(shell_top_sa_pe_bw_2_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[9] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2190[9]),
        .Q(shell_top_sa_pe_bw_2_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[0]),
        .Q(shell_top_sa_pe_bw_2_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[10]),
        .Q(shell_top_sa_pe_bw_2_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[11]),
        .Q(shell_top_sa_pe_bw_2_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[12]),
        .Q(shell_top_sa_pe_bw_2_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[13]),
        .Q(shell_top_sa_pe_bw_2_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[14]),
        .Q(shell_top_sa_pe_bw_2_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[15]),
        .Q(shell_top_sa_pe_bw_2_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[16]),
        .Q(shell_top_sa_pe_bw_2_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[17]),
        .Q(shell_top_sa_pe_bw_2_1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[18]),
        .Q(shell_top_sa_pe_bw_2_1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[19]),
        .Q(shell_top_sa_pe_bw_2_1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[1]),
        .Q(shell_top_sa_pe_bw_2_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[20]),
        .Q(shell_top_sa_pe_bw_2_1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[21]),
        .Q(shell_top_sa_pe_bw_2_1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[22]),
        .Q(shell_top_sa_pe_bw_2_1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[23]),
        .Q(shell_top_sa_pe_bw_2_1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[24]),
        .Q(shell_top_sa_pe_bw_2_1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[25]),
        .Q(shell_top_sa_pe_bw_2_1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[26]),
        .Q(shell_top_sa_pe_bw_2_1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[27]),
        .Q(shell_top_sa_pe_bw_2_1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[28]),
        .Q(shell_top_sa_pe_bw_2_1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[29]),
        .Q(shell_top_sa_pe_bw_2_1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[2]),
        .Q(shell_top_sa_pe_bw_2_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[30]),
        .Q(shell_top_sa_pe_bw_2_1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[31]),
        .Q(shell_top_sa_pe_bw_2_1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[3]),
        .Q(shell_top_sa_pe_bw_2_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[4]),
        .Q(shell_top_sa_pe_bw_2_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[5]),
        .Q(shell_top_sa_pe_bw_2_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[6]),
        .Q(shell_top_sa_pe_bw_2_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[7]),
        .Q(shell_top_sa_pe_bw_2_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[8]),
        .Q(shell_top_sa_pe_bw_2_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1[9]),
        .Q(shell_top_sa_pe_bw_2_1[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \shell_top_sa_pe_bw_2_2[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg[3]_rep__0_n_0 ),
        .I2(ap_block_pp0_stage3_11001),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[0]),
        .Q(shell_top_sa_pe_bw_2_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[10]),
        .Q(shell_top_sa_pe_bw_2_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[11]),
        .Q(shell_top_sa_pe_bw_2_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[12]),
        .Q(shell_top_sa_pe_bw_2_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[13]),
        .Q(shell_top_sa_pe_bw_2_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[14]),
        .Q(shell_top_sa_pe_bw_2_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[15]),
        .Q(shell_top_sa_pe_bw_2_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[16]),
        .Q(shell_top_sa_pe_bw_2_2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[17]),
        .Q(shell_top_sa_pe_bw_2_2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[18]),
        .Q(shell_top_sa_pe_bw_2_2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[19]),
        .Q(shell_top_sa_pe_bw_2_2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[1]),
        .Q(shell_top_sa_pe_bw_2_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[20]),
        .Q(shell_top_sa_pe_bw_2_2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[21]),
        .Q(shell_top_sa_pe_bw_2_2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[22]),
        .Q(shell_top_sa_pe_bw_2_2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[23]),
        .Q(shell_top_sa_pe_bw_2_2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[24]),
        .Q(shell_top_sa_pe_bw_2_2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[25]),
        .Q(shell_top_sa_pe_bw_2_2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[26]),
        .Q(shell_top_sa_pe_bw_2_2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[27]),
        .Q(shell_top_sa_pe_bw_2_2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[28]),
        .Q(shell_top_sa_pe_bw_2_2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[29]),
        .Q(shell_top_sa_pe_bw_2_2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[2]),
        .Q(shell_top_sa_pe_bw_2_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[30]),
        .Q(shell_top_sa_pe_bw_2_2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[31]),
        .Q(shell_top_sa_pe_bw_2_2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[3]),
        .Q(shell_top_sa_pe_bw_2_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[4]),
        .Q(shell_top_sa_pe_bw_2_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[5]),
        .Q(shell_top_sa_pe_bw_2_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[6]),
        .Q(shell_top_sa_pe_bw_2_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[7]),
        .Q(shell_top_sa_pe_bw_2_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[8]),
        .Q(shell_top_sa_pe_bw_2_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[9]),
        .Q(shell_top_sa_pe_bw_2_2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_bw_2_3[31]_i_1 
       (.I0(t_fu_2181),
        .I1(ap_enable_reg_pp0_iter2_reg_rep__1_n_0),
        .O(reg_5381));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[0] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[0]),
        .Q(shell_top_sa_pe_bw_2_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[10] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[10]),
        .Q(shell_top_sa_pe_bw_2_3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[11] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[11]),
        .Q(shell_top_sa_pe_bw_2_3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[12] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[12]),
        .Q(shell_top_sa_pe_bw_2_3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[13] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[13]),
        .Q(shell_top_sa_pe_bw_2_3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[14] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[14]),
        .Q(shell_top_sa_pe_bw_2_3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[15] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[15]),
        .Q(shell_top_sa_pe_bw_2_3[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[16] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[16]),
        .Q(shell_top_sa_pe_bw_2_3[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[17] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[17]),
        .Q(shell_top_sa_pe_bw_2_3[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[18] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[18]),
        .Q(shell_top_sa_pe_bw_2_3[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[19] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[19]),
        .Q(shell_top_sa_pe_bw_2_3[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[1] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[1]),
        .Q(shell_top_sa_pe_bw_2_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[20] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[20]),
        .Q(shell_top_sa_pe_bw_2_3[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[21] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[21]),
        .Q(shell_top_sa_pe_bw_2_3[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[22] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[22]),
        .Q(shell_top_sa_pe_bw_2_3[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[23] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[23]),
        .Q(shell_top_sa_pe_bw_2_3[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[24] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[24]),
        .Q(shell_top_sa_pe_bw_2_3[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[25] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[25]),
        .Q(shell_top_sa_pe_bw_2_3[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[26] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[26]),
        .Q(shell_top_sa_pe_bw_2_3[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[27] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[27]),
        .Q(shell_top_sa_pe_bw_2_3[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[28] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[28]),
        .Q(shell_top_sa_pe_bw_2_3[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[29] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[29]),
        .Q(shell_top_sa_pe_bw_2_3[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[2] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[2]),
        .Q(shell_top_sa_pe_bw_2_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[30] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[30]),
        .Q(shell_top_sa_pe_bw_2_3[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[31] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[31]),
        .Q(shell_top_sa_pe_bw_2_3[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[3] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[3]),
        .Q(shell_top_sa_pe_bw_2_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[4] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[4]),
        .Q(shell_top_sa_pe_bw_2_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[5] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[5]),
        .Q(shell_top_sa_pe_bw_2_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[6] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[6]),
        .Q(shell_top_sa_pe_bw_2_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[7] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[7]),
        .Q(shell_top_sa_pe_bw_2_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[8] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[8]),
        .Q(shell_top_sa_pe_bw_2_3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[9] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_bw_1_3[9]),
        .Q(shell_top_sa_pe_bw_2_3[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \shell_top_sa_pe_ri_0_0[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_block_pp0_stage2_11001),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[0]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[0]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[10]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[10]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[11]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[11]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[12]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[12]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[13]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[13]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[14]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[14]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[15]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[15]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[16] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[16]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[16]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[17] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[17]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[17]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[18] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[18]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[18]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[19] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[19]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[19]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[1]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[1]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[20] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[20]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[20]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[21] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[21]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[21]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[22] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[22]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[22]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[23] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[23]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[23]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[24] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[24]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[24]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[25] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[25]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[25]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[26] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[26]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[26]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[27] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[27]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[27]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[28] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[28]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[28]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[29] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[29]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[29]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[2]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[2]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[30] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[30]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[30]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[31] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[31]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[31]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[3]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[3]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[4]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[4]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[5]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[5]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[6]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[6]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[7]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[7]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[8]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[8]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_0_load_reg_2184_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_0_0[9]),
        .Q(shell_top_sa_pe_ri_0_0_load_reg_2184[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[0]),
        .Q(shell_top_sa_pe_ri_0_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[10]),
        .Q(shell_top_sa_pe_ri_0_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[11]),
        .Q(shell_top_sa_pe_ri_0_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[12]),
        .Q(shell_top_sa_pe_ri_0_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[13]),
        .Q(shell_top_sa_pe_ri_0_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[14]),
        .Q(shell_top_sa_pe_ri_0_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[15]),
        .Q(shell_top_sa_pe_ri_0_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[16]),
        .Q(shell_top_sa_pe_ri_0_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[17]),
        .Q(shell_top_sa_pe_ri_0_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[18]),
        .Q(shell_top_sa_pe_ri_0_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[19]),
        .Q(shell_top_sa_pe_ri_0_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[1]),
        .Q(shell_top_sa_pe_ri_0_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[20]),
        .Q(shell_top_sa_pe_ri_0_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[21]),
        .Q(shell_top_sa_pe_ri_0_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[22]),
        .Q(shell_top_sa_pe_ri_0_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[23]),
        .Q(shell_top_sa_pe_ri_0_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[24]),
        .Q(shell_top_sa_pe_ri_0_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[25]),
        .Q(shell_top_sa_pe_ri_0_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[26]),
        .Q(shell_top_sa_pe_ri_0_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[27]),
        .Q(shell_top_sa_pe_ri_0_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[28]),
        .Q(shell_top_sa_pe_ri_0_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[29]),
        .Q(shell_top_sa_pe_ri_0_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[2]),
        .Q(shell_top_sa_pe_ri_0_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[30]),
        .Q(shell_top_sa_pe_ri_0_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[31]),
        .Q(shell_top_sa_pe_ri_0_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[3]),
        .Q(shell_top_sa_pe_ri_0_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[4]),
        .Q(shell_top_sa_pe_ri_0_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[5]),
        .Q(shell_top_sa_pe_ri_0_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[6]),
        .Q(shell_top_sa_pe_ri_0_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[7]),
        .Q(shell_top_sa_pe_ri_0_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[8]),
        .Q(shell_top_sa_pe_ri_0_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(in_a_reg_414[9]),
        .Q(shell_top_sa_pe_ri_0_0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ri_0_1[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(ap_enable_reg_pp0_iter3),
        .O(reg_5501));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[0]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[0]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[10]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[10]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[11]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[11]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[12]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[12]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[13]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[13]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[14]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[14]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[15]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[15]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[16]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[16]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[17]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[17]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[18]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[18]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[19]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[19]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[1]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[1]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[20]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[20]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[21]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[21]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[22]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[22]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[23]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[23]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[24]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[24]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[25]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[25]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[26]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[26]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[27]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[27]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[28]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[28]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[29]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[29]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[2]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[2]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[30]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[30]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[31]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[31]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[3]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[3]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[4]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[4]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[5]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[5]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[6]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[6]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[7]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[7]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[8]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[8]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2196_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[9]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2196[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[0] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[0]),
        .Q(shell_top_sa_pe_ri_0_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[10] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[10]),
        .Q(shell_top_sa_pe_ri_0_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[11] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[11]),
        .Q(shell_top_sa_pe_ri_0_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[12] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[12]),
        .Q(shell_top_sa_pe_ri_0_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[13] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[13]),
        .Q(shell_top_sa_pe_ri_0_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[14] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[14]),
        .Q(shell_top_sa_pe_ri_0_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[15] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[15]),
        .Q(shell_top_sa_pe_ri_0_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[16] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[16]),
        .Q(shell_top_sa_pe_ri_0_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[17] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[17]),
        .Q(shell_top_sa_pe_ri_0_1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[18] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[18]),
        .Q(shell_top_sa_pe_ri_0_1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[19] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[19]),
        .Q(shell_top_sa_pe_ri_0_1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[1] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[1]),
        .Q(shell_top_sa_pe_ri_0_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[20] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[20]),
        .Q(shell_top_sa_pe_ri_0_1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[21] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[21]),
        .Q(shell_top_sa_pe_ri_0_1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[22] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[22]),
        .Q(shell_top_sa_pe_ri_0_1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[23] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[23]),
        .Q(shell_top_sa_pe_ri_0_1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[24] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[24]),
        .Q(shell_top_sa_pe_ri_0_1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[25] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[25]),
        .Q(shell_top_sa_pe_ri_0_1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[26] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[26]),
        .Q(shell_top_sa_pe_ri_0_1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[27] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[27]),
        .Q(shell_top_sa_pe_ri_0_1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[28] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[28]),
        .Q(shell_top_sa_pe_ri_0_1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[29] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[29]),
        .Q(shell_top_sa_pe_ri_0_1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[2] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[2]),
        .Q(shell_top_sa_pe_ri_0_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[30] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[30]),
        .Q(shell_top_sa_pe_ri_0_1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[31] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[31]),
        .Q(shell_top_sa_pe_ri_0_1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[3] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[3]),
        .Q(shell_top_sa_pe_ri_0_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[4] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[4]),
        .Q(shell_top_sa_pe_ri_0_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[5] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[5]),
        .Q(shell_top_sa_pe_ri_0_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[6] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[6]),
        .Q(shell_top_sa_pe_ri_0_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[7] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[7]),
        .Q(shell_top_sa_pe_ri_0_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[8] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[8]),
        .Q(shell_top_sa_pe_ri_0_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[9] 
       (.C(ap_clk),
        .CE(reg_5501),
        .D(shell_top_sa_pe_ri_0_0_load_reg_2184[9]),
        .Q(shell_top_sa_pe_ri_0_1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \shell_top_sa_pe_ri_0_2[31]_i_1 
       (.I0(grp_fu_525_p0123_out),
        .I1(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[0]),
        .Q(shell_top_sa_pe_ri_0_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[10]),
        .Q(shell_top_sa_pe_ri_0_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[11]),
        .Q(shell_top_sa_pe_ri_0_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[12]),
        .Q(shell_top_sa_pe_ri_0_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[13]),
        .Q(shell_top_sa_pe_ri_0_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[14]),
        .Q(shell_top_sa_pe_ri_0_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[15]),
        .Q(shell_top_sa_pe_ri_0_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[16]),
        .Q(shell_top_sa_pe_ri_0_2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[17]),
        .Q(shell_top_sa_pe_ri_0_2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[18]),
        .Q(shell_top_sa_pe_ri_0_2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[19]),
        .Q(shell_top_sa_pe_ri_0_2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[1]),
        .Q(shell_top_sa_pe_ri_0_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[20]),
        .Q(shell_top_sa_pe_ri_0_2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[21]),
        .Q(shell_top_sa_pe_ri_0_2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[22]),
        .Q(shell_top_sa_pe_ri_0_2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[23]),
        .Q(shell_top_sa_pe_ri_0_2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[24]),
        .Q(shell_top_sa_pe_ri_0_2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[25]),
        .Q(shell_top_sa_pe_ri_0_2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[26]),
        .Q(shell_top_sa_pe_ri_0_2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[27]),
        .Q(shell_top_sa_pe_ri_0_2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[28]),
        .Q(shell_top_sa_pe_ri_0_2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[29]),
        .Q(shell_top_sa_pe_ri_0_2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[2]),
        .Q(shell_top_sa_pe_ri_0_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[30]),
        .Q(shell_top_sa_pe_ri_0_2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[31]),
        .Q(shell_top_sa_pe_ri_0_2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[3]),
        .Q(shell_top_sa_pe_ri_0_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[4]),
        .Q(shell_top_sa_pe_ri_0_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[5]),
        .Q(shell_top_sa_pe_ri_0_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[6]),
        .Q(shell_top_sa_pe_ri_0_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[7]),
        .Q(shell_top_sa_pe_ri_0_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[8]),
        .Q(shell_top_sa_pe_ri_0_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2196[9]),
        .Q(shell_top_sa_pe_ri_0_2[9]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[0]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[0]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[10]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[10]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[11] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[11]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[11]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[12] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[12]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[12]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[13] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[13]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[13]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[14] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[14]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[14]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[15] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[15]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[15]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[16] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[16]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[16]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[17] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[17]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[17]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[18] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[18]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[18]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[19] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[19]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[19]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[1]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[1]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[20] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[20]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[20]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[21] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[21]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[21]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[22] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[22]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[22]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[23] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[23]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[23]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[24] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[24]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[24]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[25] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[25]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[25]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[26] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[26]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[26]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[27] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[27]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[27]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[28] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[28]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[28]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[29] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[29]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[29]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[2]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[2]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[30] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[30]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[30]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[31] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[31]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[31]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[3]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[3]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[4]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[4]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[5]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[5]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[6]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[6]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[7]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[7]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[8]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[8]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2090_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(shell_top_sa_pe_ri_1_0[9]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2090[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[0] ),
        .Q(shell_top_sa_pe_ri_1_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[10] ),
        .Q(shell_top_sa_pe_ri_1_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[11] ),
        .Q(shell_top_sa_pe_ri_1_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[12] ),
        .Q(shell_top_sa_pe_ri_1_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[13] ),
        .Q(shell_top_sa_pe_ri_1_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[14] ),
        .Q(shell_top_sa_pe_ri_1_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[15] ),
        .Q(shell_top_sa_pe_ri_1_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[16] ),
        .Q(shell_top_sa_pe_ri_1_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[17] ),
        .Q(shell_top_sa_pe_ri_1_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[18] ),
        .Q(shell_top_sa_pe_ri_1_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[19] ),
        .Q(shell_top_sa_pe_ri_1_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[1] ),
        .Q(shell_top_sa_pe_ri_1_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[20] ),
        .Q(shell_top_sa_pe_ri_1_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[21] ),
        .Q(shell_top_sa_pe_ri_1_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[22] ),
        .Q(shell_top_sa_pe_ri_1_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[23] ),
        .Q(shell_top_sa_pe_ri_1_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[24] ),
        .Q(shell_top_sa_pe_ri_1_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[25] ),
        .Q(shell_top_sa_pe_ri_1_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[26] ),
        .Q(shell_top_sa_pe_ri_1_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[27] ),
        .Q(shell_top_sa_pe_ri_1_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[28] ),
        .Q(shell_top_sa_pe_ri_1_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[29] ),
        .Q(shell_top_sa_pe_ri_1_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[2] ),
        .Q(shell_top_sa_pe_ri_1_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[30] ),
        .Q(shell_top_sa_pe_ri_1_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[31] ),
        .Q(shell_top_sa_pe_ri_1_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[3] ),
        .Q(shell_top_sa_pe_ri_1_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[4] ),
        .Q(shell_top_sa_pe_ri_1_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[5] ),
        .Q(shell_top_sa_pe_ri_1_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[6] ),
        .Q(shell_top_sa_pe_ri_1_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[7] ),
        .Q(shell_top_sa_pe_ri_1_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[8] ),
        .Q(shell_top_sa_pe_ri_1_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_426_reg_n_0_[9] ),
        .Q(shell_top_sa_pe_ri_1_0[9]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[0]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[0]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[10]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[10]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[11]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[11]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[12]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[12]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[13]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[13]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[14]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[14]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[15]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[15]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[16] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[16]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[16]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[17] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[17]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[17]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[18] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[18]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[18]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[19] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[19]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[19]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[1]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[1]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[20] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[20]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[20]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[21] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[21]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[21]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[22] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[22]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[22]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[23] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[23]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[23]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[24] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[24]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[24]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[25] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[25]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[25]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[26] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[26]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[26]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[27] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[27]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[27]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[28] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[28]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[28]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[29] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[29]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[29]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[2]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[2]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[30] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[30]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[30]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[31] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[31]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[31]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[3]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[3]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[4]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[4]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[5]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[5]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[6]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[6]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[7]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[7]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[8]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[8]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2122_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_1[9]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2122[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[0]),
        .Q(shell_top_sa_pe_ri_1_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[10]),
        .Q(shell_top_sa_pe_ri_1_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[11]),
        .Q(shell_top_sa_pe_ri_1_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[12]),
        .Q(shell_top_sa_pe_ri_1_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[13]),
        .Q(shell_top_sa_pe_ri_1_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[14]),
        .Q(shell_top_sa_pe_ri_1_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[15]),
        .Q(shell_top_sa_pe_ri_1_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[16]),
        .Q(shell_top_sa_pe_ri_1_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[17]),
        .Q(shell_top_sa_pe_ri_1_1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[18]),
        .Q(shell_top_sa_pe_ri_1_1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[19]),
        .Q(shell_top_sa_pe_ri_1_1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[1]),
        .Q(shell_top_sa_pe_ri_1_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[20]),
        .Q(shell_top_sa_pe_ri_1_1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[21]),
        .Q(shell_top_sa_pe_ri_1_1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[22]),
        .Q(shell_top_sa_pe_ri_1_1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[23]),
        .Q(shell_top_sa_pe_ri_1_1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[24]),
        .Q(shell_top_sa_pe_ri_1_1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[25]),
        .Q(shell_top_sa_pe_ri_1_1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[26]),
        .Q(shell_top_sa_pe_ri_1_1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[27]),
        .Q(shell_top_sa_pe_ri_1_1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[28]),
        .Q(shell_top_sa_pe_ri_1_1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[29]),
        .Q(shell_top_sa_pe_ri_1_1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[2]),
        .Q(shell_top_sa_pe_ri_1_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[30]),
        .Q(shell_top_sa_pe_ri_1_1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[31]),
        .Q(shell_top_sa_pe_ri_1_1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[3]),
        .Q(shell_top_sa_pe_ri_1_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[4]),
        .Q(shell_top_sa_pe_ri_1_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[5]),
        .Q(shell_top_sa_pe_ri_1_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[6]),
        .Q(shell_top_sa_pe_ri_1_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[7]),
        .Q(shell_top_sa_pe_ri_1_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[8]),
        .Q(shell_top_sa_pe_ri_1_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2090[9]),
        .Q(shell_top_sa_pe_ri_1_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[0]),
        .Q(shell_top_sa_pe_ri_1_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[10]),
        .Q(shell_top_sa_pe_ri_1_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[11]),
        .Q(shell_top_sa_pe_ri_1_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[12]),
        .Q(shell_top_sa_pe_ri_1_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[13]),
        .Q(shell_top_sa_pe_ri_1_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[14]),
        .Q(shell_top_sa_pe_ri_1_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[15]),
        .Q(shell_top_sa_pe_ri_1_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[16]),
        .Q(shell_top_sa_pe_ri_1_2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[17]),
        .Q(shell_top_sa_pe_ri_1_2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[18]),
        .Q(shell_top_sa_pe_ri_1_2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[19]),
        .Q(shell_top_sa_pe_ri_1_2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[1]),
        .Q(shell_top_sa_pe_ri_1_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[20]),
        .Q(shell_top_sa_pe_ri_1_2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[21]),
        .Q(shell_top_sa_pe_ri_1_2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[22]),
        .Q(shell_top_sa_pe_ri_1_2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[23]),
        .Q(shell_top_sa_pe_ri_1_2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[24]),
        .Q(shell_top_sa_pe_ri_1_2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[25]),
        .Q(shell_top_sa_pe_ri_1_2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[26]),
        .Q(shell_top_sa_pe_ri_1_2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[27]),
        .Q(shell_top_sa_pe_ri_1_2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[28]),
        .Q(shell_top_sa_pe_ri_1_2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[29]),
        .Q(shell_top_sa_pe_ri_1_2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[2]),
        .Q(shell_top_sa_pe_ri_1_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[30]),
        .Q(shell_top_sa_pe_ri_1_2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[31]),
        .Q(shell_top_sa_pe_ri_1_2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[3]),
        .Q(shell_top_sa_pe_ri_1_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[4]),
        .Q(shell_top_sa_pe_ri_1_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[5]),
        .Q(shell_top_sa_pe_ri_1_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[6]),
        .Q(shell_top_sa_pe_ri_1_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[7]),
        .Q(shell_top_sa_pe_ri_1_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[8]),
        .Q(shell_top_sa_pe_ri_1_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2122[9]),
        .Q(shell_top_sa_pe_ri_1_2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[0] ),
        .Q(shell_top_sa_pe_ri_2_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[10] ),
        .Q(shell_top_sa_pe_ri_2_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[11] ),
        .Q(shell_top_sa_pe_ri_2_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[12] ),
        .Q(shell_top_sa_pe_ri_2_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[13] ),
        .Q(shell_top_sa_pe_ri_2_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[14] ),
        .Q(shell_top_sa_pe_ri_2_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[15] ),
        .Q(shell_top_sa_pe_ri_2_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[16] ),
        .Q(shell_top_sa_pe_ri_2_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[17] ),
        .Q(shell_top_sa_pe_ri_2_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[18] ),
        .Q(shell_top_sa_pe_ri_2_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[19] ),
        .Q(shell_top_sa_pe_ri_2_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[1] ),
        .Q(shell_top_sa_pe_ri_2_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[20] ),
        .Q(shell_top_sa_pe_ri_2_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[21] ),
        .Q(shell_top_sa_pe_ri_2_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[22] ),
        .Q(shell_top_sa_pe_ri_2_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[23] ),
        .Q(shell_top_sa_pe_ri_2_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[24] ),
        .Q(shell_top_sa_pe_ri_2_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[25] ),
        .Q(shell_top_sa_pe_ri_2_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[26] ),
        .Q(shell_top_sa_pe_ri_2_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[27] ),
        .Q(shell_top_sa_pe_ri_2_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[28] ),
        .Q(shell_top_sa_pe_ri_2_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[29] ),
        .Q(shell_top_sa_pe_ri_2_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[2] ),
        .Q(shell_top_sa_pe_ri_2_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[30] ),
        .Q(shell_top_sa_pe_ri_2_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[31] ),
        .Q(shell_top_sa_pe_ri_2_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[3] ),
        .Q(shell_top_sa_pe_ri_2_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[4] ),
        .Q(shell_top_sa_pe_ri_2_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[5] ),
        .Q(shell_top_sa_pe_ri_2_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[6] ),
        .Q(shell_top_sa_pe_ri_2_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[7] ),
        .Q(shell_top_sa_pe_ri_2_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[8] ),
        .Q(shell_top_sa_pe_ri_2_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[9] ),
        .Q(shell_top_sa_pe_ri_2_0[9]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[0]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[0]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[10]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[10]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[11]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[11]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[12]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[12]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[13]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[13]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[14]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[14]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[15]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[15]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[16]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[16]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[17]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[17]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[18]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[18]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[19]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[19]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[1]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[1]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[20]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[20]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[21]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[21]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[22]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[22]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[23]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[23]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[24]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[24]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[25]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[25]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[26]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[26]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[27]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[27]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[28]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[28]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[29]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[29]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[2]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[2]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[30]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[30]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[31]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[31]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[3]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[3]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[4]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[4]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[5]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[5]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[6]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[6]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[7]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[7]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[8]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[8]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2054_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_2_1[9]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2054[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[0]),
        .Q(shell_top_sa_pe_ri_2_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[10]),
        .Q(shell_top_sa_pe_ri_2_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[11]),
        .Q(shell_top_sa_pe_ri_2_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[12]),
        .Q(shell_top_sa_pe_ri_2_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[13]),
        .Q(shell_top_sa_pe_ri_2_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[14]),
        .Q(shell_top_sa_pe_ri_2_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[15]),
        .Q(shell_top_sa_pe_ri_2_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[16]),
        .Q(shell_top_sa_pe_ri_2_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[17]),
        .Q(shell_top_sa_pe_ri_2_1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[18]),
        .Q(shell_top_sa_pe_ri_2_1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[19]),
        .Q(shell_top_sa_pe_ri_2_1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[1]),
        .Q(shell_top_sa_pe_ri_2_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[20]),
        .Q(shell_top_sa_pe_ri_2_1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[21]),
        .Q(shell_top_sa_pe_ri_2_1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[22]),
        .Q(shell_top_sa_pe_ri_2_1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[23]),
        .Q(shell_top_sa_pe_ri_2_1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[24]),
        .Q(shell_top_sa_pe_ri_2_1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[25]),
        .Q(shell_top_sa_pe_ri_2_1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[26]),
        .Q(shell_top_sa_pe_ri_2_1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[27]),
        .Q(shell_top_sa_pe_ri_2_1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[28]),
        .Q(shell_top_sa_pe_ri_2_1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[29]),
        .Q(shell_top_sa_pe_ri_2_1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[2]),
        .Q(shell_top_sa_pe_ri_2_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[30]),
        .Q(shell_top_sa_pe_ri_2_1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[31]),
        .Q(shell_top_sa_pe_ri_2_1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[3]),
        .Q(shell_top_sa_pe_ri_2_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[4]),
        .Q(shell_top_sa_pe_ri_2_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[5]),
        .Q(shell_top_sa_pe_ri_2_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[6]),
        .Q(shell_top_sa_pe_ri_2_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[7]),
        .Q(shell_top_sa_pe_ri_2_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[8]),
        .Q(shell_top_sa_pe_ri_2_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[9]),
        .Q(shell_top_sa_pe_ri_2_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[0] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[0]),
        .Q(shell_top_sa_pe_ri_2_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[10] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[10]),
        .Q(shell_top_sa_pe_ri_2_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[11] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[11]),
        .Q(shell_top_sa_pe_ri_2_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[12] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[12]),
        .Q(shell_top_sa_pe_ri_2_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[13] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[13]),
        .Q(shell_top_sa_pe_ri_2_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[14] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[14]),
        .Q(shell_top_sa_pe_ri_2_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[15] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[15]),
        .Q(shell_top_sa_pe_ri_2_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[16] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[16]),
        .Q(shell_top_sa_pe_ri_2_2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[17] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[17]),
        .Q(shell_top_sa_pe_ri_2_2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[18] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[18]),
        .Q(shell_top_sa_pe_ri_2_2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[19] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[19]),
        .Q(shell_top_sa_pe_ri_2_2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[1] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[1]),
        .Q(shell_top_sa_pe_ri_2_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[20] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[20]),
        .Q(shell_top_sa_pe_ri_2_2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[21] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[21]),
        .Q(shell_top_sa_pe_ri_2_2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[22] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[22]),
        .Q(shell_top_sa_pe_ri_2_2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[23] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[23]),
        .Q(shell_top_sa_pe_ri_2_2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[24] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[24]),
        .Q(shell_top_sa_pe_ri_2_2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[25] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[25]),
        .Q(shell_top_sa_pe_ri_2_2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[26] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[26]),
        .Q(shell_top_sa_pe_ri_2_2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[27] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[27]),
        .Q(shell_top_sa_pe_ri_2_2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[28] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[28]),
        .Q(shell_top_sa_pe_ri_2_2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[29] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[29]),
        .Q(shell_top_sa_pe_ri_2_2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[2] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[2]),
        .Q(shell_top_sa_pe_ri_2_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[30] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[30]),
        .Q(shell_top_sa_pe_ri_2_2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[31] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[31]),
        .Q(shell_top_sa_pe_ri_2_2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[3] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[3]),
        .Q(shell_top_sa_pe_ri_2_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[4] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[4]),
        .Q(shell_top_sa_pe_ri_2_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[5] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[5]),
        .Q(shell_top_sa_pe_ri_2_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[6] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[6]),
        .Q(shell_top_sa_pe_ri_2_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[7] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[7]),
        .Q(shell_top_sa_pe_ri_2_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[8] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[8]),
        .Q(shell_top_sa_pe_ri_2_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[9] 
       (.C(ap_clk),
        .CE(reg_5381),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2054[9]),
        .Q(shell_top_sa_pe_ri_2_2[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \shell_top_sa_pe_ri_3_0[31]_i_1 
       (.I0(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .I1(icmp_ln153_reg_1873_pp0_iter3_reg),
        .I2(and_ln35_2_reg_1894_pp0_iter3_reg),
        .O(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[0]),
        .Q(shell_top_sa_pe_ri_3_0[0]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[10]),
        .Q(shell_top_sa_pe_ri_3_0[10]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[11]),
        .Q(shell_top_sa_pe_ri_3_0[11]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[12]),
        .Q(shell_top_sa_pe_ri_3_0[12]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[13]),
        .Q(shell_top_sa_pe_ri_3_0[13]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[14]),
        .Q(shell_top_sa_pe_ri_3_0[14]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[15]),
        .Q(shell_top_sa_pe_ri_3_0[15]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[16]),
        .Q(shell_top_sa_pe_ri_3_0[16]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[17]),
        .Q(shell_top_sa_pe_ri_3_0[17]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[18]),
        .Q(shell_top_sa_pe_ri_3_0[18]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[19]),
        .Q(shell_top_sa_pe_ri_3_0[19]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[1]),
        .Q(shell_top_sa_pe_ri_3_0[1]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[20]),
        .Q(shell_top_sa_pe_ri_3_0[20]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[21]),
        .Q(shell_top_sa_pe_ri_3_0[21]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[22]),
        .Q(shell_top_sa_pe_ri_3_0[22]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[23]),
        .Q(shell_top_sa_pe_ri_3_0[23]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[24]),
        .Q(shell_top_sa_pe_ri_3_0[24]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[25]),
        .Q(shell_top_sa_pe_ri_3_0[25]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[26]),
        .Q(shell_top_sa_pe_ri_3_0[26]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[27]),
        .Q(shell_top_sa_pe_ri_3_0[27]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[28]),
        .Q(shell_top_sa_pe_ri_3_0[28]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[29]),
        .Q(shell_top_sa_pe_ri_3_0[29]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[2]),
        .Q(shell_top_sa_pe_ri_3_0[2]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[30]),
        .Q(shell_top_sa_pe_ri_3_0[30]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[31]),
        .Q(shell_top_sa_pe_ri_3_0[31]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[3]),
        .Q(shell_top_sa_pe_ri_3_0[3]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[4]),
        .Q(shell_top_sa_pe_ri_3_0[4]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[5]),
        .Q(shell_top_sa_pe_ri_3_0[5]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[6]),
        .Q(shell_top_sa_pe_ri_3_0[6]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[7]),
        .Q(shell_top_sa_pe_ri_3_0[7]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[8]),
        .Q(shell_top_sa_pe_ri_3_0[8]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2163[9]),
        .Q(shell_top_sa_pe_ri_3_0[9]),
        .R(\shell_top_sa_pe_ri_3_0[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[0]),
        .Q(shell_top_sa_pe_ri_3_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[10]),
        .Q(shell_top_sa_pe_ri_3_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[11]),
        .Q(shell_top_sa_pe_ri_3_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[12]),
        .Q(shell_top_sa_pe_ri_3_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[13]),
        .Q(shell_top_sa_pe_ri_3_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[14]),
        .Q(shell_top_sa_pe_ri_3_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[15]),
        .Q(shell_top_sa_pe_ri_3_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[16]),
        .Q(shell_top_sa_pe_ri_3_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[17]),
        .Q(shell_top_sa_pe_ri_3_1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[18]),
        .Q(shell_top_sa_pe_ri_3_1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[19]),
        .Q(shell_top_sa_pe_ri_3_1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[1]),
        .Q(shell_top_sa_pe_ri_3_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[20]),
        .Q(shell_top_sa_pe_ri_3_1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[21]),
        .Q(shell_top_sa_pe_ri_3_1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[22]),
        .Q(shell_top_sa_pe_ri_3_1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[23]),
        .Q(shell_top_sa_pe_ri_3_1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[24]),
        .Q(shell_top_sa_pe_ri_3_1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[25]),
        .Q(shell_top_sa_pe_ri_3_1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[26]),
        .Q(shell_top_sa_pe_ri_3_1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[27]),
        .Q(shell_top_sa_pe_ri_3_1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[28]),
        .Q(shell_top_sa_pe_ri_3_1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[29]),
        .Q(shell_top_sa_pe_ri_3_1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[2]),
        .Q(shell_top_sa_pe_ri_3_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[30]),
        .Q(shell_top_sa_pe_ri_3_1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[31]),
        .Q(shell_top_sa_pe_ri_3_1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[3]),
        .Q(shell_top_sa_pe_ri_3_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[4]),
        .Q(shell_top_sa_pe_ri_3_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[5]),
        .Q(shell_top_sa_pe_ri_3_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[6]),
        .Q(shell_top_sa_pe_ri_3_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[7]),
        .Q(shell_top_sa_pe_ri_3_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[8]),
        .Q(shell_top_sa_pe_ri_3_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_0[9]),
        .Q(shell_top_sa_pe_ri_3_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[0]),
        .Q(shell_top_sa_pe_ri_3_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[10]),
        .Q(shell_top_sa_pe_ri_3_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[11]),
        .Q(shell_top_sa_pe_ri_3_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[12]),
        .Q(shell_top_sa_pe_ri_3_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[13]),
        .Q(shell_top_sa_pe_ri_3_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[14]),
        .Q(shell_top_sa_pe_ri_3_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[15]),
        .Q(shell_top_sa_pe_ri_3_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[16]),
        .Q(shell_top_sa_pe_ri_3_2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[17]),
        .Q(shell_top_sa_pe_ri_3_2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[18]),
        .Q(shell_top_sa_pe_ri_3_2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[19]),
        .Q(shell_top_sa_pe_ri_3_2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[1]),
        .Q(shell_top_sa_pe_ri_3_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[20]),
        .Q(shell_top_sa_pe_ri_3_2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[21]),
        .Q(shell_top_sa_pe_ri_3_2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[22]),
        .Q(shell_top_sa_pe_ri_3_2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[23]),
        .Q(shell_top_sa_pe_ri_3_2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[24]),
        .Q(shell_top_sa_pe_ri_3_2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[25]),
        .Q(shell_top_sa_pe_ri_3_2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[26]),
        .Q(shell_top_sa_pe_ri_3_2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[27]),
        .Q(shell_top_sa_pe_ri_3_2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[28]),
        .Q(shell_top_sa_pe_ri_3_2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[29]),
        .Q(shell_top_sa_pe_ri_3_2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[2]),
        .Q(shell_top_sa_pe_ri_3_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[30]),
        .Q(shell_top_sa_pe_ri_3_2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[31]),
        .Q(shell_top_sa_pe_ri_3_2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[3]),
        .Q(shell_top_sa_pe_ri_3_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[4]),
        .Q(shell_top_sa_pe_ri_3_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[5]),
        .Q(shell_top_sa_pe_ri_3_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[6]),
        .Q(shell_top_sa_pe_ri_3_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[7]),
        .Q(shell_top_sa_pe_ri_3_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[8]),
        .Q(shell_top_sa_pe_ri_3_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[9]),
        .Q(shell_top_sa_pe_ri_3_2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \sub_ln40_4_reg_1973[11]_i_2 
       (.I0(add_ln40_9_reg_1937[10]),
        .I1(zext_ln139_1_cast_reg_1861[10]),
        .O(\sub_ln40_4_reg_1973[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sub_ln40_4_reg_1973[11]_i_3 
       (.I0(add_ln40_9_reg_1937[9]),
        .I1(zext_ln139_1_cast_reg_1861[9]),
        .O(\sub_ln40_4_reg_1973[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sub_ln40_4_reg_1973[11]_i_4 
       (.I0(add_ln40_9_reg_1937[8]),
        .I1(zext_ln139_1_cast_reg_1861[8]),
        .O(\sub_ln40_4_reg_1973[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \sub_ln40_4_reg_1973[11]_i_5 
       (.I0(add_ln40_9_reg_1937[7]),
        .I1(t_2_reg_1866[7]),
        .I2(zext_ln139_1_cast_reg_1861[7]),
        .O(\sub_ln40_4_reg_1973[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \sub_ln40_4_reg_1973[11]_i_6 
       (.I0(zext_ln139_1_cast_reg_1861[10]),
        .I1(add_ln40_9_reg_1937[10]),
        .I2(zext_ln139_1_cast_reg_1861[11]),
        .I3(add_ln40_9_reg_1937[11]),
        .O(\sub_ln40_4_reg_1973[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \sub_ln40_4_reg_1973[11]_i_7 
       (.I0(zext_ln139_1_cast_reg_1861[9]),
        .I1(add_ln40_9_reg_1937[9]),
        .I2(zext_ln139_1_cast_reg_1861[10]),
        .I3(add_ln40_9_reg_1937[10]),
        .O(\sub_ln40_4_reg_1973[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \sub_ln40_4_reg_1973[11]_i_8 
       (.I0(zext_ln139_1_cast_reg_1861[8]),
        .I1(add_ln40_9_reg_1937[8]),
        .I2(zext_ln139_1_cast_reg_1861[9]),
        .I3(add_ln40_9_reg_1937[9]),
        .O(\sub_ln40_4_reg_1973[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \sub_ln40_4_reg_1973[11]_i_9 
       (.I0(zext_ln139_1_cast_reg_1861[7]),
        .I1(t_2_reg_1866[7]),
        .I2(add_ln40_9_reg_1937[7]),
        .I3(zext_ln139_1_cast_reg_1861[8]),
        .I4(add_ln40_9_reg_1937[8]),
        .O(\sub_ln40_4_reg_1973[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln40_4_reg_1973[15]_i_2 
       (.I0(zext_ln139_1_cast_reg_1861[11]),
        .I1(add_ln40_9_reg_1937[11]),
        .O(\sub_ln40_4_reg_1973[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln40_4_reg_1973[15]_i_3 
       (.I0(zext_ln139_1_cast_reg_1861[14]),
        .I1(zext_ln139_1_cast_reg_1861[15]),
        .O(\sub_ln40_4_reg_1973[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln40_4_reg_1973[15]_i_4 
       (.I0(zext_ln139_1_cast_reg_1861[13]),
        .I1(zext_ln139_1_cast_reg_1861[14]),
        .O(\sub_ln40_4_reg_1973[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln40_4_reg_1973[15]_i_5 
       (.I0(zext_ln139_1_cast_reg_1861[12]),
        .I1(zext_ln139_1_cast_reg_1861[13]),
        .O(\sub_ln40_4_reg_1973[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \sub_ln40_4_reg_1973[15]_i_6 
       (.I0(add_ln40_9_reg_1937[11]),
        .I1(zext_ln139_1_cast_reg_1861[11]),
        .I2(zext_ln139_1_cast_reg_1861[12]),
        .O(\sub_ln40_4_reg_1973[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln40_4_reg_1973[16]_i_2 
       (.I0(zext_ln139_1_cast_reg_1861[15]),
        .O(\sub_ln40_4_reg_1973[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \sub_ln40_4_reg_1973[3]_i_2 
       (.I0(add_ln40_9_reg_1937[2]),
        .I1(t_2_reg_1866[2]),
        .I2(zext_ln139_1_cast_reg_1861[2]),
        .O(\sub_ln40_4_reg_1973[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln40_4_reg_1973[3]_i_3 
       (.I0(add_ln40_9_reg_1937[1]),
        .I1(\t_2_reg_1866_reg[1]_0 ),
        .O(\sub_ln40_4_reg_1973[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln40_4_reg_1973[3]_i_4 
       (.I0(t_2_reg_1866[0]),
        .O(\sub_ln40_4_reg_1973[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \sub_ln40_4_reg_1973[3]_i_5 
       (.I0(zext_ln139_1_cast_reg_1861[2]),
        .I1(t_2_reg_1866[2]),
        .I2(add_ln40_9_reg_1937[2]),
        .I3(add_ln40_9_reg_1937[3]),
        .I4(zext_ln139_1_cast_reg_1861[3]),
        .I5(t_2_reg_1866[3]),
        .O(\sub_ln40_4_reg_1973[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    \sub_ln40_4_reg_1973[3]_i_6 
       (.I0(\t_2_reg_1866_reg[1]_0 ),
        .I1(add_ln40_9_reg_1937[1]),
        .I2(zext_ln139_1_cast_reg_1861[2]),
        .I3(add_ln40_9_reg_1937[2]),
        .I4(t_2_reg_1866[2]),
        .O(\sub_ln40_4_reg_1973[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln40_4_reg_1973[3]_i_7 
       (.I0(t_2_reg_1866[0]),
        .I1(\t_2_reg_1866_reg[1]_0 ),
        .I2(add_ln40_9_reg_1937[1]),
        .O(\sub_ln40_4_reg_1973[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln40_4_reg_1973[3]_i_8 
       (.I0(t_2_reg_1866[0]),
        .I1(add_ln40_9_reg_1937[0]),
        .O(\sub_ln40_4_reg_1973[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \sub_ln40_4_reg_1973[7]_i_2 
       (.I0(add_ln40_9_reg_1937[6]),
        .I1(t_2_reg_1866[6]),
        .I2(zext_ln139_1_cast_reg_1861[6]),
        .O(\sub_ln40_4_reg_1973[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \sub_ln40_4_reg_1973[7]_i_3 
       (.I0(add_ln40_9_reg_1937[5]),
        .I1(t_2_reg_1866[5]),
        .I2(zext_ln139_1_cast_reg_1861[5]),
        .O(\sub_ln40_4_reg_1973[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \sub_ln40_4_reg_1973[7]_i_4 
       (.I0(add_ln40_9_reg_1937[4]),
        .I1(t_2_reg_1866[4]),
        .I2(zext_ln139_1_cast_reg_1861[4]),
        .O(\sub_ln40_4_reg_1973[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \sub_ln40_4_reg_1973[7]_i_5 
       (.I0(add_ln40_9_reg_1937[3]),
        .I1(t_2_reg_1866[3]),
        .I2(zext_ln139_1_cast_reg_1861[3]),
        .O(\sub_ln40_4_reg_1973[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \sub_ln40_4_reg_1973[7]_i_6 
       (.I0(zext_ln139_1_cast_reg_1861[6]),
        .I1(t_2_reg_1866[6]),
        .I2(add_ln40_9_reg_1937[6]),
        .I3(add_ln40_9_reg_1937[7]),
        .I4(zext_ln139_1_cast_reg_1861[7]),
        .I5(t_2_reg_1866[7]),
        .O(\sub_ln40_4_reg_1973[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \sub_ln40_4_reg_1973[7]_i_7 
       (.I0(zext_ln139_1_cast_reg_1861[5]),
        .I1(t_2_reg_1866[5]),
        .I2(add_ln40_9_reg_1937[5]),
        .I3(zext_ln139_1_cast_reg_1861[6]),
        .I4(add_ln40_9_reg_1937[6]),
        .I5(t_2_reg_1866[6]),
        .O(\sub_ln40_4_reg_1973[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \sub_ln40_4_reg_1973[7]_i_8 
       (.I0(zext_ln139_1_cast_reg_1861[4]),
        .I1(t_2_reg_1866[4]),
        .I2(add_ln40_9_reg_1937[4]),
        .I3(zext_ln139_1_cast_reg_1861[5]),
        .I4(add_ln40_9_reg_1937[5]),
        .I5(t_2_reg_1866[5]),
        .O(\sub_ln40_4_reg_1973[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \sub_ln40_4_reg_1973[7]_i_9 
       (.I0(zext_ln139_1_cast_reg_1861[3]),
        .I1(t_2_reg_1866[3]),
        .I2(add_ln40_9_reg_1937[3]),
        .I3(zext_ln139_1_cast_reg_1861[4]),
        .I4(add_ln40_9_reg_1937[4]),
        .I5(t_2_reg_1866[4]),
        .O(\sub_ln40_4_reg_1973[7]_i_9_n_0 ));
  FDRE \sub_ln40_4_reg_1973_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln40_4_fu_1028_p2[0]),
        .Q(sext_ln40_11_fu_1153_p1[2]),
        .R(1'b0));
  FDRE \sub_ln40_4_reg_1973_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln40_4_fu_1028_p2[10]),
        .Q(sext_ln40_11_fu_1153_p1[12]),
        .R(1'b0));
  FDRE \sub_ln40_4_reg_1973_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln40_4_fu_1028_p2[11]),
        .Q(sext_ln40_11_fu_1153_p1[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln40_4_reg_1973_reg[11]_i_1 
       (.CI(\sub_ln40_4_reg_1973_reg[7]_i_1_n_0 ),
        .CO({\sub_ln40_4_reg_1973_reg[11]_i_1_n_0 ,\sub_ln40_4_reg_1973_reg[11]_i_1_n_1 ,\sub_ln40_4_reg_1973_reg[11]_i_1_n_2 ,\sub_ln40_4_reg_1973_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln40_4_reg_1973[11]_i_2_n_0 ,\sub_ln40_4_reg_1973[11]_i_3_n_0 ,\sub_ln40_4_reg_1973[11]_i_4_n_0 ,\sub_ln40_4_reg_1973[11]_i_5_n_0 }),
        .O(sub_ln40_4_fu_1028_p2[11:8]),
        .S({\sub_ln40_4_reg_1973[11]_i_6_n_0 ,\sub_ln40_4_reg_1973[11]_i_7_n_0 ,\sub_ln40_4_reg_1973[11]_i_8_n_0 ,\sub_ln40_4_reg_1973[11]_i_9_n_0 }));
  FDRE \sub_ln40_4_reg_1973_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln40_4_fu_1028_p2[12]),
        .Q(sext_ln40_11_fu_1153_p1[14]),
        .R(1'b0));
  FDRE \sub_ln40_4_reg_1973_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln40_4_fu_1028_p2[13]),
        .Q(sext_ln40_11_fu_1153_p1[15]),
        .R(1'b0));
  FDRE \sub_ln40_4_reg_1973_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln40_4_fu_1028_p2[14]),
        .Q(sext_ln40_11_fu_1153_p1[16]),
        .R(1'b0));
  FDRE \sub_ln40_4_reg_1973_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln40_4_fu_1028_p2[15]),
        .Q(\sub_ln40_4_reg_1973_reg[16]_0 [0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln40_4_reg_1973_reg[15]_i_1 
       (.CI(\sub_ln40_4_reg_1973_reg[11]_i_1_n_0 ),
        .CO({\sub_ln40_4_reg_1973_reg[15]_i_1_n_0 ,\sub_ln40_4_reg_1973_reg[15]_i_1_n_1 ,\sub_ln40_4_reg_1973_reg[15]_i_1_n_2 ,\sub_ln40_4_reg_1973_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({zext_ln139_1_cast_reg_1861[14:12],\sub_ln40_4_reg_1973[15]_i_2_n_0 }),
        .O(sub_ln40_4_fu_1028_p2[15:12]),
        .S({\sub_ln40_4_reg_1973[15]_i_3_n_0 ,\sub_ln40_4_reg_1973[15]_i_4_n_0 ,\sub_ln40_4_reg_1973[15]_i_5_n_0 ,\sub_ln40_4_reg_1973[15]_i_6_n_0 }));
  FDRE \sub_ln40_4_reg_1973_reg[16] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln40_4_fu_1028_p2[16]),
        .Q(\sub_ln40_4_reg_1973_reg[16]_0 [1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln40_4_reg_1973_reg[16]_i_1 
       (.CI(\sub_ln40_4_reg_1973_reg[15]_i_1_n_0 ),
        .CO(\NLW_sub_ln40_4_reg_1973_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sub_ln40_4_reg_1973_reg[16]_i_1_O_UNCONNECTED [3:1],sub_ln40_4_fu_1028_p2[16]}),
        .S({1'b0,1'b0,1'b0,\sub_ln40_4_reg_1973[16]_i_2_n_0 }));
  FDRE \sub_ln40_4_reg_1973_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln40_4_fu_1028_p2[1]),
        .Q(sext_ln40_11_fu_1153_p1[3]),
        .R(1'b0));
  FDRE \sub_ln40_4_reg_1973_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln40_4_fu_1028_p2[2]),
        .Q(sext_ln40_11_fu_1153_p1[4]),
        .R(1'b0));
  FDRE \sub_ln40_4_reg_1973_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln40_4_fu_1028_p2[3]),
        .Q(sext_ln40_11_fu_1153_p1[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln40_4_reg_1973_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln40_4_reg_1973_reg[3]_i_1_n_0 ,\sub_ln40_4_reg_1973_reg[3]_i_1_n_1 ,\sub_ln40_4_reg_1973_reg[3]_i_1_n_2 ,\sub_ln40_4_reg_1973_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln40_4_reg_1973[3]_i_2_n_0 ,\sub_ln40_4_reg_1973[3]_i_3_n_0 ,\sub_ln40_4_reg_1973[3]_i_4_n_0 ,t_2_reg_1866[0]}),
        .O(sub_ln40_4_fu_1028_p2[3:0]),
        .S({\sub_ln40_4_reg_1973[3]_i_5_n_0 ,\sub_ln40_4_reg_1973[3]_i_6_n_0 ,\sub_ln40_4_reg_1973[3]_i_7_n_0 ,\sub_ln40_4_reg_1973[3]_i_8_n_0 }));
  FDRE \sub_ln40_4_reg_1973_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln40_4_fu_1028_p2[4]),
        .Q(sext_ln40_11_fu_1153_p1[6]),
        .R(1'b0));
  FDRE \sub_ln40_4_reg_1973_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln40_4_fu_1028_p2[5]),
        .Q(sext_ln40_11_fu_1153_p1[7]),
        .R(1'b0));
  FDRE \sub_ln40_4_reg_1973_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln40_4_fu_1028_p2[6]),
        .Q(sext_ln40_11_fu_1153_p1[8]),
        .R(1'b0));
  FDRE \sub_ln40_4_reg_1973_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln40_4_fu_1028_p2[7]),
        .Q(sext_ln40_11_fu_1153_p1[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln40_4_reg_1973_reg[7]_i_1 
       (.CI(\sub_ln40_4_reg_1973_reg[3]_i_1_n_0 ),
        .CO({\sub_ln40_4_reg_1973_reg[7]_i_1_n_0 ,\sub_ln40_4_reg_1973_reg[7]_i_1_n_1 ,\sub_ln40_4_reg_1973_reg[7]_i_1_n_2 ,\sub_ln40_4_reg_1973_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln40_4_reg_1973[7]_i_2_n_0 ,\sub_ln40_4_reg_1973[7]_i_3_n_0 ,\sub_ln40_4_reg_1973[7]_i_4_n_0 ,\sub_ln40_4_reg_1973[7]_i_5_n_0 }),
        .O(sub_ln40_4_fu_1028_p2[7:4]),
        .S({\sub_ln40_4_reg_1973[7]_i_6_n_0 ,\sub_ln40_4_reg_1973[7]_i_7_n_0 ,\sub_ln40_4_reg_1973[7]_i_8_n_0 ,\sub_ln40_4_reg_1973[7]_i_9_n_0 }));
  FDRE \sub_ln40_4_reg_1973_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln40_4_fu_1028_p2[8]),
        .Q(sext_ln40_11_fu_1153_p1[10]),
        .R(1'b0));
  FDRE \sub_ln40_4_reg_1973_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln40_4_fu_1028_p2[9]),
        .Q(sext_ln40_11_fu_1153_p1[11]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln68_2_reg_1989[11]_i_11 
       (.I0(mul_ln61_1_reg_1952_reg_n_97),
        .O(\sub_ln68_2_reg_1989[11]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln68_2_reg_1989[11]_i_12 
       (.I0(mul_ln61_1_reg_1952_reg_n_98),
        .O(\sub_ln68_2_reg_1989[11]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln68_2_reg_1989[11]_i_13 
       (.I0(mul_ln61_1_reg_1952_reg_n_99),
        .O(\sub_ln68_2_reg_1989[11]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln68_2_reg_1989[11]_i_14 
       (.I0(mul_ln61_1_reg_1952_reg_n_100),
        .O(\sub_ln68_2_reg_1989[11]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln68_2_reg_1989[11]_i_2 
       (.I0(\sub_ln68_2_reg_1989_reg[15]_i_10_n_6 ),
        .I1(mul_i_i_reg_1898_reg_n_95),
        .O(\sub_ln68_2_reg_1989[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln68_2_reg_1989[11]_i_3 
       (.I0(\sub_ln68_2_reg_1989_reg[15]_i_10_n_7 ),
        .I1(mul_i_i_reg_1898_reg_n_96),
        .O(\sub_ln68_2_reg_1989[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln68_2_reg_1989[11]_i_4 
       (.I0(\sub_ln68_2_reg_1989_reg[11]_i_10_n_4 ),
        .I1(mul_i_i_reg_1898_reg_n_97),
        .O(\sub_ln68_2_reg_1989[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \sub_ln68_2_reg_1989[11]_i_5 
       (.I0(\sub_ln68_2_reg_1989_reg[11]_i_10_n_5 ),
        .I1(mul_i_i_reg_1898_reg_n_98),
        .I2(Q[5]),
        .O(\sub_ln68_2_reg_1989[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \sub_ln68_2_reg_1989[11]_i_6 
       (.I0(mul_i_i_reg_1898_reg_n_95),
        .I1(\sub_ln68_2_reg_1989_reg[15]_i_10_n_6 ),
        .I2(\sub_ln68_2_reg_1989_reg[15]_i_10_n_5 ),
        .I3(mul_i_i_reg_1898_reg_n_94),
        .O(\sub_ln68_2_reg_1989[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \sub_ln68_2_reg_1989[11]_i_7 
       (.I0(mul_i_i_reg_1898_reg_n_96),
        .I1(\sub_ln68_2_reg_1989_reg[15]_i_10_n_7 ),
        .I2(\sub_ln68_2_reg_1989_reg[15]_i_10_n_6 ),
        .I3(mul_i_i_reg_1898_reg_n_95),
        .O(\sub_ln68_2_reg_1989[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \sub_ln68_2_reg_1989[11]_i_8 
       (.I0(mul_i_i_reg_1898_reg_n_97),
        .I1(\sub_ln68_2_reg_1989_reg[11]_i_10_n_4 ),
        .I2(\sub_ln68_2_reg_1989_reg[15]_i_10_n_7 ),
        .I3(mul_i_i_reg_1898_reg_n_96),
        .O(\sub_ln68_2_reg_1989[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \sub_ln68_2_reg_1989[11]_i_9 
       (.I0(Q[5]),
        .I1(mul_i_i_reg_1898_reg_n_98),
        .I2(\sub_ln68_2_reg_1989_reg[11]_i_10_n_5 ),
        .I3(\sub_ln68_2_reg_1989_reg[11]_i_10_n_4 ),
        .I4(mul_i_i_reg_1898_reg_n_97),
        .O(\sub_ln68_2_reg_1989[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln68_2_reg_1989[15]_i_11 
       (.I0(mul_ln61_1_reg_1952_reg_n_93),
        .O(\sub_ln68_2_reg_1989[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln68_2_reg_1989[15]_i_12 
       (.I0(mul_ln61_1_reg_1952_reg_n_94),
        .O(\sub_ln68_2_reg_1989[15]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln68_2_reg_1989[15]_i_13 
       (.I0(mul_ln61_1_reg_1952_reg_n_95),
        .O(\sub_ln68_2_reg_1989[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln68_2_reg_1989[15]_i_14 
       (.I0(mul_ln61_1_reg_1952_reg_n_96),
        .O(\sub_ln68_2_reg_1989[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln68_2_reg_1989[15]_i_2 
       (.I0(\sub_ln68_2_reg_1989_reg[16]_i_3_n_6 ),
        .I1(mul_i_i_reg_1898_reg_n_91),
        .O(\sub_ln68_2_reg_1989[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln68_2_reg_1989[15]_i_3 
       (.I0(\sub_ln68_2_reg_1989_reg[16]_i_3_n_7 ),
        .I1(mul_i_i_reg_1898_reg_n_92),
        .O(\sub_ln68_2_reg_1989[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln68_2_reg_1989[15]_i_4 
       (.I0(\sub_ln68_2_reg_1989_reg[15]_i_10_n_4 ),
        .I1(mul_i_i_reg_1898_reg_n_93),
        .O(\sub_ln68_2_reg_1989[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln68_2_reg_1989[15]_i_5 
       (.I0(\sub_ln68_2_reg_1989_reg[15]_i_10_n_5 ),
        .I1(mul_i_i_reg_1898_reg_n_94),
        .O(\sub_ln68_2_reg_1989[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \sub_ln68_2_reg_1989[15]_i_6 
       (.I0(mul_i_i_reg_1898_reg_n_91),
        .I1(\sub_ln68_2_reg_1989_reg[16]_i_3_n_6 ),
        .I2(\sub_ln68_2_reg_1989_reg[16]_i_3_n_5 ),
        .I3(mul_i_i_reg_1898_reg_n_90),
        .O(\sub_ln68_2_reg_1989[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \sub_ln68_2_reg_1989[15]_i_7 
       (.I0(mul_i_i_reg_1898_reg_n_92),
        .I1(\sub_ln68_2_reg_1989_reg[16]_i_3_n_7 ),
        .I2(\sub_ln68_2_reg_1989_reg[16]_i_3_n_6 ),
        .I3(mul_i_i_reg_1898_reg_n_91),
        .O(\sub_ln68_2_reg_1989[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \sub_ln68_2_reg_1989[15]_i_8 
       (.I0(mul_i_i_reg_1898_reg_n_93),
        .I1(\sub_ln68_2_reg_1989_reg[15]_i_10_n_4 ),
        .I2(\sub_ln68_2_reg_1989_reg[16]_i_3_n_7 ),
        .I3(mul_i_i_reg_1898_reg_n_92),
        .O(\sub_ln68_2_reg_1989[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \sub_ln68_2_reg_1989[15]_i_9 
       (.I0(mul_i_i_reg_1898_reg_n_94),
        .I1(\sub_ln68_2_reg_1989_reg[15]_i_10_n_5 ),
        .I2(\sub_ln68_2_reg_1989_reg[15]_i_10_n_4 ),
        .I3(mul_i_i_reg_1898_reg_n_93),
        .O(\sub_ln68_2_reg_1989[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \sub_ln68_2_reg_1989[16]_i_2 
       (.I0(mul_i_i_reg_1898_reg_n_90),
        .I1(\sub_ln68_2_reg_1989_reg[16]_i_3_n_5 ),
        .I2(mul_i_i_reg_1898_reg_n_89),
        .I3(\sub_ln68_2_reg_1989_reg[16]_i_3_n_4 ),
        .O(\sub_ln68_2_reg_1989[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln68_2_reg_1989[16]_i_4 
       (.I0(mul_ln61_1_reg_1952_reg_n_89),
        .O(\sub_ln68_2_reg_1989[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln68_2_reg_1989[16]_i_5 
       (.I0(mul_ln61_1_reg_1952_reg_n_90),
        .O(\sub_ln68_2_reg_1989[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln68_2_reg_1989[16]_i_6 
       (.I0(mul_ln61_1_reg_1952_reg_n_91),
        .O(\sub_ln68_2_reg_1989[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln68_2_reg_1989[16]_i_7 
       (.I0(mul_ln61_1_reg_1952_reg_n_92),
        .O(\sub_ln68_2_reg_1989[16]_i_7_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sub_ln68_2_reg_1989[3]_i_2 
       (.I0(\sub_ln68_2_reg_1989_reg[7]_i_10_n_6 ),
        .I1(mul_i_i_reg_1898_reg_n_103),
        .I2(Q[0]),
        .O(\sub_ln68_2_reg_1989[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln68_2_reg_1989[3]_i_3 
       (.I0(mul_i_i_reg_1898_reg_n_103),
        .I1(Q[0]),
        .I2(\sub_ln68_2_reg_1989_reg[7]_i_10_n_6 ),
        .O(\sub_ln68_2_reg_1989[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln68_2_reg_1989[3]_i_4 
       (.I0(mul_ln61_1_reg_1952_reg_n_105),
        .I1(mul_i_i_reg_1898_reg_n_105),
        .O(\sub_ln68_2_reg_1989[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln68_2_reg_1989[3]_i_5 
       (.I0(\sub_ln68_2_reg_1989_reg[7]_i_10_n_5 ),
        .I1(mul_i_i_reg_1898_reg_n_102),
        .I2(Q[1]),
        .I3(\sub_ln68_2_reg_1989[3]_i_2_n_0 ),
        .O(\sub_ln68_2_reg_1989[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \sub_ln68_2_reg_1989[3]_i_6 
       (.I0(\sub_ln68_2_reg_1989_reg[7]_i_10_n_6 ),
        .I1(mul_i_i_reg_1898_reg_n_103),
        .I2(Q[0]),
        .I3(mul_i_i_reg_1898_reg_n_104),
        .I4(\sub_ln68_2_reg_1989_reg[7]_i_10_n_7 ),
        .O(\sub_ln68_2_reg_1989[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \sub_ln68_2_reg_1989[3]_i_7 
       (.I0(mul_i_i_reg_1898_reg_n_105),
        .I1(mul_ln61_1_reg_1952_reg_n_105),
        .I2(\sub_ln68_2_reg_1989_reg[7]_i_10_n_7 ),
        .I3(mul_i_i_reg_1898_reg_n_104),
        .O(\sub_ln68_2_reg_1989[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln68_2_reg_1989[3]_i_8 
       (.I0(mul_i_i_reg_1898_reg_n_105),
        .I1(mul_ln61_1_reg_1952_reg_n_105),
        .O(\sub_ln68_2_reg_1989[3]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln68_2_reg_1989[7]_i_11 
       (.I0(mul_ln61_1_reg_1952_reg_n_105),
        .O(\sub_ln68_2_reg_1989[7]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln68_2_reg_1989[7]_i_12 
       (.I0(mul_ln61_1_reg_1952_reg_n_101),
        .O(\sub_ln68_2_reg_1989[7]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln68_2_reg_1989[7]_i_13 
       (.I0(mul_ln61_1_reg_1952_reg_n_102),
        .O(\sub_ln68_2_reg_1989[7]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln68_2_reg_1989[7]_i_14 
       (.I0(mul_ln61_1_reg_1952_reg_n_103),
        .O(\sub_ln68_2_reg_1989[7]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln68_2_reg_1989[7]_i_15 
       (.I0(mul_ln61_1_reg_1952_reg_n_104),
        .O(\sub_ln68_2_reg_1989[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sub_ln68_2_reg_1989[7]_i_2 
       (.I0(\sub_ln68_2_reg_1989_reg[11]_i_10_n_6 ),
        .I1(mul_i_i_reg_1898_reg_n_99),
        .I2(Q[4]),
        .O(\sub_ln68_2_reg_1989[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sub_ln68_2_reg_1989[7]_i_3 
       (.I0(\sub_ln68_2_reg_1989_reg[11]_i_10_n_7 ),
        .I1(mul_i_i_reg_1898_reg_n_100),
        .I2(Q[3]),
        .O(\sub_ln68_2_reg_1989[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sub_ln68_2_reg_1989[7]_i_4 
       (.I0(\sub_ln68_2_reg_1989_reg[7]_i_10_n_4 ),
        .I1(mul_i_i_reg_1898_reg_n_101),
        .I2(Q[2]),
        .O(\sub_ln68_2_reg_1989[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sub_ln68_2_reg_1989[7]_i_5 
       (.I0(\sub_ln68_2_reg_1989_reg[7]_i_10_n_5 ),
        .I1(mul_i_i_reg_1898_reg_n_102),
        .I2(Q[1]),
        .O(\sub_ln68_2_reg_1989[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln68_2_reg_1989[7]_i_6 
       (.I0(\sub_ln68_2_reg_1989[7]_i_2_n_0 ),
        .I1(\sub_ln68_2_reg_1989_reg[11]_i_10_n_5 ),
        .I2(Q[5]),
        .I3(mul_i_i_reg_1898_reg_n_98),
        .O(\sub_ln68_2_reg_1989[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln68_2_reg_1989[7]_i_7 
       (.I0(\sub_ln68_2_reg_1989_reg[11]_i_10_n_6 ),
        .I1(mul_i_i_reg_1898_reg_n_99),
        .I2(Q[4]),
        .I3(\sub_ln68_2_reg_1989[7]_i_3_n_0 ),
        .O(\sub_ln68_2_reg_1989[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln68_2_reg_1989[7]_i_8 
       (.I0(\sub_ln68_2_reg_1989_reg[11]_i_10_n_7 ),
        .I1(mul_i_i_reg_1898_reg_n_100),
        .I2(Q[3]),
        .I3(\sub_ln68_2_reg_1989[7]_i_4_n_0 ),
        .O(\sub_ln68_2_reg_1989[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln68_2_reg_1989[7]_i_9 
       (.I0(\sub_ln68_2_reg_1989_reg[7]_i_10_n_4 ),
        .I1(mul_i_i_reg_1898_reg_n_101),
        .I2(Q[2]),
        .I3(\sub_ln68_2_reg_1989[7]_i_5_n_0 ),
        .O(\sub_ln68_2_reg_1989[7]_i_9_n_0 ));
  FDRE \sub_ln68_2_reg_1989_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_2_fu_1104_p2[0]),
        .Q(sext_ln68_4_fu_1189_p1[2]),
        .R(1'b0));
  FDRE \sub_ln68_2_reg_1989_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_2_fu_1104_p2[10]),
        .Q(sext_ln68_4_fu_1189_p1[12]),
        .R(1'b0));
  FDRE \sub_ln68_2_reg_1989_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_2_fu_1104_p2[11]),
        .Q(sext_ln68_4_fu_1189_p1[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln68_2_reg_1989_reg[11]_i_1 
       (.CI(\sub_ln68_2_reg_1989_reg[7]_i_1_n_0 ),
        .CO({\sub_ln68_2_reg_1989_reg[11]_i_1_n_0 ,\sub_ln68_2_reg_1989_reg[11]_i_1_n_1 ,\sub_ln68_2_reg_1989_reg[11]_i_1_n_2 ,\sub_ln68_2_reg_1989_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln68_2_reg_1989[11]_i_2_n_0 ,\sub_ln68_2_reg_1989[11]_i_3_n_0 ,\sub_ln68_2_reg_1989[11]_i_4_n_0 ,\sub_ln68_2_reg_1989[11]_i_5_n_0 }),
        .O(sub_ln68_2_fu_1104_p2[11:8]),
        .S({\sub_ln68_2_reg_1989[11]_i_6_n_0 ,\sub_ln68_2_reg_1989[11]_i_7_n_0 ,\sub_ln68_2_reg_1989[11]_i_8_n_0 ,\sub_ln68_2_reg_1989[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln68_2_reg_1989_reg[11]_i_10 
       (.CI(\sub_ln68_2_reg_1989_reg[7]_i_10_n_0 ),
        .CO({\sub_ln68_2_reg_1989_reg[11]_i_10_n_0 ,\sub_ln68_2_reg_1989_reg[11]_i_10_n_1 ,\sub_ln68_2_reg_1989_reg[11]_i_10_n_2 ,\sub_ln68_2_reg_1989_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln68_2_reg_1989_reg[11]_i_10_n_4 ,\sub_ln68_2_reg_1989_reg[11]_i_10_n_5 ,\sub_ln68_2_reg_1989_reg[11]_i_10_n_6 ,\sub_ln68_2_reg_1989_reg[11]_i_10_n_7 }),
        .S({\sub_ln68_2_reg_1989[11]_i_11_n_0 ,\sub_ln68_2_reg_1989[11]_i_12_n_0 ,\sub_ln68_2_reg_1989[11]_i_13_n_0 ,\sub_ln68_2_reg_1989[11]_i_14_n_0 }));
  FDRE \sub_ln68_2_reg_1989_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_2_fu_1104_p2[12]),
        .Q(sext_ln68_4_fu_1189_p1[14]),
        .R(1'b0));
  FDRE \sub_ln68_2_reg_1989_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_2_fu_1104_p2[13]),
        .Q(sext_ln68_4_fu_1189_p1[15]),
        .R(1'b0));
  FDRE \sub_ln68_2_reg_1989_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_2_fu_1104_p2[14]),
        .Q(sext_ln68_4_fu_1189_p1[16]),
        .R(1'b0));
  FDRE \sub_ln68_2_reg_1989_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_2_fu_1104_p2[15]),
        .Q(\sub_ln68_2_reg_1989_reg[16]_0 [0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln68_2_reg_1989_reg[15]_i_1 
       (.CI(\sub_ln68_2_reg_1989_reg[11]_i_1_n_0 ),
        .CO({\sub_ln68_2_reg_1989_reg[15]_i_1_n_0 ,\sub_ln68_2_reg_1989_reg[15]_i_1_n_1 ,\sub_ln68_2_reg_1989_reg[15]_i_1_n_2 ,\sub_ln68_2_reg_1989_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln68_2_reg_1989[15]_i_2_n_0 ,\sub_ln68_2_reg_1989[15]_i_3_n_0 ,\sub_ln68_2_reg_1989[15]_i_4_n_0 ,\sub_ln68_2_reg_1989[15]_i_5_n_0 }),
        .O(sub_ln68_2_fu_1104_p2[15:12]),
        .S({\sub_ln68_2_reg_1989[15]_i_6_n_0 ,\sub_ln68_2_reg_1989[15]_i_7_n_0 ,\sub_ln68_2_reg_1989[15]_i_8_n_0 ,\sub_ln68_2_reg_1989[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln68_2_reg_1989_reg[15]_i_10 
       (.CI(\sub_ln68_2_reg_1989_reg[11]_i_10_n_0 ),
        .CO({\sub_ln68_2_reg_1989_reg[15]_i_10_n_0 ,\sub_ln68_2_reg_1989_reg[15]_i_10_n_1 ,\sub_ln68_2_reg_1989_reg[15]_i_10_n_2 ,\sub_ln68_2_reg_1989_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln68_2_reg_1989_reg[15]_i_10_n_4 ,\sub_ln68_2_reg_1989_reg[15]_i_10_n_5 ,\sub_ln68_2_reg_1989_reg[15]_i_10_n_6 ,\sub_ln68_2_reg_1989_reg[15]_i_10_n_7 }),
        .S({\sub_ln68_2_reg_1989[15]_i_11_n_0 ,\sub_ln68_2_reg_1989[15]_i_12_n_0 ,\sub_ln68_2_reg_1989[15]_i_13_n_0 ,\sub_ln68_2_reg_1989[15]_i_14_n_0 }));
  FDRE \sub_ln68_2_reg_1989_reg[16] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_2_fu_1104_p2[16]),
        .Q(\sub_ln68_2_reg_1989_reg[16]_0 [1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln68_2_reg_1989_reg[16]_i_1 
       (.CI(\sub_ln68_2_reg_1989_reg[15]_i_1_n_0 ),
        .CO(\NLW_sub_ln68_2_reg_1989_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sub_ln68_2_reg_1989_reg[16]_i_1_O_UNCONNECTED [3:1],sub_ln68_2_fu_1104_p2[16]}),
        .S({1'b0,1'b0,1'b0,\sub_ln68_2_reg_1989[16]_i_2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln68_2_reg_1989_reg[16]_i_3 
       (.CI(\sub_ln68_2_reg_1989_reg[15]_i_10_n_0 ),
        .CO({\NLW_sub_ln68_2_reg_1989_reg[16]_i_3_CO_UNCONNECTED [3],\sub_ln68_2_reg_1989_reg[16]_i_3_n_1 ,\sub_ln68_2_reg_1989_reg[16]_i_3_n_2 ,\sub_ln68_2_reg_1989_reg[16]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln68_2_reg_1989_reg[16]_i_3_n_4 ,\sub_ln68_2_reg_1989_reg[16]_i_3_n_5 ,\sub_ln68_2_reg_1989_reg[16]_i_3_n_6 ,\sub_ln68_2_reg_1989_reg[16]_i_3_n_7 }),
        .S({\sub_ln68_2_reg_1989[16]_i_4_n_0 ,\sub_ln68_2_reg_1989[16]_i_5_n_0 ,\sub_ln68_2_reg_1989[16]_i_6_n_0 ,\sub_ln68_2_reg_1989[16]_i_7_n_0 }));
  FDRE \sub_ln68_2_reg_1989_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_2_fu_1104_p2[1]),
        .Q(sext_ln68_4_fu_1189_p1[3]),
        .R(1'b0));
  FDRE \sub_ln68_2_reg_1989_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_2_fu_1104_p2[2]),
        .Q(sext_ln68_4_fu_1189_p1[4]),
        .R(1'b0));
  FDRE \sub_ln68_2_reg_1989_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_2_fu_1104_p2[3]),
        .Q(sext_ln68_4_fu_1189_p1[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln68_2_reg_1989_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln68_2_reg_1989_reg[3]_i_1_n_0 ,\sub_ln68_2_reg_1989_reg[3]_i_1_n_1 ,\sub_ln68_2_reg_1989_reg[3]_i_1_n_2 ,\sub_ln68_2_reg_1989_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({\sub_ln68_2_reg_1989[3]_i_2_n_0 ,\sub_ln68_2_reg_1989[3]_i_3_n_0 ,\sub_ln68_2_reg_1989[3]_i_4_n_0 ,1'b1}),
        .O(sub_ln68_2_fu_1104_p2[3:0]),
        .S({\sub_ln68_2_reg_1989[3]_i_5_n_0 ,\sub_ln68_2_reg_1989[3]_i_6_n_0 ,\sub_ln68_2_reg_1989[3]_i_7_n_0 ,\sub_ln68_2_reg_1989[3]_i_8_n_0 }));
  FDRE \sub_ln68_2_reg_1989_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_2_fu_1104_p2[4]),
        .Q(sext_ln68_4_fu_1189_p1[6]),
        .R(1'b0));
  FDRE \sub_ln68_2_reg_1989_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_2_fu_1104_p2[5]),
        .Q(sext_ln68_4_fu_1189_p1[7]),
        .R(1'b0));
  FDRE \sub_ln68_2_reg_1989_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_2_fu_1104_p2[6]),
        .Q(sext_ln68_4_fu_1189_p1[8]),
        .R(1'b0));
  FDRE \sub_ln68_2_reg_1989_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_2_fu_1104_p2[7]),
        .Q(sext_ln68_4_fu_1189_p1[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln68_2_reg_1989_reg[7]_i_1 
       (.CI(\sub_ln68_2_reg_1989_reg[3]_i_1_n_0 ),
        .CO({\sub_ln68_2_reg_1989_reg[7]_i_1_n_0 ,\sub_ln68_2_reg_1989_reg[7]_i_1_n_1 ,\sub_ln68_2_reg_1989_reg[7]_i_1_n_2 ,\sub_ln68_2_reg_1989_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln68_2_reg_1989[7]_i_2_n_0 ,\sub_ln68_2_reg_1989[7]_i_3_n_0 ,\sub_ln68_2_reg_1989[7]_i_4_n_0 ,\sub_ln68_2_reg_1989[7]_i_5_n_0 }),
        .O(sub_ln68_2_fu_1104_p2[7:4]),
        .S({\sub_ln68_2_reg_1989[7]_i_6_n_0 ,\sub_ln68_2_reg_1989[7]_i_7_n_0 ,\sub_ln68_2_reg_1989[7]_i_8_n_0 ,\sub_ln68_2_reg_1989[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln68_2_reg_1989_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\sub_ln68_2_reg_1989_reg[7]_i_10_n_0 ,\sub_ln68_2_reg_1989_reg[7]_i_10_n_1 ,\sub_ln68_2_reg_1989_reg[7]_i_10_n_2 ,\sub_ln68_2_reg_1989_reg[7]_i_10_n_3 }),
        .CYINIT(\sub_ln68_2_reg_1989[7]_i_11_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln68_2_reg_1989_reg[7]_i_10_n_4 ,\sub_ln68_2_reg_1989_reg[7]_i_10_n_5 ,\sub_ln68_2_reg_1989_reg[7]_i_10_n_6 ,\sub_ln68_2_reg_1989_reg[7]_i_10_n_7 }),
        .S({\sub_ln68_2_reg_1989[7]_i_12_n_0 ,\sub_ln68_2_reg_1989[7]_i_13_n_0 ,\sub_ln68_2_reg_1989[7]_i_14_n_0 ,\sub_ln68_2_reg_1989[7]_i_15_n_0 }));
  FDRE \sub_ln68_2_reg_1989_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_2_fu_1104_p2[8]),
        .Q(sext_ln68_4_fu_1189_p1[10]),
        .R(1'b0));
  FDRE \sub_ln68_2_reg_1989_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_2_fu_1104_p2[9]),
        .Q(sext_ln68_4_fu_1189_p1[11]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln68_3_reg_1994[11]_i_2 
       (.I0(add_ln61_6_fu_1121_p2__0[11]),
        .I1(mul_ln61_2_reg_1957_reg_n_94),
        .O(\sub_ln68_3_reg_1994[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln68_3_reg_1994[11]_i_3 
       (.I0(add_ln61_6_fu_1121_p2__0[10]),
        .I1(mul_ln61_2_reg_1957_reg_n_95),
        .O(\sub_ln68_3_reg_1994[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln68_3_reg_1994[11]_i_4 
       (.I0(add_ln61_6_fu_1121_p2__0[9]),
        .I1(mul_ln61_2_reg_1957_reg_n_96),
        .O(\sub_ln68_3_reg_1994[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln68_3_reg_1994[11]_i_5 
       (.I0(add_ln61_6_fu_1121_p2__0[8]),
        .I1(mul_ln61_2_reg_1957_reg_n_97),
        .O(\sub_ln68_3_reg_1994[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln68_3_reg_1994[15]_i_2 
       (.I0(add_ln61_6_fu_1121_p2__0[15]),
        .I1(mul_ln61_2_reg_1957_reg_n_90),
        .O(\sub_ln68_3_reg_1994[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln68_3_reg_1994[15]_i_3 
       (.I0(add_ln61_6_fu_1121_p2__0[14]),
        .I1(mul_ln61_2_reg_1957_reg_n_91),
        .O(\sub_ln68_3_reg_1994[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln68_3_reg_1994[15]_i_4 
       (.I0(add_ln61_6_fu_1121_p2__0[13]),
        .I1(mul_ln61_2_reg_1957_reg_n_92),
        .O(\sub_ln68_3_reg_1994[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln68_3_reg_1994[15]_i_5 
       (.I0(add_ln61_6_fu_1121_p2__0[12]),
        .I1(mul_ln61_2_reg_1957_reg_n_93),
        .O(\sub_ln68_3_reg_1994[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln68_3_reg_1994[17]_i_2 
       (.I0(add_ln61_6_fu_1121_p2__0[16]),
        .I1(mul_ln61_2_reg_1957_reg_n_89),
        .O(\sub_ln68_3_reg_1994[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln68_3_reg_1994[3]_i_2 
       (.I0(add_ln61_6_fu_1121_p2__0[3]),
        .I1(mul_ln61_2_reg_1957_reg_n_102),
        .O(\sub_ln68_3_reg_1994[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln68_3_reg_1994[3]_i_3 
       (.I0(add_ln61_6_fu_1121_p2__0[2]),
        .I1(mul_ln61_2_reg_1957_reg_n_103),
        .O(\sub_ln68_3_reg_1994[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln68_3_reg_1994[3]_i_4 
       (.I0(add_ln61_6_fu_1121_p2__0[1]),
        .I1(mul_ln61_2_reg_1957_reg_n_104),
        .O(\sub_ln68_3_reg_1994[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln68_3_reg_1994[3]_i_5 
       (.I0(add_ln61_6_fu_1121_p2__0[0]),
        .I1(mul_ln61_2_reg_1957_reg_n_105),
        .O(\sub_ln68_3_reg_1994[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln68_3_reg_1994[7]_i_2 
       (.I0(add_ln61_6_fu_1121_p2__0[7]),
        .I1(mul_ln61_2_reg_1957_reg_n_98),
        .O(\sub_ln68_3_reg_1994[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln68_3_reg_1994[7]_i_3 
       (.I0(add_ln61_6_fu_1121_p2__0[6]),
        .I1(mul_ln61_2_reg_1957_reg_n_99),
        .O(\sub_ln68_3_reg_1994[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln68_3_reg_1994[7]_i_4 
       (.I0(add_ln61_6_fu_1121_p2__0[5]),
        .I1(mul_ln61_2_reg_1957_reg_n_100),
        .O(\sub_ln68_3_reg_1994[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln68_3_reg_1994[7]_i_5 
       (.I0(add_ln61_6_fu_1121_p2__0[4]),
        .I1(mul_ln61_2_reg_1957_reg_n_101),
        .O(\sub_ln68_3_reg_1994[7]_i_5_n_0 ));
  FDRE \sub_ln68_3_reg_1994_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_3_fu_1130_p2[0]),
        .Q(sext_ln68_7_fu_1235_p1[2]),
        .R(1'b0));
  FDRE \sub_ln68_3_reg_1994_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_3_fu_1130_p2[10]),
        .Q(sext_ln68_7_fu_1235_p1[12]),
        .R(1'b0));
  FDRE \sub_ln68_3_reg_1994_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_3_fu_1130_p2[11]),
        .Q(sext_ln68_7_fu_1235_p1[13]),
        .R(1'b0));
  CARRY4 \sub_ln68_3_reg_1994_reg[11]_i_1 
       (.CI(\sub_ln68_3_reg_1994_reg[7]_i_1_n_0 ),
        .CO({\sub_ln68_3_reg_1994_reg[11]_i_1_n_0 ,\sub_ln68_3_reg_1994_reg[11]_i_1_n_1 ,\sub_ln68_3_reg_1994_reg[11]_i_1_n_2 ,\sub_ln68_3_reg_1994_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln61_6_fu_1121_p2__0[11:8]),
        .O(sub_ln68_3_fu_1130_p2[11:8]),
        .S({\sub_ln68_3_reg_1994[11]_i_2_n_0 ,\sub_ln68_3_reg_1994[11]_i_3_n_0 ,\sub_ln68_3_reg_1994[11]_i_4_n_0 ,\sub_ln68_3_reg_1994[11]_i_5_n_0 }));
  FDRE \sub_ln68_3_reg_1994_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_3_fu_1130_p2[12]),
        .Q(sext_ln68_7_fu_1235_p1[14]),
        .R(1'b0));
  FDRE \sub_ln68_3_reg_1994_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_3_fu_1130_p2[13]),
        .Q(sext_ln68_7_fu_1235_p1[15]),
        .R(1'b0));
  FDRE \sub_ln68_3_reg_1994_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_3_fu_1130_p2[14]),
        .Q(sext_ln68_7_fu_1235_p1[16]),
        .R(1'b0));
  FDRE \sub_ln68_3_reg_1994_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_3_fu_1130_p2[15]),
        .Q(sext_ln68_7_fu_1235_p1[17]),
        .R(1'b0));
  CARRY4 \sub_ln68_3_reg_1994_reg[15]_i_1 
       (.CI(\sub_ln68_3_reg_1994_reg[11]_i_1_n_0 ),
        .CO({\sub_ln68_3_reg_1994_reg[15]_i_1_n_0 ,\sub_ln68_3_reg_1994_reg[15]_i_1_n_1 ,\sub_ln68_3_reg_1994_reg[15]_i_1_n_2 ,\sub_ln68_3_reg_1994_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln61_6_fu_1121_p2__0[15:12]),
        .O(sub_ln68_3_fu_1130_p2[15:12]),
        .S({\sub_ln68_3_reg_1994[15]_i_2_n_0 ,\sub_ln68_3_reg_1994[15]_i_3_n_0 ,\sub_ln68_3_reg_1994[15]_i_4_n_0 ,\sub_ln68_3_reg_1994[15]_i_5_n_0 }));
  FDRE \sub_ln68_3_reg_1994_reg[16] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_3_fu_1130_p2[16]),
        .Q(sext_ln68_7_fu_1235_p1[18]),
        .R(1'b0));
  FDRE \sub_ln68_3_reg_1994_reg[17] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_3_fu_1130_p2[17]),
        .Q(\sub_ln68_3_reg_1994_reg[17]_0 ),
        .R(1'b0));
  CARRY4 \sub_ln68_3_reg_1994_reg[17]_i_1 
       (.CI(\sub_ln68_3_reg_1994_reg[15]_i_1_n_0 ),
        .CO({\NLW_sub_ln68_3_reg_1994_reg[17]_i_1_CO_UNCONNECTED [3:1],\sub_ln68_3_reg_1994_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mul_ln61_2_reg_1957_reg_n_89}),
        .O({\NLW_sub_ln68_3_reg_1994_reg[17]_i_1_O_UNCONNECTED [3:2],sub_ln68_3_fu_1130_p2[17:16]}),
        .S({1'b0,1'b0,1'b1,\sub_ln68_3_reg_1994[17]_i_2_n_0 }));
  FDRE \sub_ln68_3_reg_1994_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_3_fu_1130_p2[1]),
        .Q(sext_ln68_7_fu_1235_p1[3]),
        .R(1'b0));
  FDRE \sub_ln68_3_reg_1994_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_3_fu_1130_p2[2]),
        .Q(sext_ln68_7_fu_1235_p1[4]),
        .R(1'b0));
  FDRE \sub_ln68_3_reg_1994_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_3_fu_1130_p2[3]),
        .Q(sext_ln68_7_fu_1235_p1[5]),
        .R(1'b0));
  CARRY4 \sub_ln68_3_reg_1994_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln68_3_reg_1994_reg[3]_i_1_n_0 ,\sub_ln68_3_reg_1994_reg[3]_i_1_n_1 ,\sub_ln68_3_reg_1994_reg[3]_i_1_n_2 ,\sub_ln68_3_reg_1994_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(add_ln61_6_fu_1121_p2__0[3:0]),
        .O(sub_ln68_3_fu_1130_p2[3:0]),
        .S({\sub_ln68_3_reg_1994[3]_i_2_n_0 ,\sub_ln68_3_reg_1994[3]_i_3_n_0 ,\sub_ln68_3_reg_1994[3]_i_4_n_0 ,\sub_ln68_3_reg_1994[3]_i_5_n_0 }));
  FDRE \sub_ln68_3_reg_1994_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_3_fu_1130_p2[4]),
        .Q(sext_ln68_7_fu_1235_p1[6]),
        .R(1'b0));
  FDRE \sub_ln68_3_reg_1994_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_3_fu_1130_p2[5]),
        .Q(sext_ln68_7_fu_1235_p1[7]),
        .R(1'b0));
  FDRE \sub_ln68_3_reg_1994_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_3_fu_1130_p2[6]),
        .Q(sext_ln68_7_fu_1235_p1[8]),
        .R(1'b0));
  FDRE \sub_ln68_3_reg_1994_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_3_fu_1130_p2[7]),
        .Q(sext_ln68_7_fu_1235_p1[9]),
        .R(1'b0));
  CARRY4 \sub_ln68_3_reg_1994_reg[7]_i_1 
       (.CI(\sub_ln68_3_reg_1994_reg[3]_i_1_n_0 ),
        .CO({\sub_ln68_3_reg_1994_reg[7]_i_1_n_0 ,\sub_ln68_3_reg_1994_reg[7]_i_1_n_1 ,\sub_ln68_3_reg_1994_reg[7]_i_1_n_2 ,\sub_ln68_3_reg_1994_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln61_6_fu_1121_p2__0[7:4]),
        .O(sub_ln68_3_fu_1130_p2[7:4]),
        .S({\sub_ln68_3_reg_1994[7]_i_2_n_0 ,\sub_ln68_3_reg_1994[7]_i_3_n_0 ,\sub_ln68_3_reg_1994[7]_i_4_n_0 ,\sub_ln68_3_reg_1994[7]_i_5_n_0 }));
  FDRE \sub_ln68_3_reg_1994_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_3_fu_1130_p2[8]),
        .Q(sext_ln68_7_fu_1235_p1[10]),
        .R(1'b0));
  FDRE \sub_ln68_3_reg_1994_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(sub_ln68_3_fu_1130_p2[9]),
        .Q(sext_ln68_7_fu_1235_p1[11]),
        .R(1'b0));
  FDRE \t_2_reg_1866_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(D[0]),
        .Q(t_2_reg_1866[0]),
        .R(1'b0));
  FDRE \t_2_reg_1866_reg[1] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(D[1]),
        .Q(\t_2_reg_1866_reg[1]_0 ),
        .R(1'b0));
  FDRE \t_2_reg_1866_reg[2] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(D[2]),
        .Q(t_2_reg_1866[2]),
        .R(1'b0));
  FDRE \t_2_reg_1866_reg[3] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(D[3]),
        .Q(t_2_reg_1866[3]),
        .R(1'b0));
  FDRE \t_2_reg_1866_reg[4] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(D[4]),
        .Q(t_2_reg_1866[4]),
        .R(1'b0));
  FDRE \t_2_reg_1866_reg[5] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(D[5]),
        .Q(t_2_reg_1866[5]),
        .R(1'b0));
  FDRE \t_2_reg_1866_reg[6] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(D[6]),
        .Q(t_2_reg_1866[6]),
        .R(1'b0));
  FDRE \t_2_reg_1866_reg[7] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(D[7]),
        .Q(t_2_reg_1866[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \t_fu_218[7]_i_2 
       (.I0(t_fu_2181),
        .I1(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(CO),
        .O(t_fu_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_218_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_218),
        .D(k_fu_601_p2[0]),
        .Q(\t_fu_218_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_218_reg[1] 
       (.C(ap_clk),
        .CE(t_fu_218),
        .D(k_fu_601_p2[1]),
        .Q(\t_fu_218_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_218_reg[2] 
       (.C(ap_clk),
        .CE(t_fu_218),
        .D(k_fu_601_p2[2]),
        .Q(\t_fu_218_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_218_reg[3] 
       (.C(ap_clk),
        .CE(t_fu_218),
        .D(k_fu_601_p2[3]),
        .Q(\t_fu_218_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_218_reg[4] 
       (.C(ap_clk),
        .CE(t_fu_218),
        .D(k_fu_601_p2[4]),
        .Q(\t_fu_218_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_218_reg[5] 
       (.C(ap_clk),
        .CE(t_fu_218),
        .D(k_fu_601_p2[5]),
        .Q(\t_fu_218_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_218_reg[6] 
       (.C(ap_clk),
        .CE(t_fu_218),
        .D(k_fu_601_p2[6]),
        .Q(\t_fu_218_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_218_reg[7] 
       (.C(ap_clk),
        .CE(t_fu_218),
        .D(k_fu_601_p2[7]),
        .Q(\t_fu_218_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln2_reg_1942[10]_i_10 
       (.I0(mul_i_i_reg_1898_reg_n_102),
        .I1(\phi_mul_fu_214_reg[3]_0 ),
        .I2(zext_ln153_cast_reg_1841[3]),
        .O(\trunc_ln2_reg_1942[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln2_reg_1942[10]_i_11 
       (.I0(zext_ln153_cast_reg_1841[6]),
        .I1(\phi_mul_fu_214_reg[6]_0 ),
        .I2(mul_i_i_reg_1898_reg_n_99),
        .I3(mul_i_i_reg_1898_reg_n_98),
        .I4(zext_ln153_cast_reg_1841[7]),
        .I5(\phi_mul_fu_214_reg[7]_0 ),
        .O(\trunc_ln2_reg_1942[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln2_reg_1942[10]_i_12 
       (.I0(zext_ln153_cast_reg_1841[5]),
        .I1(\phi_mul_fu_214_reg[5]_0 ),
        .I2(mul_i_i_reg_1898_reg_n_100),
        .I3(zext_ln153_cast_reg_1841[6]),
        .I4(\phi_mul_fu_214_reg[6]_0 ),
        .I5(mul_i_i_reg_1898_reg_n_99),
        .O(\trunc_ln2_reg_1942[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln2_reg_1942[10]_i_13 
       (.I0(zext_ln153_cast_reg_1841[4]),
        .I1(\phi_mul_fu_214_reg[4]_0 ),
        .I2(mul_i_i_reg_1898_reg_n_101),
        .I3(zext_ln153_cast_reg_1841[5]),
        .I4(\phi_mul_fu_214_reg[5]_0 ),
        .I5(mul_i_i_reg_1898_reg_n_100),
        .O(\trunc_ln2_reg_1942[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln2_reg_1942[10]_i_14 
       (.I0(zext_ln153_cast_reg_1841[3]),
        .I1(\phi_mul_fu_214_reg[3]_0 ),
        .I2(mul_i_i_reg_1898_reg_n_102),
        .I3(zext_ln153_cast_reg_1841[4]),
        .I4(\phi_mul_fu_214_reg[4]_0 ),
        .I5(mul_i_i_reg_1898_reg_n_101),
        .O(\trunc_ln2_reg_1942[10]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_1942[10]_i_3 
       (.I0(sub_ln68_fu_897_p2[10]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [11]),
        .O(\trunc_ln2_reg_1942[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_1942[10]_i_4 
       (.I0(sub_ln68_fu_897_p2[9]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [10]),
        .O(\trunc_ln2_reg_1942[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_1942[10]_i_5 
       (.I0(sub_ln68_fu_897_p2[8]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [9]),
        .O(\trunc_ln2_reg_1942[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_1942[10]_i_6 
       (.I0(sub_ln68_fu_897_p2[7]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [8]),
        .O(\trunc_ln2_reg_1942[10]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln2_reg_1942[10]_i_7 
       (.I0(mul_i_i_reg_1898_reg_n_99),
        .I1(\phi_mul_fu_214_reg[6]_0 ),
        .I2(zext_ln153_cast_reg_1841[6]),
        .O(\trunc_ln2_reg_1942[10]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln2_reg_1942[10]_i_8 
       (.I0(mul_i_i_reg_1898_reg_n_100),
        .I1(\phi_mul_fu_214_reg[5]_0 ),
        .I2(zext_ln153_cast_reg_1841[5]),
        .O(\trunc_ln2_reg_1942[10]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln2_reg_1942[10]_i_9 
       (.I0(mul_i_i_reg_1898_reg_n_101),
        .I1(\phi_mul_fu_214_reg[4]_0 ),
        .I2(zext_ln153_cast_reg_1841[4]),
        .O(\trunc_ln2_reg_1942[10]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln2_reg_1942[14]_i_10 
       (.I0(mul_i_i_reg_1898_reg_n_98),
        .I1(\phi_mul_fu_214_reg[7]_0 ),
        .I2(zext_ln153_cast_reg_1841[7]),
        .O(\trunc_ln2_reg_1942[14]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln2_reg_1942[14]_i_11 
       (.I0(phi_mul_fu_214_reg[10]),
        .I1(mul_i_i_reg_1898_reg_n_95),
        .I2(phi_mul_fu_214_reg[11]),
        .I3(mul_i_i_reg_1898_reg_n_94),
        .O(\trunc_ln2_reg_1942[14]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln2_reg_1942[14]_i_12 
       (.I0(phi_mul_fu_214_reg[9]),
        .I1(mul_i_i_reg_1898_reg_n_96),
        .I2(phi_mul_fu_214_reg[10]),
        .I3(mul_i_i_reg_1898_reg_n_95),
        .O(\trunc_ln2_reg_1942[14]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln2_reg_1942[14]_i_13 
       (.I0(phi_mul_fu_214_reg[8]),
        .I1(mul_i_i_reg_1898_reg_n_97),
        .I2(phi_mul_fu_214_reg[9]),
        .I3(mul_i_i_reg_1898_reg_n_96),
        .O(\trunc_ln2_reg_1942[14]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \trunc_ln2_reg_1942[14]_i_14 
       (.I0(zext_ln153_cast_reg_1841[7]),
        .I1(\phi_mul_fu_214_reg[7]_0 ),
        .I2(mul_i_i_reg_1898_reg_n_98),
        .I3(phi_mul_fu_214_reg[8]),
        .I4(mul_i_i_reg_1898_reg_n_97),
        .O(\trunc_ln2_reg_1942[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_1942[14]_i_3 
       (.I0(sub_ln68_fu_897_p2[14]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [15]),
        .O(\trunc_ln2_reg_1942[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_1942[14]_i_4 
       (.I0(sub_ln68_fu_897_p2[13]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [14]),
        .O(\trunc_ln2_reg_1942[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_1942[14]_i_5 
       (.I0(sub_ln68_fu_897_p2[12]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [13]),
        .O(\trunc_ln2_reg_1942[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_1942[14]_i_6 
       (.I0(sub_ln68_fu_897_p2[11]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [12]),
        .O(\trunc_ln2_reg_1942[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_1942[14]_i_7 
       (.I0(mul_i_i_reg_1898_reg_n_95),
        .I1(phi_mul_fu_214_reg[10]),
        .O(\trunc_ln2_reg_1942[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_1942[14]_i_8 
       (.I0(mul_i_i_reg_1898_reg_n_96),
        .I1(phi_mul_fu_214_reg[9]),
        .O(\trunc_ln2_reg_1942[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_1942[14]_i_9 
       (.I0(mul_i_i_reg_1898_reg_n_97),
        .I1(phi_mul_fu_214_reg[8]),
        .O(\trunc_ln2_reg_1942[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_1942[18]_i_10 
       (.I0(mul_i_i_reg_1898_reg_n_93),
        .I1(phi_mul_fu_214_reg[12]),
        .O(\trunc_ln2_reg_1942[18]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_1942[18]_i_11 
       (.I0(mul_i_i_reg_1898_reg_n_94),
        .I1(phi_mul_fu_214_reg[11]),
        .O(\trunc_ln2_reg_1942[18]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln2_reg_1942[18]_i_12 
       (.I0(phi_mul_fu_214_reg[14]),
        .I1(mul_i_i_reg_1898_reg_n_91),
        .I2(phi_mul_fu_214_reg[15]),
        .I3(mul_i_i_reg_1898_reg_n_90),
        .O(\trunc_ln2_reg_1942[18]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln2_reg_1942[18]_i_13 
       (.I0(phi_mul_fu_214_reg[13]),
        .I1(mul_i_i_reg_1898_reg_n_92),
        .I2(phi_mul_fu_214_reg[14]),
        .I3(mul_i_i_reg_1898_reg_n_91),
        .O(\trunc_ln2_reg_1942[18]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln2_reg_1942[18]_i_14 
       (.I0(phi_mul_fu_214_reg[12]),
        .I1(mul_i_i_reg_1898_reg_n_93),
        .I2(phi_mul_fu_214_reg[13]),
        .I3(mul_i_i_reg_1898_reg_n_92),
        .O(\trunc_ln2_reg_1942[18]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln2_reg_1942[18]_i_15 
       (.I0(phi_mul_fu_214_reg[11]),
        .I1(mul_i_i_reg_1898_reg_n_94),
        .I2(phi_mul_fu_214_reg[12]),
        .I3(mul_i_i_reg_1898_reg_n_93),
        .O(\trunc_ln2_reg_1942[18]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \trunc_ln2_reg_1942[18]_i_17 
       (.I0(mul_i_i_reg_1898_reg_n_90),
        .I1(phi_mul_fu_214_reg[15]),
        .I2(mul_i_i_reg_1898_reg_n_89),
        .O(\trunc_ln2_reg_1942[18]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_1942[18]_i_7 
       (.I0(mul_i_i_reg_1898_reg_0[0]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [16]),
        .O(\int_addr_b0_reg[17] ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_1942[18]_i_8 
       (.I0(mul_i_i_reg_1898_reg_n_91),
        .I1(phi_mul_fu_214_reg[14]),
        .O(\trunc_ln2_reg_1942[18]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_1942[18]_i_9 
       (.I0(mul_i_i_reg_1898_reg_n_92),
        .I1(phi_mul_fu_214_reg[13]),
        .O(\trunc_ln2_reg_1942[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_1942[2]_i_2 
       (.I0(sub_ln68_fu_897_p2[2]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [3]),
        .O(\trunc_ln2_reg_1942[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_1942[2]_i_3 
       (.I0(sub_ln68_fu_897_p2[1]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [2]),
        .O(\trunc_ln2_reg_1942[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_1942[2]_i_4 
       (.I0(sub_ln68_fu_897_p2[0]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [1]),
        .O(\trunc_ln2_reg_1942[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln2_reg_1942[6]_i_10 
       (.I0(zext_ln153_cast_reg_1841[2]),
        .I1(\phi_mul_fu_214_reg[2]_0 ),
        .I2(mul_i_i_reg_1898_reg_n_103),
        .I3(mul_i_i_reg_1898_reg_n_102),
        .I4(zext_ln153_cast_reg_1841[3]),
        .I5(\phi_mul_fu_214_reg[3]_0 ),
        .O(\trunc_ln2_reg_1942[6]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    \trunc_ln2_reg_1942[6]_i_11 
       (.I0(\phi_mul_fu_214_reg[1]_0 ),
        .I1(mul_i_i_reg_1898_reg_n_104),
        .I2(mul_i_i_reg_1898_reg_n_103),
        .I3(zext_ln153_cast_reg_1841[2]),
        .I4(\phi_mul_fu_214_reg[2]_0 ),
        .O(\trunc_ln2_reg_1942[6]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_1942[6]_i_12 
       (.I0(DI),
        .I1(\phi_mul_fu_214_reg[1]_0 ),
        .I2(mul_i_i_reg_1898_reg_n_104),
        .O(\trunc_ln2_reg_1942[6]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_1942[6]_i_13 
       (.I0(DI),
        .I1(mul_i_i_reg_1898_reg_n_105),
        .O(\trunc_ln2_reg_1942[6]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_1942[6]_i_3 
       (.I0(sub_ln68_fu_897_p2[6]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [7]),
        .O(\trunc_ln2_reg_1942[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_1942[6]_i_4 
       (.I0(sub_ln68_fu_897_p2[5]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [6]),
        .O(\trunc_ln2_reg_1942[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_1942[6]_i_5 
       (.I0(sub_ln68_fu_897_p2[4]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [5]),
        .O(\trunc_ln2_reg_1942[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_1942[6]_i_6 
       (.I0(sub_ln68_fu_897_p2[3]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [4]),
        .O(\trunc_ln2_reg_1942[6]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln2_reg_1942[6]_i_7 
       (.I0(mul_i_i_reg_1898_reg_n_103),
        .I1(\phi_mul_fu_214_reg[2]_0 ),
        .I2(zext_ln153_cast_reg_1841[2]),
        .O(\trunc_ln2_reg_1942[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_1942[6]_i_8 
       (.I0(mul_i_i_reg_1898_reg_n_104),
        .I1(\phi_mul_fu_214_reg[1]_0 ),
        .O(\trunc_ln2_reg_1942[6]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln2_reg_1942[6]_i_9 
       (.I0(DI),
        .O(\trunc_ln2_reg_1942[6]_i_9_n_0 ));
  FDRE \trunc_ln2_reg_1942_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln68_fu_915_p2[2]),
        .Q(trunc_ln2_reg_1942[0]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln68_fu_915_p2[12]),
        .Q(trunc_ln2_reg_1942[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_1942_reg[10]_i_1 
       (.CI(\trunc_ln2_reg_1942_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln2_reg_1942_reg[10]_i_1_n_0 ,\trunc_ln2_reg_1942_reg[10]_i_1_n_1 ,\trunc_ln2_reg_1942_reg[10]_i_1_n_2 ,\trunc_ln2_reg_1942_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln68_fu_897_p2[10:7]),
        .O(add_ln68_fu_915_p2[12:9]),
        .S({\trunc_ln2_reg_1942[10]_i_3_n_0 ,\trunc_ln2_reg_1942[10]_i_4_n_0 ,\trunc_ln2_reg_1942[10]_i_5_n_0 ,\trunc_ln2_reg_1942[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_1942_reg[10]_i_2 
       (.CI(\trunc_ln2_reg_1942_reg[6]_i_2_n_0 ),
        .CO({\trunc_ln2_reg_1942_reg[10]_i_2_n_0 ,\trunc_ln2_reg_1942_reg[10]_i_2_n_1 ,\trunc_ln2_reg_1942_reg[10]_i_2_n_2 ,\trunc_ln2_reg_1942_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln2_reg_1942[10]_i_7_n_0 ,\trunc_ln2_reg_1942[10]_i_8_n_0 ,\trunc_ln2_reg_1942[10]_i_9_n_0 ,\trunc_ln2_reg_1942[10]_i_10_n_0 }),
        .O(sub_ln68_fu_897_p2[7:4]),
        .S({\trunc_ln2_reg_1942[10]_i_11_n_0 ,\trunc_ln2_reg_1942[10]_i_12_n_0 ,\trunc_ln2_reg_1942[10]_i_13_n_0 ,\trunc_ln2_reg_1942[10]_i_14_n_0 }));
  FDRE \trunc_ln2_reg_1942_reg[11] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln68_fu_915_p2[13]),
        .Q(trunc_ln2_reg_1942[11]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[12] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln68_fu_915_p2[14]),
        .Q(trunc_ln2_reg_1942[12]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[13] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln68_fu_915_p2[15]),
        .Q(trunc_ln2_reg_1942[13]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[14] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln68_fu_915_p2[16]),
        .Q(trunc_ln2_reg_1942[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_1942_reg[14]_i_1 
       (.CI(\trunc_ln2_reg_1942_reg[10]_i_1_n_0 ),
        .CO({\int_addr_b0_reg[16] ,\trunc_ln2_reg_1942_reg[14]_i_1_n_1 ,\trunc_ln2_reg_1942_reg[14]_i_1_n_2 ,\trunc_ln2_reg_1942_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln68_fu_897_p2[14:11]),
        .O(add_ln68_fu_915_p2[16:13]),
        .S({\trunc_ln2_reg_1942[14]_i_3_n_0 ,\trunc_ln2_reg_1942[14]_i_4_n_0 ,\trunc_ln2_reg_1942[14]_i_5_n_0 ,\trunc_ln2_reg_1942[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_1942_reg[14]_i_2 
       (.CI(\trunc_ln2_reg_1942_reg[10]_i_2_n_0 ),
        .CO({\trunc_ln2_reg_1942_reg[14]_i_2_n_0 ,\trunc_ln2_reg_1942_reg[14]_i_2_n_1 ,\trunc_ln2_reg_1942_reg[14]_i_2_n_2 ,\trunc_ln2_reg_1942_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln2_reg_1942[14]_i_7_n_0 ,\trunc_ln2_reg_1942[14]_i_8_n_0 ,\trunc_ln2_reg_1942[14]_i_9_n_0 ,\trunc_ln2_reg_1942[14]_i_10_n_0 }),
        .O(sub_ln68_fu_897_p2[11:8]),
        .S({\trunc_ln2_reg_1942[14]_i_11_n_0 ,\trunc_ln2_reg_1942[14]_i_12_n_0 ,\trunc_ln2_reg_1942[14]_i_13_n_0 ,\trunc_ln2_reg_1942[14]_i_14_n_0 }));
  FDRE \trunc_ln2_reg_1942_reg[15] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln2_reg_1942_reg[29]_0 [0]),
        .Q(trunc_ln2_reg_1942[15]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[16] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln2_reg_1942_reg[29]_0 [1]),
        .Q(trunc_ln2_reg_1942[16]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[17] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln2_reg_1942_reg[29]_0 [2]),
        .Q(trunc_ln2_reg_1942[17]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[18] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln2_reg_1942_reg[29]_0 [3]),
        .Q(trunc_ln2_reg_1942[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_1942_reg[18]_i_16 
       (.CI(\trunc_ln2_reg_1942_reg[18]_i_3_n_0 ),
        .CO(\NLW_trunc_ln2_reg_1942_reg[18]_i_16_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln2_reg_1942_reg[18]_i_16_O_UNCONNECTED [3:1],mul_i_i_reg_1898_reg_0[1]}),
        .S({1'b0,1'b0,1'b0,\trunc_ln2_reg_1942[18]_i_17_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_1942_reg[18]_i_3 
       (.CI(\trunc_ln2_reg_1942_reg[14]_i_2_n_0 ),
        .CO({\trunc_ln2_reg_1942_reg[18]_i_3_n_0 ,\trunc_ln2_reg_1942_reg[18]_i_3_n_1 ,\trunc_ln2_reg_1942_reg[18]_i_3_n_2 ,\trunc_ln2_reg_1942_reg[18]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln2_reg_1942[18]_i_8_n_0 ,\trunc_ln2_reg_1942[18]_i_9_n_0 ,\trunc_ln2_reg_1942[18]_i_10_n_0 ,\trunc_ln2_reg_1942[18]_i_11_n_0 }),
        .O({mul_i_i_reg_1898_reg_0[0],sub_ln68_fu_897_p2[14:12]}),
        .S({\trunc_ln2_reg_1942[18]_i_12_n_0 ,\trunc_ln2_reg_1942[18]_i_13_n_0 ,\trunc_ln2_reg_1942[18]_i_14_n_0 ,\trunc_ln2_reg_1942[18]_i_15_n_0 }));
  FDRE \trunc_ln2_reg_1942_reg[19] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln2_reg_1942_reg[29]_0 [4]),
        .Q(trunc_ln2_reg_1942[19]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln68_fu_915_p2[3]),
        .Q(trunc_ln2_reg_1942[1]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[20] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln2_reg_1942_reg[29]_0 [5]),
        .Q(trunc_ln2_reg_1942[20]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[21] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln2_reg_1942_reg[29]_0 [6]),
        .Q(trunc_ln2_reg_1942[21]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[22] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln2_reg_1942_reg[29]_0 [7]),
        .Q(trunc_ln2_reg_1942[22]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[23] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln2_reg_1942_reg[29]_0 [8]),
        .Q(trunc_ln2_reg_1942[23]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[24] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln2_reg_1942_reg[29]_0 [9]),
        .Q(trunc_ln2_reg_1942[24]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[25] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln2_reg_1942_reg[29]_0 [10]),
        .Q(trunc_ln2_reg_1942[25]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[26] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln2_reg_1942_reg[29]_0 [11]),
        .Q(trunc_ln2_reg_1942[26]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[27] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln2_reg_1942_reg[29]_0 [12]),
        .Q(trunc_ln2_reg_1942[27]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[28] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln2_reg_1942_reg[29]_0 [13]),
        .Q(trunc_ln2_reg_1942[28]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[29] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln2_reg_1942_reg[29]_0 [14]),
        .Q(trunc_ln2_reg_1942[29]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln68_fu_915_p2[4]),
        .Q(trunc_ln2_reg_1942[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_1942_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln2_reg_1942_reg[2]_i_1_n_0 ,\trunc_ln2_reg_1942_reg[2]_i_1_n_1 ,\trunc_ln2_reg_1942_reg[2]_i_1_n_2 ,\trunc_ln2_reg_1942_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sub_ln68_fu_897_p2[2:0],1'b0}),
        .O({add_ln68_fu_915_p2[4:2],\NLW_trunc_ln2_reg_1942_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln2_reg_1942[2]_i_2_n_0 ,\trunc_ln2_reg_1942[2]_i_3_n_0 ,\trunc_ln2_reg_1942[2]_i_4_n_0 ,\trunc_ln68_3_reg_2033_reg[18]_0 [0]}));
  FDRE \trunc_ln2_reg_1942_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln68_fu_915_p2[5]),
        .Q(trunc_ln2_reg_1942[3]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln68_fu_915_p2[6]),
        .Q(trunc_ln2_reg_1942[4]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln68_fu_915_p2[7]),
        .Q(trunc_ln2_reg_1942[5]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln68_fu_915_p2[8]),
        .Q(trunc_ln2_reg_1942[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_1942_reg[6]_i_1 
       (.CI(\trunc_ln2_reg_1942_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln2_reg_1942_reg[6]_i_1_n_0 ,\trunc_ln2_reg_1942_reg[6]_i_1_n_1 ,\trunc_ln2_reg_1942_reg[6]_i_1_n_2 ,\trunc_ln2_reg_1942_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln68_fu_897_p2[6:3]),
        .O(add_ln68_fu_915_p2[8:5]),
        .S({\trunc_ln2_reg_1942[6]_i_3_n_0 ,\trunc_ln2_reg_1942[6]_i_4_n_0 ,\trunc_ln2_reg_1942[6]_i_5_n_0 ,\trunc_ln2_reg_1942[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_1942_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln2_reg_1942_reg[6]_i_2_n_0 ,\trunc_ln2_reg_1942_reg[6]_i_2_n_1 ,\trunc_ln2_reg_1942_reg[6]_i_2_n_2 ,\trunc_ln2_reg_1942_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln2_reg_1942[6]_i_7_n_0 ,\trunc_ln2_reg_1942[6]_i_8_n_0 ,\trunc_ln2_reg_1942[6]_i_9_n_0 ,DI}),
        .O(sub_ln68_fu_897_p2[3:0]),
        .S({\trunc_ln2_reg_1942[6]_i_10_n_0 ,\trunc_ln2_reg_1942[6]_i_11_n_0 ,\trunc_ln2_reg_1942[6]_i_12_n_0 ,\trunc_ln2_reg_1942[6]_i_13_n_0 }));
  FDRE \trunc_ln2_reg_1942_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln68_fu_915_p2[9]),
        .Q(trunc_ln2_reg_1942[7]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln68_fu_915_p2[10]),
        .Q(trunc_ln2_reg_1942[8]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_1942_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln68_fu_915_p2[11]),
        .Q(trunc_ln2_reg_1942[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_1927[10]_i_10 
       (.I0(zext_ln40_2_fu_790_p1[6]),
        .I1(t_2_reg_1866[6]),
        .O(\trunc_ln40_1_reg_1927[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_1927[10]_i_11 
       (.I0(zext_ln40_2_fu_790_p1[5]),
        .I1(t_2_reg_1866[5]),
        .O(\trunc_ln40_1_reg_1927[10]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_1927[10]_i_3 
       (.I0(sub_ln40_1_fu_797_p2[10]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [11]),
        .O(\trunc_ln40_1_reg_1927[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_1927[10]_i_4 
       (.I0(sub_ln40_1_fu_797_p2[9]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [10]),
        .O(\trunc_ln40_1_reg_1927[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_1927[10]_i_5 
       (.I0(sub_ln40_1_fu_797_p2[8]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [9]),
        .O(\trunc_ln40_1_reg_1927[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_1927[10]_i_6 
       (.I0(sub_ln40_1_fu_797_p2[7]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [8]),
        .O(\trunc_ln40_1_reg_1927[10]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_1_reg_1927[10]_i_8 
       (.I0(zext_ln40_2_fu_790_p1[8]),
        .O(\trunc_ln40_1_reg_1927[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_1927[10]_i_9 
       (.I0(zext_ln40_2_fu_790_p1[7]),
        .I1(t_2_reg_1866[7]),
        .O(\trunc_ln40_1_reg_1927[10]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_1_reg_1927[14]_i_10 
       (.I0(zext_ln40_2_fu_790_p1[10]),
        .O(\trunc_ln40_1_reg_1927[14]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_1_reg_1927[14]_i_11 
       (.I0(zext_ln40_2_fu_790_p1[9]),
        .O(\trunc_ln40_1_reg_1927[14]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_1927[14]_i_3 
       (.I0(sub_ln40_1_fu_797_p2[14]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [15]),
        .O(\trunc_ln40_1_reg_1927[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_1927[14]_i_4 
       (.I0(sub_ln40_1_fu_797_p2[13]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [14]),
        .O(\trunc_ln40_1_reg_1927[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_1927[14]_i_5 
       (.I0(sub_ln40_1_fu_797_p2[12]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [13]),
        .O(\trunc_ln40_1_reg_1927[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_1927[14]_i_6 
       (.I0(sub_ln40_1_fu_797_p2[11]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [12]),
        .O(\trunc_ln40_1_reg_1927[14]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_1_reg_1927[14]_i_8 
       (.I0(zext_ln40_2_fu_790_p1[12]),
        .O(\trunc_ln40_1_reg_1927[14]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_1_reg_1927[14]_i_9 
       (.I0(zext_ln40_2_fu_790_p1[11]),
        .O(\trunc_ln40_1_reg_1927[14]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_1_reg_1927[18]_i_10 
       (.I0(zext_ln40_2_fu_790_p1[14]),
        .O(\trunc_ln40_1_reg_1927[18]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_1_reg_1927[18]_i_11 
       (.I0(zext_ln40_2_fu_790_p1[13]),
        .O(\trunc_ln40_1_reg_1927[18]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_1927[18]_i_6 
       (.I0(p_mid_reg_742_reg[0]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [16]),
        .O(\int_addr_a0_reg[17] ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_1_reg_1927[18]_i_9 
       (.I0(zext_ln40_2_fu_790_p1[15]),
        .O(\trunc_ln40_1_reg_1927[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_1927[2]_i_2 
       (.I0(sub_ln40_1_fu_797_p2[2]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [3]),
        .O(\trunc_ln40_1_reg_1927[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_1927[2]_i_3 
       (.I0(sub_ln40_1_fu_797_p2[1]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [2]),
        .O(\trunc_ln40_1_reg_1927[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_1927[2]_i_4 
       (.I0(t_2_reg_1866[0]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [1]),
        .O(\trunc_ln40_1_reg_1927[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_1927[6]_i_10 
       (.I0(zext_ln40_2_fu_790_p1[3]),
        .I1(t_2_reg_1866[3]),
        .O(\trunc_ln40_1_reg_1927[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_1927[6]_i_11 
       (.I0(zext_ln40_2_fu_790_p1[2]),
        .I1(t_2_reg_1866[2]),
        .O(\trunc_ln40_1_reg_1927[6]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_1927[6]_i_3 
       (.I0(sub_ln40_1_fu_797_p2[6]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [7]),
        .O(\trunc_ln40_1_reg_1927[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_1927[6]_i_4 
       (.I0(sub_ln40_1_fu_797_p2[5]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [6]),
        .O(\trunc_ln40_1_reg_1927[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_1927[6]_i_5 
       (.I0(sub_ln40_1_fu_797_p2[4]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [5]),
        .O(\trunc_ln40_1_reg_1927[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_1_reg_1927[6]_i_6 
       (.I0(sub_ln40_1_fu_797_p2[3]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [4]),
        .O(\trunc_ln40_1_reg_1927[6]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_1_reg_1927[6]_i_7 
       (.I0(t_2_reg_1866[0]),
        .O(\trunc_ln40_1_reg_1927[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_1927[6]_i_9 
       (.I0(zext_ln40_2_fu_790_p1[4]),
        .I1(t_2_reg_1866[4]),
        .O(\trunc_ln40_1_reg_1927[6]_i_9_n_0 ));
  FDRE \trunc_ln40_1_reg_1927_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_3_fu_815_p2[2]),
        .Q(trunc_ln40_1_reg_1927[0]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_3_fu_815_p2[12]),
        .Q(trunc_ln40_1_reg_1927[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_1_reg_1927_reg[10]_i_1 
       (.CI(\trunc_ln40_1_reg_1927_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln40_1_reg_1927_reg[10]_i_1_n_0 ,\trunc_ln40_1_reg_1927_reg[10]_i_1_n_1 ,\trunc_ln40_1_reg_1927_reg[10]_i_1_n_2 ,\trunc_ln40_1_reg_1927_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln40_1_fu_797_p2[10:7]),
        .O(add_ln40_3_fu_815_p2[12:9]),
        .S({\trunc_ln40_1_reg_1927[10]_i_3_n_0 ,\trunc_ln40_1_reg_1927[10]_i_4_n_0 ,\trunc_ln40_1_reg_1927[10]_i_5_n_0 ,\trunc_ln40_1_reg_1927[10]_i_6_n_0 }));
  CARRY4 \trunc_ln40_1_reg_1927_reg[10]_i_2 
       (.CI(\trunc_ln40_1_reg_1927_reg[6]_i_2_n_0 ),
        .CO({\trunc_ln40_1_reg_1927_reg[10]_i_2_n_0 ,\trunc_ln40_1_reg_1927_reg[10]_i_2_n_1 ,\trunc_ln40_1_reg_1927_reg[10]_i_2_n_2 ,\trunc_ln40_1_reg_1927_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln40_2_fu_790_p1[8:5]),
        .O(sub_ln40_1_fu_797_p2[8:5]),
        .S({\trunc_ln40_1_reg_1927[10]_i_8_n_0 ,\trunc_ln40_1_reg_1927[10]_i_9_n_0 ,\trunc_ln40_1_reg_1927[10]_i_10_n_0 ,\trunc_ln40_1_reg_1927[10]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_1_reg_1927_reg[10]_i_7 
       (.CI(1'b0),
        .CO({\trunc_ln40_1_reg_1927_reg[10]_i_7_n_0 ,\trunc_ln40_1_reg_1927_reg[10]_i_7_n_1 ,\trunc_ln40_1_reg_1927_reg[10]_i_7_n_2 ,\trunc_ln40_1_reg_1927_reg[10]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(\zext_ln139_1_cast_reg_1861_reg[15]_0 [3:0]),
        .O(zext_ln40_2_fu_790_p1[5:2]),
        .S(\trunc_ln40_1_reg_1927_reg[6]_i_2_0 ));
  FDRE \trunc_ln40_1_reg_1927_reg[11] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_3_fu_815_p2[13]),
        .Q(trunc_ln40_1_reg_1927[11]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[12] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_3_fu_815_p2[14]),
        .Q(trunc_ln40_1_reg_1927[12]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[13] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_3_fu_815_p2[15]),
        .Q(trunc_ln40_1_reg_1927[13]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[14] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_3_fu_815_p2[16]),
        .Q(trunc_ln40_1_reg_1927[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_1_reg_1927_reg[14]_i_1 
       (.CI(\trunc_ln40_1_reg_1927_reg[10]_i_1_n_0 ),
        .CO({\int_addr_a0_reg[16] ,\trunc_ln40_1_reg_1927_reg[14]_i_1_n_1 ,\trunc_ln40_1_reg_1927_reg[14]_i_1_n_2 ,\trunc_ln40_1_reg_1927_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln40_1_fu_797_p2[14:11]),
        .O(add_ln40_3_fu_815_p2[16:13]),
        .S({\trunc_ln40_1_reg_1927[14]_i_3_n_0 ,\trunc_ln40_1_reg_1927[14]_i_4_n_0 ,\trunc_ln40_1_reg_1927[14]_i_5_n_0 ,\trunc_ln40_1_reg_1927[14]_i_6_n_0 }));
  CARRY4 \trunc_ln40_1_reg_1927_reg[14]_i_2 
       (.CI(\trunc_ln40_1_reg_1927_reg[10]_i_2_n_0 ),
        .CO({\trunc_ln40_1_reg_1927_reg[14]_i_2_n_0 ,\trunc_ln40_1_reg_1927_reg[14]_i_2_n_1 ,\trunc_ln40_1_reg_1927_reg[14]_i_2_n_2 ,\trunc_ln40_1_reg_1927_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln40_2_fu_790_p1[12:9]),
        .O(sub_ln40_1_fu_797_p2[12:9]),
        .S({\trunc_ln40_1_reg_1927[14]_i_8_n_0 ,\trunc_ln40_1_reg_1927[14]_i_9_n_0 ,\trunc_ln40_1_reg_1927[14]_i_10_n_0 ,\trunc_ln40_1_reg_1927[14]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_1_reg_1927_reg[14]_i_7 
       (.CI(\trunc_ln40_1_reg_1927_reg[10]_i_7_n_0 ),
        .CO({\trunc_ln40_1_reg_1927_reg[14]_i_7_n_0 ,\trunc_ln40_1_reg_1927_reg[14]_i_7_n_1 ,\trunc_ln40_1_reg_1927_reg[14]_i_7_n_2 ,\trunc_ln40_1_reg_1927_reg[14]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\zext_ln139_1_cast_reg_1861_reg[15]_0 [6:4]}),
        .O(zext_ln40_2_fu_790_p1[9:6]),
        .S({\zext_ln139_1_cast_reg_1861_reg[15]_0 [7],\trunc_ln40_1_reg_1927_reg[10]_i_2_0 }));
  FDRE \trunc_ln40_1_reg_1927_reg[15] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln40_1_reg_1927_reg[29]_0 [0]),
        .Q(trunc_ln40_1_reg_1927[15]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[16] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln40_1_reg_1927_reg[29]_0 [1]),
        .Q(trunc_ln40_1_reg_1927[16]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[17] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln40_1_reg_1927_reg[29]_0 [2]),
        .Q(trunc_ln40_1_reg_1927[17]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[18] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln40_1_reg_1927_reg[29]_0 [3]),
        .Q(trunc_ln40_1_reg_1927[18]),
        .R(1'b0));
  CARRY4 \trunc_ln40_1_reg_1927_reg[18]_i_2 
       (.CI(\trunc_ln40_1_reg_1927_reg[14]_i_2_n_0 ),
        .CO({p_mid_reg_742_reg[1],\NLW_trunc_ln40_1_reg_1927_reg[18]_i_2_CO_UNCONNECTED [2],\trunc_ln40_1_reg_1927_reg[18]_i_2_n_2 ,\trunc_ln40_1_reg_1927_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,zext_ln40_2_fu_790_p1[15:13]}),
        .O({\NLW_trunc_ln40_1_reg_1927_reg[18]_i_2_O_UNCONNECTED [3],p_mid_reg_742_reg[0],sub_ln40_1_fu_797_p2[14:13]}),
        .S({1'b1,\trunc_ln40_1_reg_1927[18]_i_9_n_0 ,\trunc_ln40_1_reg_1927[18]_i_10_n_0 ,\trunc_ln40_1_reg_1927[18]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_1_reg_1927_reg[18]_i_7 
       (.CI(\trunc_ln40_1_reg_1927_reg[18]_i_8_n_0 ),
        .CO({\NLW_trunc_ln40_1_reg_1927_reg[18]_i_7_CO_UNCONNECTED [3:1],\trunc_ln40_1_reg_1927_reg[18]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln40_1_reg_1927_reg[18]_i_7_O_UNCONNECTED [3:2],zext_ln40_2_fu_790_p1[15:14]}),
        .S({1'b0,1'b0,\zext_ln139_1_cast_reg_1861_reg[15]_0 [13:12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_1_reg_1927_reg[18]_i_8 
       (.CI(\trunc_ln40_1_reg_1927_reg[14]_i_7_n_0 ),
        .CO({\trunc_ln40_1_reg_1927_reg[18]_i_8_n_0 ,\trunc_ln40_1_reg_1927_reg[18]_i_8_n_1 ,\trunc_ln40_1_reg_1927_reg[18]_i_8_n_2 ,\trunc_ln40_1_reg_1927_reg[18]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(zext_ln40_2_fu_790_p1[13:10]),
        .S(\zext_ln139_1_cast_reg_1861_reg[15]_0 [11:8]));
  FDRE \trunc_ln40_1_reg_1927_reg[19] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln40_1_reg_1927_reg[29]_0 [4]),
        .Q(trunc_ln40_1_reg_1927[19]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_3_fu_815_p2[3]),
        .Q(trunc_ln40_1_reg_1927[1]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[20] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln40_1_reg_1927_reg[29]_0 [5]),
        .Q(trunc_ln40_1_reg_1927[20]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[21] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln40_1_reg_1927_reg[29]_0 [6]),
        .Q(trunc_ln40_1_reg_1927[21]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[22] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln40_1_reg_1927_reg[29]_0 [7]),
        .Q(trunc_ln40_1_reg_1927[22]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[23] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln40_1_reg_1927_reg[29]_0 [8]),
        .Q(trunc_ln40_1_reg_1927[23]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[24] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln40_1_reg_1927_reg[29]_0 [9]),
        .Q(trunc_ln40_1_reg_1927[24]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[25] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln40_1_reg_1927_reg[29]_0 [10]),
        .Q(trunc_ln40_1_reg_1927[25]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[26] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln40_1_reg_1927_reg[29]_0 [11]),
        .Q(trunc_ln40_1_reg_1927[26]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[27] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln40_1_reg_1927_reg[29]_0 [12]),
        .Q(trunc_ln40_1_reg_1927[27]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[28] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln40_1_reg_1927_reg[29]_0 [13]),
        .Q(trunc_ln40_1_reg_1927[28]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[29] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(\trunc_ln40_1_reg_1927_reg[29]_0 [14]),
        .Q(trunc_ln40_1_reg_1927[29]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_3_fu_815_p2[4]),
        .Q(trunc_ln40_1_reg_1927[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_1_reg_1927_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln40_1_reg_1927_reg[2]_i_1_n_0 ,\trunc_ln40_1_reg_1927_reg[2]_i_1_n_1 ,\trunc_ln40_1_reg_1927_reg[2]_i_1_n_2 ,\trunc_ln40_1_reg_1927_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sub_ln40_1_fu_797_p2[2:1],t_2_reg_1866[0],1'b0}),
        .O({add_ln40_3_fu_815_p2[4:2],\NLW_trunc_ln40_1_reg_1927_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln40_1_reg_1927[2]_i_2_n_0 ,\trunc_ln40_1_reg_1927[2]_i_3_n_0 ,\trunc_ln40_1_reg_1927[2]_i_4_n_0 ,\trunc_ln40_3_reg_2005_reg[18]_0 [0]}));
  FDRE \trunc_ln40_1_reg_1927_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_3_fu_815_p2[5]),
        .Q(trunc_ln40_1_reg_1927[3]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_3_fu_815_p2[6]),
        .Q(trunc_ln40_1_reg_1927[4]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_3_fu_815_p2[7]),
        .Q(trunc_ln40_1_reg_1927[5]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_3_fu_815_p2[8]),
        .Q(trunc_ln40_1_reg_1927[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_1_reg_1927_reg[6]_i_1 
       (.CI(\trunc_ln40_1_reg_1927_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln40_1_reg_1927_reg[6]_i_1_n_0 ,\trunc_ln40_1_reg_1927_reg[6]_i_1_n_1 ,\trunc_ln40_1_reg_1927_reg[6]_i_1_n_2 ,\trunc_ln40_1_reg_1927_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln40_1_fu_797_p2[6:3]),
        .O(add_ln40_3_fu_815_p2[8:5]),
        .S({\trunc_ln40_1_reg_1927[6]_i_3_n_0 ,\trunc_ln40_1_reg_1927[6]_i_4_n_0 ,\trunc_ln40_1_reg_1927[6]_i_5_n_0 ,\trunc_ln40_1_reg_1927[6]_i_6_n_0 }));
  CARRY4 \trunc_ln40_1_reg_1927_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln40_1_reg_1927_reg[6]_i_2_n_0 ,\trunc_ln40_1_reg_1927_reg[6]_i_2_n_1 ,\trunc_ln40_1_reg_1927_reg[6]_i_2_n_2 ,\trunc_ln40_1_reg_1927_reg[6]_i_2_n_3 }),
        .CYINIT(\trunc_ln40_1_reg_1927[6]_i_7_n_0 ),
        .DI({zext_ln40_2_fu_790_p1[4:2],\trunc_ln40_1_reg_1927_reg[6]_0 }),
        .O(sub_ln40_1_fu_797_p2[4:1]),
        .S({\trunc_ln40_1_reg_1927[6]_i_9_n_0 ,\trunc_ln40_1_reg_1927[6]_i_10_n_0 ,\trunc_ln40_1_reg_1927[6]_i_11_n_0 ,\trunc_ln40_1_reg_1927_reg[6]_1 }));
  FDRE \trunc_ln40_1_reg_1927_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_3_fu_815_p2[9]),
        .Q(trunc_ln40_1_reg_1927[7]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_3_fu_815_p2[10]),
        .Q(trunc_ln40_1_reg_1927[8]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_1927_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(add_ln40_3_fu_815_p2[11]),
        .Q(trunc_ln40_1_reg_1927[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[10]_i_10 
       (.I0(add_ln40_6_fu_972_p2[5]),
        .I1(t_2_reg_1866[5]),
        .O(\trunc_ln40_2_reg_1968[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[10]_i_11 
       (.I0(add_ln40_6_fu_972_p2[4]),
        .I1(t_2_reg_1866[4]),
        .O(\trunc_ln40_2_reg_1968[10]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[10]_i_12 
       (.I0(add_ln40_5_reg_1932[5]),
        .I1(\zext_ln139_1_cast_reg_1861_reg[15]_0 [3]),
        .O(\trunc_ln40_2_reg_1968[10]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[10]_i_13 
       (.I0(add_ln40_5_reg_1932[4]),
        .I1(\zext_ln139_1_cast_reg_1861_reg[15]_0 [2]),
        .O(\trunc_ln40_2_reg_1968[10]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[10]_i_14 
       (.I0(add_ln40_5_reg_1932[3]),
        .I1(\zext_ln139_1_cast_reg_1861_reg[15]_0 [1]),
        .O(\trunc_ln40_2_reg_1968[10]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[10]_i_15 
       (.I0(add_ln40_5_reg_1932[2]),
        .I1(\zext_ln139_1_cast_reg_1861_reg[15]_0 [0]),
        .O(\trunc_ln40_2_reg_1968[10]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[10]_i_3 
       (.I0(sub_ln40_2_fu_984_p2[10]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [11]),
        .O(\trunc_ln40_2_reg_1968[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[10]_i_4 
       (.I0(sub_ln40_2_fu_984_p2[9]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [10]),
        .O(\trunc_ln40_2_reg_1968[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[10]_i_5 
       (.I0(sub_ln40_2_fu_984_p2[8]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [9]),
        .O(\trunc_ln40_2_reg_1968[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[10]_i_6 
       (.I0(sub_ln40_2_fu_984_p2[7]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [8]),
        .O(\trunc_ln40_2_reg_1968[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[10]_i_8 
       (.I0(add_ln40_6_fu_972_p2[7]),
        .I1(t_2_reg_1866[7]),
        .O(\trunc_ln40_2_reg_1968[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[10]_i_9 
       (.I0(add_ln40_6_fu_972_p2[6]),
        .I1(t_2_reg_1866[6]),
        .O(\trunc_ln40_2_reg_1968[10]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_2_reg_1968[14]_i_10 
       (.I0(add_ln40_6_fu_972_p2[9]),
        .O(\trunc_ln40_2_reg_1968[14]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_2_reg_1968[14]_i_11 
       (.I0(add_ln40_6_fu_972_p2[8]),
        .O(\trunc_ln40_2_reg_1968[14]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[14]_i_12 
       (.I0(add_ln40_5_reg_1932[9]),
        .I1(\zext_ln139_1_cast_reg_1861_reg[15]_0 [7]),
        .O(\trunc_ln40_2_reg_1968[14]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[14]_i_13 
       (.I0(add_ln40_5_reg_1932[8]),
        .I1(\zext_ln139_1_cast_reg_1861_reg[15]_0 [6]),
        .O(\trunc_ln40_2_reg_1968[14]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[14]_i_14 
       (.I0(add_ln40_5_reg_1932[7]),
        .I1(\zext_ln139_1_cast_reg_1861_reg[15]_0 [5]),
        .O(\trunc_ln40_2_reg_1968[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[14]_i_15 
       (.I0(add_ln40_5_reg_1932[6]),
        .I1(\zext_ln139_1_cast_reg_1861_reg[15]_0 [4]),
        .O(\trunc_ln40_2_reg_1968[14]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[14]_i_3 
       (.I0(sub_ln40_2_fu_984_p2[14]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [15]),
        .O(\trunc_ln40_2_reg_1968[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[14]_i_4 
       (.I0(sub_ln40_2_fu_984_p2[13]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [14]),
        .O(\trunc_ln40_2_reg_1968[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[14]_i_5 
       (.I0(sub_ln40_2_fu_984_p2[12]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [13]),
        .O(\trunc_ln40_2_reg_1968[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[14]_i_6 
       (.I0(sub_ln40_2_fu_984_p2[11]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [12]),
        .O(\trunc_ln40_2_reg_1968[14]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_2_reg_1968[14]_i_8 
       (.I0(add_ln40_6_fu_972_p2[11]),
        .O(\trunc_ln40_2_reg_1968[14]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_2_reg_1968[14]_i_9 
       (.I0(add_ln40_6_fu_972_p2[10]),
        .O(\trunc_ln40_2_reg_1968[14]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_2_reg_1968[18]_i_10 
       (.I0(add_ln40_6_fu_972_p2[15]),
        .O(\trunc_ln40_2_reg_1968[18]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_2_reg_1968[18]_i_11 
       (.I0(add_ln40_6_fu_972_p2[14]),
        .O(\trunc_ln40_2_reg_1968[18]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_2_reg_1968[18]_i_12 
       (.I0(add_ln40_6_fu_972_p2[13]),
        .O(\trunc_ln40_2_reg_1968[18]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_2_reg_1968[18]_i_13 
       (.I0(add_ln40_6_fu_972_p2[12]),
        .O(\trunc_ln40_2_reg_1968[18]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[18]_i_14 
       (.I0(\zext_ln139_1_cast_reg_1861_reg[15]_0 [12]),
        .I1(\zext_ln139_1_cast_reg_1861_reg[15]_0 [13]),
        .O(\trunc_ln40_2_reg_1968[18]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[18]_i_15 
       (.I0(\zext_ln139_1_cast_reg_1861_reg[15]_0 [11]),
        .I1(\zext_ln139_1_cast_reg_1861_reg[15]_0 [12]),
        .O(\trunc_ln40_2_reg_1968[18]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_2_reg_1968[18]_i_16 
       (.I0(\zext_ln139_1_cast_reg_1861_reg[15]_0 [8]),
        .O(\trunc_ln40_2_reg_1968[18]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[18]_i_17 
       (.I0(\zext_ln139_1_cast_reg_1861_reg[15]_0 [10]),
        .I1(\zext_ln139_1_cast_reg_1861_reg[15]_0 [11]),
        .O(\trunc_ln40_2_reg_1968[18]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[18]_i_18 
       (.I0(\zext_ln139_1_cast_reg_1861_reg[15]_0 [9]),
        .I1(\zext_ln139_1_cast_reg_1861_reg[15]_0 [10]),
        .O(\trunc_ln40_2_reg_1968[18]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[18]_i_19 
       (.I0(\zext_ln139_1_cast_reg_1861_reg[15]_0 [8]),
        .I1(\zext_ln139_1_cast_reg_1861_reg[15]_0 [9]),
        .O(\trunc_ln40_2_reg_1968[18]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[18]_i_20 
       (.I0(\zext_ln139_1_cast_reg_1861_reg[15]_0 [8]),
        .I1(add_ln40_5_reg_1932[10]),
        .O(\trunc_ln40_2_reg_1968[18]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[18]_i_7 
       (.I0(\trunc_ln40_2_reg_1968_reg[18]_i_3_0 [0]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [16]),
        .O(\int_addr_a0_reg[17]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[2]_i_2 
       (.I0(sub_ln40_2_fu_984_p2[2]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [3]),
        .O(\trunc_ln40_2_reg_1968[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[2]_i_3 
       (.I0(sub_ln40_2_fu_984_p2[1]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [2]),
        .O(\trunc_ln40_2_reg_1968[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[2]_i_4 
       (.I0(sub_ln40_2_fu_984_p2[0]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [1]),
        .O(\trunc_ln40_2_reg_1968[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[6]_i_10 
       (.I0(add_ln40_5_reg_1932[0]),
        .I1(t_2_reg_1866[0]),
        .O(\trunc_ln40_2_reg_1968[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[6]_i_3 
       (.I0(sub_ln40_2_fu_984_p2[6]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [7]),
        .O(\trunc_ln40_2_reg_1968[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[6]_i_4 
       (.I0(sub_ln40_2_fu_984_p2[5]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [6]),
        .O(\trunc_ln40_2_reg_1968[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[6]_i_5 
       (.I0(sub_ln40_2_fu_984_p2[4]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [5]),
        .O(\trunc_ln40_2_reg_1968[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_2_reg_1968[6]_i_6 
       (.I0(sub_ln40_2_fu_984_p2[3]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [4]),
        .O(\trunc_ln40_2_reg_1968[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[6]_i_7 
       (.I0(add_ln40_6_fu_972_p2[3]),
        .I1(t_2_reg_1866[3]),
        .O(\trunc_ln40_2_reg_1968[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[6]_i_8 
       (.I0(add_ln40_6_fu_972_p2[2]),
        .I1(t_2_reg_1866[2]),
        .O(\trunc_ln40_2_reg_1968[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[6]_i_9 
       (.I0(add_ln40_5_reg_1932[1]),
        .I1(\t_2_reg_1866_reg[1]_0 ),
        .O(\trunc_ln40_2_reg_1968[6]_i_9_n_0 ));
  FDRE \trunc_ln40_2_reg_1968_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln40_7_fu_1002_p2[2]),
        .Q(trunc_ln40_2_reg_1968[0]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln40_7_fu_1002_p2[12]),
        .Q(trunc_ln40_2_reg_1968[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_1968_reg[10]_i_1 
       (.CI(\trunc_ln40_2_reg_1968_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln40_2_reg_1968_reg[10]_i_1_n_0 ,\trunc_ln40_2_reg_1968_reg[10]_i_1_n_1 ,\trunc_ln40_2_reg_1968_reg[10]_i_1_n_2 ,\trunc_ln40_2_reg_1968_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln40_2_fu_984_p2[10:7]),
        .O(add_ln40_7_fu_1002_p2[12:9]),
        .S({\trunc_ln40_2_reg_1968[10]_i_3_n_0 ,\trunc_ln40_2_reg_1968[10]_i_4_n_0 ,\trunc_ln40_2_reg_1968[10]_i_5_n_0 ,\trunc_ln40_2_reg_1968[10]_i_6_n_0 }));
  CARRY4 \trunc_ln40_2_reg_1968_reg[10]_i_2 
       (.CI(\trunc_ln40_2_reg_1968_reg[6]_i_2_n_0 ),
        .CO({\trunc_ln40_2_reg_1968_reg[10]_i_2_n_0 ,\trunc_ln40_2_reg_1968_reg[10]_i_2_n_1 ,\trunc_ln40_2_reg_1968_reg[10]_i_2_n_2 ,\trunc_ln40_2_reg_1968_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln40_6_fu_972_p2[7:4]),
        .O(sub_ln40_2_fu_984_p2[7:4]),
        .S({\trunc_ln40_2_reg_1968[10]_i_8_n_0 ,\trunc_ln40_2_reg_1968[10]_i_9_n_0 ,\trunc_ln40_2_reg_1968[10]_i_10_n_0 ,\trunc_ln40_2_reg_1968[10]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_1968_reg[10]_i_7 
       (.CI(1'b0),
        .CO({\trunc_ln40_2_reg_1968_reg[10]_i_7_n_0 ,\trunc_ln40_2_reg_1968_reg[10]_i_7_n_1 ,\trunc_ln40_2_reg_1968_reg[10]_i_7_n_2 ,\trunc_ln40_2_reg_1968_reg[10]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln40_5_reg_1932[5:2]),
        .O(add_ln40_6_fu_972_p2[5:2]),
        .S({\trunc_ln40_2_reg_1968[10]_i_12_n_0 ,\trunc_ln40_2_reg_1968[10]_i_13_n_0 ,\trunc_ln40_2_reg_1968[10]_i_14_n_0 ,\trunc_ln40_2_reg_1968[10]_i_15_n_0 }));
  FDRE \trunc_ln40_2_reg_1968_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln40_7_fu_1002_p2[13]),
        .Q(trunc_ln40_2_reg_1968[11]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln40_7_fu_1002_p2[14]),
        .Q(trunc_ln40_2_reg_1968[12]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln40_7_fu_1002_p2[15]),
        .Q(trunc_ln40_2_reg_1968[13]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln40_7_fu_1002_p2[16]),
        .Q(trunc_ln40_2_reg_1968[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_1968_reg[14]_i_1 
       (.CI(\trunc_ln40_2_reg_1968_reg[10]_i_1_n_0 ),
        .CO({\int_addr_a0_reg[16]_0 ,\trunc_ln40_2_reg_1968_reg[14]_i_1_n_1 ,\trunc_ln40_2_reg_1968_reg[14]_i_1_n_2 ,\trunc_ln40_2_reg_1968_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln40_2_fu_984_p2[14:11]),
        .O(add_ln40_7_fu_1002_p2[16:13]),
        .S({\trunc_ln40_2_reg_1968[14]_i_3_n_0 ,\trunc_ln40_2_reg_1968[14]_i_4_n_0 ,\trunc_ln40_2_reg_1968[14]_i_5_n_0 ,\trunc_ln40_2_reg_1968[14]_i_6_n_0 }));
  CARRY4 \trunc_ln40_2_reg_1968_reg[14]_i_2 
       (.CI(\trunc_ln40_2_reg_1968_reg[10]_i_2_n_0 ),
        .CO({\trunc_ln40_2_reg_1968_reg[14]_i_2_n_0 ,\trunc_ln40_2_reg_1968_reg[14]_i_2_n_1 ,\trunc_ln40_2_reg_1968_reg[14]_i_2_n_2 ,\trunc_ln40_2_reg_1968_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln40_6_fu_972_p2[11:8]),
        .O(sub_ln40_2_fu_984_p2[11:8]),
        .S({\trunc_ln40_2_reg_1968[14]_i_8_n_0 ,\trunc_ln40_2_reg_1968[14]_i_9_n_0 ,\trunc_ln40_2_reg_1968[14]_i_10_n_0 ,\trunc_ln40_2_reg_1968[14]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_1968_reg[14]_i_7 
       (.CI(\trunc_ln40_2_reg_1968_reg[10]_i_7_n_0 ),
        .CO({\trunc_ln40_2_reg_1968_reg[14]_i_7_n_0 ,\trunc_ln40_2_reg_1968_reg[14]_i_7_n_1 ,\trunc_ln40_2_reg_1968_reg[14]_i_7_n_2 ,\trunc_ln40_2_reg_1968_reg[14]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln40_5_reg_1932[9:6]),
        .O(add_ln40_6_fu_972_p2[9:6]),
        .S({\trunc_ln40_2_reg_1968[14]_i_12_n_0 ,\trunc_ln40_2_reg_1968[14]_i_13_n_0 ,\trunc_ln40_2_reg_1968[14]_i_14_n_0 ,\trunc_ln40_2_reg_1968[14]_i_15_n_0 }));
  FDRE \trunc_ln40_2_reg_1968_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln40_2_reg_1968_reg[29]_0 [0]),
        .Q(trunc_ln40_2_reg_1968[15]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[16] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln40_2_reg_1968_reg[29]_0 [1]),
        .Q(trunc_ln40_2_reg_1968[16]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[17] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln40_2_reg_1968_reg[29]_0 [2]),
        .Q(trunc_ln40_2_reg_1968[17]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[18] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln40_2_reg_1968_reg[29]_0 [3]),
        .Q(trunc_ln40_2_reg_1968[18]),
        .R(1'b0));
  CARRY4 \trunc_ln40_2_reg_1968_reg[18]_i_2 
       (.CI(\trunc_ln40_2_reg_1968_reg[18]_i_3_n_0 ),
        .CO({\NLW_trunc_ln40_2_reg_1968_reg[18]_i_2_CO_UNCONNECTED [3:1],\trunc_ln40_2_reg_1968_reg[18]_i_3_0 [1]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln40_2_reg_1968_reg[18]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \trunc_ln40_2_reg_1968_reg[18]_i_3 
       (.CI(\trunc_ln40_2_reg_1968_reg[14]_i_2_n_0 ),
        .CO({\trunc_ln40_2_reg_1968_reg[18]_i_3_n_0 ,\trunc_ln40_2_reg_1968_reg[18]_i_3_n_1 ,\trunc_ln40_2_reg_1968_reg[18]_i_3_n_2 ,\trunc_ln40_2_reg_1968_reg[18]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln40_6_fu_972_p2[15:12]),
        .O({\trunc_ln40_2_reg_1968_reg[18]_i_3_0 [0],sub_ln40_2_fu_984_p2[14:12]}),
        .S({\trunc_ln40_2_reg_1968[18]_i_10_n_0 ,\trunc_ln40_2_reg_1968[18]_i_11_n_0 ,\trunc_ln40_2_reg_1968[18]_i_12_n_0 ,\trunc_ln40_2_reg_1968[18]_i_13_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_1968_reg[18]_i_8 
       (.CI(\trunc_ln40_2_reg_1968_reg[18]_i_9_n_0 ),
        .CO({\NLW_trunc_ln40_2_reg_1968_reg[18]_i_8_CO_UNCONNECTED [3:1],\trunc_ln40_2_reg_1968_reg[18]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\zext_ln139_1_cast_reg_1861_reg[15]_0 [11]}),
        .O({\NLW_trunc_ln40_2_reg_1968_reg[18]_i_8_O_UNCONNECTED [3:2],add_ln40_6_fu_972_p2[15:14]}),
        .S({1'b0,1'b0,\trunc_ln40_2_reg_1968[18]_i_14_n_0 ,\trunc_ln40_2_reg_1968[18]_i_15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_1968_reg[18]_i_9 
       (.CI(\trunc_ln40_2_reg_1968_reg[14]_i_7_n_0 ),
        .CO({\trunc_ln40_2_reg_1968_reg[18]_i_9_n_0 ,\trunc_ln40_2_reg_1968_reg[18]_i_9_n_1 ,\trunc_ln40_2_reg_1968_reg[18]_i_9_n_2 ,\trunc_ln40_2_reg_1968_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\zext_ln139_1_cast_reg_1861_reg[15]_0 [10:8],\trunc_ln40_2_reg_1968[18]_i_16_n_0 }),
        .O(add_ln40_6_fu_972_p2[13:10]),
        .S({\trunc_ln40_2_reg_1968[18]_i_17_n_0 ,\trunc_ln40_2_reg_1968[18]_i_18_n_0 ,\trunc_ln40_2_reg_1968[18]_i_19_n_0 ,\trunc_ln40_2_reg_1968[18]_i_20_n_0 }));
  FDRE \trunc_ln40_2_reg_1968_reg[19] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln40_2_reg_1968_reg[29]_0 [4]),
        .Q(trunc_ln40_2_reg_1968[19]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln40_7_fu_1002_p2[3]),
        .Q(trunc_ln40_2_reg_1968[1]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[20] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln40_2_reg_1968_reg[29]_0 [5]),
        .Q(trunc_ln40_2_reg_1968[20]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[21] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln40_2_reg_1968_reg[29]_0 [6]),
        .Q(trunc_ln40_2_reg_1968[21]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[22] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln40_2_reg_1968_reg[29]_0 [7]),
        .Q(trunc_ln40_2_reg_1968[22]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[23] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln40_2_reg_1968_reg[29]_0 [8]),
        .Q(trunc_ln40_2_reg_1968[23]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[24] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln40_2_reg_1968_reg[29]_0 [9]),
        .Q(trunc_ln40_2_reg_1968[24]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[25] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln40_2_reg_1968_reg[29]_0 [10]),
        .Q(trunc_ln40_2_reg_1968[25]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[26] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln40_2_reg_1968_reg[29]_0 [11]),
        .Q(trunc_ln40_2_reg_1968[26]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[27] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln40_2_reg_1968_reg[29]_0 [12]),
        .Q(trunc_ln40_2_reg_1968[27]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[28] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln40_2_reg_1968_reg[29]_0 [13]),
        .Q(trunc_ln40_2_reg_1968[28]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[29] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln40_2_reg_1968_reg[29]_0 [14]),
        .Q(trunc_ln40_2_reg_1968[29]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln40_7_fu_1002_p2[4]),
        .Q(trunc_ln40_2_reg_1968[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_1968_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln40_2_reg_1968_reg[2]_i_1_n_0 ,\trunc_ln40_2_reg_1968_reg[2]_i_1_n_1 ,\trunc_ln40_2_reg_1968_reg[2]_i_1_n_2 ,\trunc_ln40_2_reg_1968_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sub_ln40_2_fu_984_p2[2:0],1'b0}),
        .O({add_ln40_7_fu_1002_p2[4:2],\NLW_trunc_ln40_2_reg_1968_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln40_2_reg_1968[2]_i_2_n_0 ,\trunc_ln40_2_reg_1968[2]_i_3_n_0 ,\trunc_ln40_2_reg_1968[2]_i_4_n_0 ,\trunc_ln40_3_reg_2005_reg[18]_0 [0]}));
  FDRE \trunc_ln40_2_reg_1968_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln40_7_fu_1002_p2[5]),
        .Q(trunc_ln40_2_reg_1968[3]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln40_7_fu_1002_p2[6]),
        .Q(trunc_ln40_2_reg_1968[4]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln40_7_fu_1002_p2[7]),
        .Q(trunc_ln40_2_reg_1968[5]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln40_7_fu_1002_p2[8]),
        .Q(trunc_ln40_2_reg_1968[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_1968_reg[6]_i_1 
       (.CI(\trunc_ln40_2_reg_1968_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln40_2_reg_1968_reg[6]_i_1_n_0 ,\trunc_ln40_2_reg_1968_reg[6]_i_1_n_1 ,\trunc_ln40_2_reg_1968_reg[6]_i_1_n_2 ,\trunc_ln40_2_reg_1968_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln40_2_fu_984_p2[6:3]),
        .O(add_ln40_7_fu_1002_p2[8:5]),
        .S({\trunc_ln40_2_reg_1968[6]_i_3_n_0 ,\trunc_ln40_2_reg_1968[6]_i_4_n_0 ,\trunc_ln40_2_reg_1968[6]_i_5_n_0 ,\trunc_ln40_2_reg_1968[6]_i_6_n_0 }));
  CARRY4 \trunc_ln40_2_reg_1968_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln40_2_reg_1968_reg[6]_i_2_n_0 ,\trunc_ln40_2_reg_1968_reg[6]_i_2_n_1 ,\trunc_ln40_2_reg_1968_reg[6]_i_2_n_2 ,\trunc_ln40_2_reg_1968_reg[6]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({add_ln40_6_fu_972_p2[3:2],add_ln40_5_reg_1932[1:0]}),
        .O(sub_ln40_2_fu_984_p2[3:0]),
        .S({\trunc_ln40_2_reg_1968[6]_i_7_n_0 ,\trunc_ln40_2_reg_1968[6]_i_8_n_0 ,\trunc_ln40_2_reg_1968[6]_i_9_n_0 ,\trunc_ln40_2_reg_1968[6]_i_10_n_0 }));
  FDRE \trunc_ln40_2_reg_1968_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln40_7_fu_1002_p2[9]),
        .Q(trunc_ln40_2_reg_1968[7]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln40_7_fu_1002_p2[10]),
        .Q(trunc_ln40_2_reg_1968[8]),
        .R(1'b0));
  FDRE \trunc_ln40_2_reg_1968_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln40_7_fu_1002_p2[11]),
        .Q(trunc_ln40_2_reg_1968[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_2005[10]_i_2 
       (.I0(sext_ln40_11_fu_1153_p1[12]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [11]),
        .O(\trunc_ln40_3_reg_2005[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_2005[10]_i_3 
       (.I0(sext_ln40_11_fu_1153_p1[11]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [10]),
        .O(\trunc_ln40_3_reg_2005[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_2005[10]_i_4 
       (.I0(sext_ln40_11_fu_1153_p1[10]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [9]),
        .O(\trunc_ln40_3_reg_2005[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_2005[10]_i_5 
       (.I0(sext_ln40_11_fu_1153_p1[9]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [8]),
        .O(\trunc_ln40_3_reg_2005[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_2005[14]_i_2 
       (.I0(sext_ln40_11_fu_1153_p1[16]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [15]),
        .O(\trunc_ln40_3_reg_2005[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_2005[14]_i_3 
       (.I0(sext_ln40_11_fu_1153_p1[15]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [14]),
        .O(\trunc_ln40_3_reg_2005[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_2005[14]_i_4 
       (.I0(sext_ln40_11_fu_1153_p1[14]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [13]),
        .O(\trunc_ln40_3_reg_2005[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_2005[14]_i_5 
       (.I0(sext_ln40_11_fu_1153_p1[13]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [12]),
        .O(\trunc_ln40_3_reg_2005[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_2005[18]_i_6 
       (.I0(\sub_ln40_4_reg_1973_reg[16]_0 [0]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [16]),
        .O(\sub_ln40_4_reg_1973_reg[15]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_2005[2]_i_2 
       (.I0(sext_ln40_11_fu_1153_p1[4]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [3]),
        .O(\trunc_ln40_3_reg_2005[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_2005[2]_i_3 
       (.I0(sext_ln40_11_fu_1153_p1[3]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [2]),
        .O(\trunc_ln40_3_reg_2005[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_2005[2]_i_4 
       (.I0(sext_ln40_11_fu_1153_p1[2]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [1]),
        .O(\trunc_ln40_3_reg_2005[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_2005[6]_i_2 
       (.I0(sext_ln40_11_fu_1153_p1[8]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [7]),
        .O(\trunc_ln40_3_reg_2005[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_2005[6]_i_3 
       (.I0(sext_ln40_11_fu_1153_p1[7]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [6]),
        .O(\trunc_ln40_3_reg_2005[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_2005[6]_i_4 
       (.I0(sext_ln40_11_fu_1153_p1[6]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [5]),
        .O(\trunc_ln40_3_reg_2005[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_2005[6]_i_5 
       (.I0(sext_ln40_11_fu_1153_p1[5]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [4]),
        .O(\trunc_ln40_3_reg_2005[6]_i_5_n_0 ));
  FDRE \trunc_ln40_3_reg_2005_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_11_fu_1157_p2[2]),
        .Q(trunc_ln40_3_reg_2005[0]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_11_fu_1157_p2[12]),
        .Q(trunc_ln40_3_reg_2005[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_3_reg_2005_reg[10]_i_1 
       (.CI(\trunc_ln40_3_reg_2005_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln40_3_reg_2005_reg[10]_i_1_n_0 ,\trunc_ln40_3_reg_2005_reg[10]_i_1_n_1 ,\trunc_ln40_3_reg_2005_reg[10]_i_1_n_2 ,\trunc_ln40_3_reg_2005_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln40_11_fu_1153_p1[12:9]),
        .O(add_ln40_11_fu_1157_p2[12:9]),
        .S({\trunc_ln40_3_reg_2005[10]_i_2_n_0 ,\trunc_ln40_3_reg_2005[10]_i_3_n_0 ,\trunc_ln40_3_reg_2005[10]_i_4_n_0 ,\trunc_ln40_3_reg_2005[10]_i_5_n_0 }));
  FDRE \trunc_ln40_3_reg_2005_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_11_fu_1157_p2[13]),
        .Q(trunc_ln40_3_reg_2005[11]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_11_fu_1157_p2[14]),
        .Q(trunc_ln40_3_reg_2005[12]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_11_fu_1157_p2[15]),
        .Q(trunc_ln40_3_reg_2005[13]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_11_fu_1157_p2[16]),
        .Q(trunc_ln40_3_reg_2005[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_3_reg_2005_reg[14]_i_1 
       (.CI(\trunc_ln40_3_reg_2005_reg[10]_i_1_n_0 ),
        .CO({\sub_ln40_4_reg_1973_reg[14]_0 ,\trunc_ln40_3_reg_2005_reg[14]_i_1_n_1 ,\trunc_ln40_3_reg_2005_reg[14]_i_1_n_2 ,\trunc_ln40_3_reg_2005_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln40_11_fu_1153_p1[16:13]),
        .O(add_ln40_11_fu_1157_p2[16:13]),
        .S({\trunc_ln40_3_reg_2005[14]_i_2_n_0 ,\trunc_ln40_3_reg_2005[14]_i_3_n_0 ,\trunc_ln40_3_reg_2005[14]_i_4_n_0 ,\trunc_ln40_3_reg_2005[14]_i_5_n_0 }));
  FDRE \trunc_ln40_3_reg_2005_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln40_3_reg_2005_reg[29]_0 [0]),
        .Q(trunc_ln40_3_reg_2005[15]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln40_3_reg_2005_reg[29]_0 [1]),
        .Q(trunc_ln40_3_reg_2005[16]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln40_3_reg_2005_reg[29]_0 [2]),
        .Q(trunc_ln40_3_reg_2005[17]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln40_3_reg_2005_reg[29]_0 [3]),
        .Q(trunc_ln40_3_reg_2005[18]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln40_3_reg_2005_reg[29]_0 [4]),
        .Q(trunc_ln40_3_reg_2005[19]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_11_fu_1157_p2[3]),
        .Q(trunc_ln40_3_reg_2005[1]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln40_3_reg_2005_reg[29]_0 [5]),
        .Q(trunc_ln40_3_reg_2005[20]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln40_3_reg_2005_reg[29]_0 [6]),
        .Q(trunc_ln40_3_reg_2005[21]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln40_3_reg_2005_reg[29]_0 [7]),
        .Q(trunc_ln40_3_reg_2005[22]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln40_3_reg_2005_reg[29]_0 [8]),
        .Q(trunc_ln40_3_reg_2005[23]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln40_3_reg_2005_reg[29]_0 [9]),
        .Q(trunc_ln40_3_reg_2005[24]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln40_3_reg_2005_reg[29]_0 [10]),
        .Q(trunc_ln40_3_reg_2005[25]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln40_3_reg_2005_reg[29]_0 [11]),
        .Q(trunc_ln40_3_reg_2005[26]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln40_3_reg_2005_reg[29]_0 [12]),
        .Q(trunc_ln40_3_reg_2005[27]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln40_3_reg_2005_reg[29]_0 [13]),
        .Q(trunc_ln40_3_reg_2005[28]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln40_3_reg_2005_reg[29]_0 [14]),
        .Q(trunc_ln40_3_reg_2005[29]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_11_fu_1157_p2[4]),
        .Q(trunc_ln40_3_reg_2005[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_3_reg_2005_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln40_3_reg_2005_reg[2]_i_1_n_0 ,\trunc_ln40_3_reg_2005_reg[2]_i_1_n_1 ,\trunc_ln40_3_reg_2005_reg[2]_i_1_n_2 ,\trunc_ln40_3_reg_2005_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sext_ln40_11_fu_1153_p1[4:2],1'b0}),
        .O({add_ln40_11_fu_1157_p2[4:2],\NLW_trunc_ln40_3_reg_2005_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln40_3_reg_2005[2]_i_2_n_0 ,\trunc_ln40_3_reg_2005[2]_i_3_n_0 ,\trunc_ln40_3_reg_2005[2]_i_4_n_0 ,\trunc_ln40_3_reg_2005_reg[18]_0 [0]}));
  FDRE \trunc_ln40_3_reg_2005_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_11_fu_1157_p2[5]),
        .Q(trunc_ln40_3_reg_2005[3]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_11_fu_1157_p2[6]),
        .Q(trunc_ln40_3_reg_2005[4]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_11_fu_1157_p2[7]),
        .Q(trunc_ln40_3_reg_2005[5]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_11_fu_1157_p2[8]),
        .Q(trunc_ln40_3_reg_2005[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_3_reg_2005_reg[6]_i_1 
       (.CI(\trunc_ln40_3_reg_2005_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln40_3_reg_2005_reg[6]_i_1_n_0 ,\trunc_ln40_3_reg_2005_reg[6]_i_1_n_1 ,\trunc_ln40_3_reg_2005_reg[6]_i_1_n_2 ,\trunc_ln40_3_reg_2005_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln40_11_fu_1153_p1[8:5]),
        .O(add_ln40_11_fu_1157_p2[8:5]),
        .S({\trunc_ln40_3_reg_2005[6]_i_2_n_0 ,\trunc_ln40_3_reg_2005[6]_i_3_n_0 ,\trunc_ln40_3_reg_2005[6]_i_4_n_0 ,\trunc_ln40_3_reg_2005[6]_i_5_n_0 }));
  FDRE \trunc_ln40_3_reg_2005_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_11_fu_1157_p2[9]),
        .Q(trunc_ln40_3_reg_2005[7]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_11_fu_1157_p2[10]),
        .Q(trunc_ln40_3_reg_2005[8]),
        .R(1'b0));
  FDRE \trunc_ln40_3_reg_2005_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_11_fu_1157_p2[11]),
        .Q(trunc_ln40_3_reg_2005[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln68_1_reg_1984[10]_i_10 
       (.I0(\trunc_ln68_1_reg_1984_reg[10]_i_15_n_5 ),
        .I1(mul_i_i_reg_1898_reg_n_102),
        .I2(Q[1]),
        .O(\trunc_ln68_1_reg_1984[10]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln68_1_reg_1984[10]_i_11 
       (.I0(\trunc_ln68_1_reg_1984[10]_i_7_n_0 ),
        .I1(\trunc_ln68_1_reg_1984_reg[14]_i_15_n_5 ),
        .I2(Q[5]),
        .I3(mul_i_i_reg_1898_reg_n_98),
        .O(\trunc_ln68_1_reg_1984[10]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln68_1_reg_1984[10]_i_12 
       (.I0(\trunc_ln68_1_reg_1984_reg[14]_i_15_n_6 ),
        .I1(mul_i_i_reg_1898_reg_n_99),
        .I2(Q[4]),
        .I3(\trunc_ln68_1_reg_1984[10]_i_8_n_0 ),
        .O(\trunc_ln68_1_reg_1984[10]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln68_1_reg_1984[10]_i_13 
       (.I0(\trunc_ln68_1_reg_1984_reg[14]_i_15_n_7 ),
        .I1(mul_i_i_reg_1898_reg_n_100),
        .I2(Q[3]),
        .I3(\trunc_ln68_1_reg_1984[10]_i_9_n_0 ),
        .O(\trunc_ln68_1_reg_1984[10]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln68_1_reg_1984[10]_i_14 
       (.I0(\trunc_ln68_1_reg_1984_reg[10]_i_15_n_4 ),
        .I1(mul_i_i_reg_1898_reg_n_101),
        .I2(Q[2]),
        .I3(\trunc_ln68_1_reg_1984[10]_i_10_n_0 ),
        .O(\trunc_ln68_1_reg_1984[10]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_1_reg_1984[10]_i_16 
       (.I0(mul_ln61_reg_1947_reg_n_105),
        .O(\trunc_ln68_1_reg_1984[10]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_1_reg_1984[10]_i_17 
       (.I0(mul_ln61_reg_1947_reg_n_101),
        .O(\trunc_ln68_1_reg_1984[10]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_1_reg_1984[10]_i_18 
       (.I0(mul_ln61_reg_1947_reg_n_102),
        .O(\trunc_ln68_1_reg_1984[10]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_1_reg_1984[10]_i_19 
       (.I0(mul_ln61_reg_1947_reg_n_103),
        .O(\trunc_ln68_1_reg_1984[10]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_1_reg_1984[10]_i_20 
       (.I0(mul_ln61_reg_1947_reg_n_104),
        .O(\trunc_ln68_1_reg_1984[10]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_1984[10]_i_3 
       (.I0(sub_ln68_1_fu_1058_p2[10]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [11]),
        .O(\trunc_ln68_1_reg_1984[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_1984[10]_i_4 
       (.I0(sub_ln68_1_fu_1058_p2[9]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [10]),
        .O(\trunc_ln68_1_reg_1984[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_1984[10]_i_5 
       (.I0(sub_ln68_1_fu_1058_p2[8]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [9]),
        .O(\trunc_ln68_1_reg_1984[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_1984[10]_i_6 
       (.I0(sub_ln68_1_fu_1058_p2[7]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [8]),
        .O(\trunc_ln68_1_reg_1984[10]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln68_1_reg_1984[10]_i_7 
       (.I0(\trunc_ln68_1_reg_1984_reg[14]_i_15_n_6 ),
        .I1(mul_i_i_reg_1898_reg_n_99),
        .I2(Q[4]),
        .O(\trunc_ln68_1_reg_1984[10]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln68_1_reg_1984[10]_i_8 
       (.I0(\trunc_ln68_1_reg_1984_reg[14]_i_15_n_7 ),
        .I1(mul_i_i_reg_1898_reg_n_100),
        .I2(Q[3]),
        .O(\trunc_ln68_1_reg_1984[10]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln68_1_reg_1984[10]_i_9 
       (.I0(\trunc_ln68_1_reg_1984_reg[10]_i_15_n_4 ),
        .I1(mul_i_i_reg_1898_reg_n_101),
        .I2(Q[2]),
        .O(\trunc_ln68_1_reg_1984[10]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln68_1_reg_1984[14]_i_10 
       (.I0(\trunc_ln68_1_reg_1984_reg[14]_i_15_n_5 ),
        .I1(mul_i_i_reg_1898_reg_n_98),
        .I2(Q[5]),
        .O(\trunc_ln68_1_reg_1984[14]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln68_1_reg_1984[14]_i_11 
       (.I0(mul_i_i_reg_1898_reg_n_95),
        .I1(\trunc_ln68_1_reg_1984_reg[18]_i_18_n_6 ),
        .I2(\trunc_ln68_1_reg_1984_reg[18]_i_18_n_5 ),
        .I3(mul_i_i_reg_1898_reg_n_94),
        .O(\trunc_ln68_1_reg_1984[14]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln68_1_reg_1984[14]_i_12 
       (.I0(mul_i_i_reg_1898_reg_n_96),
        .I1(\trunc_ln68_1_reg_1984_reg[18]_i_18_n_7 ),
        .I2(\trunc_ln68_1_reg_1984_reg[18]_i_18_n_6 ),
        .I3(mul_i_i_reg_1898_reg_n_95),
        .O(\trunc_ln68_1_reg_1984[14]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln68_1_reg_1984[14]_i_13 
       (.I0(mul_i_i_reg_1898_reg_n_97),
        .I1(\trunc_ln68_1_reg_1984_reg[14]_i_15_n_4 ),
        .I2(\trunc_ln68_1_reg_1984_reg[18]_i_18_n_7 ),
        .I3(mul_i_i_reg_1898_reg_n_96),
        .O(\trunc_ln68_1_reg_1984[14]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \trunc_ln68_1_reg_1984[14]_i_14 
       (.I0(Q[5]),
        .I1(mul_i_i_reg_1898_reg_n_98),
        .I2(\trunc_ln68_1_reg_1984_reg[14]_i_15_n_5 ),
        .I3(\trunc_ln68_1_reg_1984_reg[14]_i_15_n_4 ),
        .I4(mul_i_i_reg_1898_reg_n_97),
        .O(\trunc_ln68_1_reg_1984[14]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_1_reg_1984[14]_i_16 
       (.I0(mul_ln61_reg_1947_reg_n_97),
        .O(\trunc_ln68_1_reg_1984[14]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_1_reg_1984[14]_i_17 
       (.I0(mul_ln61_reg_1947_reg_n_98),
        .O(\trunc_ln68_1_reg_1984[14]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_1_reg_1984[14]_i_18 
       (.I0(mul_ln61_reg_1947_reg_n_99),
        .O(\trunc_ln68_1_reg_1984[14]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_1_reg_1984[14]_i_19 
       (.I0(mul_ln61_reg_1947_reg_n_100),
        .O(\trunc_ln68_1_reg_1984[14]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_1984[14]_i_3 
       (.I0(sub_ln68_1_fu_1058_p2[14]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [15]),
        .O(\trunc_ln68_1_reg_1984[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_1984[14]_i_4 
       (.I0(sub_ln68_1_fu_1058_p2[13]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [14]),
        .O(\trunc_ln68_1_reg_1984[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_1984[14]_i_5 
       (.I0(sub_ln68_1_fu_1058_p2[12]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [13]),
        .O(\trunc_ln68_1_reg_1984[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_1984[14]_i_6 
       (.I0(sub_ln68_1_fu_1058_p2[11]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [12]),
        .O(\trunc_ln68_1_reg_1984[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln68_1_reg_1984[14]_i_7 
       (.I0(\trunc_ln68_1_reg_1984_reg[18]_i_18_n_6 ),
        .I1(mul_i_i_reg_1898_reg_n_95),
        .O(\trunc_ln68_1_reg_1984[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln68_1_reg_1984[14]_i_8 
       (.I0(\trunc_ln68_1_reg_1984_reg[18]_i_18_n_7 ),
        .I1(mul_i_i_reg_1898_reg_n_96),
        .O(\trunc_ln68_1_reg_1984[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln68_1_reg_1984[14]_i_9 
       (.I0(\trunc_ln68_1_reg_1984_reg[14]_i_15_n_4 ),
        .I1(mul_i_i_reg_1898_reg_n_97),
        .O(\trunc_ln68_1_reg_1984[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln68_1_reg_1984[18]_i_10 
       (.I0(\trunc_ln68_1_reg_1984_reg[18]_i_18_n_4 ),
        .I1(mul_i_i_reg_1898_reg_n_93),
        .O(\trunc_ln68_1_reg_1984[18]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln68_1_reg_1984[18]_i_11 
       (.I0(\trunc_ln68_1_reg_1984_reg[18]_i_18_n_5 ),
        .I1(mul_i_i_reg_1898_reg_n_94),
        .O(\trunc_ln68_1_reg_1984[18]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln68_1_reg_1984[18]_i_12 
       (.I0(mul_i_i_reg_1898_reg_n_91),
        .I1(\trunc_ln68_1_reg_1984_reg[18]_i_17_n_6 ),
        .I2(\trunc_ln68_1_reg_1984_reg[18]_i_17_n_5 ),
        .I3(mul_i_i_reg_1898_reg_n_90),
        .O(\trunc_ln68_1_reg_1984[18]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln68_1_reg_1984[18]_i_13 
       (.I0(mul_i_i_reg_1898_reg_n_92),
        .I1(\trunc_ln68_1_reg_1984_reg[18]_i_17_n_7 ),
        .I2(\trunc_ln68_1_reg_1984_reg[18]_i_17_n_6 ),
        .I3(mul_i_i_reg_1898_reg_n_91),
        .O(\trunc_ln68_1_reg_1984[18]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln68_1_reg_1984[18]_i_14 
       (.I0(mul_i_i_reg_1898_reg_n_93),
        .I1(\trunc_ln68_1_reg_1984_reg[18]_i_18_n_4 ),
        .I2(\trunc_ln68_1_reg_1984_reg[18]_i_17_n_7 ),
        .I3(mul_i_i_reg_1898_reg_n_92),
        .O(\trunc_ln68_1_reg_1984[18]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln68_1_reg_1984[18]_i_15 
       (.I0(mul_i_i_reg_1898_reg_n_94),
        .I1(\trunc_ln68_1_reg_1984_reg[18]_i_18_n_5 ),
        .I2(\trunc_ln68_1_reg_1984_reg[18]_i_18_n_4 ),
        .I3(mul_i_i_reg_1898_reg_n_93),
        .O(\trunc_ln68_1_reg_1984[18]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln68_1_reg_1984[18]_i_19 
       (.I0(mul_i_i_reg_1898_reg_n_90),
        .I1(\trunc_ln68_1_reg_1984_reg[18]_i_17_n_5 ),
        .I2(mul_i_i_reg_1898_reg_n_89),
        .I3(\trunc_ln68_1_reg_1984_reg[18]_i_17_n_4 ),
        .O(\trunc_ln68_1_reg_1984[18]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_1_reg_1984[18]_i_20 
       (.I0(mul_ln61_reg_1947_reg_n_89),
        .O(\trunc_ln68_1_reg_1984[18]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_1_reg_1984[18]_i_21 
       (.I0(mul_ln61_reg_1947_reg_n_90),
        .O(\trunc_ln68_1_reg_1984[18]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_1_reg_1984[18]_i_22 
       (.I0(mul_ln61_reg_1947_reg_n_91),
        .O(\trunc_ln68_1_reg_1984[18]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_1_reg_1984[18]_i_23 
       (.I0(mul_ln61_reg_1947_reg_n_92),
        .O(\trunc_ln68_1_reg_1984[18]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_1_reg_1984[18]_i_24 
       (.I0(mul_ln61_reg_1947_reg_n_93),
        .O(\trunc_ln68_1_reg_1984[18]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_1_reg_1984[18]_i_25 
       (.I0(mul_ln61_reg_1947_reg_n_94),
        .O(\trunc_ln68_1_reg_1984[18]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_1_reg_1984[18]_i_26 
       (.I0(mul_ln61_reg_1947_reg_n_95),
        .O(\trunc_ln68_1_reg_1984[18]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_1_reg_1984[18]_i_27 
       (.I0(mul_ln61_reg_1947_reg_n_96),
        .O(\trunc_ln68_1_reg_1984[18]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_1984[18]_i_7 
       (.I0(mul_i_i_reg_1898_reg_1[0]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [16]),
        .O(\int_addr_b0_reg[17]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln68_1_reg_1984[18]_i_8 
       (.I0(\trunc_ln68_1_reg_1984_reg[18]_i_17_n_6 ),
        .I1(mul_i_i_reg_1898_reg_n_91),
        .O(\trunc_ln68_1_reg_1984[18]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln68_1_reg_1984[18]_i_9 
       (.I0(\trunc_ln68_1_reg_1984_reg[18]_i_17_n_7 ),
        .I1(mul_i_i_reg_1898_reg_n_92),
        .O(\trunc_ln68_1_reg_1984[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_1984[2]_i_2 
       (.I0(sub_ln68_1_fu_1058_p2[2]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [3]),
        .O(\trunc_ln68_1_reg_1984[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_1984[2]_i_3 
       (.I0(sub_ln68_1_fu_1058_p2[1]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [2]),
        .O(\trunc_ln68_1_reg_1984[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_1984[2]_i_4 
       (.I0(sub_ln68_1_fu_1058_p2[0]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [1]),
        .O(\trunc_ln68_1_reg_1984[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln68_1_reg_1984[6]_i_10 
       (.I0(\trunc_ln68_1_reg_1984_reg[10]_i_15_n_5 ),
        .I1(mul_i_i_reg_1898_reg_n_102),
        .I2(Q[1]),
        .I3(\trunc_ln68_1_reg_1984[6]_i_7_n_0 ),
        .O(\trunc_ln68_1_reg_1984[6]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln68_1_reg_1984[6]_i_11 
       (.I0(\trunc_ln68_1_reg_1984_reg[10]_i_15_n_6 ),
        .I1(mul_i_i_reg_1898_reg_n_103),
        .I2(Q[0]),
        .I3(\trunc_ln68_1_reg_1984[6]_i_8_n_0 ),
        .O(\trunc_ln68_1_reg_1984[6]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9996)) 
    \trunc_ln68_1_reg_1984[6]_i_12 
       (.I0(\trunc_ln68_1_reg_1984_reg[10]_i_15_n_7 ),
        .I1(mul_i_i_reg_1898_reg_n_104),
        .I2(mul_ln61_reg_1947_reg_n_105),
        .I3(mul_i_i_reg_1898_reg_n_105),
        .O(\trunc_ln68_1_reg_1984[6]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_1984[6]_i_13 
       (.I0(mul_i_i_reg_1898_reg_n_105),
        .I1(mul_ln61_reg_1947_reg_n_105),
        .O(\trunc_ln68_1_reg_1984[6]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_1984[6]_i_3 
       (.I0(sub_ln68_1_fu_1058_p2[6]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [7]),
        .O(\trunc_ln68_1_reg_1984[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_1984[6]_i_4 
       (.I0(sub_ln68_1_fu_1058_p2[5]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [6]),
        .O(\trunc_ln68_1_reg_1984[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_1984[6]_i_5 
       (.I0(sub_ln68_1_fu_1058_p2[4]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [5]),
        .O(\trunc_ln68_1_reg_1984[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_1984[6]_i_6 
       (.I0(sub_ln68_1_fu_1058_p2[3]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [4]),
        .O(\trunc_ln68_1_reg_1984[6]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln68_1_reg_1984[6]_i_7 
       (.I0(\trunc_ln68_1_reg_1984_reg[10]_i_15_n_6 ),
        .I1(mul_i_i_reg_1898_reg_n_103),
        .I2(Q[0]),
        .O(\trunc_ln68_1_reg_1984[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln68_1_reg_1984[6]_i_8 
       (.I0(\trunc_ln68_1_reg_1984_reg[10]_i_15_n_7 ),
        .I1(mul_i_i_reg_1898_reg_n_104),
        .O(\trunc_ln68_1_reg_1984[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln68_1_reg_1984[6]_i_9 
       (.I0(mul_i_i_reg_1898_reg_n_105),
        .I1(mul_ln61_reg_1947_reg_n_105),
        .O(\trunc_ln68_1_reg_1984[6]_i_9_n_0 ));
  FDRE \trunc_ln68_1_reg_1984_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln68_1_fu_1075_p2[2]),
        .Q(trunc_ln68_1_reg_1984[0]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln68_1_fu_1075_p2[12]),
        .Q(trunc_ln68_1_reg_1984[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_1984_reg[10]_i_1 
       (.CI(\trunc_ln68_1_reg_1984_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln68_1_reg_1984_reg[10]_i_1_n_0 ,\trunc_ln68_1_reg_1984_reg[10]_i_1_n_1 ,\trunc_ln68_1_reg_1984_reg[10]_i_1_n_2 ,\trunc_ln68_1_reg_1984_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln68_1_fu_1058_p2[10:7]),
        .O(add_ln68_1_fu_1075_p2[12:9]),
        .S({\trunc_ln68_1_reg_1984[10]_i_3_n_0 ,\trunc_ln68_1_reg_1984[10]_i_4_n_0 ,\trunc_ln68_1_reg_1984[10]_i_5_n_0 ,\trunc_ln68_1_reg_1984[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_1984_reg[10]_i_15 
       (.CI(1'b0),
        .CO({\trunc_ln68_1_reg_1984_reg[10]_i_15_n_0 ,\trunc_ln68_1_reg_1984_reg[10]_i_15_n_1 ,\trunc_ln68_1_reg_1984_reg[10]_i_15_n_2 ,\trunc_ln68_1_reg_1984_reg[10]_i_15_n_3 }),
        .CYINIT(\trunc_ln68_1_reg_1984[10]_i_16_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln68_1_reg_1984_reg[10]_i_15_n_4 ,\trunc_ln68_1_reg_1984_reg[10]_i_15_n_5 ,\trunc_ln68_1_reg_1984_reg[10]_i_15_n_6 ,\trunc_ln68_1_reg_1984_reg[10]_i_15_n_7 }),
        .S({\trunc_ln68_1_reg_1984[10]_i_17_n_0 ,\trunc_ln68_1_reg_1984[10]_i_18_n_0 ,\trunc_ln68_1_reg_1984[10]_i_19_n_0 ,\trunc_ln68_1_reg_1984[10]_i_20_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_1984_reg[10]_i_2 
       (.CI(\trunc_ln68_1_reg_1984_reg[6]_i_2_n_0 ),
        .CO({\trunc_ln68_1_reg_1984_reg[10]_i_2_n_0 ,\trunc_ln68_1_reg_1984_reg[10]_i_2_n_1 ,\trunc_ln68_1_reg_1984_reg[10]_i_2_n_2 ,\trunc_ln68_1_reg_1984_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln68_1_reg_1984[10]_i_7_n_0 ,\trunc_ln68_1_reg_1984[10]_i_8_n_0 ,\trunc_ln68_1_reg_1984[10]_i_9_n_0 ,\trunc_ln68_1_reg_1984[10]_i_10_n_0 }),
        .O(sub_ln68_1_fu_1058_p2[7:4]),
        .S({\trunc_ln68_1_reg_1984[10]_i_11_n_0 ,\trunc_ln68_1_reg_1984[10]_i_12_n_0 ,\trunc_ln68_1_reg_1984[10]_i_13_n_0 ,\trunc_ln68_1_reg_1984[10]_i_14_n_0 }));
  FDRE \trunc_ln68_1_reg_1984_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln68_1_fu_1075_p2[13]),
        .Q(trunc_ln68_1_reg_1984[11]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln68_1_fu_1075_p2[14]),
        .Q(trunc_ln68_1_reg_1984[12]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln68_1_fu_1075_p2[15]),
        .Q(trunc_ln68_1_reg_1984[13]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln68_1_fu_1075_p2[16]),
        .Q(trunc_ln68_1_reg_1984[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_1984_reg[14]_i_1 
       (.CI(\trunc_ln68_1_reg_1984_reg[10]_i_1_n_0 ),
        .CO({\int_addr_b0_reg[16]_0 ,\trunc_ln68_1_reg_1984_reg[14]_i_1_n_1 ,\trunc_ln68_1_reg_1984_reg[14]_i_1_n_2 ,\trunc_ln68_1_reg_1984_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln68_1_fu_1058_p2[14:11]),
        .O(add_ln68_1_fu_1075_p2[16:13]),
        .S({\trunc_ln68_1_reg_1984[14]_i_3_n_0 ,\trunc_ln68_1_reg_1984[14]_i_4_n_0 ,\trunc_ln68_1_reg_1984[14]_i_5_n_0 ,\trunc_ln68_1_reg_1984[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_1984_reg[14]_i_15 
       (.CI(\trunc_ln68_1_reg_1984_reg[10]_i_15_n_0 ),
        .CO({\trunc_ln68_1_reg_1984_reg[14]_i_15_n_0 ,\trunc_ln68_1_reg_1984_reg[14]_i_15_n_1 ,\trunc_ln68_1_reg_1984_reg[14]_i_15_n_2 ,\trunc_ln68_1_reg_1984_reg[14]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln68_1_reg_1984_reg[14]_i_15_n_4 ,\trunc_ln68_1_reg_1984_reg[14]_i_15_n_5 ,\trunc_ln68_1_reg_1984_reg[14]_i_15_n_6 ,\trunc_ln68_1_reg_1984_reg[14]_i_15_n_7 }),
        .S({\trunc_ln68_1_reg_1984[14]_i_16_n_0 ,\trunc_ln68_1_reg_1984[14]_i_17_n_0 ,\trunc_ln68_1_reg_1984[14]_i_18_n_0 ,\trunc_ln68_1_reg_1984[14]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_1984_reg[14]_i_2 
       (.CI(\trunc_ln68_1_reg_1984_reg[10]_i_2_n_0 ),
        .CO({\trunc_ln68_1_reg_1984_reg[14]_i_2_n_0 ,\trunc_ln68_1_reg_1984_reg[14]_i_2_n_1 ,\trunc_ln68_1_reg_1984_reg[14]_i_2_n_2 ,\trunc_ln68_1_reg_1984_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln68_1_reg_1984[14]_i_7_n_0 ,\trunc_ln68_1_reg_1984[14]_i_8_n_0 ,\trunc_ln68_1_reg_1984[14]_i_9_n_0 ,\trunc_ln68_1_reg_1984[14]_i_10_n_0 }),
        .O(sub_ln68_1_fu_1058_p2[11:8]),
        .S({\trunc_ln68_1_reg_1984[14]_i_11_n_0 ,\trunc_ln68_1_reg_1984[14]_i_12_n_0 ,\trunc_ln68_1_reg_1984[14]_i_13_n_0 ,\trunc_ln68_1_reg_1984[14]_i_14_n_0 }));
  FDRE \trunc_ln68_1_reg_1984_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln68_1_reg_1984_reg[29]_1 [0]),
        .Q(trunc_ln68_1_reg_1984[15]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[16] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln68_1_reg_1984_reg[29]_1 [1]),
        .Q(trunc_ln68_1_reg_1984[16]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[17] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln68_1_reg_1984_reg[29]_1 [2]),
        .Q(trunc_ln68_1_reg_1984[17]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[18] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln68_1_reg_1984_reg[29]_1 [3]),
        .Q(trunc_ln68_1_reg_1984[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_1984_reg[18]_i_16 
       (.CI(\trunc_ln68_1_reg_1984_reg[18]_i_3_n_0 ),
        .CO(\NLW_trunc_ln68_1_reg_1984_reg[18]_i_16_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln68_1_reg_1984_reg[18]_i_16_O_UNCONNECTED [3:1],mul_i_i_reg_1898_reg_1[1]}),
        .S({1'b0,1'b0,1'b0,\trunc_ln68_1_reg_1984[18]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_1984_reg[18]_i_17 
       (.CI(\trunc_ln68_1_reg_1984_reg[18]_i_18_n_0 ),
        .CO({\NLW_trunc_ln68_1_reg_1984_reg[18]_i_17_CO_UNCONNECTED [3],\trunc_ln68_1_reg_1984_reg[18]_i_17_n_1 ,\trunc_ln68_1_reg_1984_reg[18]_i_17_n_2 ,\trunc_ln68_1_reg_1984_reg[18]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln68_1_reg_1984_reg[18]_i_17_n_4 ,\trunc_ln68_1_reg_1984_reg[18]_i_17_n_5 ,\trunc_ln68_1_reg_1984_reg[18]_i_17_n_6 ,\trunc_ln68_1_reg_1984_reg[18]_i_17_n_7 }),
        .S({\trunc_ln68_1_reg_1984[18]_i_20_n_0 ,\trunc_ln68_1_reg_1984[18]_i_21_n_0 ,\trunc_ln68_1_reg_1984[18]_i_22_n_0 ,\trunc_ln68_1_reg_1984[18]_i_23_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_1984_reg[18]_i_18 
       (.CI(\trunc_ln68_1_reg_1984_reg[14]_i_15_n_0 ),
        .CO({\trunc_ln68_1_reg_1984_reg[18]_i_18_n_0 ,\trunc_ln68_1_reg_1984_reg[18]_i_18_n_1 ,\trunc_ln68_1_reg_1984_reg[18]_i_18_n_2 ,\trunc_ln68_1_reg_1984_reg[18]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln68_1_reg_1984_reg[18]_i_18_n_4 ,\trunc_ln68_1_reg_1984_reg[18]_i_18_n_5 ,\trunc_ln68_1_reg_1984_reg[18]_i_18_n_6 ,\trunc_ln68_1_reg_1984_reg[18]_i_18_n_7 }),
        .S({\trunc_ln68_1_reg_1984[18]_i_24_n_0 ,\trunc_ln68_1_reg_1984[18]_i_25_n_0 ,\trunc_ln68_1_reg_1984[18]_i_26_n_0 ,\trunc_ln68_1_reg_1984[18]_i_27_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_1984_reg[18]_i_3 
       (.CI(\trunc_ln68_1_reg_1984_reg[14]_i_2_n_0 ),
        .CO({\trunc_ln68_1_reg_1984_reg[18]_i_3_n_0 ,\trunc_ln68_1_reg_1984_reg[18]_i_3_n_1 ,\trunc_ln68_1_reg_1984_reg[18]_i_3_n_2 ,\trunc_ln68_1_reg_1984_reg[18]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln68_1_reg_1984[18]_i_8_n_0 ,\trunc_ln68_1_reg_1984[18]_i_9_n_0 ,\trunc_ln68_1_reg_1984[18]_i_10_n_0 ,\trunc_ln68_1_reg_1984[18]_i_11_n_0 }),
        .O({mul_i_i_reg_1898_reg_1[0],sub_ln68_1_fu_1058_p2[14:12]}),
        .S({\trunc_ln68_1_reg_1984[18]_i_12_n_0 ,\trunc_ln68_1_reg_1984[18]_i_13_n_0 ,\trunc_ln68_1_reg_1984[18]_i_14_n_0 ,\trunc_ln68_1_reg_1984[18]_i_15_n_0 }));
  FDRE \trunc_ln68_1_reg_1984_reg[19] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln68_1_reg_1984_reg[29]_1 [4]),
        .Q(trunc_ln68_1_reg_1984[19]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln68_1_fu_1075_p2[3]),
        .Q(trunc_ln68_1_reg_1984[1]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[20] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln68_1_reg_1984_reg[29]_1 [5]),
        .Q(trunc_ln68_1_reg_1984[20]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[21] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln68_1_reg_1984_reg[29]_1 [6]),
        .Q(trunc_ln68_1_reg_1984[21]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[22] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln68_1_reg_1984_reg[29]_1 [7]),
        .Q(trunc_ln68_1_reg_1984[22]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[23] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln68_1_reg_1984_reg[29]_1 [8]),
        .Q(trunc_ln68_1_reg_1984[23]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[24] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln68_1_reg_1984_reg[29]_1 [9]),
        .Q(trunc_ln68_1_reg_1984[24]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[25] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln68_1_reg_1984_reg[29]_1 [10]),
        .Q(trunc_ln68_1_reg_1984[25]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[26] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln68_1_reg_1984_reg[29]_1 [11]),
        .Q(trunc_ln68_1_reg_1984[26]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[27] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln68_1_reg_1984_reg[29]_1 [12]),
        .Q(trunc_ln68_1_reg_1984[27]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[28] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln68_1_reg_1984_reg[29]_1 [13]),
        .Q(trunc_ln68_1_reg_1984[28]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[29] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\trunc_ln68_1_reg_1984_reg[29]_1 [14]),
        .Q(trunc_ln68_1_reg_1984[29]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln68_1_fu_1075_p2[4]),
        .Q(trunc_ln68_1_reg_1984[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_1984_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln68_1_reg_1984_reg[2]_i_1_n_0 ,\trunc_ln68_1_reg_1984_reg[2]_i_1_n_1 ,\trunc_ln68_1_reg_1984_reg[2]_i_1_n_2 ,\trunc_ln68_1_reg_1984_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sub_ln68_1_fu_1058_p2[2:0],1'b0}),
        .O({add_ln68_1_fu_1075_p2[4:2],\NLW_trunc_ln68_1_reg_1984_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln68_1_reg_1984[2]_i_2_n_0 ,\trunc_ln68_1_reg_1984[2]_i_3_n_0 ,\trunc_ln68_1_reg_1984[2]_i_4_n_0 ,\trunc_ln68_3_reg_2033_reg[18]_0 [0]}));
  FDRE \trunc_ln68_1_reg_1984_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln68_1_fu_1075_p2[5]),
        .Q(trunc_ln68_1_reg_1984[3]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln68_1_fu_1075_p2[6]),
        .Q(trunc_ln68_1_reg_1984[4]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln68_1_fu_1075_p2[7]),
        .Q(trunc_ln68_1_reg_1984[5]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln68_1_fu_1075_p2[8]),
        .Q(trunc_ln68_1_reg_1984[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_1984_reg[6]_i_1 
       (.CI(\trunc_ln68_1_reg_1984_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln68_1_reg_1984_reg[6]_i_1_n_0 ,\trunc_ln68_1_reg_1984_reg[6]_i_1_n_1 ,\trunc_ln68_1_reg_1984_reg[6]_i_1_n_2 ,\trunc_ln68_1_reg_1984_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln68_1_fu_1058_p2[6:3]),
        .O(add_ln68_1_fu_1075_p2[8:5]),
        .S({\trunc_ln68_1_reg_1984[6]_i_3_n_0 ,\trunc_ln68_1_reg_1984[6]_i_4_n_0 ,\trunc_ln68_1_reg_1984[6]_i_5_n_0 ,\trunc_ln68_1_reg_1984[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_1984_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln68_1_reg_1984_reg[6]_i_2_n_0 ,\trunc_ln68_1_reg_1984_reg[6]_i_2_n_1 ,\trunc_ln68_1_reg_1984_reg[6]_i_2_n_2 ,\trunc_ln68_1_reg_1984_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln68_1_reg_1984[6]_i_7_n_0 ,\trunc_ln68_1_reg_1984[6]_i_8_n_0 ,\trunc_ln68_1_reg_1984[6]_i_9_n_0 ,1'b0}),
        .O(sub_ln68_1_fu_1058_p2[3:0]),
        .S({\trunc_ln68_1_reg_1984[6]_i_10_n_0 ,\trunc_ln68_1_reg_1984[6]_i_11_n_0 ,\trunc_ln68_1_reg_1984[6]_i_12_n_0 ,\trunc_ln68_1_reg_1984[6]_i_13_n_0 }));
  FDRE \trunc_ln68_1_reg_1984_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln68_1_fu_1075_p2[9]),
        .Q(trunc_ln68_1_reg_1984[7]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln68_1_fu_1075_p2[10]),
        .Q(trunc_ln68_1_reg_1984[8]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_1984_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln68_1_fu_1075_p2[11]),
        .Q(trunc_ln68_1_reg_1984[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_2016[10]_i_2 
       (.I0(sext_ln68_4_fu_1189_p1[12]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [11]),
        .O(\trunc_ln68_2_reg_2016[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_2016[10]_i_3 
       (.I0(sext_ln68_4_fu_1189_p1[11]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [10]),
        .O(\trunc_ln68_2_reg_2016[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_2016[10]_i_4 
       (.I0(sext_ln68_4_fu_1189_p1[10]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [9]),
        .O(\trunc_ln68_2_reg_2016[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_2016[10]_i_5 
       (.I0(sext_ln68_4_fu_1189_p1[9]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [8]),
        .O(\trunc_ln68_2_reg_2016[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_2016[14]_i_2 
       (.I0(sext_ln68_4_fu_1189_p1[16]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [15]),
        .O(\trunc_ln68_2_reg_2016[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_2016[14]_i_3 
       (.I0(sext_ln68_4_fu_1189_p1[15]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [14]),
        .O(\trunc_ln68_2_reg_2016[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_2016[14]_i_4 
       (.I0(sext_ln68_4_fu_1189_p1[14]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [13]),
        .O(\trunc_ln68_2_reg_2016[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_2016[14]_i_5 
       (.I0(sext_ln68_4_fu_1189_p1[13]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [12]),
        .O(\trunc_ln68_2_reg_2016[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_2016[18]_i_6 
       (.I0(\sub_ln68_2_reg_1989_reg[16]_0 [0]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [16]),
        .O(\sub_ln68_2_reg_1989_reg[15]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_2016[2]_i_2 
       (.I0(sext_ln68_4_fu_1189_p1[4]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [3]),
        .O(\trunc_ln68_2_reg_2016[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_2016[2]_i_3 
       (.I0(sext_ln68_4_fu_1189_p1[3]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [2]),
        .O(\trunc_ln68_2_reg_2016[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_2016[2]_i_4 
       (.I0(sext_ln68_4_fu_1189_p1[2]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [1]),
        .O(\trunc_ln68_2_reg_2016[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_2016[6]_i_2 
       (.I0(sext_ln68_4_fu_1189_p1[8]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [7]),
        .O(\trunc_ln68_2_reg_2016[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_2016[6]_i_3 
       (.I0(sext_ln68_4_fu_1189_p1[7]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [6]),
        .O(\trunc_ln68_2_reg_2016[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_2016[6]_i_4 
       (.I0(sext_ln68_4_fu_1189_p1[6]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [5]),
        .O(\trunc_ln68_2_reg_2016[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_2016[6]_i_5 
       (.I0(sext_ln68_4_fu_1189_p1[5]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [4]),
        .O(\trunc_ln68_2_reg_2016[6]_i_5_n_0 ));
  FDRE \trunc_ln68_2_reg_2016_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln68_2_fu_1193_p2[2]),
        .Q(trunc_ln68_2_reg_2016[0]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln68_2_fu_1193_p2[12]),
        .Q(trunc_ln68_2_reg_2016[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_2_reg_2016_reg[10]_i_1 
       (.CI(\trunc_ln68_2_reg_2016_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln68_2_reg_2016_reg[10]_i_1_n_0 ,\trunc_ln68_2_reg_2016_reg[10]_i_1_n_1 ,\trunc_ln68_2_reg_2016_reg[10]_i_1_n_2 ,\trunc_ln68_2_reg_2016_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_4_fu_1189_p1[12:9]),
        .O(add_ln68_2_fu_1193_p2[12:9]),
        .S({\trunc_ln68_2_reg_2016[10]_i_2_n_0 ,\trunc_ln68_2_reg_2016[10]_i_3_n_0 ,\trunc_ln68_2_reg_2016[10]_i_4_n_0 ,\trunc_ln68_2_reg_2016[10]_i_5_n_0 }));
  FDRE \trunc_ln68_2_reg_2016_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln68_2_fu_1193_p2[13]),
        .Q(trunc_ln68_2_reg_2016[11]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln68_2_fu_1193_p2[14]),
        .Q(trunc_ln68_2_reg_2016[12]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln68_2_fu_1193_p2[15]),
        .Q(trunc_ln68_2_reg_2016[13]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln68_2_fu_1193_p2[16]),
        .Q(trunc_ln68_2_reg_2016[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_2_reg_2016_reg[14]_i_1 
       (.CI(\trunc_ln68_2_reg_2016_reg[10]_i_1_n_0 ),
        .CO({\sub_ln68_2_reg_1989_reg[14]_0 ,\trunc_ln68_2_reg_2016_reg[14]_i_1_n_1 ,\trunc_ln68_2_reg_2016_reg[14]_i_1_n_2 ,\trunc_ln68_2_reg_2016_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_4_fu_1189_p1[16:13]),
        .O(add_ln68_2_fu_1193_p2[16:13]),
        .S({\trunc_ln68_2_reg_2016[14]_i_2_n_0 ,\trunc_ln68_2_reg_2016[14]_i_3_n_0 ,\trunc_ln68_2_reg_2016[14]_i_4_n_0 ,\trunc_ln68_2_reg_2016[14]_i_5_n_0 }));
  FDRE \trunc_ln68_2_reg_2016_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln68_2_reg_2016_reg[29]_0 [0]),
        .Q(trunc_ln68_2_reg_2016[15]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln68_2_reg_2016_reg[29]_0 [1]),
        .Q(trunc_ln68_2_reg_2016[16]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln68_2_reg_2016_reg[29]_0 [2]),
        .Q(trunc_ln68_2_reg_2016[17]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln68_2_reg_2016_reg[29]_0 [3]),
        .Q(trunc_ln68_2_reg_2016[18]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln68_2_reg_2016_reg[29]_0 [4]),
        .Q(trunc_ln68_2_reg_2016[19]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln68_2_fu_1193_p2[3]),
        .Q(trunc_ln68_2_reg_2016[1]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln68_2_reg_2016_reg[29]_0 [5]),
        .Q(trunc_ln68_2_reg_2016[20]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln68_2_reg_2016_reg[29]_0 [6]),
        .Q(trunc_ln68_2_reg_2016[21]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln68_2_reg_2016_reg[29]_0 [7]),
        .Q(trunc_ln68_2_reg_2016[22]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln68_2_reg_2016_reg[29]_0 [8]),
        .Q(trunc_ln68_2_reg_2016[23]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln68_2_reg_2016_reg[29]_0 [9]),
        .Q(trunc_ln68_2_reg_2016[24]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln68_2_reg_2016_reg[29]_0 [10]),
        .Q(trunc_ln68_2_reg_2016[25]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln68_2_reg_2016_reg[29]_0 [11]),
        .Q(trunc_ln68_2_reg_2016[26]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln68_2_reg_2016_reg[29]_0 [12]),
        .Q(trunc_ln68_2_reg_2016[27]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln68_2_reg_2016_reg[29]_0 [13]),
        .Q(trunc_ln68_2_reg_2016[28]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\trunc_ln68_2_reg_2016_reg[29]_0 [14]),
        .Q(trunc_ln68_2_reg_2016[29]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln68_2_fu_1193_p2[4]),
        .Q(trunc_ln68_2_reg_2016[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_2_reg_2016_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln68_2_reg_2016_reg[2]_i_1_n_0 ,\trunc_ln68_2_reg_2016_reg[2]_i_1_n_1 ,\trunc_ln68_2_reg_2016_reg[2]_i_1_n_2 ,\trunc_ln68_2_reg_2016_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sext_ln68_4_fu_1189_p1[4:2],1'b0}),
        .O({add_ln68_2_fu_1193_p2[4:2],\NLW_trunc_ln68_2_reg_2016_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln68_2_reg_2016[2]_i_2_n_0 ,\trunc_ln68_2_reg_2016[2]_i_3_n_0 ,\trunc_ln68_2_reg_2016[2]_i_4_n_0 ,\trunc_ln68_3_reg_2033_reg[18]_0 [0]}));
  FDRE \trunc_ln68_2_reg_2016_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln68_2_fu_1193_p2[5]),
        .Q(trunc_ln68_2_reg_2016[3]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln68_2_fu_1193_p2[6]),
        .Q(trunc_ln68_2_reg_2016[4]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln68_2_fu_1193_p2[7]),
        .Q(trunc_ln68_2_reg_2016[5]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln68_2_fu_1193_p2[8]),
        .Q(trunc_ln68_2_reg_2016[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_2_reg_2016_reg[6]_i_1 
       (.CI(\trunc_ln68_2_reg_2016_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln68_2_reg_2016_reg[6]_i_1_n_0 ,\trunc_ln68_2_reg_2016_reg[6]_i_1_n_1 ,\trunc_ln68_2_reg_2016_reg[6]_i_1_n_2 ,\trunc_ln68_2_reg_2016_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_4_fu_1189_p1[8:5]),
        .O(add_ln68_2_fu_1193_p2[8:5]),
        .S({\trunc_ln68_2_reg_2016[6]_i_2_n_0 ,\trunc_ln68_2_reg_2016[6]_i_3_n_0 ,\trunc_ln68_2_reg_2016[6]_i_4_n_0 ,\trunc_ln68_2_reg_2016[6]_i_5_n_0 }));
  FDRE \trunc_ln68_2_reg_2016_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln68_2_fu_1193_p2[9]),
        .Q(trunc_ln68_2_reg_2016[7]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln68_2_fu_1193_p2[10]),
        .Q(trunc_ln68_2_reg_2016[8]),
        .R(1'b0));
  FDRE \trunc_ln68_2_reg_2016_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln68_2_fu_1193_p2[11]),
        .Q(trunc_ln68_2_reg_2016[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_2033[10]_i_2 
       (.I0(sext_ln68_7_fu_1235_p1[12]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [11]),
        .O(\trunc_ln68_3_reg_2033[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_2033[10]_i_3 
       (.I0(sext_ln68_7_fu_1235_p1[11]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [10]),
        .O(\trunc_ln68_3_reg_2033[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_2033[10]_i_4 
       (.I0(sext_ln68_7_fu_1235_p1[10]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [9]),
        .O(\trunc_ln68_3_reg_2033[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_2033[10]_i_5 
       (.I0(sext_ln68_7_fu_1235_p1[9]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [8]),
        .O(\trunc_ln68_3_reg_2033[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_2033[14]_i_2 
       (.I0(sext_ln68_7_fu_1235_p1[16]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [15]),
        .O(\trunc_ln68_3_reg_2033[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_2033[14]_i_3 
       (.I0(sext_ln68_7_fu_1235_p1[15]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [14]),
        .O(\trunc_ln68_3_reg_2033[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_2033[14]_i_4 
       (.I0(sext_ln68_7_fu_1235_p1[14]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [13]),
        .O(\trunc_ln68_3_reg_2033[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_2033[14]_i_5 
       (.I0(sext_ln68_7_fu_1235_p1[13]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [12]),
        .O(\trunc_ln68_3_reg_2033[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_2033[18]_i_5 
       (.I0(sext_ln68_7_fu_1235_p1[18]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [17]),
        .O(\trunc_ln68_3_reg_2033[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_2033[18]_i_6 
       (.I0(sext_ln68_7_fu_1235_p1[17]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [16]),
        .O(\trunc_ln68_3_reg_2033[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_2033[2]_i_2 
       (.I0(sext_ln68_7_fu_1235_p1[4]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [3]),
        .O(\trunc_ln68_3_reg_2033[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_2033[2]_i_3 
       (.I0(sext_ln68_7_fu_1235_p1[3]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [2]),
        .O(\trunc_ln68_3_reg_2033[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_2033[2]_i_4 
       (.I0(sext_ln68_7_fu_1235_p1[2]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [1]),
        .O(\trunc_ln68_3_reg_2033[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_2033[6]_i_2 
       (.I0(sext_ln68_7_fu_1235_p1[8]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [7]),
        .O(\trunc_ln68_3_reg_2033[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_2033[6]_i_3 
       (.I0(sext_ln68_7_fu_1235_p1[7]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [6]),
        .O(\trunc_ln68_3_reg_2033[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_2033[6]_i_4 
       (.I0(sext_ln68_7_fu_1235_p1[6]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [5]),
        .O(\trunc_ln68_3_reg_2033[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_2033[6]_i_5 
       (.I0(sext_ln68_7_fu_1235_p1[5]),
        .I1(\trunc_ln68_3_reg_2033_reg[18]_0 [4]),
        .O(\trunc_ln68_3_reg_2033[6]_i_5_n_0 ));
  FDRE \trunc_ln68_3_reg_2033_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add_ln68_3_fu_1239_p2[2]),
        .Q(trunc_ln68_3_reg_2033[0]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[10] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add_ln68_3_fu_1239_p2[12]),
        .Q(trunc_ln68_3_reg_2033[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_3_reg_2033_reg[10]_i_1 
       (.CI(\trunc_ln68_3_reg_2033_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln68_3_reg_2033_reg[10]_i_1_n_0 ,\trunc_ln68_3_reg_2033_reg[10]_i_1_n_1 ,\trunc_ln68_3_reg_2033_reg[10]_i_1_n_2 ,\trunc_ln68_3_reg_2033_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_7_fu_1235_p1[12:9]),
        .O(add_ln68_3_fu_1239_p2[12:9]),
        .S({\trunc_ln68_3_reg_2033[10]_i_2_n_0 ,\trunc_ln68_3_reg_2033[10]_i_3_n_0 ,\trunc_ln68_3_reg_2033[10]_i_4_n_0 ,\trunc_ln68_3_reg_2033[10]_i_5_n_0 }));
  FDRE \trunc_ln68_3_reg_2033_reg[11] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add_ln68_3_fu_1239_p2[13]),
        .Q(trunc_ln68_3_reg_2033[11]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[12] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add_ln68_3_fu_1239_p2[14]),
        .Q(trunc_ln68_3_reg_2033[12]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[13] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add_ln68_3_fu_1239_p2[15]),
        .Q(trunc_ln68_3_reg_2033[13]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[14] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add_ln68_3_fu_1239_p2[16]),
        .Q(trunc_ln68_3_reg_2033[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_3_reg_2033_reg[14]_i_1 
       (.CI(\trunc_ln68_3_reg_2033_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln68_3_reg_2033_reg[14]_i_1_n_0 ,\trunc_ln68_3_reg_2033_reg[14]_i_1_n_1 ,\trunc_ln68_3_reg_2033_reg[14]_i_1_n_2 ,\trunc_ln68_3_reg_2033_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_7_fu_1235_p1[16:13]),
        .O(add_ln68_3_fu_1239_p2[16:13]),
        .S({\trunc_ln68_3_reg_2033[14]_i_2_n_0 ,\trunc_ln68_3_reg_2033[14]_i_3_n_0 ,\trunc_ln68_3_reg_2033[14]_i_4_n_0 ,\trunc_ln68_3_reg_2033[14]_i_5_n_0 }));
  FDRE \trunc_ln68_3_reg_2033_reg[15] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add_ln68_3_fu_1239_p2[17]),
        .Q(trunc_ln68_3_reg_2033[15]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[16] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add_ln68_3_fu_1239_p2[18]),
        .Q(trunc_ln68_3_reg_2033[16]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[17] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add_ln68_3_fu_1239_p2[19]),
        .Q(trunc_ln68_3_reg_2033[17]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[18] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add_ln68_3_fu_1239_p2[20]),
        .Q(trunc_ln68_3_reg_2033[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_3_reg_2033_reg[18]_i_1 
       (.CI(\trunc_ln68_3_reg_2033_reg[14]_i_1_n_0 ),
        .CO({\int_addr_b0_reg[19] ,\trunc_ln68_3_reg_2033_reg[18]_i_1_n_1 ,\trunc_ln68_3_reg_2033_reg[18]_i_1_n_2 ,\trunc_ln68_3_reg_2033_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln68_3_reg_2033_reg[18]_0 [18],\trunc_ln68_3_reg_2033_reg[18]_1 ,sext_ln68_7_fu_1235_p1[18:17]}),
        .O(add_ln68_3_fu_1239_p2[20:17]),
        .S({\trunc_ln68_3_reg_2033_reg[18]_2 ,\trunc_ln68_3_reg_2033[18]_i_5_n_0 ,\trunc_ln68_3_reg_2033[18]_i_6_n_0 }));
  FDRE \trunc_ln68_3_reg_2033_reg[19] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln68_3_reg_2033_reg[29]_0 [0]),
        .Q(trunc_ln68_3_reg_2033[19]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[1] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add_ln68_3_fu_1239_p2[3]),
        .Q(trunc_ln68_3_reg_2033[1]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[20] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln68_3_reg_2033_reg[29]_0 [1]),
        .Q(trunc_ln68_3_reg_2033[20]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[21] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln68_3_reg_2033_reg[29]_0 [2]),
        .Q(trunc_ln68_3_reg_2033[21]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[22] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln68_3_reg_2033_reg[29]_0 [3]),
        .Q(trunc_ln68_3_reg_2033[22]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[23] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln68_3_reg_2033_reg[29]_0 [4]),
        .Q(trunc_ln68_3_reg_2033[23]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[24] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln68_3_reg_2033_reg[29]_0 [5]),
        .Q(trunc_ln68_3_reg_2033[24]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[25] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln68_3_reg_2033_reg[29]_0 [6]),
        .Q(trunc_ln68_3_reg_2033[25]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[26] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln68_3_reg_2033_reg[29]_0 [7]),
        .Q(trunc_ln68_3_reg_2033[26]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[27] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln68_3_reg_2033_reg[29]_0 [8]),
        .Q(trunc_ln68_3_reg_2033[27]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[28] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln68_3_reg_2033_reg[29]_0 [9]),
        .Q(trunc_ln68_3_reg_2033[28]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[29] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln68_3_reg_2033_reg[29]_0 [10]),
        .Q(trunc_ln68_3_reg_2033[29]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[2] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add_ln68_3_fu_1239_p2[4]),
        .Q(trunc_ln68_3_reg_2033[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_3_reg_2033_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln68_3_reg_2033_reg[2]_i_1_n_0 ,\trunc_ln68_3_reg_2033_reg[2]_i_1_n_1 ,\trunc_ln68_3_reg_2033_reg[2]_i_1_n_2 ,\trunc_ln68_3_reg_2033_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sext_ln68_7_fu_1235_p1[4:2],1'b0}),
        .O({add_ln68_3_fu_1239_p2[4:2],\NLW_trunc_ln68_3_reg_2033_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln68_3_reg_2033[2]_i_2_n_0 ,\trunc_ln68_3_reg_2033[2]_i_3_n_0 ,\trunc_ln68_3_reg_2033[2]_i_4_n_0 ,\trunc_ln68_3_reg_2033_reg[18]_0 [0]}));
  FDRE \trunc_ln68_3_reg_2033_reg[3] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add_ln68_3_fu_1239_p2[5]),
        .Q(trunc_ln68_3_reg_2033[3]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[4] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add_ln68_3_fu_1239_p2[6]),
        .Q(trunc_ln68_3_reg_2033[4]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[5] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add_ln68_3_fu_1239_p2[7]),
        .Q(trunc_ln68_3_reg_2033[5]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[6] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add_ln68_3_fu_1239_p2[8]),
        .Q(trunc_ln68_3_reg_2033[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_3_reg_2033_reg[6]_i_1 
       (.CI(\trunc_ln68_3_reg_2033_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln68_3_reg_2033_reg[6]_i_1_n_0 ,\trunc_ln68_3_reg_2033_reg[6]_i_1_n_1 ,\trunc_ln68_3_reg_2033_reg[6]_i_1_n_2 ,\trunc_ln68_3_reg_2033_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_7_fu_1235_p1[8:5]),
        .O(add_ln68_3_fu_1239_p2[8:5]),
        .S({\trunc_ln68_3_reg_2033[6]_i_2_n_0 ,\trunc_ln68_3_reg_2033[6]_i_3_n_0 ,\trunc_ln68_3_reg_2033[6]_i_4_n_0 ,\trunc_ln68_3_reg_2033[6]_i_5_n_0 }));
  FDRE \trunc_ln68_3_reg_2033_reg[7] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add_ln68_3_fu_1239_p2[9]),
        .Q(trunc_ln68_3_reg_2033[7]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[8] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add_ln68_3_fu_1239_p2[10]),
        .Q(trunc_ln68_3_reg_2033[8]),
        .R(1'b0));
  FDRE \trunc_ln68_3_reg_2033_reg[9] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(add_ln68_3_fu_1239_p2[11]),
        .Q(trunc_ln68_3_reg_2033[9]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [0]),
        .Q(trunc_ln_reg_1881[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[10] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [10]),
        .Q(trunc_ln_reg_1881[10]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[11] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [11]),
        .Q(trunc_ln_reg_1881[11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[12] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [12]),
        .Q(trunc_ln_reg_1881[12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[13] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [13]),
        .Q(trunc_ln_reg_1881[13]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[14] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [14]),
        .Q(trunc_ln_reg_1881[14]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[15] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [15]),
        .Q(trunc_ln_reg_1881[15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[16] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [16]),
        .Q(trunc_ln_reg_1881[16]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[17] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [17]),
        .Q(trunc_ln_reg_1881[17]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[18] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [18]),
        .Q(trunc_ln_reg_1881[18]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[19] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [19]),
        .Q(trunc_ln_reg_1881[19]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[1] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [1]),
        .Q(trunc_ln_reg_1881[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[20] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [20]),
        .Q(trunc_ln_reg_1881[20]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[21] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [21]),
        .Q(trunc_ln_reg_1881[21]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[22] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [22]),
        .Q(trunc_ln_reg_1881[22]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[23] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [23]),
        .Q(trunc_ln_reg_1881[23]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[24] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [24]),
        .Q(trunc_ln_reg_1881[24]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[25] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [25]),
        .Q(trunc_ln_reg_1881[25]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[26] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [26]),
        .Q(trunc_ln_reg_1881[26]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[27] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [27]),
        .Q(trunc_ln_reg_1881[27]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[28] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [28]),
        .Q(trunc_ln_reg_1881[28]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[29] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [29]),
        .Q(trunc_ln_reg_1881[29]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[2] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [2]),
        .Q(trunc_ln_reg_1881[2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[3] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [3]),
        .Q(trunc_ln_reg_1881[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[4] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [4]),
        .Q(trunc_ln_reg_1881[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[5] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [5]),
        .Q(trunc_ln_reg_1881[5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[6] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [6]),
        .Q(trunc_ln_reg_1881[6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[7] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [7]),
        .Q(trunc_ln_reg_1881[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[8] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [8]),
        .Q(trunc_ln_reg_1881[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1881_reg[9] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\trunc_ln_reg_1881_reg[29]_0 [9]),
        .Q(trunc_ln_reg_1881[9]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[0]),
        .Q(value_a_2_reg_2102[0]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[10]),
        .Q(value_a_2_reg_2102[10]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[11]),
        .Q(value_a_2_reg_2102[11]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[12]),
        .Q(value_a_2_reg_2102[12]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[13]),
        .Q(value_a_2_reg_2102[13]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[14]),
        .Q(value_a_2_reg_2102[14]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[15]),
        .Q(value_a_2_reg_2102[15]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[16] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[16]),
        .Q(value_a_2_reg_2102[16]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[17] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[17]),
        .Q(value_a_2_reg_2102[17]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[18] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[18]),
        .Q(value_a_2_reg_2102[18]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[19] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[19]),
        .Q(value_a_2_reg_2102[19]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[1]),
        .Q(value_a_2_reg_2102[1]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[20] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[20]),
        .Q(value_a_2_reg_2102[20]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[21] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[21]),
        .Q(value_a_2_reg_2102[21]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[22] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[22]),
        .Q(value_a_2_reg_2102[22]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[23] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[23]),
        .Q(value_a_2_reg_2102[23]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[24] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[24]),
        .Q(value_a_2_reg_2102[24]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[25] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[25]),
        .Q(value_a_2_reg_2102[25]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[26] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[26]),
        .Q(value_a_2_reg_2102[26]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[27] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[27]),
        .Q(value_a_2_reg_2102[27]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[28] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[28]),
        .Q(value_a_2_reg_2102[28]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[29] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[29]),
        .Q(value_a_2_reg_2102[29]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[2]),
        .Q(value_a_2_reg_2102[2]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[30] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[30]),
        .Q(value_a_2_reg_2102[30]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[31] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[31]),
        .Q(value_a_2_reg_2102[31]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[3]),
        .Q(value_a_2_reg_2102[3]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[4]),
        .Q(value_a_2_reg_2102[4]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[5]),
        .Q(value_a_2_reg_2102[5]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[6]),
        .Q(value_a_2_reg_2102[6]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[7]),
        .Q(value_a_2_reg_2102[7]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[8]),
        .Q(value_a_2_reg_2102[8]),
        .R(1'b0));
  FDRE \value_a_2_reg_2102_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[9]),
        .Q(value_a_2_reg_2102[9]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[0]),
        .Q(value_a_4_reg_2143[0]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[10]),
        .Q(value_a_4_reg_2143[10]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[11]),
        .Q(value_a_4_reg_2143[11]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[12]),
        .Q(value_a_4_reg_2143[12]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[13]),
        .Q(value_a_4_reg_2143[13]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[14]),
        .Q(value_a_4_reg_2143[14]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[15]),
        .Q(value_a_4_reg_2143[15]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[16]),
        .Q(value_a_4_reg_2143[16]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[17]),
        .Q(value_a_4_reg_2143[17]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[18]),
        .Q(value_a_4_reg_2143[18]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[19]),
        .Q(value_a_4_reg_2143[19]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[1]),
        .Q(value_a_4_reg_2143[1]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[20]),
        .Q(value_a_4_reg_2143[20]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[21]),
        .Q(value_a_4_reg_2143[21]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[22]),
        .Q(value_a_4_reg_2143[22]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[23]),
        .Q(value_a_4_reg_2143[23]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[24]),
        .Q(value_a_4_reg_2143[24]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[25]),
        .Q(value_a_4_reg_2143[25]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[26]),
        .Q(value_a_4_reg_2143[26]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[27]),
        .Q(value_a_4_reg_2143[27]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[28]),
        .Q(value_a_4_reg_2143[28]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[29]),
        .Q(value_a_4_reg_2143[29]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[2]),
        .Q(value_a_4_reg_2143[2]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[30]),
        .Q(value_a_4_reg_2143[30]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[31]),
        .Q(value_a_4_reg_2143[31]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[3]),
        .Q(value_a_4_reg_2143[3]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[4]),
        .Q(value_a_4_reg_2143[4]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[5]),
        .Q(value_a_4_reg_2143[5]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[6]),
        .Q(value_a_4_reg_2143[6]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[7]),
        .Q(value_a_4_reg_2143[7]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[8]),
        .Q(value_a_4_reg_2143[8]),
        .R(1'b0));
  FDRE \value_a_4_reg_2143_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[9]),
        .Q(value_a_4_reg_2143[9]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[0]),
        .Q(value_a_6_reg_2163[0]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[10] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[10]),
        .Q(value_a_6_reg_2163[10]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[11] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[11]),
        .Q(value_a_6_reg_2163[11]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[12] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[12]),
        .Q(value_a_6_reg_2163[12]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[13] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[13]),
        .Q(value_a_6_reg_2163[13]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[14] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[14]),
        .Q(value_a_6_reg_2163[14]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[15] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[15]),
        .Q(value_a_6_reg_2163[15]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[16] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[16]),
        .Q(value_a_6_reg_2163[16]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[17] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[17]),
        .Q(value_a_6_reg_2163[17]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[18] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[18]),
        .Q(value_a_6_reg_2163[18]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[19] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[19]),
        .Q(value_a_6_reg_2163[19]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[1] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[1]),
        .Q(value_a_6_reg_2163[1]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[20] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[20]),
        .Q(value_a_6_reg_2163[20]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[21] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[21]),
        .Q(value_a_6_reg_2163[21]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[22] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[22]),
        .Q(value_a_6_reg_2163[22]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[23] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[23]),
        .Q(value_a_6_reg_2163[23]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[24] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[24]),
        .Q(value_a_6_reg_2163[24]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[25] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[25]),
        .Q(value_a_6_reg_2163[25]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[26] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[26]),
        .Q(value_a_6_reg_2163[26]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[27] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[27]),
        .Q(value_a_6_reg_2163[27]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[28] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[28]),
        .Q(value_a_6_reg_2163[28]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[29] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[29]),
        .Q(value_a_6_reg_2163[29]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[2] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[2]),
        .Q(value_a_6_reg_2163[2]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[30] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[30]),
        .Q(value_a_6_reg_2163[30]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[31] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[31]),
        .Q(value_a_6_reg_2163[31]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[3] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[3]),
        .Q(value_a_6_reg_2163[3]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[4] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[4]),
        .Q(value_a_6_reg_2163[4]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[5] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[5]),
        .Q(value_a_6_reg_2163[5]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[6] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[6]),
        .Q(value_a_6_reg_2163[6]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[7] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[7]),
        .Q(value_a_6_reg_2163[7]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[8] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[8]),
        .Q(value_a_6_reg_2163[8]),
        .R(1'b0));
  FDRE \value_a_6_reg_2163_reg[9] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(dout[9]),
        .Q(value_a_6_reg_2163[9]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[0] ),
        .Q(value_a_8_reg_462[0]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[10] ),
        .Q(value_a_8_reg_462[10]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[11] ),
        .Q(value_a_8_reg_462[11]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[12] ),
        .Q(value_a_8_reg_462[12]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[13] ),
        .Q(value_a_8_reg_462[13]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[14] ),
        .Q(value_a_8_reg_462[14]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[15] ),
        .Q(value_a_8_reg_462[15]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[16] ),
        .Q(value_a_8_reg_462[16]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[17] ),
        .Q(value_a_8_reg_462[17]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[18] ),
        .Q(value_a_8_reg_462[18]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[19] ),
        .Q(value_a_8_reg_462[19]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[1] ),
        .Q(value_a_8_reg_462[1]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[20] ),
        .Q(value_a_8_reg_462[20]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[21] ),
        .Q(value_a_8_reg_462[21]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[22] ),
        .Q(value_a_8_reg_462[22]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[23] ),
        .Q(value_a_8_reg_462[23]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[24] ),
        .Q(value_a_8_reg_462[24]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[25] ),
        .Q(value_a_8_reg_462[25]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[26] ),
        .Q(value_a_8_reg_462[26]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[27] ),
        .Q(value_a_8_reg_462[27]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[28] ),
        .Q(value_a_8_reg_462[28]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[29] ),
        .Q(value_a_8_reg_462[29]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[2] ),
        .Q(value_a_8_reg_462[2]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[30] ),
        .Q(value_a_8_reg_462[30]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[31] ),
        .Q(value_a_8_reg_462[31]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[3] ),
        .Q(value_a_8_reg_462[3]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[4] ),
        .Q(value_a_8_reg_462[4]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[5] ),
        .Q(value_a_8_reg_462[5]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[6] ),
        .Q(value_a_8_reg_462[6]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[7] ),
        .Q(value_a_8_reg_462[7]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[8] ),
        .Q(value_a_8_reg_462[8]),
        .R(1'b0));
  FDRE \value_a_8_reg_462_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_8_reg_462_reg_n_0_[9] ),
        .Q(value_a_8_reg_462[9]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[0]),
        .Q(value_a_reg_2085[0]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[10]),
        .Q(value_a_reg_2085[10]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[11] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[11]),
        .Q(value_a_reg_2085[11]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[12] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[12]),
        .Q(value_a_reg_2085[12]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[13] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[13]),
        .Q(value_a_reg_2085[13]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[14] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[14]),
        .Q(value_a_reg_2085[14]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[15] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[15]),
        .Q(value_a_reg_2085[15]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[16] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[16]),
        .Q(value_a_reg_2085[16]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[17] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[17]),
        .Q(value_a_reg_2085[17]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[18] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[18]),
        .Q(value_a_reg_2085[18]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[19] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[19]),
        .Q(value_a_reg_2085[19]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[1]),
        .Q(value_a_reg_2085[1]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[20] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[20]),
        .Q(value_a_reg_2085[20]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[21] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[21]),
        .Q(value_a_reg_2085[21]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[22] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[22]),
        .Q(value_a_reg_2085[22]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[23] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[23]),
        .Q(value_a_reg_2085[23]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[24] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[24]),
        .Q(value_a_reg_2085[24]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[25] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[25]),
        .Q(value_a_reg_2085[25]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[26] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[26]),
        .Q(value_a_reg_2085[26]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[27] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[27]),
        .Q(value_a_reg_2085[27]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[28] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[28]),
        .Q(value_a_reg_2085[28]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[29] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[29]),
        .Q(value_a_reg_2085[29]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[2]),
        .Q(value_a_reg_2085[2]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[30] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[30]),
        .Q(value_a_reg_2085[30]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[31] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[31]),
        .Q(value_a_reg_2085[31]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[3]),
        .Q(value_a_reg_2085[3]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[4]),
        .Q(value_a_reg_2085[4]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[5]),
        .Q(value_a_reg_2085[5]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[6]),
        .Q(value_a_reg_2085[6]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[7]),
        .Q(value_a_reg_2085[7]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[8]),
        .Q(value_a_reg_2085[8]),
        .R(1'b0));
  FDRE \value_a_reg_2085_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(dout[9]),
        .Q(value_a_reg_2085[9]),
        .R(1'b0));
  FDRE \value_b_10_reg_450_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[0]),
        .Q(\value_b_10_reg_450_reg_n_0_[0] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[10]),
        .Q(\value_b_10_reg_450_reg_n_0_[10] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[11]),
        .Q(\value_b_10_reg_450_reg_n_0_[11] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[12]),
        .Q(\value_b_10_reg_450_reg_n_0_[12] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[13]),
        .Q(\value_b_10_reg_450_reg_n_0_[13] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[14]),
        .Q(\value_b_10_reg_450_reg_n_0_[14] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[15]),
        .Q(\value_b_10_reg_450_reg_n_0_[15] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[16]),
        .Q(\value_b_10_reg_450_reg_n_0_[16] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[17]),
        .Q(\value_b_10_reg_450_reg_n_0_[17] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[18]),
        .Q(\value_b_10_reg_450_reg_n_0_[18] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[19]),
        .Q(\value_b_10_reg_450_reg_n_0_[19] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[1]),
        .Q(\value_b_10_reg_450_reg_n_0_[1] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[20]),
        .Q(\value_b_10_reg_450_reg_n_0_[20] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[21]),
        .Q(\value_b_10_reg_450_reg_n_0_[21] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[22]),
        .Q(\value_b_10_reg_450_reg_n_0_[22] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[23]),
        .Q(\value_b_10_reg_450_reg_n_0_[23] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[24]),
        .Q(\value_b_10_reg_450_reg_n_0_[24] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[25]),
        .Q(\value_b_10_reg_450_reg_n_0_[25] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[26]),
        .Q(\value_b_10_reg_450_reg_n_0_[26] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[27]),
        .Q(\value_b_10_reg_450_reg_n_0_[27] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[28]),
        .Q(\value_b_10_reg_450_reg_n_0_[28] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[29]),
        .Q(\value_b_10_reg_450_reg_n_0_[29] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[2]),
        .Q(\value_b_10_reg_450_reg_n_0_[2] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[30]),
        .Q(\value_b_10_reg_450_reg_n_0_[30] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[31]),
        .Q(\value_b_10_reg_450_reg_n_0_[31] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[3]),
        .Q(\value_b_10_reg_450_reg_n_0_[3] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[4]),
        .Q(\value_b_10_reg_450_reg_n_0_[4] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[5]),
        .Q(\value_b_10_reg_450_reg_n_0_[5] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[6]),
        .Q(\value_b_10_reg_450_reg_n_0_[6] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[7]),
        .Q(\value_b_10_reg_450_reg_n_0_[7] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[8]),
        .Q(\value_b_10_reg_450_reg_n_0_[8] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_10_reg_450_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2148[9]),
        .Q(\value_b_10_reg_450_reg_n_0_[9] ),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE \value_b_2_reg_2148_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[0]),
        .Q(value_b_2_reg_2148[0]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[10]),
        .Q(value_b_2_reg_2148[10]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[11]),
        .Q(value_b_2_reg_2148[11]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[12]),
        .Q(value_b_2_reg_2148[12]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[13]),
        .Q(value_b_2_reg_2148[13]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[14]),
        .Q(value_b_2_reg_2148[14]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[15]),
        .Q(value_b_2_reg_2148[15]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[16]),
        .Q(value_b_2_reg_2148[16]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[17]),
        .Q(value_b_2_reg_2148[17]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[18]),
        .Q(value_b_2_reg_2148[18]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[19]),
        .Q(value_b_2_reg_2148[19]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[1]),
        .Q(value_b_2_reg_2148[1]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[20]),
        .Q(value_b_2_reg_2148[20]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[21]),
        .Q(value_b_2_reg_2148[21]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[22]),
        .Q(value_b_2_reg_2148[22]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[23]),
        .Q(value_b_2_reg_2148[23]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[24]),
        .Q(value_b_2_reg_2148[24]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[25]),
        .Q(value_b_2_reg_2148[25]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[26]),
        .Q(value_b_2_reg_2148[26]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[27]),
        .Q(value_b_2_reg_2148[27]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[28]),
        .Q(value_b_2_reg_2148[28]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[29]),
        .Q(value_b_2_reg_2148[29]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[2]),
        .Q(value_b_2_reg_2148[2]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[30]),
        .Q(value_b_2_reg_2148[30]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[31]),
        .Q(value_b_2_reg_2148[31]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[3]),
        .Q(value_b_2_reg_2148[3]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[4]),
        .Q(value_b_2_reg_2148[4]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[5]),
        .Q(value_b_2_reg_2148[5]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[6]),
        .Q(value_b_2_reg_2148[6]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[7]),
        .Q(value_b_2_reg_2148[7]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[8]),
        .Q(value_b_2_reg_2148[8]),
        .R(1'b0));
  FDRE \value_b_2_reg_2148_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[9]),
        .Q(value_b_2_reg_2148[9]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[0]),
        .Q(value_b_4_reg_2168[0]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[10] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[10]),
        .Q(value_b_4_reg_2168[10]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[11] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[11]),
        .Q(value_b_4_reg_2168[11]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[12] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[12]),
        .Q(value_b_4_reg_2168[12]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[13] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[13]),
        .Q(value_b_4_reg_2168[13]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[14] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[14]),
        .Q(value_b_4_reg_2168[14]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[15] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[15]),
        .Q(value_b_4_reg_2168[15]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[16] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[16]),
        .Q(value_b_4_reg_2168[16]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[17] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[17]),
        .Q(value_b_4_reg_2168[17]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[18] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[18]),
        .Q(value_b_4_reg_2168[18]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[19] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[19]),
        .Q(value_b_4_reg_2168[19]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[1] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[1]),
        .Q(value_b_4_reg_2168[1]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[20] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[20]),
        .Q(value_b_4_reg_2168[20]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[21] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[21]),
        .Q(value_b_4_reg_2168[21]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[22] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[22]),
        .Q(value_b_4_reg_2168[22]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[23] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[23]),
        .Q(value_b_4_reg_2168[23]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[24] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[24]),
        .Q(value_b_4_reg_2168[24]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[25] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[25]),
        .Q(value_b_4_reg_2168[25]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[26] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[26]),
        .Q(value_b_4_reg_2168[26]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[27] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[27]),
        .Q(value_b_4_reg_2168[27]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[28] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[28]),
        .Q(value_b_4_reg_2168[28]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[29] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[29]),
        .Q(value_b_4_reg_2168[29]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[2] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[2]),
        .Q(value_b_4_reg_2168[2]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[30] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[30]),
        .Q(value_b_4_reg_2168[30]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[31] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[31]),
        .Q(value_b_4_reg_2168[31]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[3] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[3]),
        .Q(value_b_4_reg_2168[3]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[4] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[4]),
        .Q(value_b_4_reg_2168[4]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[5] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[5]),
        .Q(value_b_4_reg_2168[5]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[6] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[6]),
        .Q(value_b_4_reg_2168[6]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[7] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[7]),
        .Q(value_b_4_reg_2168[7]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[8] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[8]),
        .Q(value_b_4_reg_2168[8]),
        .R(1'b0));
  FDRE \value_b_4_reg_2168_reg[9] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(ready_for_outstanding_reg_0[9]),
        .Q(value_b_4_reg_2168[9]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[0]),
        .Q(value_b_6_reg_2179[0]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[10]),
        .Q(value_b_6_reg_2179[10]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[11] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[11]),
        .Q(value_b_6_reg_2179[11]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[12] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[12]),
        .Q(value_b_6_reg_2179[12]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[13] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[13]),
        .Q(value_b_6_reg_2179[13]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[14] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[14]),
        .Q(value_b_6_reg_2179[14]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[15] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[15]),
        .Q(value_b_6_reg_2179[15]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[16] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[16]),
        .Q(value_b_6_reg_2179[16]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[17] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[17]),
        .Q(value_b_6_reg_2179[17]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[18] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[18]),
        .Q(value_b_6_reg_2179[18]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[19] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[19]),
        .Q(value_b_6_reg_2179[19]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[1]),
        .Q(value_b_6_reg_2179[1]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[20] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[20]),
        .Q(value_b_6_reg_2179[20]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[21] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[21]),
        .Q(value_b_6_reg_2179[21]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[22] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[22]),
        .Q(value_b_6_reg_2179[22]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[23] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[23]),
        .Q(value_b_6_reg_2179[23]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[24] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[24]),
        .Q(value_b_6_reg_2179[24]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[25] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[25]),
        .Q(value_b_6_reg_2179[25]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[26] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[26]),
        .Q(value_b_6_reg_2179[26]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[27] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[27]),
        .Q(value_b_6_reg_2179[27]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[28] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[28]),
        .Q(value_b_6_reg_2179[28]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[29] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[29]),
        .Q(value_b_6_reg_2179[29]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[2]),
        .Q(value_b_6_reg_2179[2]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[30] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[30]),
        .Q(value_b_6_reg_2179[30]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[31] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[31]),
        .Q(value_b_6_reg_2179[31]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[3]),
        .Q(value_b_6_reg_2179[3]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[4]),
        .Q(value_b_6_reg_2179[4]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[5]),
        .Q(value_b_6_reg_2179[5]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[6]),
        .Q(value_b_6_reg_2179[6]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[7]),
        .Q(value_b_6_reg_2179[7]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[8]),
        .Q(value_b_6_reg_2179[8]),
        .R(1'b0));
  FDRE \value_b_6_reg_2179_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_5_reg_19320),
        .D(ready_for_outstanding_reg_0[9]),
        .Q(value_b_6_reg_2179[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00080808)) 
    \value_b_8_reg_498[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_block_pp0_stage2_11001),
        .I3(icmp_ln153_reg_1873_pp0_iter3_reg),
        .I4(and_ln35_2_reg_1894_pp0_iter3_reg),
        .O(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[0]),
        .Q(\value_b_8_reg_498_reg_n_0_[0] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[10]),
        .Q(\value_b_8_reg_498_reg_n_0_[10] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[11]),
        .Q(\value_b_8_reg_498_reg_n_0_[11] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[12]),
        .Q(\value_b_8_reg_498_reg_n_0_[12] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[13]),
        .Q(\value_b_8_reg_498_reg_n_0_[13] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[14]),
        .Q(\value_b_8_reg_498_reg_n_0_[14] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[15]),
        .Q(\value_b_8_reg_498_reg_n_0_[15] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[16]),
        .Q(\value_b_8_reg_498_reg_n_0_[16] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[17]),
        .Q(\value_b_8_reg_498_reg_n_0_[17] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[18]),
        .Q(\value_b_8_reg_498_reg_n_0_[18] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[19]),
        .Q(\value_b_8_reg_498_reg_n_0_[19] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[1]),
        .Q(\value_b_8_reg_498_reg_n_0_[1] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[20]),
        .Q(\value_b_8_reg_498_reg_n_0_[20] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[21]),
        .Q(\value_b_8_reg_498_reg_n_0_[21] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[22]),
        .Q(\value_b_8_reg_498_reg_n_0_[22] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[23]),
        .Q(\value_b_8_reg_498_reg_n_0_[23] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[24]),
        .Q(\value_b_8_reg_498_reg_n_0_[24] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[25]),
        .Q(\value_b_8_reg_498_reg_n_0_[25] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[26]),
        .Q(\value_b_8_reg_498_reg_n_0_[26] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[27]),
        .Q(\value_b_8_reg_498_reg_n_0_[27] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[28]),
        .Q(\value_b_8_reg_498_reg_n_0_[28] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[29]),
        .Q(\value_b_8_reg_498_reg_n_0_[29] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[2]),
        .Q(\value_b_8_reg_498_reg_n_0_[2] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[30]),
        .Q(\value_b_8_reg_498_reg_n_0_[30] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[31]),
        .Q(\value_b_8_reg_498_reg_n_0_[31] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[3]),
        .Q(\value_b_8_reg_498_reg_n_0_[3] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[4]),
        .Q(\value_b_8_reg_498_reg_n_0_[4] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[5]),
        .Q(\value_b_8_reg_498_reg_n_0_[5] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[6]),
        .Q(\value_b_8_reg_498_reg_n_0_[6] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[7]),
        .Q(\value_b_8_reg_498_reg_n_0_[7] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[8]),
        .Q(\value_b_8_reg_498_reg_n_0_[8] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_8_reg_498_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(value_b_6_reg_2179[9]),
        .Q(\value_b_8_reg_498_reg_n_0_[9] ),
        .R(\value_b_8_reg_498[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[0]),
        .Q(\value_b_9_reg_486_reg_n_0_[0] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[10]),
        .Q(\value_b_9_reg_486_reg_n_0_[10] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[11]),
        .Q(\value_b_9_reg_486_reg_n_0_[11] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[12]),
        .Q(\value_b_9_reg_486_reg_n_0_[12] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[13]),
        .Q(\value_b_9_reg_486_reg_n_0_[13] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[14]),
        .Q(\value_b_9_reg_486_reg_n_0_[14] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[15]),
        .Q(\value_b_9_reg_486_reg_n_0_[15] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[16]),
        .Q(\value_b_9_reg_486_reg_n_0_[16] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[17]),
        .Q(\value_b_9_reg_486_reg_n_0_[17] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[18]),
        .Q(\value_b_9_reg_486_reg_n_0_[18] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[19]),
        .Q(\value_b_9_reg_486_reg_n_0_[19] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[1]),
        .Q(\value_b_9_reg_486_reg_n_0_[1] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[20]),
        .Q(\value_b_9_reg_486_reg_n_0_[20] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[21]),
        .Q(\value_b_9_reg_486_reg_n_0_[21] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[22]),
        .Q(\value_b_9_reg_486_reg_n_0_[22] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[23]),
        .Q(\value_b_9_reg_486_reg_n_0_[23] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[24]),
        .Q(\value_b_9_reg_486_reg_n_0_[24] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[25]),
        .Q(\value_b_9_reg_486_reg_n_0_[25] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[26]),
        .Q(\value_b_9_reg_486_reg_n_0_[26] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[27]),
        .Q(\value_b_9_reg_486_reg_n_0_[27] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[28]),
        .Q(\value_b_9_reg_486_reg_n_0_[28] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[29]),
        .Q(\value_b_9_reg_486_reg_n_0_[29] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[2]),
        .Q(\value_b_9_reg_486_reg_n_0_[2] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[30]),
        .Q(\value_b_9_reg_486_reg_n_0_[30] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[31]),
        .Q(\value_b_9_reg_486_reg_n_0_[31] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[3]),
        .Q(\value_b_9_reg_486_reg_n_0_[3] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[4]),
        .Q(\value_b_9_reg_486_reg_n_0_[4] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[5]),
        .Q(\value_b_9_reg_486_reg_n_0_[5] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[6]),
        .Q(\value_b_9_reg_486_reg_n_0_[6] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[7]),
        .Q(\value_b_9_reg_486_reg_n_0_[7] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[8]),
        .Q(\value_b_9_reg_486_reg_n_0_[8] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_9_reg_486_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2168[9]),
        .Q(\value_b_9_reg_486_reg_n_0_[9] ),
        .R(\shell_top_sa_pe_bw_0_2[31]_i_1_n_0 ));
  FDRE \value_b_reg_2107_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[0]),
        .Q(value_b_reg_2107[0]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[10]),
        .Q(value_b_reg_2107[10]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[11]),
        .Q(value_b_reg_2107[11]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[12]),
        .Q(value_b_reg_2107[12]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[13]),
        .Q(value_b_reg_2107[13]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[14]),
        .Q(value_b_reg_2107[14]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[15]),
        .Q(value_b_reg_2107[15]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[16] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[16]),
        .Q(value_b_reg_2107[16]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[17] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[17]),
        .Q(value_b_reg_2107[17]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[18] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[18]),
        .Q(value_b_reg_2107[18]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[19] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[19]),
        .Q(value_b_reg_2107[19]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[1]),
        .Q(value_b_reg_2107[1]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[20] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[20]),
        .Q(value_b_reg_2107[20]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[21] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[21]),
        .Q(value_b_reg_2107[21]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[22] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[22]),
        .Q(value_b_reg_2107[22]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[23] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[23]),
        .Q(value_b_reg_2107[23]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[24] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[24]),
        .Q(value_b_reg_2107[24]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[25] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[25]),
        .Q(value_b_reg_2107[25]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[26] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[26]),
        .Q(value_b_reg_2107[26]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[27] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[27]),
        .Q(value_b_reg_2107[27]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[28] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[28]),
        .Q(value_b_reg_2107[28]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[29] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[29]),
        .Q(value_b_reg_2107[29]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[2]),
        .Q(value_b_reg_2107[2]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[30] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[30]),
        .Q(value_b_reg_2107[30]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[31] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[31]),
        .Q(value_b_reg_2107[31]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[3]),
        .Q(value_b_reg_2107[3]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[4]),
        .Q(value_b_reg_2107[4]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[5]),
        .Q(value_b_reg_2107[5]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[6]),
        .Q(value_b_reg_2107[6]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[7]),
        .Q(value_b_reg_2107[7]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[8]),
        .Q(value_b_reg_2107[8]),
        .R(1'b0));
  FDRE \value_b_reg_2107_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[9]),
        .Q(value_b_reg_2107[9]),
        .R(1'b0));
  FDRE \zext_ln139_1_cast_reg_1861_reg[10] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\zext_ln139_1_cast_reg_1861_reg[15]_0 [8]),
        .Q(zext_ln139_1_cast_reg_1861[10]),
        .R(1'b0));
  FDRE \zext_ln139_1_cast_reg_1861_reg[11] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\zext_ln139_1_cast_reg_1861_reg[15]_0 [9]),
        .Q(zext_ln139_1_cast_reg_1861[11]),
        .R(1'b0));
  FDRE \zext_ln139_1_cast_reg_1861_reg[12] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\zext_ln139_1_cast_reg_1861_reg[15]_0 [10]),
        .Q(zext_ln139_1_cast_reg_1861[12]),
        .R(1'b0));
  FDRE \zext_ln139_1_cast_reg_1861_reg[13] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\zext_ln139_1_cast_reg_1861_reg[15]_0 [11]),
        .Q(zext_ln139_1_cast_reg_1861[13]),
        .R(1'b0));
  FDRE \zext_ln139_1_cast_reg_1861_reg[14] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\zext_ln139_1_cast_reg_1861_reg[15]_0 [12]),
        .Q(zext_ln139_1_cast_reg_1861[14]),
        .R(1'b0));
  FDRE \zext_ln139_1_cast_reg_1861_reg[15] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\zext_ln139_1_cast_reg_1861_reg[15]_0 [13]),
        .Q(zext_ln139_1_cast_reg_1861[15]),
        .R(1'b0));
  FDRE \zext_ln139_1_cast_reg_1861_reg[2] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\zext_ln139_1_cast_reg_1861_reg[15]_0 [0]),
        .Q(zext_ln139_1_cast_reg_1861[2]),
        .R(1'b0));
  FDRE \zext_ln139_1_cast_reg_1861_reg[3] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\zext_ln139_1_cast_reg_1861_reg[15]_0 [1]),
        .Q(zext_ln139_1_cast_reg_1861[3]),
        .R(1'b0));
  FDRE \zext_ln139_1_cast_reg_1861_reg[4] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\zext_ln139_1_cast_reg_1861_reg[15]_0 [2]),
        .Q(zext_ln139_1_cast_reg_1861[4]),
        .R(1'b0));
  FDRE \zext_ln139_1_cast_reg_1861_reg[5] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\zext_ln139_1_cast_reg_1861_reg[15]_0 [3]),
        .Q(zext_ln139_1_cast_reg_1861[5]),
        .R(1'b0));
  FDRE \zext_ln139_1_cast_reg_1861_reg[6] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\zext_ln139_1_cast_reg_1861_reg[15]_0 [4]),
        .Q(zext_ln139_1_cast_reg_1861[6]),
        .R(1'b0));
  FDRE \zext_ln139_1_cast_reg_1861_reg[7] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\zext_ln139_1_cast_reg_1861_reg[15]_0 [5]),
        .Q(zext_ln139_1_cast_reg_1861[7]),
        .R(1'b0));
  FDRE \zext_ln139_1_cast_reg_1861_reg[8] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\zext_ln139_1_cast_reg_1861_reg[15]_0 [6]),
        .Q(zext_ln139_1_cast_reg_1861[8]),
        .R(1'b0));
  FDRE \zext_ln139_1_cast_reg_1861_reg[9] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\zext_ln139_1_cast_reg_1861_reg[15]_0 [7]),
        .Q(zext_ln139_1_cast_reg_1861[9]),
        .R(1'b0));
  FDRE \zext_ln153_cast_reg_1841_reg[2] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(Q[0]),
        .Q(zext_ln153_cast_reg_1841[2]),
        .R(1'b0));
  FDRE \zext_ln153_cast_reg_1841_reg[3] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(Q[1]),
        .Q(zext_ln153_cast_reg_1841[3]),
        .R(1'b0));
  FDRE \zext_ln153_cast_reg_1841_reg[4] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(Q[2]),
        .Q(zext_ln153_cast_reg_1841[4]),
        .R(1'b0));
  FDRE \zext_ln153_cast_reg_1841_reg[5] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(Q[3]),
        .Q(zext_ln153_cast_reg_1841[5]),
        .R(1'b0));
  FDRE \zext_ln153_cast_reg_1841_reg[6] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(Q[4]),
        .Q(zext_ln153_cast_reg_1841[6]),
        .R(1'b0));
  FDRE \zext_ln153_cast_reg_1841_reg[7] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(Q[5]),
        .Q(zext_ln153_cast_reg_1841[7]),
        .R(1'b0));
  FDRE \zext_ln35_cast_reg_1851_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\zext_ln35_cast_reg_1851_reg[7]_1 [0]),
        .Q(zext_ln35_cast_reg_1851_reg[0]),
        .R(1'b0));
  FDRE \zext_ln35_cast_reg_1851_reg[1] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\zext_ln35_cast_reg_1851_reg[7]_1 [1]),
        .Q(zext_ln35_cast_reg_1851_reg[1]),
        .R(1'b0));
  FDRE \zext_ln35_cast_reg_1851_reg[2] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\zext_ln35_cast_reg_1851_reg[7]_1 [2]),
        .Q(\zext_ln35_cast_reg_1851_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln35_cast_reg_1851_reg[3] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\zext_ln35_cast_reg_1851_reg[7]_1 [3]),
        .Q(\zext_ln35_cast_reg_1851_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln35_cast_reg_1851_reg[4] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\zext_ln35_cast_reg_1851_reg[7]_1 [4]),
        .Q(\zext_ln35_cast_reg_1851_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \zext_ln35_cast_reg_1851_reg[5] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\zext_ln35_cast_reg_1851_reg[7]_1 [5]),
        .Q(\zext_ln35_cast_reg_1851_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \zext_ln35_cast_reg_1851_reg[6] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\zext_ln35_cast_reg_1851_reg[7]_1 [6]),
        .Q(\zext_ln35_cast_reg_1851_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \zext_ln35_cast_reg_1851_reg[7] 
       (.C(ap_clk),
        .CE(t_fu_2181),
        .D(\zext_ln35_cast_reg_1851_reg[7]_1 [7]),
        .Q(\zext_ln35_cast_reg_1851_reg[7]_0 [5]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ap_s_axi
   (interrupt,
    \int_m_reg[6]_0 ,
    \int_m_reg[6]_1 ,
    Q,
    \int_m_reg[7]_0 ,
    \sext_ln40_cast_reg_1856_reg[2] ,
    \sext_ln40_cast_reg_1856_reg[6] ,
    D,
    Block_entry87_proc_U0_ap_ready,
    \int_m_reg[1]_0 ,
    \int_m_reg[7]_1 ,
    \int_m_reg[1]_1 ,
    \int_m_reg[3]_0 ,
    \int_m_reg[4]_0 ,
    ap_start,
    \int_m_reg[6]_2 ,
    \int_m_reg[7]_2 ,
    \int_m_reg[5]_0 ,
    add24_cast_fu_86_p1,
    int_ap_start_reg_0,
    ap_done_reg_reg,
    s_axi_ap_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_ap_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    E,
    \waddr_reg[5]_0 ,
    int_ap_start_reg_1,
    ap_rst_n_0,
    push,
    push_0,
    ap_sync_channel_write_sub_loc_channel,
    \int_b0_q_reg[7]_0 ,
    \int_b0_q_reg[7]_1 ,
    \int_a0_p_reg[7]_0 ,
    \int_a0_p_reg[7]_1 ,
    \int_m_reg[7]_3 ,
    int_ap_start_reg_2,
    \int_m_reg[1]_2 ,
    \int_m_reg[0]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    \s_axi_ap_WDATA[7] ,
    \s_axi_ap_WDATA[7]_0 ,
    DI,
    S,
    s_axi_ap_RDATA,
    ap_rst_n_inv,
    ap_idle,
    ap_clk,
    \add_ln40_9_reg_1937[3]_i_8 ,
    \add_ln40_9_reg_1937[3]_i_8_0 ,
    \add_ln40_9_reg_1937_reg[11] ,
    \add_ln40_9_reg_1937_reg[11]_0 ,
    ap_sig_allocacmp_t_2,
    \add_ln40_9_reg_1937_reg[11]_1 ,
    \ap_return_8_preg_reg[16] ,
    \SRL_SIG_reg[0][8] ,
    ap_sync_reg_Block_entry87_proc_U0_ap_ready,
    ap_done_reg,
    \SRL_SIG_reg[0][8]_0 ,
    s_axi_ap_RREADY,
    s_axi_ap_ARVALID,
    s_axi_ap_BREADY,
    s_axi_ap_WVALID,
    s_axi_ap_WSTRB,
    s_axi_ap_WDATA,
    \int_isr_reg[0]_0 ,
    \int_isr_reg[0]_1 ,
    call_a_cast_loc_channel_empty_n,
    b0_q_cast34_loc_channel_empty_n,
    b0_q_cast32_loc_channel_empty_n,
    ap_rst_n,
    ap_done_reg_reg_0,
    add24_cast31_loc_channel_full_n,
    ap_sync_reg_channel_write_add24_cast31_loc_channel,
    add24_loc_channel_full_n,
    ap_sync_reg_channel_write_add24_loc_channel,
    sub_loc_channel_full_n,
    ap_sync_reg_channel_write_sub_loc_channel_reg,
    ap_return_3_preg,
    ap_return_0_preg,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][9] ,
    \SRL_SIG_reg[0][9]_0 ,
    s_axi_ap_ARADDR,
    s_axi_ap_AWVALID,
    ap_sync_ready,
    \add_ln40_9_reg_1937_reg[11]_i_8_0 ,
    s_axi_ap_AWADDR);
  output interrupt;
  output [0:0]\int_m_reg[6]_0 ;
  output [6:0]\int_m_reg[6]_1 ;
  output [7:0]Q;
  output [3:0]\int_m_reg[7]_0 ;
  output [1:0]\sext_ln40_cast_reg_1856_reg[2] ;
  output [3:0]\sext_ln40_cast_reg_1856_reg[6] ;
  output [7:0]D;
  output Block_entry87_proc_U0_ap_ready;
  output \int_m_reg[1]_0 ;
  output [6:0]\int_m_reg[7]_1 ;
  output \int_m_reg[1]_1 ;
  output \int_m_reg[3]_0 ;
  output \int_m_reg[4]_0 ;
  output ap_start;
  output \int_m_reg[6]_2 ;
  output [1:0]\int_m_reg[7]_2 ;
  output [2:0]\int_m_reg[5]_0 ;
  output [3:0]add24_cast_fu_86_p1;
  output [9:0]int_ap_start_reg_0;
  output ap_done_reg_reg;
  output s_axi_ap_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_ap_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output [0:0]E;
  output [0:0]\waddr_reg[5]_0 ;
  output int_ap_start_reg_1;
  output ap_rst_n_0;
  output push;
  output push_0;
  output ap_sync_channel_write_sub_loc_channel;
  output [7:0]\int_b0_q_reg[7]_0 ;
  output [7:0]\int_b0_q_reg[7]_1 ;
  output [5:0]\int_a0_p_reg[7]_0 ;
  output [5:0]\int_a0_p_reg[7]_1 ;
  output [7:0]\int_m_reg[7]_3 ;
  output [3:0]int_ap_start_reg_2;
  output \int_m_reg[1]_2 ;
  output [1:0]\int_m_reg[0]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output [7:0]\s_axi_ap_WDATA[7] ;
  output [7:0]\s_axi_ap_WDATA[7]_0 ;
  output [1:0]DI;
  output [3:0]S;
  output [8:0]s_axi_ap_RDATA;
  input ap_rst_n_inv;
  input ap_idle;
  input ap_clk;
  input \add_ln40_9_reg_1937[3]_i_8 ;
  input [0:0]\add_ln40_9_reg_1937[3]_i_8_0 ;
  input [0:0]\add_ln40_9_reg_1937_reg[11] ;
  input [0:0]\add_ln40_9_reg_1937_reg[11]_0 ;
  input [7:0]ap_sig_allocacmp_t_2;
  input [7:0]\add_ln40_9_reg_1937_reg[11]_1 ;
  input [14:0]\ap_return_8_preg_reg[16] ;
  input [7:0]\SRL_SIG_reg[0][8] ;
  input ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  input ap_done_reg;
  input [1:0]\SRL_SIG_reg[0][8]_0 ;
  input s_axi_ap_RREADY;
  input s_axi_ap_ARVALID;
  input s_axi_ap_BREADY;
  input s_axi_ap_WVALID;
  input [0:0]s_axi_ap_WSTRB;
  input [7:0]s_axi_ap_WDATA;
  input [0:0]\int_isr_reg[0]_0 ;
  input [0:0]\int_isr_reg[0]_1 ;
  input call_a_cast_loc_channel_empty_n;
  input b0_q_cast34_loc_channel_empty_n;
  input b0_q_cast32_loc_channel_empty_n;
  input ap_rst_n;
  input ap_done_reg_reg_0;
  input add24_cast31_loc_channel_full_n;
  input ap_sync_reg_channel_write_add24_cast31_loc_channel;
  input add24_loc_channel_full_n;
  input ap_sync_reg_channel_write_add24_loc_channel;
  input sub_loc_channel_full_n;
  input ap_sync_reg_channel_write_sub_loc_channel_reg;
  input [5:0]ap_return_3_preg;
  input [5:0]ap_return_0_preg;
  input [1:0]\SRL_SIG_reg[0][1] ;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input [2:0]\SRL_SIG_reg[0][9] ;
  input [3:0]\SRL_SIG_reg[0][9]_0 ;
  input [5:0]s_axi_ap_ARADDR;
  input s_axi_ap_AWVALID;
  input ap_sync_ready;
  input [5:0]\add_ln40_9_reg_1937_reg[11]_i_8_0 ;
  input [5:0]s_axi_ap_AWADDR;

  wire Block_entry87_proc_U0_ap_ready;
  wire [7:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [9:8]\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_3_fu_861_p2 ;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]\SRL_SIG_reg[0][1] ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][8] ;
  wire [1:0]\SRL_SIG_reg[0][8]_0 ;
  wire [2:0]\SRL_SIG_reg[0][9] ;
  wire [3:0]\SRL_SIG_reg[0][9]_0 ;
  wire [1:0]a0_p;
  wire add24_cast31_loc_channel_full_n;
  wire [3:0]add24_cast_fu_86_p1;
  wire add24_loc_channel_full_n;
  wire \add_ln40_9_reg_1937[11]_i_10_n_0 ;
  wire \add_ln40_9_reg_1937[11]_i_11_n_0 ;
  wire \add_ln40_9_reg_1937[11]_i_12_n_0 ;
  wire \add_ln40_9_reg_1937[11]_i_13_n_0 ;
  wire \add_ln40_9_reg_1937[11]_i_3_n_0 ;
  wire \add_ln40_9_reg_1937[11]_i_5_n_0 ;
  wire \add_ln40_9_reg_1937[11]_i_6_n_0 ;
  wire \add_ln40_9_reg_1937[11]_i_7_n_0 ;
  wire \add_ln40_9_reg_1937[11]_i_9_n_0 ;
  wire \add_ln40_9_reg_1937[3]_i_8 ;
  wire [0:0]\add_ln40_9_reg_1937[3]_i_8_0 ;
  wire \add_ln40_9_reg_1937[7]_i_12_n_0 ;
  wire \add_ln40_9_reg_1937[7]_i_13_n_0 ;
  wire \add_ln40_9_reg_1937[7]_i_14_n_0 ;
  wire [0:0]\add_ln40_9_reg_1937_reg[11] ;
  wire [0:0]\add_ln40_9_reg_1937_reg[11]_0 ;
  wire [7:0]\add_ln40_9_reg_1937_reg[11]_1 ;
  wire \add_ln40_9_reg_1937_reg[11]_i_1_n_1 ;
  wire \add_ln40_9_reg_1937_reg[11]_i_1_n_2 ;
  wire \add_ln40_9_reg_1937_reg[11]_i_1_n_3 ;
  wire \add_ln40_9_reg_1937_reg[11]_i_2_n_2 ;
  wire [5:0]\add_ln40_9_reg_1937_reg[11]_i_8_0 ;
  wire \add_ln40_9_reg_1937_reg[11]_i_8_n_0 ;
  wire \add_ln40_9_reg_1937_reg[11]_i_8_n_1 ;
  wire \add_ln40_9_reg_1937_reg[11]_i_8_n_2 ;
  wire \add_ln40_9_reg_1937_reg[11]_i_8_n_3 ;
  wire \add_ln40_9_reg_1937_reg[7]_i_10_n_0 ;
  wire \add_ln40_9_reg_1937_reg[7]_i_10_n_1 ;
  wire \add_ln40_9_reg_1937_reg[7]_i_10_n_2 ;
  wire \add_ln40_9_reg_1937_reg[7]_i_10_n_3 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_done_reg_reg_0;
  wire ap_idle;
  wire [5:0]ap_return_0_preg;
  wire [5:0]ap_return_3_preg;
  wire \ap_return_5_preg[6]_i_2_n_0 ;
  wire \ap_return_5_preg[7]_i_2_n_0 ;
  wire \ap_return_5_preg[8]_i_2_n_0 ;
  wire \ap_return_6_preg[7]_i_2_n_0 ;
  wire [14:0]\ap_return_8_preg_reg[16] ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire [7:0]ap_sig_allocacmp_t_2;
  wire ap_start;
  wire ap_sync_channel_write_sub_loc_channel;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_add24_cast31_loc_channel;
  wire ap_sync_reg_channel_write_add24_loc_channel;
  wire ap_sync_reg_channel_write_sub_loc_channel_reg;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire b0_q_cast32_loc_channel_empty_n;
  wire b0_q_cast34_loc_channel_empty_n;
  wire call_a_cast_loc_channel_empty_n;
  wire \icmp_ln39_reg_1877[0]_i_2_n_0 ;
  wire \icmp_ln39_reg_1877[0]_i_3_n_0 ;
  wire \icmp_ln39_reg_1877[0]_i_4_n_0 ;
  wire \icmp_ln39_reg_1877[0]_i_5_n_0 ;
  wire \icmp_ln39_reg_1877[0]_i_6_n_0 ;
  wire \icmp_ln39_reg_1877[0]_i_7_n_0 ;
  wire \icmp_ln39_reg_1877[0]_i_8_n_0 ;
  wire \icmp_ln39_reg_1877[0]_i_9_n_0 ;
  wire \icmp_ln39_reg_1877_reg[0]_i_1_n_1 ;
  wire \icmp_ln39_reg_1877_reg[0]_i_1_n_2 ;
  wire \icmp_ln39_reg_1877_reg[0]_i_1_n_3 ;
  wire [7:0]int_a0_p0;
  wire \int_a0_p[7]_i_1_n_0 ;
  wire \int_a0_p[7]_i_3_n_0 ;
  wire [5:0]\int_a0_p_reg[7]_0 ;
  wire [5:0]\int_a0_p_reg[7]_1 ;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire [9:0]int_ap_start_reg_0;
  wire int_ap_start_reg_1;
  wire [3:0]int_ap_start_reg_2;
  wire int_auto_restart_i_1_n_0;
  wire [7:0]\int_b0_q_reg[7]_0 ;
  wire [7:0]\int_b0_q_reg[7]_1 ;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_i_3_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire [0:0]\int_isr_reg[0]_0 ;
  wire [0:0]\int_isr_reg[0]_1 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire [1:0]\int_m_reg[0]_0 ;
  wire \int_m_reg[1]_0 ;
  wire \int_m_reg[1]_1 ;
  wire \int_m_reg[1]_2 ;
  wire \int_m_reg[3]_0 ;
  wire \int_m_reg[4]_0 ;
  wire [2:0]\int_m_reg[5]_0 ;
  wire [0:0]\int_m_reg[6]_0 ;
  wire [6:0]\int_m_reg[6]_1 ;
  wire \int_m_reg[6]_2 ;
  wire [3:0]\int_m_reg[7]_0 ;
  wire [6:0]\int_m_reg[7]_1 ;
  wire [1:0]\int_m_reg[7]_2 ;
  wire [7:0]\int_m_reg[7]_3 ;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_0;
  wire interrupt;
  wire p_0_in;
  wire [7:2]p_4_in;
  wire push;
  wire push_0;
  wire [9:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[0]_i_6_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire [5:0]s_axi_ap_ARADDR;
  wire s_axi_ap_ARVALID;
  wire [5:0]s_axi_ap_AWADDR;
  wire s_axi_ap_AWVALID;
  wire s_axi_ap_BREADY;
  wire s_axi_ap_BVALID;
  wire [8:0]s_axi_ap_RDATA;
  wire s_axi_ap_RREADY;
  wire s_axi_ap_RVALID;
  wire [7:0]s_axi_ap_WDATA;
  wire [7:0]\s_axi_ap_WDATA[7] ;
  wire [7:0]\s_axi_ap_WDATA[7]_0 ;
  wire [0:0]s_axi_ap_WSTRB;
  wire s_axi_ap_WVALID;
  wire [1:0]\sext_ln40_cast_reg_1856_reg[2] ;
  wire [3:0]\sext_ln40_cast_reg_1856_reg[6] ;
  wire sub_loc_channel_full_n;
  wire task_ap_done;
  wire waddr;
  wire [0:0]\waddr_reg[5]_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire [3:3]\NLW_add_ln40_9_reg_1937_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln40_9_reg_1937_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln40_9_reg_1937_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln39_reg_1877_reg[0]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hF727)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_ap_ARVALID),
        .I2(s_axi_ap_RVALID),
        .I3(s_axi_ap_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_ap_RREADY),
        .I1(s_axi_ap_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_ap_ARVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_ap_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_ap_AWVALID),
        .I3(s_axi_ap_BREADY),
        .I4(s_axi_ap_BVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_ap_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_ap_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_ap_BREADY),
        .I1(s_axi_ap_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_ap_WVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_ap_BVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\int_b0_q_reg[7]_1 [2]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_return_3_preg[0]),
        .O(\int_b0_q_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\int_a0_p_reg[7]_1 [0]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_return_0_preg[0]),
        .O(\int_a0_p_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(\int_b0_q_reg[7]_1 [0]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(\SRL_SIG_reg[0][1] [0]),
        .O(\int_b0_q_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(\SRL_SIG_reg[0][7] [0]),
        .O(\int_m_reg[7]_3 [0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\int_b0_q_reg[7]_1 [3]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_return_3_preg[1]),
        .O(\int_b0_q_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\int_a0_p_reg[7]_1 [1]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_return_0_preg[1]),
        .O(\int_a0_p_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(\int_b0_q_reg[7]_1 [1]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(\SRL_SIG_reg[0][1] [1]),
        .O(\int_b0_q_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(Q[1]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(\SRL_SIG_reg[0][7] [1]),
        .O(\int_m_reg[7]_3 [1]));
  LUT6 #(
    .INIT(64'hFFFFFF9F00000090)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .I5(\SRL_SIG_reg[0][8] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Block_entry87_proc_U0_ap_ready),
        .I4(\ap_return_8_preg_reg[16] [0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\int_b0_q_reg[7]_1 [4]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_return_3_preg[2]),
        .O(\int_b0_q_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(\int_a0_p_reg[7]_1 [2]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_return_0_preg[2]),
        .O(\int_a0_p_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(Q[2]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(\SRL_SIG_reg[0][7] [2]),
        .O(\int_m_reg[7]_3 [2]));
  LUT6 #(
    .INIT(64'hFFFFFF6F00000060)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .I5(\SRL_SIG_reg[0][9]_0 [0]),
        .O(int_ap_start_reg_2[0]));
  LUT6 #(
    .INIT(64'h1FE0FFFF1FE00000)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Block_entry87_proc_U0_ap_ready),
        .I5(\SRL_SIG_reg[0][8] [2]),
        .O(\int_m_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Block_entry87_proc_U0_ap_ready),
        .I5(\ap_return_8_preg_reg[16] [1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(\int_b0_q_reg[7]_1 [5]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_return_3_preg[3]),
        .O(\int_b0_q_reg[7]_0 [5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(\int_a0_p_reg[7]_1 [3]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_return_0_preg[3]),
        .O(\int_a0_p_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(Q[3]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(\SRL_SIG_reg[0][7] [3]),
        .O(\int_m_reg[7]_3 [3]));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\ap_return_5_preg[6]_i_2_n_0 ),
        .I3(Q[4]),
        .I4(Block_entry87_proc_U0_ap_ready),
        .I5(\SRL_SIG_reg[0][8] [3]),
        .O(\int_m_reg[7]_1 [2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(add24_cast_fu_86_p1[1]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(\ap_return_8_preg_reg[16] [2]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(\int_b0_q_reg[7]_1 [6]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_return_3_preg[4]),
        .O(\int_b0_q_reg[7]_0 [6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(\int_a0_p_reg[7]_1 [4]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_return_0_preg[4]),
        .O(\int_a0_p_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(Q[4]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(\SRL_SIG_reg[0][7] [4]),
        .O(\int_m_reg[7]_3 [4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\int_m_reg[4]_0 ),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(\SRL_SIG_reg[0][8] [4]),
        .O(\int_m_reg[7]_1 [3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(add24_cast_fu_86_p1[2]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(\ap_return_8_preg_reg[16] [3]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(Q[5]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(\SRL_SIG_reg[0][7] [5]),
        .O(\int_m_reg[7]_3 [5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][5]_i_2 
       (.I0(\int_b0_q_reg[7]_1 [7]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_return_3_preg[5]),
        .O(\int_b0_q_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][5]_i_2__0 
       (.I0(\int_a0_p_reg[7]_1 [5]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_return_0_preg[5]),
        .O(\int_a0_p_reg[7]_0 [5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\int_m_reg[6]_2 ),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(\SRL_SIG_reg[0][8] [5]),
        .O(\int_m_reg[7]_1 [4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(add24_cast_fu_86_p1[3]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(\ap_return_8_preg_reg[16] [4]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(Q[6]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(\SRL_SIG_reg[0][7] [6]),
        .O(\int_m_reg[7]_3 [6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\int_m_reg[7]_2 [0]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(\SRL_SIG_reg[0][8] [6]),
        .O(\int_m_reg[7]_1 [5]));
  LUT5 #(
    .INIT(32'h0000F400)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(ap_done_reg),
        .I3(add24_cast31_loc_channel_full_n),
        .I4(ap_sync_reg_channel_write_add24_cast31_loc_channel),
        .O(push));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(\SRL_SIG_reg[0][9] [0]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(\SRL_SIG_reg[0][9]_0 [1]),
        .O(int_ap_start_reg_2[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(Q[7]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(\SRL_SIG_reg[0][7] [7]),
        .O(\int_m_reg[7]_3 [7]));
  LUT5 #(
    .INIT(32'h0000F400)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(ap_done_reg),
        .I3(add24_loc_channel_full_n),
        .I4(ap_sync_reg_channel_write_add24_loc_channel),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(\SRL_SIG_reg[0][9] [1]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(\SRL_SIG_reg[0][9]_0 [2]),
        .O(int_ap_start_reg_2[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG[0][9]_i_2 
       (.I0(\SRL_SIG_reg[0][9] [2]),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(\SRL_SIG_reg[0][9]_0 [3]),
        .O(int_ap_start_reg_2[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln40_9_reg_1937[11]_i_10 
       (.I0(Q[6]),
        .O(\add_ln40_9_reg_1937[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_9_reg_1937[11]_i_11 
       (.I0(Q[5]),
        .I1(\add_ln40_9_reg_1937_reg[11]_i_8_0 [5]),
        .O(\add_ln40_9_reg_1937[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_9_reg_1937[11]_i_12 
       (.I0(Q[4]),
        .I1(\add_ln40_9_reg_1937_reg[11]_i_8_0 [4]),
        .O(\add_ln40_9_reg_1937[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_9_reg_1937[11]_i_13 
       (.I0(Q[3]),
        .I1(\add_ln40_9_reg_1937_reg[11]_i_8_0 [3]),
        .O(\add_ln40_9_reg_1937[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_9_reg_1937[11]_i_3 
       (.I0(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_3_fu_861_p2 [9]),
        .I1(\add_ln40_9_reg_1937_reg[11]_1 [7]),
        .O(\add_ln40_9_reg_1937[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \add_ln40_9_reg_1937[11]_i_5 
       (.I0(\add_ln40_9_reg_1937_reg[11]_1 [7]),
        .I1(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_3_fu_861_p2 [9]),
        .I2(\add_ln40_9_reg_1937_reg[11]_i_2_n_2 ),
        .O(\add_ln40_9_reg_1937[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \add_ln40_9_reg_1937[11]_i_6 
       (.I0(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_3_fu_861_p2 [9]),
        .I1(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_3_fu_861_p2 [8]),
        .I2(\add_ln40_9_reg_1937_reg[11]_1 [7]),
        .O(\add_ln40_9_reg_1937[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln40_9_reg_1937[11]_i_7 
       (.I0(\int_m_reg[6]_1 [6]),
        .I1(\add_ln40_9_reg_1937_reg[11]_1 [6]),
        .I2(\add_ln40_9_reg_1937_reg[11]_1 [7]),
        .I3(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_3_fu_861_p2 [8]),
        .O(\add_ln40_9_reg_1937[11]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln40_9_reg_1937[11]_i_9 
       (.I0(Q[7]),
        .O(\add_ln40_9_reg_1937[11]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln40_9_reg_1937[3]_i_6 
       (.I0(\int_m_reg[6]_1 [1]),
        .I1(\add_ln40_9_reg_1937_reg[11]_1 [1]),
        .I2(\add_ln40_9_reg_1937_reg[11]_1 [2]),
        .I3(\int_m_reg[6]_1 [2]),
        .O(\sext_ln40_cast_reg_1856_reg[2] [1]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln40_9_reg_1937[3]_i_7 
       (.I0(\int_m_reg[6]_1 [0]),
        .I1(\add_ln40_9_reg_1937_reg[11]_1 [0]),
        .I2(\add_ln40_9_reg_1937_reg[11]_1 [1]),
        .I3(\int_m_reg[6]_1 [1]),
        .O(\sext_ln40_cast_reg_1856_reg[2] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_9_reg_1937[7]_i_12 
       (.I0(Q[2]),
        .I1(\add_ln40_9_reg_1937_reg[11]_i_8_0 [2]),
        .O(\add_ln40_9_reg_1937[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_9_reg_1937[7]_i_13 
       (.I0(Q[1]),
        .I1(\add_ln40_9_reg_1937_reg[11]_i_8_0 [1]),
        .O(\add_ln40_9_reg_1937[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_9_reg_1937[7]_i_14 
       (.I0(Q[0]),
        .I1(\add_ln40_9_reg_1937_reg[11]_i_8_0 [0]),
        .O(\add_ln40_9_reg_1937[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln40_9_reg_1937[7]_i_6 
       (.I0(\int_m_reg[6]_1 [5]),
        .I1(\add_ln40_9_reg_1937_reg[11]_1 [5]),
        .I2(\add_ln40_9_reg_1937_reg[11]_1 [6]),
        .I3(\int_m_reg[6]_1 [6]),
        .O(\sext_ln40_cast_reg_1856_reg[6] [3]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln40_9_reg_1937[7]_i_7 
       (.I0(\int_m_reg[6]_1 [4]),
        .I1(\add_ln40_9_reg_1937_reg[11]_1 [4]),
        .I2(\add_ln40_9_reg_1937_reg[11]_1 [5]),
        .I3(\int_m_reg[6]_1 [5]),
        .O(\sext_ln40_cast_reg_1856_reg[6] [2]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln40_9_reg_1937[7]_i_8 
       (.I0(\int_m_reg[6]_1 [3]),
        .I1(\add_ln40_9_reg_1937_reg[11]_1 [3]),
        .I2(\add_ln40_9_reg_1937_reg[11]_1 [4]),
        .I3(\int_m_reg[6]_1 [4]),
        .O(\sext_ln40_cast_reg_1856_reg[6] [1]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln40_9_reg_1937[7]_i_9 
       (.I0(\int_m_reg[6]_1 [2]),
        .I1(\add_ln40_9_reg_1937_reg[11]_1 [2]),
        .I2(\add_ln40_9_reg_1937_reg[11]_1 [3]),
        .I3(\int_m_reg[6]_1 [3]),
        .O(\sext_ln40_cast_reg_1856_reg[6] [0]));
  CARRY4 \add_ln40_9_reg_1937_reg[11]_i_1 
       (.CI(\add_ln40_9_reg_1937_reg[11] ),
        .CO({\NLW_add_ln40_9_reg_1937_reg[11]_i_1_CO_UNCONNECTED [3],\add_ln40_9_reg_1937_reg[11]_i_1_n_1 ,\add_ln40_9_reg_1937_reg[11]_i_1_n_2 ,\add_ln40_9_reg_1937_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln40_9_reg_1937_reg[11]_i_2_n_2 ,\add_ln40_9_reg_1937[11]_i_3_n_0 ,\add_ln40_9_reg_1937_reg[11]_0 }),
        .O(\int_m_reg[7]_0 ),
        .S({1'b1,\add_ln40_9_reg_1937[11]_i_5_n_0 ,\add_ln40_9_reg_1937[11]_i_6_n_0 ,\add_ln40_9_reg_1937[11]_i_7_n_0 }));
  CARRY4 \add_ln40_9_reg_1937_reg[11]_i_2 
       (.CI(\add_ln40_9_reg_1937_reg[11]_i_8_n_0 ),
        .CO({\NLW_add_ln40_9_reg_1937_reg[11]_i_2_CO_UNCONNECTED [3:2],\add_ln40_9_reg_1937_reg[11]_i_2_n_2 ,\NLW_add_ln40_9_reg_1937_reg[11]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[7]}),
        .O({\NLW_add_ln40_9_reg_1937_reg[11]_i_2_O_UNCONNECTED [3:1],\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_3_fu_861_p2 [9]}),
        .S({1'b0,1'b0,1'b1,\add_ln40_9_reg_1937[11]_i_9_n_0 }));
  CARRY4 \add_ln40_9_reg_1937_reg[11]_i_8 
       (.CI(\add_ln40_9_reg_1937_reg[7]_i_10_n_0 ),
        .CO({\add_ln40_9_reg_1937_reg[11]_i_8_n_0 ,\add_ln40_9_reg_1937_reg[11]_i_8_n_1 ,\add_ln40_9_reg_1937_reg[11]_i_8_n_2 ,\add_ln40_9_reg_1937_reg[11]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[6:3]),
        .O({\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_3_fu_861_p2 [8],\int_m_reg[6]_1 [6:4]}),
        .S({\add_ln40_9_reg_1937[11]_i_10_n_0 ,\add_ln40_9_reg_1937[11]_i_11_n_0 ,\add_ln40_9_reg_1937[11]_i_12_n_0 ,\add_ln40_9_reg_1937[11]_i_13_n_0 }));
  CARRY4 \add_ln40_9_reg_1937_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\add_ln40_9_reg_1937_reg[7]_i_10_n_0 ,\add_ln40_9_reg_1937_reg[7]_i_10_n_1 ,\add_ln40_9_reg_1937_reg[7]_i_10_n_2 ,\add_ln40_9_reg_1937_reg[7]_i_10_n_3 }),
        .CYINIT(\add_ln40_9_reg_1937[3]_i_8 ),
        .DI({Q[2:0],1'b0}),
        .O(\int_m_reg[6]_1 [3:0]),
        .S({\add_ln40_9_reg_1937[7]_i_12_n_0 ,\add_ln40_9_reg_1937[7]_i_13_n_0 ,\add_ln40_9_reg_1937[7]_i_14_n_0 ,\add_ln40_9_reg_1937[3]_i_8_0 }));
  LUT5 #(
    .INIT(32'hAA200000)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_done_reg_reg_0),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ap_return_0_preg[5]_i_1 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .O(Block_entry87_proc_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h2E2E2EE2)) 
    \ap_return_5_preg[2]_i_1 
       (.I0(\SRL_SIG_reg[0][8] [1]),
        .I1(Block_entry87_proc_U0_ap_ready),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\int_m_reg[7]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \ap_return_5_preg[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\int_m_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h777F8880)) 
    \ap_return_5_preg[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[4]),
        .O(\int_m_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h57FFFFFFA8000000)) 
    \ap_return_5_preg[5]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\int_m_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \ap_return_5_preg[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\ap_return_5_preg[6]_i_2_n_0 ),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\int_m_reg[6]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_return_5_preg[6]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\ap_return_5_preg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \ap_return_5_preg[7]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\ap_return_5_preg[7]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\int_m_reg[7]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \ap_return_5_preg[7]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\ap_return_5_preg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF4F00000040)) 
    \ap_return_5_preg[8]_i_1 
       (.I0(\ap_return_5_preg[8]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .I5(\SRL_SIG_reg[0][8] [7]),
        .O(\int_m_reg[7]_1 [6]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ap_return_5_preg[8]_i_2 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\ap_return_5_preg[6]_i_2_n_0 ),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\ap_return_5_preg[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAA8AAA8AAABAA)) 
    \ap_return_6_preg[7]_i_1 
       (.I0(\SRL_SIG_reg[0][8]_0 [0]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(Q[7]),
        .I5(\ap_return_6_preg[7]_i_2_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_return_6_preg[7]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\ap_return_5_preg[6]_i_2_n_0 ),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\ap_return_6_preg[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFD00)) 
    \ap_return_6_preg[8]_i_1 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][8]_0 [1]),
        .I4(ap_done_reg_reg),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \ap_return_6_preg[8]_i_2 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(Q[7]),
        .I4(\ap_return_6_preg[7]_i_2_n_0 ),
        .O(ap_done_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_7_preg[1]_i_1 
       (.I0(Q[0]),
        .O(\int_m_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ap_return_7_preg[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\int_m_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'hFFFFFD00)) 
    \ap_return_8_preg[10]_i_1 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(\ap_return_8_preg_reg[16] [8]),
        .I4(ap_done_reg_reg),
        .O(int_ap_start_reg_0[3]));
  LUT5 #(
    .INIT(32'hFFFFFD00)) 
    \ap_return_8_preg[11]_i_1 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(\ap_return_8_preg_reg[16] [9]),
        .I4(ap_done_reg_reg),
        .O(int_ap_start_reg_0[4]));
  LUT5 #(
    .INIT(32'hFFFFFD00)) 
    \ap_return_8_preg[12]_i_1 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(\ap_return_8_preg_reg[16] [10]),
        .I4(ap_done_reg_reg),
        .O(int_ap_start_reg_0[5]));
  LUT5 #(
    .INIT(32'hFFFFFD00)) 
    \ap_return_8_preg[13]_i_1 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(\ap_return_8_preg_reg[16] [11]),
        .I4(ap_done_reg_reg),
        .O(int_ap_start_reg_0[6]));
  LUT5 #(
    .INIT(32'hFFFFFD00)) 
    \ap_return_8_preg[14]_i_1 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(\ap_return_8_preg_reg[16] [12]),
        .I4(ap_done_reg_reg),
        .O(int_ap_start_reg_0[7]));
  LUT5 #(
    .INIT(32'hFFFFFD00)) 
    \ap_return_8_preg[15]_i_1 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(\ap_return_8_preg_reg[16] [13]),
        .I4(ap_done_reg_reg),
        .O(int_ap_start_reg_0[8]));
  LUT5 #(
    .INIT(32'hFFFFFD00)) 
    \ap_return_8_preg[16]_i_1 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(\ap_return_8_preg_reg[16] [14]),
        .I4(ap_done_reg_reg),
        .O(int_ap_start_reg_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \ap_return_8_preg[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\int_m_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \ap_return_8_preg[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(add24_cast_fu_86_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \ap_return_8_preg[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(add24_cast_fu_86_p1[1]));
  LUT6 #(
    .INIT(64'hABAAA8AAA8AAABAA)) 
    \ap_return_8_preg[7]_i_1 
       (.I0(\ap_return_8_preg_reg[16] [5]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(Q[7]),
        .I5(\ap_return_6_preg[7]_i_2_n_0 ),
        .O(int_ap_start_reg_0[0]));
  LUT5 #(
    .INIT(32'hFFFFFD00)) 
    \ap_return_8_preg[8]_i_1 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(\ap_return_8_preg_reg[16] [6]),
        .I4(ap_done_reg_reg),
        .O(int_ap_start_reg_0[1]));
  LUT5 #(
    .INIT(32'hFFFFFD00)) 
    \ap_return_8_preg[9]_i_1 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(\ap_return_8_preg_reg[16] [7]),
        .I4(ap_done_reg_reg),
        .O(int_ap_start_reg_0[2]));
  LUT5 #(
    .INIT(32'hFFFFF400)) 
    ap_sync_reg_channel_write_sub_loc_channel_i_1
       (.I0(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(ap_done_reg),
        .I3(sub_loc_channel_full_n),
        .I4(ap_sync_reg_channel_write_sub_loc_channel_reg),
        .O(ap_sync_channel_write_sub_loc_channel));
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_4_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln39_reg_1877[0]_i_2 
       (.I0(Q[6]),
        .I1(ap_sig_allocacmp_t_2[6]),
        .I2(ap_sig_allocacmp_t_2[7]),
        .I3(Q[7]),
        .O(\icmp_ln39_reg_1877[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0A8E)) 
    \icmp_ln39_reg_1877[0]_i_3 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(ap_sig_allocacmp_t_2[5]),
        .I3(ap_sig_allocacmp_t_2[4]),
        .O(\icmp_ln39_reg_1877[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \icmp_ln39_reg_1877[0]_i_4 
       (.I0(Q[3]),
        .I1(ap_sig_allocacmp_t_2[3]),
        .I2(ap_sig_allocacmp_t_2[2]),
        .I3(Q[2]),
        .O(\icmp_ln39_reg_1877[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2B0A)) 
    \icmp_ln39_reg_1877[0]_i_5 
       (.I0(Q[1]),
        .I1(ap_sig_allocacmp_t_2[0]),
        .I2(ap_sig_allocacmp_t_2[1]),
        .I3(Q[0]),
        .O(\icmp_ln39_reg_1877[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln39_reg_1877[0]_i_6 
       (.I0(Q[6]),
        .I1(ap_sig_allocacmp_t_2[6]),
        .I2(ap_sig_allocacmp_t_2[7]),
        .I3(Q[7]),
        .O(\icmp_ln39_reg_1877[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \icmp_ln39_reg_1877[0]_i_7 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(ap_sig_allocacmp_t_2[4]),
        .I3(ap_sig_allocacmp_t_2[5]),
        .O(\icmp_ln39_reg_1877[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \icmp_ln39_reg_1877[0]_i_8 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(ap_sig_allocacmp_t_2[2]),
        .I3(ap_sig_allocacmp_t_2[3]),
        .O(\icmp_ln39_reg_1877[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \icmp_ln39_reg_1877[0]_i_9 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ap_sig_allocacmp_t_2[1]),
        .I3(ap_sig_allocacmp_t_2[0]),
        .O(\icmp_ln39_reg_1877[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln39_reg_1877_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\int_m_reg[6]_0 ,\icmp_ln39_reg_1877_reg[0]_i_1_n_1 ,\icmp_ln39_reg_1877_reg[0]_i_1_n_2 ,\icmp_ln39_reg_1877_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln39_reg_1877[0]_i_2_n_0 ,\icmp_ln39_reg_1877[0]_i_3_n_0 ,\icmp_ln39_reg_1877[0]_i_4_n_0 ,\icmp_ln39_reg_1877[0]_i_5_n_0 }),
        .O(\NLW_icmp_ln39_reg_1877_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln39_reg_1877[0]_i_6_n_0 ,\icmp_ln39_reg_1877[0]_i_7_n_0 ,\icmp_ln39_reg_1877[0]_i_8_n_0 ,\icmp_ln39_reg_1877[0]_i_9_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB),
        .I2(a0_p[0]),
        .O(int_a0_p0[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(s_axi_ap_WSTRB),
        .I2(a0_p[1]),
        .O(int_a0_p0[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[2]_i_1 
       (.I0(s_axi_ap_WDATA[2]),
        .I1(s_axi_ap_WSTRB),
        .I2(\int_a0_p_reg[7]_1 [0]),
        .O(int_a0_p0[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[3]_i_1 
       (.I0(s_axi_ap_WDATA[3]),
        .I1(s_axi_ap_WSTRB),
        .I2(\int_a0_p_reg[7]_1 [1]),
        .O(int_a0_p0[3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[4]_i_1 
       (.I0(s_axi_ap_WDATA[4]),
        .I1(s_axi_ap_WSTRB),
        .I2(\int_a0_p_reg[7]_1 [2]),
        .O(int_a0_p0[4]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[5]_i_1 
       (.I0(s_axi_ap_WDATA[5]),
        .I1(s_axi_ap_WSTRB),
        .I2(\int_a0_p_reg[7]_1 [3]),
        .O(int_a0_p0[5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[6]_i_1 
       (.I0(s_axi_ap_WDATA[6]),
        .I1(s_axi_ap_WSTRB),
        .I2(\int_a0_p_reg[7]_1 [4]),
        .O(int_a0_p0[6]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \int_a0_p[7]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\int_a0_p[7]_i_3_n_0 ),
        .O(\int_a0_p[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[7]_i_2 
       (.I0(s_axi_ap_WDATA[7]),
        .I1(s_axi_ap_WSTRB),
        .I2(\int_a0_p_reg[7]_1 [5]),
        .O(int_a0_p0[7]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \int_a0_p[7]_i_3 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_ap_WVALID),
        .O(\int_a0_p[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[0] 
       (.C(ap_clk),
        .CE(\int_a0_p[7]_i_1_n_0 ),
        .D(int_a0_p0[0]),
        .Q(a0_p[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[1] 
       (.C(ap_clk),
        .CE(\int_a0_p[7]_i_1_n_0 ),
        .D(int_a0_p0[1]),
        .Q(a0_p[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[2] 
       (.C(ap_clk),
        .CE(\int_a0_p[7]_i_1_n_0 ),
        .D(int_a0_p0[2]),
        .Q(\int_a0_p_reg[7]_1 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[3] 
       (.C(ap_clk),
        .CE(\int_a0_p[7]_i_1_n_0 ),
        .D(int_a0_p0[3]),
        .Q(\int_a0_p_reg[7]_1 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[4] 
       (.C(ap_clk),
        .CE(\int_a0_p[7]_i_1_n_0 ),
        .D(int_a0_p0[4]),
        .Q(\int_a0_p_reg[7]_1 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[5] 
       (.C(ap_clk),
        .CE(\int_a0_p[7]_i_1_n_0 ),
        .D(int_a0_p0[5]),
        .Q(\int_a0_p_reg[7]_1 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[6] 
       (.C(ap_clk),
        .CE(\int_a0_p[7]_i_1_n_0 ),
        .D(int_a0_p0[6]),
        .Q(\int_a0_p_reg[7]_1 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[7] 
       (.C(ap_clk),
        .CE(\int_a0_p[7]_i_1_n_0 ),
        .D(int_a0_p0[7]),
        .Q(\int_a0_p_reg[7]_1 [5]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8000)) 
    int_ap_idle_i_6
       (.I0(ap_start),
        .I1(call_a_cast_loc_channel_empty_n),
        .I2(b0_q_cast34_loc_channel_empty_n),
        .I3(b0_q_cast32_loc_channel_empty_n),
        .O(int_ap_start_reg_1));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_4_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7F7F00FF0000)) 
    int_ap_ready_i_1
       (.I0(\rdata[9]_i_3_n_0 ),
        .I1(s_axi_ap_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(p_4_in[7]),
        .I4(ap_sync_ready),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_4_in[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT5 #(
    .INIT(32'h00200000)) 
    int_ap_start_i_3
       (.I0(s_axi_ap_WSTRB),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(s_axi_ap_WDATA[0]),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_auto_restart_i_1
       (.I0(s_axi_ap_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_ap_WSTRB),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(p_4_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_4_in[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB),
        .I2(\int_b0_q_reg[7]_1 [0]),
        .O(\s_axi_ap_WDATA[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(s_axi_ap_WSTRB),
        .I2(\int_b0_q_reg[7]_1 [1]),
        .O(\s_axi_ap_WDATA[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[2]_i_1 
       (.I0(s_axi_ap_WDATA[2]),
        .I1(s_axi_ap_WSTRB),
        .I2(\int_b0_q_reg[7]_1 [2]),
        .O(\s_axi_ap_WDATA[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[3]_i_1 
       (.I0(s_axi_ap_WDATA[3]),
        .I1(s_axi_ap_WSTRB),
        .I2(\int_b0_q_reg[7]_1 [3]),
        .O(\s_axi_ap_WDATA[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[4]_i_1 
       (.I0(s_axi_ap_WDATA[4]),
        .I1(s_axi_ap_WSTRB),
        .I2(\int_b0_q_reg[7]_1 [4]),
        .O(\s_axi_ap_WDATA[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[5]_i_1 
       (.I0(s_axi_ap_WDATA[5]),
        .I1(s_axi_ap_WSTRB),
        .I2(\int_b0_q_reg[7]_1 [5]),
        .O(\s_axi_ap_WDATA[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[6]_i_1 
       (.I0(s_axi_ap_WDATA[6]),
        .I1(s_axi_ap_WSTRB),
        .I2(\int_b0_q_reg[7]_1 [6]),
        .O(\s_axi_ap_WDATA[7] [6]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_b0_q[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[7]_i_2 
       (.I0(s_axi_ap_WDATA[7]),
        .I1(s_axi_ap_WSTRB),
        .I2(\int_b0_q_reg[7]_1 [7]),
        .O(\s_axi_ap_WDATA[7] [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[7] [0]),
        .Q(\int_b0_q_reg[7]_1 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[7] [1]),
        .Q(\int_b0_q_reg[7]_1 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[7] [2]),
        .Q(\int_b0_q_reg[7]_1 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[7] [3]),
        .Q(\int_b0_q_reg[7]_1 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[7] [4]),
        .Q(\int_b0_q_reg[7]_1 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[7] [5]),
        .Q(\int_b0_q_reg[7]_1 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[7] [6]),
        .Q(\int_b0_q_reg[7]_1 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[7] [7]),
        .Q(\int_b0_q_reg[7]_1 [7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_ap_WDATA[0]),
        .I1(int_gie_i_2_n_0),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(int_gie_i_3_n_0),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_gie_i_2
       (.I0(s_axi_ap_WSTRB),
        .I1(\waddr_reg_n_0_[5] ),
        .O(int_gie_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    int_gie_i_3
       (.I0(s_axi_ap_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(int_gie_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_ap_WSTRB),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_ap_WSTRB),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_ap_WVALID),
        .I5(\waddr_reg_n_0_[2] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(int_gie_reg_n_0),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(\int_isr_reg[0]_0 ),
        .I4(\int_isr_reg[0]_1 ),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_ap_WSTRB),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(int_gie_i_3_n_0),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(ap_sync_ready),
        .I4(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB),
        .I2(Q[0]),
        .O(\s_axi_ap_WDATA[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(s_axi_ap_WSTRB),
        .I2(Q[1]),
        .O(\s_axi_ap_WDATA[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[2]_i_1 
       (.I0(s_axi_ap_WDATA[2]),
        .I1(s_axi_ap_WSTRB),
        .I2(Q[2]),
        .O(\s_axi_ap_WDATA[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[3]_i_1 
       (.I0(s_axi_ap_WDATA[3]),
        .I1(s_axi_ap_WSTRB),
        .I2(Q[3]),
        .O(\s_axi_ap_WDATA[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[4]_i_1 
       (.I0(s_axi_ap_WDATA[4]),
        .I1(s_axi_ap_WSTRB),
        .I2(Q[4]),
        .O(\s_axi_ap_WDATA[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[5]_i_1 
       (.I0(s_axi_ap_WDATA[5]),
        .I1(s_axi_ap_WSTRB),
        .I2(Q[5]),
        .O(\s_axi_ap_WDATA[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[6]_i_1 
       (.I0(s_axi_ap_WDATA[6]),
        .I1(s_axi_ap_WSTRB),
        .I2(Q[6]),
        .O(\s_axi_ap_WDATA[7]_0 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_m[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .O(\waddr_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[7]_i_2 
       (.I0(s_axi_ap_WDATA[7]),
        .I1(s_axi_ap_WSTRB),
        .I2(Q[7]),
        .O(\s_axi_ap_WDATA[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_ap_WDATA[7]_0 [0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_ap_WDATA[7]_0 [1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_ap_WDATA[7]_0 [2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_ap_WDATA[7]_0 [3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_ap_WDATA[7]_0 [4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_ap_WDATA[7]_0 [5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_ap_WDATA[7]_0 [6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_ap_WDATA[7]_0 [7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    int_task_ap_done_i_1
       (.I0(\rdata[9]_i_3_n_0 ),
        .I1(s_axi_ap_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(task_ap_done),
        .I4(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  LUT5 #(
    .INIT(32'h2F202020)) 
    int_task_ap_done_i_2
       (.I0(ap_idle),
        .I1(p_4_in[2]),
        .I2(auto_restart_status_reg_n_0),
        .I3(\int_isr_reg[0]_0 ),
        .I4(\int_isr_reg[0]_1 ),
        .O(task_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata[0]_i_3_n_0 ),
        .I2(\rdata[7]_i_3_n_0 ),
        .I3(a0_p[0]),
        .I4(\rdata[0]_i_4_n_0 ),
        .I5(Q[0]),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hFFFF200020002000)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_5_n_0 ),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(s_axi_ap_ARADDR[2]),
        .I3(\rdata[0]_i_6_n_0 ),
        .I4(ap_start),
        .I5(\rdata[9]_i_3_n_0 ),
        .O(\rdata[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h0C00A000)) 
    \rdata[0]_i_3 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(\int_b0_q_reg[7]_1 [0]),
        .I2(s_axi_ap_ARADDR[3]),
        .I3(\rdata[1]_i_3_n_0 ),
        .I4(s_axi_ap_ARADDR[5]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \rdata[0]_i_4 
       (.I0(s_axi_ap_ARADDR[5]),
        .I1(s_axi_ap_ARADDR[2]),
        .I2(s_axi_ap_ARADDR[1]),
        .I3(s_axi_ap_ARADDR[0]),
        .I4(s_axi_ap_ARADDR[4]),
        .I5(s_axi_ap_ARADDR[3]),
        .O(\rdata[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h00CA)) 
    \rdata[0]_i_5 
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(s_axi_ap_ARADDR[3]),
        .I3(s_axi_ap_ARADDR[5]),
        .O(\rdata[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[0]_i_6 
       (.I0(s_axi_ap_ARADDR[1]),
        .I1(s_axi_ap_ARADDR[0]),
        .O(\rdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAAAAAEAAAAA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(s_axi_ap_ARADDR[5]),
        .I2(\rdata[1]_i_3_n_0 ),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(\int_b0_q_reg[7]_1 [1]),
        .I5(Q[1]),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'hBABABAAAAABAAAAA)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_4_n_0 ),
        .I1(s_axi_ap_ARADDR[5]),
        .I2(\rdata[1]_i_3_n_0 ),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(int_task_ap_done),
        .I5(p_0_in),
        .O(\rdata[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rdata[1]_i_3 
       (.I0(s_axi_ap_ARADDR[2]),
        .I1(s_axi_ap_ARADDR[1]),
        .I2(s_axi_ap_ARADDR[0]),
        .I3(s_axi_ap_ARADDR[4]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3088000000000000)) 
    \rdata[1]_i_4 
       (.I0(a0_p[1]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(\int_isr_reg_n_0_[1] ),
        .I3(s_axi_ap_ARADDR[2]),
        .I4(\rdata[1]_i_5_n_0 ),
        .I5(\rdata[0]_i_6_n_0 ),
        .O(\rdata[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[1]_i_5 
       (.I0(s_axi_ap_ARADDR[3]),
        .I1(s_axi_ap_ARADDR[5]),
        .O(\rdata[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(\rdata[9]_i_3_n_0 ),
        .I2(p_4_in[2]),
        .I3(\rdata[7]_i_3_n_0 ),
        .I4(\int_a0_p_reg[7]_1 [0]),
        .O(rdata[2]));
  LUT5 #(
    .INIT(32'hAC000000)) 
    \rdata[2]_i_2 
       (.I0(Q[2]),
        .I1(\int_b0_q_reg[7]_1 [2]),
        .I2(s_axi_ap_ARADDR[3]),
        .I3(\rdata[1]_i_3_n_0 ),
        .I4(s_axi_ap_ARADDR[5]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(\rdata[9]_i_3_n_0 ),
        .I2(int_ap_ready),
        .I3(\rdata[7]_i_3_n_0 ),
        .I4(\int_a0_p_reg[7]_1 [1]),
        .O(rdata[3]));
  LUT5 #(
    .INIT(32'hAC000000)) 
    \rdata[3]_i_2 
       (.I0(Q[3]),
        .I1(\int_b0_q_reg[7]_1 [3]),
        .I2(s_axi_ap_ARADDR[3]),
        .I3(\rdata[1]_i_3_n_0 ),
        .I4(s_axi_ap_ARADDR[5]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000C0A00000C0A0)) 
    \rdata[4]_i_1 
       (.I0(\int_b0_q_reg[7]_1 [4]),
        .I1(Q[4]),
        .I2(\rdata[6]_i_2_n_0 ),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(s_axi_ap_ARADDR[4]),
        .I5(\int_a0_p_reg[7]_1 [2]),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'hF000C0A00000C0A0)) 
    \rdata[5]_i_1 
       (.I0(\int_b0_q_reg[7]_1 [5]),
        .I1(Q[5]),
        .I2(\rdata[6]_i_2_n_0 ),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(s_axi_ap_ARADDR[4]),
        .I5(\int_a0_p_reg[7]_1 [3]),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'hF000C0A00000C0A0)) 
    \rdata[6]_i_1 
       (.I0(\int_b0_q_reg[7]_1 [6]),
        .I1(Q[6]),
        .I2(\rdata[6]_i_2_n_0 ),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(s_axi_ap_ARADDR[4]),
        .I5(\int_a0_p_reg[7]_1 [4]),
        .O(rdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h00010002)) 
    \rdata[6]_i_2 
       (.I0(s_axi_ap_ARADDR[5]),
        .I1(s_axi_ap_ARADDR[2]),
        .I2(s_axi_ap_ARADDR[1]),
        .I3(s_axi_ap_ARADDR[0]),
        .I4(s_axi_ap_ARADDR[4]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(\rdata[9]_i_3_n_0 ),
        .I2(p_4_in[7]),
        .I3(\rdata[7]_i_3_n_0 ),
        .I4(\int_a0_p_reg[7]_1 [5]),
        .O(rdata[7]));
  LUT5 #(
    .INIT(32'hAC000000)) 
    \rdata[7]_i_2 
       (.I0(Q[7]),
        .I1(\int_b0_q_reg[7]_1 [7]),
        .I2(s_axi_ap_ARADDR[3]),
        .I3(\rdata[1]_i_3_n_0 ),
        .I4(s_axi_ap_ARADDR[5]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \rdata[7]_i_3 
       (.I0(s_axi_ap_ARADDR[4]),
        .I1(s_axi_ap_ARADDR[0]),
        .I2(s_axi_ap_ARADDR[1]),
        .I3(s_axi_ap_ARADDR[2]),
        .I4(s_axi_ap_ARADDR[5]),
        .I5(s_axi_ap_ARADDR[3]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[9]_i_1 
       (.I0(s_axi_ap_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[9]_i_2 
       (.I0(\rdata[9]_i_3_n_0 ),
        .I1(interrupt),
        .O(rdata[9]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rdata[9]_i_3 
       (.I0(s_axi_ap_ARADDR[3]),
        .I1(s_axi_ap_ARADDR[2]),
        .I2(s_axi_ap_ARADDR[1]),
        .I3(s_axi_ap_ARADDR[0]),
        .I4(s_axi_ap_ARADDR[4]),
        .I5(s_axi_ap_ARADDR[5]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_ap_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_ap_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_ap_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_ap_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_ap_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_ap_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_ap_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_ap_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_ap_RDATA[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    sub25_fu_90_p2_carry__0_i_1
       (.I0(\ap_return_6_preg[7]_i_2_n_0 ),
        .I1(Q[7]),
        .O(\int_m_reg[7]_2 [1]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    sub25_fu_90_p2_carry__0_i_2
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\ap_return_5_preg[7]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\int_m_reg[5]_0 [2]));
  LUT3 #(
    .INIT(8'h47)) 
    sub25_fu_90_p2_carry__0_i_3
       (.I0(\ap_return_5_preg[8]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\ap_return_6_preg[7]_i_2_n_0 ),
        .O(\int_m_reg[5]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    sub25_fu_90_p2_carry__0_i_4
       (.I0(\ap_return_6_preg[7]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\int_m_reg[7]_2 [0]),
        .O(\int_m_reg[5]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    sub25_fu_90_p2_carry_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\int_m_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    sub25_fu_90_p2_carry_i_2
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\ap_return_5_preg[6]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(add24_cast_fu_86_p1[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    sub25_fu_90_p2_carry_i_3
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(add24_cast_fu_86_p1[2]));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    sub25_fu_90_p2_carry_i_4
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'hFE01)) 
    sub25_fu_90_p2_carry_i_5
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h80000001)) 
    sub25_fu_90_p2_carry_i_6
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\ap_return_5_preg[6]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h88800001)) 
    sub25_fu_90_p2_carry_i_7
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'hE001)) 
    sub25_fu_90_p2_carry_i_8
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'hA9)) 
    sub25_fu_90_p2_carry_i_9
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1__1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_ap_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi
   (m_axi_aw_ARADDR,
    aw_ARREADY,
    aw_RVALID,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    empty_n_reg,
    m_axi_aw_BREADY,
    m_axi_aw_ARLEN,
    dout,
    ap_clk,
    ap_rst_n_inv,
    ready_for_outstanding,
    ap_rst_n,
    push,
    pop,
    \mOutPtr_reg[3] ,
    \mOutPtr_reg[3]_0 ,
    \mOutPtr_reg[3]_1 ,
    m_axi_aw_ARREADY,
    m_axi_aw_RVALID,
    D,
    Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY,
    m_axi_aw_BVALID,
    in,
    mem_reg);
  output [29:0]m_axi_aw_ARADDR;
  output aw_ARREADY;
  output aw_RVALID;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output empty_n_reg;
  output m_axi_aw_BREADY;
  output [3:0]m_axi_aw_ARLEN;
  output [32:0]dout;
  input ap_clk;
  input ap_rst_n_inv;
  input ready_for_outstanding;
  input ap_rst_n;
  input push;
  input pop;
  input \mOutPtr_reg[3] ;
  input \mOutPtr_reg[3]_0 ;
  input \mOutPtr_reg[3]_1 ;
  input m_axi_aw_ARREADY;
  input m_axi_aw_RVALID;
  input [32:0]D;
  input Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY;
  input m_axi_aw_BVALID;
  input [29:0]in;
  input mem_reg;

  wire [31:2]ARADDR_Dummy;
  wire [17:2]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [32:0]D;
  wire Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire \buff_rdata/push ;
  wire burst_end;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]dout;
  wire empty_n_reg;
  wire [29:0]in;
  wire \mOutPtr_reg[3] ;
  wire \mOutPtr_reg[3]_0 ;
  wire \mOutPtr_reg[3]_1 ;
  wire [29:0]m_axi_aw_ARADDR;
  wire [3:0]m_axi_aw_ARLEN;
  wire m_axi_aw_ARREADY;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;
  wire m_axi_aw_RVALID;
  wire mem_reg;
  wire pop;
  wire push;
  wire ready_for_outstanding;
  wire \rreq_burst_conv/rs_req/load_p2 ;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[17],ARLEN_Dummy[2],ARADDR_Dummy}),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .Q({burst_end,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p2_reg[32] (D),
        .din(RLAST_Dummy),
        .m_axi_aw_ARADDR(m_axi_aw_ARADDR),
        .m_axi_aw_ARLEN(m_axi_aw_ARLEN),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .m_axi_aw_RVALID(m_axi_aw_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg),
        .\state_reg[0] (RVALID_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_write bus_write
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_aw_BREADY(m_axi_aw_BREADY),
        .m_axi_aw_BVALID(m_axi_aw_BVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[17],ARLEN_Dummy[2],ARADDR_Dummy}),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY(Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .dout(dout),
        .empty_n_reg(empty_n_reg),
        .in(in),
        .\mOutPtr_reg[3] (\mOutPtr_reg[3] ),
        .\mOutPtr_reg[3]_0 (\mOutPtr_reg[3]_0 ),
        .\mOutPtr_reg[3]_1 (\mOutPtr_reg[3]_1 ),
        .mem_reg(RVALID_Dummy),
        .mem_reg_0(mem_reg),
        .pop(pop),
        .push(push),
        .push_0(\buff_rdata/push ),
        .ready_for_outstanding(ready_for_outstanding));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_burst_converter
   (m_axi_aw_ARADDR,
    ost_ctrl_valid,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    push,
    ost_ctrl_info,
    m_axi_aw_ARLEN,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ARVALID_Dummy,
    ost_ctrl_ready,
    m_axi_aw_ARREADY,
    \dout_reg[0] ,
    D,
    E);
  output [29:0]m_axi_aw_ARADDR;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output push;
  output ost_ctrl_info;
  output [3:0]m_axi_aw_ARLEN;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ARVALID_Dummy;
  input ost_ctrl_ready;
  input m_axi_aw_ARREADY;
  input \dout_reg[0] ;
  input [31:0]D;
  input [0:0]E;

  wire ARVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [5:0]beat_len;
  wire \could_multi_bursts.addr_buf[13]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[31]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[31]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_7_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_8_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_9_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire [4:0]\could_multi_bursts.addr_step1 ;
  wire \could_multi_bursts.burst_valid_i_1_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1_n_0 ;
  wire \could_multi_bursts.last_loop_i_2_n_0 ;
  wire \could_multi_bursts.last_loop_i_3_n_0 ;
  wire \could_multi_bursts.last_loop_i_4_n_0 ;
  wire \could_multi_bursts.last_loop_i_5_n_0 ;
  wire \could_multi_bursts.last_loop_i_6_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire [3:0]\could_multi_bursts.len_tmp ;
  wire \could_multi_bursts.loop_cnt[0]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire \dout_reg[0] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_0;
  wire end_from_4k1_carry__0_n_1;
  wire end_from_4k1_carry__0_n_2;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__1_n_3;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire last_sect_buf;
  wire last_sect_i_10_n_0;
  wire last_sect_i_11_n_0;
  wire last_sect_i_12_n_0;
  wire last_sect_i_13_n_0;
  wire last_sect_i_2_n_0;
  wire last_sect_i_3_n_0;
  wire last_sect_i_4_n_0;
  wire last_sect_i_5_n_0;
  wire last_sect_i_6_n_0;
  wire last_sect_i_7_n_0;
  wire last_sect_i_8_n_0;
  wire last_sect_i_9_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire [29:0]m_axi_aw_ARADDR;
  wire [3:0]m_axi_aw_ARLEN;
  wire m_axi_aw_ARREADY;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [5:0]p_0_in;
  wire p_15_in;
  wire [17:2]p_1_in;
  wire push;
  wire req_handling_reg_n_0;
  wire rs_req_n_1;
  wire rs_req_n_10;
  wire rs_req_n_11;
  wire rs_req_n_12;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_58;
  wire rs_req_n_6;
  wire rs_req_n_7;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_9;
  wire s_ready_t_reg;
  wire [31:2]sect_addr;
  wire [31:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1_n_0 ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[1]_i_10_n_0 ;
  wire \sect_total[1]_i_11_n_0 ;
  wire \sect_total[1]_i_12_n_0 ;
  wire \sect_total[1]_i_13_n_0 ;
  wire \sect_total[1]_i_3_n_0 ;
  wire \sect_total[1]_i_4_n_0 ;
  wire \sect_total[1]_i_6_n_0 ;
  wire \sect_total[1]_i_7_n_0 ;
  wire \sect_total[1]_i_8_n_0 ;
  wire \sect_total[1]_i_9_n_0 ;
  wire \sect_total_buf[0]_i_2_n_0 ;
  wire \sect_total_buf[0]_i_3_n_0 ;
  wire \sect_total_buf[0]_i_4_n_0 ;
  wire \sect_total_buf[0]_i_5_n_0 ;
  wire \sect_total_buf[12]_i_2_n_0 ;
  wire \sect_total_buf[12]_i_3_n_0 ;
  wire \sect_total_buf[12]_i_4_n_0 ;
  wire \sect_total_buf[12]_i_5_n_0 ;
  wire \sect_total_buf[16]_i_2_n_0 ;
  wire \sect_total_buf[16]_i_3_n_0 ;
  wire \sect_total_buf[16]_i_4_n_0 ;
  wire \sect_total_buf[16]_i_5_n_0 ;
  wire \sect_total_buf[4]_i_2_n_0 ;
  wire \sect_total_buf[4]_i_3_n_0 ;
  wire \sect_total_buf[4]_i_4_n_0 ;
  wire \sect_total_buf[4]_i_5_n_0 ;
  wire \sect_total_buf[8]_i_2_n_0 ;
  wire \sect_total_buf[8]_i_3_n_0 ;
  wire \sect_total_buf[8]_i_4_n_0 ;
  wire \sect_total_buf[8]_i_5_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1_n_0 ;
  wire \sect_total_buf_reg[0]_i_1_n_1 ;
  wire \sect_total_buf_reg[0]_i_1_n_2 ;
  wire \sect_total_buf_reg[0]_i_1_n_3 ;
  wire \sect_total_buf_reg[0]_i_1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1_n_7 ;
  wire \sect_total_buf_reg[12]_i_1_n_0 ;
  wire \sect_total_buf_reg[12]_i_1_n_1 ;
  wire \sect_total_buf_reg[12]_i_1_n_2 ;
  wire \sect_total_buf_reg[12]_i_1_n_3 ;
  wire \sect_total_buf_reg[12]_i_1_n_4 ;
  wire \sect_total_buf_reg[12]_i_1_n_5 ;
  wire \sect_total_buf_reg[12]_i_1_n_6 ;
  wire \sect_total_buf_reg[12]_i_1_n_7 ;
  wire \sect_total_buf_reg[16]_i_1_n_1 ;
  wire \sect_total_buf_reg[16]_i_1_n_2 ;
  wire \sect_total_buf_reg[16]_i_1_n_3 ;
  wire \sect_total_buf_reg[16]_i_1_n_4 ;
  wire \sect_total_buf_reg[16]_i_1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1_n_7 ;
  wire \sect_total_buf_reg[4]_i_1_n_0 ;
  wire \sect_total_buf_reg[4]_i_1_n_1 ;
  wire \sect_total_buf_reg[4]_i_1_n_2 ;
  wire \sect_total_buf_reg[4]_i_1_n_3 ;
  wire \sect_total_buf_reg[4]_i_1_n_4 ;
  wire \sect_total_buf_reg[4]_i_1_n_5 ;
  wire \sect_total_buf_reg[4]_i_1_n_6 ;
  wire \sect_total_buf_reg[4]_i_1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1_n_0 ;
  wire \sect_total_buf_reg[8]_i_1_n_1 ;
  wire \sect_total_buf_reg[8]_i_1_n_2 ;
  wire \sect_total_buf_reg[8]_i_1_n_3 ;
  wire \sect_total_buf_reg[8]_i_1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1_n_7 ;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:1]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_end_from_4k1_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[2]),
        .Q(beat_len[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[17]),
        .Q(beat_len[5]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_2 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[11]),
        .O(\could_multi_bursts.addr_buf[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_3 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[10]),
        .O(\could_multi_bursts.addr_buf[13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_4 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[9]),
        .O(\could_multi_bursts.addr_buf[13]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_5 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[8]),
        .O(\could_multi_bursts.addr_buf[13]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_2 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[15]),
        .O(\could_multi_bursts.addr_buf[17]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_3 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[14]),
        .O(\could_multi_bursts.addr_buf[17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_4 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[13]),
        .O(\could_multi_bursts.addr_buf[17]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_5 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[12]),
        .O(\could_multi_bursts.addr_buf[17]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_2 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[19]),
        .O(\could_multi_bursts.addr_buf[21]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_3 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[18]),
        .O(\could_multi_bursts.addr_buf[21]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_4 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[17]),
        .O(\could_multi_bursts.addr_buf[21]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_5 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[16]),
        .O(\could_multi_bursts.addr_buf[21]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_2 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[23]),
        .O(\could_multi_bursts.addr_buf[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_3 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[22]),
        .O(\could_multi_bursts.addr_buf[25]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_4 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[21]),
        .O(\could_multi_bursts.addr_buf[25]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_5 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[20]),
        .O(\could_multi_bursts.addr_buf[25]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_2 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[27]),
        .O(\could_multi_bursts.addr_buf[29]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_3 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[26]),
        .O(\could_multi_bursts.addr_buf[29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_4 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[25]),
        .O(\could_multi_bursts.addr_buf[29]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_5 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[24]),
        .O(\could_multi_bursts.addr_buf[29]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_buf[31]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_aw_ARREADY),
        .O(ost_ctrl_valid));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_3 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[29]),
        .O(\could_multi_bursts.addr_buf[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_4 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[28]),
        .O(\could_multi_bursts.addr_buf[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_2 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_3 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_4 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_5 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_6 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(m_axi_aw_ARADDR[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_7 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(m_axi_aw_ARADDR[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_8 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(m_axi_aw_ARADDR[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[5]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_9 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(m_axi_aw_ARADDR[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[5]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[9]_i_2 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[9]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_3 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[7]),
        .O(\could_multi_bursts.addr_buf[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[5]),
        .O(\could_multi_bursts.addr_buf[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[9]_i_6 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(m_axi_aw_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_6_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[11]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[13]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[13]_i_2_n_0 ,\could_multi_bursts.addr_buf[13]_i_3_n_0 ,\could_multi_bursts.addr_buf[13]_i_4_n_0 ,\could_multi_bursts.addr_buf[13]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[14]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[15]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[17]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[17]_i_2_n_0 ,\could_multi_bursts.addr_buf[17]_i_3_n_0 ,\could_multi_bursts.addr_buf[17]_i_4_n_0 ,\could_multi_bursts.addr_buf[17]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[19]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[21]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[21]_i_2_n_0 ,\could_multi_bursts.addr_buf[21]_i_3_n_0 ,\could_multi_bursts.addr_buf[21]_i_4_n_0 ,\could_multi_bursts.addr_buf[21]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[22]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[23]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[25]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[25]_i_2_n_0 ,\could_multi_bursts.addr_buf[25]_i_3_n_0 ,\could_multi_bursts.addr_buf[25]_i_4_n_0 ,\could_multi_bursts.addr_buf[25]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[27]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[29]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[29]_i_2_n_0 ,\could_multi_bursts.addr_buf[29]_i_3_n_0 ,\could_multi_bursts.addr_buf[29]_i_4_n_0 ,\could_multi_bursts.addr_buf[29]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_2_n_7 ),
        .Q(m_axi_aw_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_2_n_6 ),
        .Q(m_axi_aw_ARADDR[29]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[31]_i_2 
       (.CI(\could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[31]_i_2_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[31]_i_2_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[31]_i_2_n_6 ,\could_multi_bursts.addr_buf_reg[31]_i_2_n_7 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[31]_i_3_n_0 ,\could_multi_bursts.addr_buf[31]_i_4_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[3]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[5]_i_2_n_0 ,\could_multi_bursts.addr_buf[5]_i_3_n_0 ,\could_multi_bursts.addr_buf[5]_i_4_n_0 ,\could_multi_bursts.addr_buf[5]_i_5_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[5]_i_6_n_0 ,\could_multi_bursts.addr_buf[5]_i_7_n_0 ,\could_multi_bursts.addr_buf[5]_i_8_n_0 ,\could_multi_bursts.addr_buf[5]_i_9_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[6]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[7]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[9]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[9]_i_2_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[9]_i_3_n_0 ,\could_multi_bursts.addr_buf[9]_i_4_n_0 ,\could_multi_bursts.addr_buf[9]_i_5_n_0 ,\could_multi_bursts.addr_buf[9]_i_6_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.addr_step[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.addr_step[4]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.addr_step[5]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\sect_len_buf_reg_n_0_[3] ),
        .O(\could_multi_bursts.addr_step1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.addr_step[6]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step1 [4]));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [0]),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [1]),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [2]),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [3]),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [4]),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.burst_valid_i_1 
       (.I0(\could_multi_bursts.burst_valid_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(ost_ctrl_ready),
        .I3(m_axi_aw_ARREADY),
        .O(\could_multi_bursts.burst_valid_i_1_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \could_multi_bursts.last_loop_i_1 
       (.I0(\could_multi_bursts.last_loop_i_2_n_0 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[3]),
        .I3(p_0_in[4]),
        .I4(p_15_in),
        .I5(\could_multi_bursts.last_loop_i_3_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0F000F11)) 
    \could_multi_bursts.last_loop_i_2 
       (.I0(\could_multi_bursts.last_loop_i_4_n_0 ),
        .I1(\could_multi_bursts.last_loop_i_5_n_0 ),
        .I2(beat_len[5]),
        .I3(single_sect__18),
        .I4(\could_multi_bursts.last_loop_i_6_n_0 ),
        .O(\could_multi_bursts.last_loop_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_4 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[5]),
        .O(\could_multi_bursts.last_loop_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_5 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[4]),
        .O(\could_multi_bursts.last_loop_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_6 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[6]),
        .O(\could_multi_bursts.last_loop_i_6_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[0]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[1]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[2]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [3]));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [0]),
        .Q(m_axi_aw_ARLEN[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [1]),
        .Q(m_axi_aw_ARLEN[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [2]),
        .Q(m_axi_aw_ARLEN[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [3]),
        .Q(m_axi_aw_ARLEN[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[0]_i_2 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[4]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(p_15_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[1]_i_2 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[5]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(p_15_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[2]_i_2 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[6]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(p_15_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[3]_i_2 
       (.I0(end_from_4k[7]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[7]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[4]_i_3 
       (.I0(end_from_4k[8]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[8]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hCFAA00AA)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(req_handling_reg_n_0),
        .I1(m_axi_aw_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[5]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[5]_i_4 
       (.I0(end_from_4k[9]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[9]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF44C4CCCC)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_aw_ARREADY),
        .I4(\could_multi_bursts.last_loop_reg_n_0 ),
        .I5(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56}),
        .O(end_from_4k1[5:2]),
        .S({rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CO({end_from_4k1_carry__0_n_0,end_from_4k1_carry__0_n_1,end_from_4k1_carry__0_n_2,end_from_4k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52}),
        .O(end_from_4k1[9:6]),
        .S({rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_0),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3:1],end_from_4k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rs_req_n_48}),
        .O({NLW_end_from_4k1_carry__1_O_UNCONNECTED[3:2],end_from_4k1[11:10]}),
        .S({1'b0,1'b0,rs_req_n_87,rs_req_n_88}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(ap_rst_n_inv));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_10
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_13_n_0),
        .O(last_sect_i_10_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_11
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[3]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[3]),
        .O(last_sect_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_12
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(last_sect_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_13
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_13_n_0));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    last_sect_i_2
       (.I0(last_sect_i_3_n_0),
        .I1(last_sect_i_4_n_0),
        .I2(last_sect_i_5_n_0),
        .I3(last_sect_i_6_n_0),
        .I4(p_15_in),
        .I5(last_sect_reg_n_0),
        .O(last_sect_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    last_sect_i_3
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total_buf_reg[7]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[1]),
        .I4(first_sect_reg_n_0),
        .I5(last_sect_i_7_n_0),
        .O(last_sect_i_3_n_0));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    last_sect_i_4
       (.I0(last_sect_i_8_n_0),
        .I1(sect_total[8]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[8]),
        .I4(sect_total[9]),
        .I5(sect_total_buf_reg[9]),
        .O(last_sect_i_4_n_0));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_5
       (.I0(last_sect_i_9_n_0),
        .I1(sect_total[17]),
        .I2(sect_total[16]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[17]),
        .I5(sect_total_buf_reg[16]),
        .O(last_sect_i_5_n_0));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_6
       (.I0(last_sect_i_10_n_0),
        .I1(sect_total[14]),
        .I2(sect_total[12]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[14]),
        .I5(sect_total_buf_reg[12]),
        .O(last_sect_i_6_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_7
       (.I0(first_sect_reg_n_0),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_7_n_0));
  LUT6 #(
    .INIT(64'h008830B800000000)) 
    last_sect_i_8
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .I3(sect_total[5]),
        .I4(sect_total_buf_reg[5]),
        .I5(last_sect_i_11_n_0),
        .O(last_sect_i_8_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_9
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .I3(sect_total[18]),
        .I4(sect_total_buf_reg[18]),
        .I5(last_sect_i_12_n_0),
        .O(last_sect_i_9_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_1),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[6][0]_srl7_i_1 
       (.I0(\dout_reg[0] ),
        .I1(m_axi_aw_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[6][0]_srl7_i_2 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_58),
        .Q(req_handling_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice rs_req
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D({rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24}),
        .E(first_sect),
        .Q({p_1_in[17],p_1_in[2],rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56}),
        .S({\sect_total[1]_i_10_n_0 ,\sect_total[1]_i_11_n_0 ,\sect_total[1]_i_12_n_0 ,\sect_total[1]_i_13_n_0 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[11]_0 ({rs_req_n_87,rs_req_n_88}),
        .\data_p1_reg[49]_0 (sect_total1),
        .\data_p1_reg[5]_0 ({rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82}),
        .\data_p1_reg[9]_0 ({rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86}),
        .\data_p2_reg[63]_0 (D),
        .\data_p2_reg[63]_1 (E),
        .last_sect_reg(last_sect_i_2_n_0),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(last_sect_reg_n_0),
        .req_handling_reg_0(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total[19]_i_5_0 (sect_total),
        .\sect_total_buf_reg[0] (\could_multi_bursts.burst_valid_reg_0 ),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\sect_total_reg[1] ({\sect_total[1]_i_6_n_0 ,\sect_total[1]_i_7_n_0 ,\sect_total[1]_i_8_n_0 ,\sect_total[1]_i_9_n_0 }),
        .\sect_total_reg[1]_0 ({\sect_total[1]_i_3_n_0 ,\sect_total[1]_i_4_n_0 }),
        .single_sect__18(single_sect__18),
        .\state_reg[0]_0 (rs_req_n_58));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_2 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_5),
        .Q(sect_cnt[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(single_sect__18),
        .I2(end_from_4k[0]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[1]_i_1 
       (.I0(end_from_4k[1]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[1]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[2]_i_1 
       (.I0(end_from_4k[2]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[2]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[3]_i_1 
       (.I0(end_from_4k[3]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[3]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_10 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_53),
        .O(\sect_total[1]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_11 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_54),
        .O(\sect_total[1]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_12 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_55),
        .O(\sect_total[1]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_13 
       (.I0(p_1_in[2]),
        .I1(rs_req_n_56),
        .O(\sect_total[1]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_3 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_47),
        .O(\sect_total[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_4 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_48),
        .O(\sect_total[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_6 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_49),
        .O(\sect_total[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_7 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_50),
        .O(\sect_total[1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_8 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_51),
        .O(\sect_total[1]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_9 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_52),
        .O(\sect_total[1]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1_n_0 ,\sect_total_buf_reg[0]_i_1_n_1 ,\sect_total_buf_reg[0]_i_1_n_2 ,\sect_total_buf_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1_n_4 ,\sect_total_buf_reg[0]_i_1_n_5 ,\sect_total_buf_reg[0]_i_1_n_6 ,\sect_total_buf_reg[0]_i_1_n_7 }),
        .S({\sect_total_buf[0]_i_2_n_0 ,\sect_total_buf[0]_i_3_n_0 ,\sect_total_buf[0]_i_4_n_0 ,\sect_total_buf[0]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1 
       (.CI(\sect_total_buf_reg[8]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1_n_0 ,\sect_total_buf_reg[12]_i_1_n_1 ,\sect_total_buf_reg[12]_i_1_n_2 ,\sect_total_buf_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1_n_4 ,\sect_total_buf_reg[12]_i_1_n_5 ,\sect_total_buf_reg[12]_i_1_n_6 ,\sect_total_buf_reg[12]_i_1_n_7 }),
        .S({\sect_total_buf[12]_i_2_n_0 ,\sect_total_buf[12]_i_3_n_0 ,\sect_total_buf[12]_i_4_n_0 ,\sect_total_buf[12]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1 
       (.CI(\sect_total_buf_reg[12]_i_1_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1_n_1 ,\sect_total_buf_reg[16]_i_1_n_2 ,\sect_total_buf_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1_n_4 ,\sect_total_buf_reg[16]_i_1_n_5 ,\sect_total_buf_reg[16]_i_1_n_6 ,\sect_total_buf_reg[16]_i_1_n_7 }),
        .S({\sect_total_buf[16]_i_2_n_0 ,\sect_total_buf[16]_i_3_n_0 ,\sect_total_buf[16]_i_4_n_0 ,\sect_total_buf[16]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1 
       (.CI(\sect_total_buf_reg[0]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1_n_0 ,\sect_total_buf_reg[4]_i_1_n_1 ,\sect_total_buf_reg[4]_i_1_n_2 ,\sect_total_buf_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1_n_4 ,\sect_total_buf_reg[4]_i_1_n_5 ,\sect_total_buf_reg[4]_i_1_n_6 ,\sect_total_buf_reg[4]_i_1_n_7 }),
        .S({\sect_total_buf[4]_i_2_n_0 ,\sect_total_buf[4]_i_3_n_0 ,\sect_total_buf[4]_i_4_n_0 ,\sect_total_buf[4]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1 
       (.CI(\sect_total_buf_reg[4]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1_n_0 ,\sect_total_buf_reg[8]_i_1_n_1 ,\sect_total_buf_reg[8]_i_1_n_2 ,\sect_total_buf_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1_n_4 ,\sect_total_buf_reg[8]_i_1_n_5 ,\sect_total_buf_reg[8]_i_1_n_6 ,\sect_total_buf_reg[8]_i_1_n_7 }),
        .S({\sect_total_buf[8]_i_2_n_0 ,\sect_total_buf[8]_i_3_n_0 ,\sect_total_buf[8]_i_4_n_0 ,\sect_total_buf[8]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_48),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_47),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_46),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_45),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_44),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_43),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_42),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_41),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_40),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_39),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_38),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_37),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_36),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_35),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_34),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_33),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_32),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_31),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_30),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_29),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_56),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_28),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_27),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_55),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_54),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_53),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_52),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_51),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_50),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_49),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_56),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_55),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_54),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_53),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_52),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_51),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_50),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_49),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_48),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_47),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo
   (aw_ARREADY,
    E,
    S,
    Q,
    \dout_reg[32] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    push,
    tmp_valid_reg,
    ARREADY_Dummy,
    in);
  output aw_ARREADY;
  output [0:0]E;
  output [0:0]S;
  output [30:0]Q;
  output \dout_reg[32] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input push;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input [29:0]in;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [30:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire aw_ARREADY;
  wire \dout_reg[32] ;
  wire dout_vld_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire [29:0]in;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire rreq_valid;
  wire tmp_valid_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_srl U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[32]_0 (\dout_reg[32] ),
        .\dout_reg[32]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[32]_2 (\raddr_reg_n_0_[1] ),
        .\dout_reg[32]_3 (\raddr_reg_n_0_[2] ),
        .in(in),
        .pop(pop),
        .push(push),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_vld_i_1
       (.I0(empty_n_reg_n_0),
        .I1(rreq_valid),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg),
        .O(dout_vld_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_0),
        .Q(rreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAA0000)) 
    empty_n_i_1
       (.I0(p_0_in),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_0),
        .I5(push),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(aw_ARREADY),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(aw_ARREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h5955AAAA)) 
    \mOutPtr[3]_i_1 
       (.I0(push),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_0),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \tmp_addr[31]_i_1 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .O(E));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized1
   (burst_valid,
    full_n_reg_0,
    empty_n_reg_0,
    din,
    push_0,
    ost_ctrl_info,
    ap_clk,
    ap_rst_n_inv,
    pop,
    ap_rst_n,
    ost_ctrl_valid,
    push,
    Q,
    dout_vld_reg_0,
    RREADY_Dummy);
  output burst_valid;
  output full_n_reg_0;
  output empty_n_reg_0;
  output [0:0]din;
  input push_0;
  input ost_ctrl_info;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input ap_rst_n;
  input ost_ctrl_valid;
  input push;
  input [0:0]Q;
  input [0:0]dout_vld_reg_0;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire [0:0]din;
  wire dout_vld_i_1__2_n_0;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_srl__parameterized0 U_fifo_srl
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .\dout_reg[0]_0 (\raddr_reg_n_0_[0] ),
        .\dout_reg[0]_1 (\raddr_reg_n_0_[1] ),
        .\dout_reg[0]_2 (\raddr_reg_n_0_[2] ),
        .mem_reg(burst_valid),
        .ost_ctrl_info(ost_ctrl_info),
        .pop(pop),
        .push_0(push_0));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__2
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_0),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_0),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[3]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(ost_ctrl_valid),
        .I2(push),
        .I3(Q),
        .I4(burst_valid),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[3]_i_3 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(push),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h07070707F8F8F888)) 
    \raddr[0]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .I2(p_8_in),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h666698CC98CC98CC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_0),
        .I5(p_12_in),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7878E0F0E0F0E0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_0),
        .I5(p_12_in),
        .O(\raddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[2]_i_2 
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(push),
        .I4(ost_ctrl_valid),
        .I5(full_n_reg_0),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized1_9
   (ost_ctrl_ready,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ost_ctrl_valid,
    RBURST_READY_Dummy);
  output ost_ctrl_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ost_ctrl_valid;
  input RBURST_READY_Dummy;

  wire RBURST_READY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__1_n_0;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_2__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire need_rlast;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire pop;

  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__1
       (.I0(empty_n_reg_n_0),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .O(dout_vld_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_0),
        .Q(need_rlast),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(empty_n_reg_n_0),
        .I4(ost_ctrl_ready),
        .I5(ost_ctrl_valid),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_0),
        .I2(ost_ctrl_valid),
        .I3(ost_ctrl_ready),
        .I4(pop),
        .O(full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    full_n_i_3
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_0),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h78778888)) 
    \mOutPtr[3]_i_1__2 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[3]_i_3__0 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(empty_n_reg_n_0),
        .I3(need_rlast),
        .I4(RBURST_READY_Dummy),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_2__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized3
   (aw_RVALID,
    full_n_reg_0,
    E,
    empty_n_reg_0,
    dout,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    mem_reg,
    pop,
    \mOutPtr_reg[3]_0 ,
    \mOutPtr_reg[3]_1 ,
    \mOutPtr_reg[3]_2 ,
    Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY,
    mem_reg_0,
    din);
  output aw_RVALID;
  output full_n_reg_0;
  output [0:0]E;
  output empty_n_reg_0;
  output [32:0]dout;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]mem_reg;
  input pop;
  input \mOutPtr_reg[3]_0 ;
  input \mOutPtr_reg[3]_1 ;
  input \mOutPtr_reg[3]_2 ;
  input Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY;
  input mem_reg_0;
  input [33:0]din;

  wire [0:0]E;
  wire Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire aw_RVALID;
  wire [33:0]din;
  wire [32:0]dout;
  wire dout_vld_i_1__0_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_1__0_n_0 ;
  wire \mOutPtr[4]_i_1_n_0 ;
  wire \mOutPtr[5]_i_1_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[5]_i_3_n_0 ;
  wire \mOutPtr[6]_i_1_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire \mOutPtr[7]_i_2_n_0 ;
  wire \mOutPtr[7]_i_3_n_0 ;
  wire \mOutPtr[7]_i_5_n_0 ;
  wire \mOutPtr_reg[3]_0 ;
  wire \mOutPtr_reg[3]_1 ;
  wire \mOutPtr_reg[3]_2 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire [0:0]mem_reg;
  wire mem_reg_0;
  wire pop;
  wire [6:0]raddr;
  wire [6:0]rnext;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[2]_i_2_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_mem__parameterized0 U_fifo_mem
       (.Q({\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .WEBWE(E),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .dout(dout),
        .mem_reg_0(full_n_reg_0),
        .mem_reg_1(mem_reg),
        .mem_reg_2(mem_reg_0),
        .pop(pop),
        .raddr(raddr),
        .rnext(rnext));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__0
       (.I0(empty_n_reg_0),
        .I1(aw_RVALID),
        .I2(Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY),
        .O(dout_vld_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_0),
        .Q(aw_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .I4(empty_n_i_3_n_0),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_3
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_0),
        .I2(mem_reg),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(full_n_i_3__0_n_0),
        .O(full_n_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h96999999)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr[5]_i_2_n_0 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(\mOutPtr[5]_i_3_n_0 ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr[7]_i_3_n_0 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(\mOutPtr[7]_i_5_n_0 ),
        .I5(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[7]_i_1 
       (.I0(full_n_reg_0),
        .I1(mem_reg),
        .I2(pop),
        .O(\mOutPtr[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h5EFEA101)) 
    \mOutPtr[7]_i_2 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr[7]_i_3_n_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[7]_i_5_n_0 ),
        .I4(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[7]_i_3 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h222222A2A2A2A2A2)) 
    \mOutPtr[7]_i_4 
       (.I0(E),
        .I1(empty_n_reg_0),
        .I2(aw_RVALID),
        .I3(\mOutPtr_reg[3]_0 ),
        .I4(\mOutPtr_reg[3]_1 ),
        .I5(\mOutPtr_reg[3]_2 ),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[7]_i_5 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[6]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[7]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[6]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1 
       (.I0(\waddr[2]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr[2]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(\waddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[5] ),
        .O(\waddr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[4]_i_1 
       (.I0(\waddr[6]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[5]_i_1 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr[6]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[6]_i_2 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[2] ),
        .O(\waddr[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_load
   (aw_ARREADY,
    aw_RVALID,
    RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    push_0,
    empty_n_reg,
    E,
    D,
    dout,
    ap_rst_n_inv,
    ap_clk,
    ready_for_outstanding,
    ap_rst_n,
    push,
    mem_reg,
    pop,
    ARREADY_Dummy,
    \mOutPtr_reg[3] ,
    \mOutPtr_reg[3]_0 ,
    \mOutPtr_reg[3]_1 ,
    Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY,
    in,
    mem_reg_0,
    din);
  output aw_ARREADY;
  output aw_RVALID;
  output RREADY_Dummy;
  output ARVALID_Dummy;
  output RBURST_READY_Dummy;
  output push_0;
  output empty_n_reg;
  output [0:0]E;
  output [31:0]D;
  output [32:0]dout;
  input ap_rst_n_inv;
  input ap_clk;
  input ready_for_outstanding;
  input ap_rst_n;
  input push;
  input [0:0]mem_reg;
  input pop;
  input ARREADY_Dummy;
  input \mOutPtr_reg[3] ;
  input \mOutPtr_reg[3]_0 ;
  input \mOutPtr_reg[3]_1 ;
  input Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY;
  input [29:0]in;
  input mem_reg_0;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire [33:0]din;
  wire [32:0]dout;
  wire empty_n_reg;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire [29:0]in;
  wire \mOutPtr_reg[3] ;
  wire \mOutPtr_reg[3]_0 ;
  wire \mOutPtr_reg[3]_1 ;
  wire [0:0]mem_reg;
  wire mem_reg_0;
  wire next_rreq;
  wire pop;
  wire push;
  wire push_0;
  wire ready_for_outstanding;
  wire [0:0]rreq_len;
  wire [17:2]tmp_len0;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire [3:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_len0_carry_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized3 buff_rdata
       (.E(push_0),
        .Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY(Loop_VITIS_LOOP_139_1_proc_U0_m_axi_aw_RREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_RVALID(aw_RVALID),
        .din(din),
        .dout(dout),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(RREADY_Dummy),
        .\mOutPtr_reg[3]_0 (\mOutPtr_reg[3] ),
        .\mOutPtr_reg[3]_1 (\mOutPtr_reg[3]_0 ),
        .\mOutPtr_reg[3]_2 (\mOutPtr_reg[3]_1 ),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .pop(pop));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1 
       (.I0(ARVALID_Dummy),
        .I1(ARREADY_Dummy),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(next_rreq),
        .Q({rreq_len,fifo_rreq_n_4,fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33}),
        .S(fifo_rreq_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_ARREADY(aw_ARREADY),
        .\dout_reg[32] (fifo_rreq_n_34),
        .in(in),
        .push(push),
        .tmp_valid_reg(ARVALID_Dummy));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(D[8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(D[9]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(D[10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(D[11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(D[12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(D[13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(D[14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(D[15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(D[16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(D[17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(D[18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(D[19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_13),
        .Q(D[20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_12),
        .Q(D[21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_11),
        .Q(D[22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_10),
        .Q(D[23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_9),
        .Q(D[24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_8),
        .Q(D[25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_7),
        .Q(D[26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_6),
        .Q(D[27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(D[0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_5),
        .Q(D[28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_4),
        .Q(D[29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(D[1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(D[2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(D[3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(D[4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(D[5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(D[6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(D[7]),
        .R(ap_rst_n_inv));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3:2],tmp_len0_carry_n_2,tmp_len0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,rreq_len,1'b0}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[3],tmp_len0[17],tmp_len0[2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,fifo_rreq_n_2,1'b1}));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[17]),
        .Q(D[31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(D[30]),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_34),
        .Q(ARVALID_Dummy),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_mem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_mem__parameterized0
   (rnext,
    WEBWE,
    dout,
    raddr,
    pop,
    mem_reg_0,
    mem_reg_1,
    ap_clk,
    mem_reg_2,
    ap_rst_n_inv,
    Q,
    din);
  output [6:0]rnext;
  output [0:0]WEBWE;
  output [32:0]dout;
  input [6:0]raddr;
  input pop;
  input mem_reg_0;
  input [0:0]mem_reg_1;
  input ap_clk;
  input mem_reg_2;
  input ap_rst_n_inv;
  input [6:0]Q;
  input [33:0]din;

  wire [6:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [5:4]data0;
  wire [33:0]din;
  wire [32:0]dout;
  wire mem_reg_0;
  wire [0:0]mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_n_33;
  wire pop;
  wire [6:0]raddr;
  wire [6:0]raddr_reg;
  wire \raddr_reg[3]_i_2_n_0 ;
  wire \raddr_reg[3]_i_3_n_0 ;
  wire \raddr_reg[6]_i_2_n_0 ;
  wire \raddr_reg[6]_i_3_n_0 ;
  wire [6:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4318" *) 
  (* RTL_RAM_NAME = "inst/aw_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "384" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP({dout[32],mem_reg_n_33}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_2),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(mem_reg_0),
        .I1(mem_reg_1),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'h0000FFFFFF7F0000)) 
    \raddr_reg[0]_i_1 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .I3(\raddr_reg[6]_i_2_n_0 ),
        .I4(pop),
        .I5(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h0EFFE000)) 
    \raddr_reg[1]_i_1 
       (.I0(\raddr_reg[3]_i_2_n_0 ),
        .I1(\raddr_reg[6]_i_2_n_0 ),
        .I2(raddr[0]),
        .I3(pop),
        .I4(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h0EEEFFFFE0000000)) 
    \raddr_reg[2]_i_1 
       (.I0(\raddr_reg[3]_i_2_n_0 ),
        .I1(\raddr_reg[6]_i_2_n_0 ),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(pop),
        .I5(raddr[2]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h0EEEFFFFE0000000)) 
    \raddr_reg[3]_i_1 
       (.I0(\raddr_reg[3]_i_2_n_0 ),
        .I1(\raddr_reg[6]_i_2_n_0 ),
        .I2(raddr[2]),
        .I3(\raddr_reg[3]_i_3_n_0 ),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr_reg[3]_i_2 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .O(\raddr_reg[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr_reg[3]_i_3 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(\raddr_reg[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF700FFFFFF000000)) 
    \raddr_reg[4]_i_1 
       (.I0(raddr[5]),
        .I1(raddr[6]),
        .I2(\raddr_reg[6]_i_2_n_0 ),
        .I3(data0[4]),
        .I4(pop),
        .I5(raddr[4]),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \raddr_reg[4]_i_2 
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(data0[4]));
  LUT6 #(
    .INIT(64'hF700FFFFFF000000)) 
    \raddr_reg[5]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[6]),
        .I2(\raddr_reg[6]_i_2_n_0 ),
        .I3(data0[5]),
        .I4(pop),
        .I5(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \raddr_reg[5]_i_2 
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[4]),
        .I5(raddr[5]),
        .O(data0[5]));
  LUT6 #(
    .INIT(64'h55F7FFFFAA000000)) 
    \raddr_reg[6]_i_1 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(\raddr_reg[6]_i_2_n_0 ),
        .I3(\raddr_reg[6]_i_3_n_0 ),
        .I4(pop),
        .I5(raddr[6]),
        .O(rnext[6]));
  LUT6 #(
    .INIT(64'hBFBFFFBFFFBFFFBF)) 
    \raddr_reg[6]_i_2 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(raddr[5]),
        .I4(raddr[3]),
        .I5(raddr[4]),
        .O(\raddr_reg[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[6]_i_3 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(\raddr_reg[6]_i_3_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_read
   (m_axi_aw_ARADDR,
    ARREADY_Dummy,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    Q,
    \state_reg[0] ,
    din,
    m_axi_aw_ARLEN,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    push,
    RREADY_Dummy,
    ARVALID_Dummy,
    m_axi_aw_ARREADY,
    RBURST_READY_Dummy,
    m_axi_aw_RVALID,
    D,
    \data_p2_reg[32] ,
    E);
  output [29:0]m_axi_aw_ARADDR;
  output ARREADY_Dummy;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  output [3:0]m_axi_aw_ARLEN;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input push;
  input RREADY_Dummy;
  input ARVALID_Dummy;
  input m_axi_aw_ARREADY;
  input RBURST_READY_Dummy;
  input m_axi_aw_RVALID;
  input [31:0]D;
  input [32:0]\data_p2_reg[32] ;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p2_reg[32] ;
  wire [0:0]din;
  wire fifo_burst_n_1;
  wire fifo_burst_n_2;
  wire [29:0]m_axi_aw_ARADDR;
  wire [3:0]m_axi_aw_ARLEN;
  wire m_axi_aw_ARREADY;
  wire m_axi_aw_RVALID;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire pop;
  wire push;
  wire push_0;
  wire s_ready_t_reg;
  wire [0:0]\state_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized1 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .din(din),
        .dout_vld_reg_0(\state_reg[0] ),
        .empty_n_reg_0(fifo_burst_n_2),
        .full_n_reg_0(fifo_burst_n_1),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop),
        .push(push),
        .push_0(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized1_9 fifo_rctl
       (.RBURST_READY_Dummy(RBURST_READY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_burst_converter rreq_burst_conv
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D(D),
        .E(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\dout_reg[0] (fifo_burst_n_1),
        .m_axi_aw_ARADDR(m_axi_aw_ARADDR),
        .m_axi_aw_ARLEN(m_axi_aw_ARLEN),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push_0),
        .s_ready_t_reg(ARREADY_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\data_p1_reg[32]_0 (Q),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .\dout_reg[0] (fifo_burst_n_2),
        .m_axi_aw_RVALID(m_axi_aw_RVALID),
        .pop(pop),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice
   (s_ready_t_reg_0,
    ap_rst_n_0,
    next_req,
    E,
    p_15_in,
    D,
    Q,
    single_sect__18,
    \state_reg[0]_0 ,
    \data_p1_reg[49]_0 ,
    \data_p1_reg[5]_0 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[11]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    last_sect_reg,
    ARVALID_Dummy,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    req_handling_reg,
    req_handling_reg_0,
    ost_ctrl_ready,
    \sect_total_buf_reg[0] ,
    m_axi_aw_ARREADY,
    \sect_total_buf_reg[0]_0 ,
    \sect_total_buf_reg[0]_1 ,
    \sect_total[19]_i_5_0 ,
    \data_p2_reg[63]_0 ,
    S,
    \sect_total_reg[1] ,
    \sect_total_reg[1]_0 ,
    \data_p2_reg[63]_1 );
  output s_ready_t_reg_0;
  output ap_rst_n_0;
  output next_req;
  output [0:0]E;
  output p_15_in;
  output [19:0]D;
  output [31:0]Q;
  output single_sect__18;
  output \state_reg[0]_0 ;
  output [19:0]\data_p1_reg[49]_0 ;
  output [3:0]\data_p1_reg[5]_0 ;
  output [3:0]\data_p1_reg[9]_0 ;
  output [1:0]\data_p1_reg[11]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg;
  input ARVALID_Dummy;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg;
  input req_handling_reg_0;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[0] ;
  input m_axi_aw_ARREADY;
  input \sect_total_buf_reg[0]_0 ;
  input \sect_total_buf_reg[0]_1 ;
  input [19:0]\sect_total[19]_i_5_0 ;
  input [31:0]\data_p2_reg[63]_0 ;
  input [3:0]S;
  input [3:0]\sect_total_reg[1] ;
  input [1:0]\sect_total_reg[1]_0 ;
  input [0:0]\data_p2_reg[63]_1 ;

  wire ARVALID_Dummy;
  wire [19:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[49]_i_2_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [1:0]\data_p1_reg[11]_0 ;
  wire [19:0]\data_p1_reg[49]_0 ;
  wire [3:0]\data_p1_reg[5]_0 ;
  wire [3:0]\data_p1_reg[9]_0 ;
  wire [63:2]data_p2;
  wire [31:0]\data_p2_reg[63]_0 ;
  wire [0:0]\data_p2_reg[63]_1 ;
  wire last_sect_reg;
  wire load_p1;
  wire m_axi_aw_ARREADY;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_valid;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_total[19]_i_4_n_0 ;
  wire [19:0]\sect_total[19]_i_5_0 ;
  wire \sect_total[19]_i_5_n_0 ;
  wire \sect_total[19]_i_6_n_0 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_buf_reg[0]_1 ;
  wire \sect_total_reg[13]_i_1_n_0 ;
  wire \sect_total_reg[13]_i_1_n_1 ;
  wire \sect_total_reg[13]_i_1_n_2 ;
  wire \sect_total_reg[13]_i_1_n_3 ;
  wire \sect_total_reg[17]_i_1_n_0 ;
  wire \sect_total_reg[17]_i_1_n_1 ;
  wire \sect_total_reg[17]_i_1_n_2 ;
  wire \sect_total_reg[17]_i_1_n_3 ;
  wire \sect_total_reg[19]_i_2_n_3 ;
  wire [3:0]\sect_total_reg[1] ;
  wire [1:0]\sect_total_reg[1]_0 ;
  wire \sect_total_reg[1]_i_1_n_0 ;
  wire \sect_total_reg[1]_i_1_n_1 ;
  wire \sect_total_reg[1]_i_1_n_2 ;
  wire \sect_total_reg[1]_i_1_n_3 ;
  wire \sect_total_reg[1]_i_2_n_0 ;
  wire \sect_total_reg[1]_i_2_n_1 ;
  wire \sect_total_reg[1]_i_2_n_2 ;
  wire \sect_total_reg[1]_i_2_n_3 ;
  wire \sect_total_reg[1]_i_5_n_0 ;
  wire \sect_total_reg[1]_i_5_n_1 ;
  wire \sect_total_reg[1]_i_5_n_2 ;
  wire \sect_total_reg[1]_i_5_n_3 ;
  wire \sect_total_reg[5]_i_1_n_0 ;
  wire \sect_total_reg[5]_i_1_n_1 ;
  wire \sect_total_reg[5]_i_1_n_2 ;
  wire \sect_total_reg[5]_i_1_n_3 ;
  wire \sect_total_reg[9]_i_1_n_0 ;
  wire \sect_total_reg[9]_i_1_n_1 ;
  wire \sect_total_reg[9]_i_1_n_2 ;
  wire \sect_total_reg[9]_i_1_n_3 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [3:1]\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sect_total_reg[19]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_sect_total_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_5_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(ARVALID_Dummy),
        .I1(next_req),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(next_req),
        .I2(ARVALID_Dummy),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[49]_i_1 
       (.I0(next_req),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ARVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_2 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[49]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_2_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1
       (.I0(Q[7]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2
       (.I0(Q[6]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3
       (.I0(Q[5]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4
       (.I0(Q[4]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1
       (.I0(Q[9]),
        .I1(Q[31]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2
       (.I0(Q[8]),
        .I1(Q[31]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1
       (.I0(Q[3]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2
       (.I0(Q[2]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3
       (.I0(Q[1]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4
       (.I0(Q[0]),
        .I1(Q[30]),
        .O(\data_p1_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h08)) 
    last_sect_i_1
       (.I0(ap_rst_n),
        .I1(last_sect_reg),
        .I2(next_req),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hAAAEEEEE)) 
    req_handling_i_1
       (.I0(req_valid),
        .I1(req_handling_reg_0),
        .I2(single_sect__18),
        .I3(req_handling_reg),
        .I4(p_15_in),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_req),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \sect_addr_buf[31]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[0] ),
        .I2(m_axi_aw_ARREADY),
        .I3(\sect_total_buf_reg[0]_0 ),
        .I4(\sect_total_buf_reg[0]_1 ),
        .I5(req_handling_reg_0),
        .O(p_15_in));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[19]_i_1 
       (.I0(next_req),
        .I1(p_15_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hA8FF0000)) 
    \sect_total[19]_i_1 
       (.I0(p_15_in),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(req_handling_reg_0),
        .I4(req_valid),
        .O(next_req));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \sect_total[19]_i_3 
       (.I0(\sect_total[19]_i_5_0 [1]),
        .I1(\sect_total[19]_i_5_0 [0]),
        .I2(\sect_total[19]_i_5_0 [3]),
        .I3(\sect_total[19]_i_5_0 [2]),
        .I4(\sect_total[19]_i_4_n_0 ),
        .I5(\sect_total[19]_i_5_n_0 ),
        .O(single_sect__18));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_4 
       (.I0(\sect_total[19]_i_5_0 [4]),
        .I1(\sect_total[19]_i_5_0 [5]),
        .I2(\sect_total[19]_i_5_0 [6]),
        .I3(\sect_total[19]_i_5_0 [7]),
        .I4(\sect_total[19]_i_5_0 [9]),
        .I5(\sect_total[19]_i_5_0 [8]),
        .O(\sect_total[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \sect_total[19]_i_5 
       (.I0(\sect_total[19]_i_6_n_0 ),
        .I1(\sect_total[19]_i_5_0 [12]),
        .I2(\sect_total[19]_i_5_0 [13]),
        .I3(\sect_total[19]_i_5_0 [10]),
        .I4(\sect_total[19]_i_5_0 [11]),
        .O(\sect_total[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_6 
       (.I0(\sect_total[19]_i_5_0 [14]),
        .I1(\sect_total[19]_i_5_0 [15]),
        .I2(\sect_total[19]_i_5_0 [16]),
        .I3(\sect_total[19]_i_5_0 [17]),
        .I4(\sect_total[19]_i_5_0 [19]),
        .I5(\sect_total[19]_i_5_0 [18]),
        .O(\sect_total[19]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[13]_i_1 
       (.CI(\sect_total_reg[9]_i_1_n_0 ),
        .CO({\sect_total_reg[13]_i_1_n_0 ,\sect_total_reg[13]_i_1_n_1 ,\sect_total_reg[13]_i_1_n_2 ,\sect_total_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [13:10]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[17]_i_1 
       (.CI(\sect_total_reg[13]_i_1_n_0 ),
        .CO({\sect_total_reg[17]_i_1_n_0 ,\sect_total_reg[17]_i_1_n_1 ,\sect_total_reg[17]_i_1_n_2 ,\sect_total_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [17:14]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2 
       (.CI(\sect_total_reg[17]_i_1_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED [3:1],\sect_total_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2_O_UNCONNECTED [3:2],\data_p1_reg[49]_0 [19:18]}),
        .S({1'b0,1'b0,Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_1 
       (.CI(\sect_total_reg[1]_i_2_n_0 ),
        .CO({\sect_total_reg[1]_i_1_n_0 ,\sect_total_reg[1]_i_1_n_1 ,\sect_total_reg[1]_i_1_n_2 ,\sect_total_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[31],Q[31]}),
        .O({\data_p1_reg[49]_0 [1:0],\NLW_sect_total_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({Q[31],Q[31],\sect_total_reg[1]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_2 
       (.CI(\sect_total_reg[1]_i_5_n_0 ),
        .CO({\sect_total_reg[1]_i_2_n_0 ,\sect_total_reg[1]_i_2_n_1 ,\sect_total_reg[1]_i_2_n_2 ,\sect_total_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[31],Q[31],Q[31],Q[31]}),
        .O(\NLW_sect_total_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_5 
       (.CI(1'b0),
        .CO({\sect_total_reg[1]_i_5_n_0 ,\sect_total_reg[1]_i_5_n_1 ,\sect_total_reg[1]_i_5_n_2 ,\sect_total_reg[1]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[31],Q[31],Q[31:30]}),
        .O(\NLW_sect_total_reg[1]_i_5_O_UNCONNECTED [3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[5]_i_1 
       (.CI(\sect_total_reg[1]_i_1_n_0 ),
        .CO({\sect_total_reg[5]_i_1_n_0 ,\sect_total_reg[5]_i_1_n_1 ,\sect_total_reg[5]_i_1_n_2 ,\sect_total_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [5:2]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[9]_i_1 
       (.CI(\sect_total_reg[5]_i_1_n_0 ),
        .CO({\sect_total_reg[9]_i_1_n_0 ,\sect_total_reg[9]_i_1_n_1 ,\sect_total_reg[9]_i_1_n_2 ,\sect_total_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [9:6]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_req),
        .I3(ARVALID_Dummy),
        .I4(req_valid),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1 
       (.I0(req_valid),
        .I1(state),
        .I2(next_req),
        .I3(ARVALID_Dummy),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(req_valid),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice__parameterized1
   (m_axi_aw_BREADY,
    m_axi_aw_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_aw_BREADY;
  input m_axi_aw_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__6_n_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;
  wire [0:0]next__0;
  wire s_ready_t_i_1_n_0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__6 
       (.I0(m_axi_aw_BREADY),
        .I1(m_axi_aw_BVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__6_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__6_n_0 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i_ 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_aw_BVALID),
        .O(next__0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1
       (.I0(m_axi_aw_BVALID),
        .I1(m_axi_aw_BREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(m_axi_aw_BREADY),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    pop,
    Q,
    \data_p1_reg[32]_0 ,
    ap_rst_n_inv,
    ap_clk,
    RREADY_Dummy,
    burst_valid,
    \dout_reg[0] ,
    m_axi_aw_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output pop;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input RREADY_Dummy;
  input burst_valid;
  input \dout_reg[0] ;
  input m_axi_aw_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_aw_RVALID;
  wire [1:0]next__0;
  wire pop;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_aw_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_aw_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [31]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[32]_i_1 
       (.I0(m_axi_aw_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [32]),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(m_axi_aw_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[0]_i_1 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(burst_valid),
        .I4(\dout_reg[0] ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__1
       (.I0(m_axi_aw_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_aw_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_aw_RVALID),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_srl
   (pop,
    S,
    Q,
    \dout_reg[32]_0 ,
    tmp_valid_reg,
    ARREADY_Dummy,
    rreq_valid,
    \dout_reg[0]_0 ,
    push,
    in,
    \dout_reg[32]_1 ,
    \dout_reg[32]_2 ,
    \dout_reg[32]_3 ,
    ap_clk,
    ap_rst_n_inv);
  output pop;
  output [0:0]S;
  output [30:0]Q;
  output \dout_reg[32]_0 ;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input rreq_valid;
  input \dout_reg[0]_0 ;
  input push;
  input [29:0]in;
  input \dout_reg[32]_1 ;
  input \dout_reg[32]_2 ;
  input \dout_reg[32]_3 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire ARREADY_Dummy;
  wire [30:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[32]_0 ;
  wire \dout_reg[32]_1 ;
  wire \dout_reg[32]_2 ;
  wire \dout_reg[32]_3 ;
  wire [29:0]in;
  wire \mem_reg[5][0]_srl6_n_0 ;
  wire \mem_reg[5][10]_srl6_n_0 ;
  wire \mem_reg[5][11]_srl6_n_0 ;
  wire \mem_reg[5][12]_srl6_n_0 ;
  wire \mem_reg[5][13]_srl6_n_0 ;
  wire \mem_reg[5][14]_srl6_n_0 ;
  wire \mem_reg[5][15]_srl6_n_0 ;
  wire \mem_reg[5][16]_srl6_n_0 ;
  wire \mem_reg[5][17]_srl6_n_0 ;
  wire \mem_reg[5][18]_srl6_n_0 ;
  wire \mem_reg[5][19]_srl6_n_0 ;
  wire \mem_reg[5][1]_srl6_n_0 ;
  wire \mem_reg[5][20]_srl6_n_0 ;
  wire \mem_reg[5][21]_srl6_n_0 ;
  wire \mem_reg[5][22]_srl6_n_0 ;
  wire \mem_reg[5][23]_srl6_n_0 ;
  wire \mem_reg[5][24]_srl6_n_0 ;
  wire \mem_reg[5][25]_srl6_n_0 ;
  wire \mem_reg[5][26]_srl6_n_0 ;
  wire \mem_reg[5][27]_srl6_n_0 ;
  wire \mem_reg[5][28]_srl6_n_0 ;
  wire \mem_reg[5][29]_srl6_n_0 ;
  wire \mem_reg[5][2]_srl6_n_0 ;
  wire \mem_reg[5][32]_srl6_n_0 ;
  wire \mem_reg[5][3]_srl6_n_0 ;
  wire \mem_reg[5][4]_srl6_n_0 ;
  wire \mem_reg[5][5]_srl6_n_0 ;
  wire \mem_reg[5][6]_srl6_n_0 ;
  wire \mem_reg[5][7]_srl6_n_0 ;
  wire \mem_reg[5][8]_srl6_n_0 ;
  wire \mem_reg[5][9]_srl6_n_0 ;
  wire pop;
  wire push;
  wire rreq_valid;
  wire tmp_valid_reg;

  LUT4 #(
    .INIT(16'hDF00)) 
    \dout[32]_i_1 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .I3(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_0 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_0 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_0 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_0 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_0 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_0 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_0 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_0 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_0 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_0 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_0 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_0 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_0 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_0 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_0 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_0 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_0 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_0 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_0 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_0 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_0 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_0 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_0 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_0 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_0 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_0 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_0 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_0 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[5][0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[5][10]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[5][11]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[5][12]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[5][13]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[5][14]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[5][15]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[5][16]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[5][17]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[5][18]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[5][19]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[5][1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[5][20]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[5][21]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[5][22]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[5][23]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[5][24]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[5][25]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[5][26]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[5][27]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[5][28]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[5][29]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[5][2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[5][32]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[5][3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[5][4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[5][5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[5][6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[5][7]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[5][8]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[5][9]_srl6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(Q[30]),
        .O(S));
  LUT4 #(
    .INIT(16'hA0EC)) 
    tmp_valid_i_1
       (.I0(Q[30]),
        .I1(tmp_valid_reg),
        .I2(rreq_valid),
        .I3(ARREADY_Dummy),
        .O(\dout_reg[32]_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_srl__parameterized0
   (din,
    push_0,
    ost_ctrl_info,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    ap_clk,
    ap_rst_n_inv,
    pop,
    mem_reg,
    Q);
  output [0:0]din;
  input push_0;
  input ost_ctrl_info;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input mem_reg;
  input [0:0]Q;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire last_burst;
  wire mem_reg;
  wire \mem_reg[6][0]_srl7_n_0 ;
  wire ost_ctrl_info;
  wire pop;
  wire push_0;

  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][0]_srl7_n_0 ),
        .Q(last_burst),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\aw_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[0]_0 ),
        .A1(\dout_reg[0]_1 ),
        .A2(\dout_reg[0]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[6][0]_srl7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(mem_reg),
        .I1(last_burst),
        .I2(Q),
        .O(din));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_write
   (m_axi_aw_BREADY,
    m_axi_aw_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_aw_BREADY;
  input m_axi_aw_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice__parameterized1 rs_resp
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_aw_BREADY(m_axi_aw_BREADY),
        .m_axi_aw_BVALID(m_axi_aw_BVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi
   (m_axi_bi_ARADDR,
    bi_ARREADY,
    bi_RVALID,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    empty_n_reg,
    m_axi_bi_BREADY,
    m_axi_bi_ARLEN,
    dout,
    ap_clk,
    ap_rst_n_inv,
    dout_vld_reg,
    ready_for_outstanding,
    ap_rst_n,
    push,
    pop,
    \mOutPtr_reg[3] ,
    \mOutPtr_reg[3]_0 ,
    \mOutPtr_reg[3]_1 ,
    m_axi_bi_ARREADY,
    m_axi_bi_RVALID,
    D,
    m_axi_bi_BVALID,
    in,
    mem_reg);
  output [29:0]m_axi_bi_ARADDR;
  output bi_ARREADY;
  output bi_RVALID;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output empty_n_reg;
  output m_axi_bi_BREADY;
  output [3:0]m_axi_bi_ARLEN;
  output [32:0]dout;
  input ap_clk;
  input ap_rst_n_inv;
  input dout_vld_reg;
  input ready_for_outstanding;
  input ap_rst_n;
  input push;
  input pop;
  input \mOutPtr_reg[3] ;
  input \mOutPtr_reg[3]_0 ;
  input \mOutPtr_reg[3]_1 ;
  input m_axi_bi_ARREADY;
  input m_axi_bi_RVALID;
  input [32:0]D;
  input m_axi_bi_BVALID;
  input [29:0]in;
  input mem_reg;

  wire [31:2]ARADDR_Dummy;
  wire [17:2]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [32:0]D;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire \buff_rdata/push ;
  wire burst_end;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]dout;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire [29:0]in;
  wire \mOutPtr_reg[3] ;
  wire \mOutPtr_reg[3]_0 ;
  wire \mOutPtr_reg[3]_1 ;
  wire [29:0]m_axi_bi_ARADDR;
  wire [3:0]m_axi_bi_ARLEN;
  wire m_axi_bi_ARREADY;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;
  wire m_axi_bi_RVALID;
  wire mem_reg;
  wire pop;
  wire push;
  wire ready_for_outstanding;
  wire \rreq_burst_conv/rs_req/load_p2 ;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[17],ARLEN_Dummy[2],ARADDR_Dummy}),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .Q({burst_end,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p2_reg[32] (D),
        .din(RLAST_Dummy),
        .m_axi_bi_ARADDR(m_axi_bi_ARADDR),
        .m_axi_bi_ARLEN(m_axi_bi_ARLEN),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .m_axi_bi_RVALID(m_axi_bi_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg),
        .\state_reg[0] (RVALID_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_write bus_write
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_bi_BREADY(m_axi_bi_BREADY),
        .m_axi_bi_BVALID(m_axi_bi_BVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[17],ARLEN_Dummy[2],ARADDR_Dummy}),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .dout(dout),
        .dout_vld_reg(dout_vld_reg),
        .empty_n_reg(empty_n_reg),
        .in(in),
        .\mOutPtr_reg[3] (\mOutPtr_reg[3] ),
        .\mOutPtr_reg[3]_0 (\mOutPtr_reg[3]_0 ),
        .\mOutPtr_reg[3]_1 (\mOutPtr_reg[3]_1 ),
        .mem_reg(RVALID_Dummy),
        .mem_reg_0(mem_reg),
        .pop(pop),
        .push(push),
        .push_0(\buff_rdata/push ),
        .ready_for_outstanding(ready_for_outstanding));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_burst_converter
   (m_axi_bi_ARADDR,
    ost_ctrl_valid,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    push,
    ost_ctrl_info,
    m_axi_bi_ARLEN,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ARVALID_Dummy,
    ost_ctrl_ready,
    m_axi_bi_ARREADY,
    \dout_reg[0] ,
    D,
    E);
  output [29:0]m_axi_bi_ARADDR;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output push;
  output ost_ctrl_info;
  output [3:0]m_axi_bi_ARLEN;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ARVALID_Dummy;
  input ost_ctrl_ready;
  input m_axi_bi_ARREADY;
  input \dout_reg[0] ;
  input [31:0]D;
  input [0:0]E;

  wire ARVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [5:0]beat_len;
  wire \could_multi_bursts.addr_buf[13]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[31]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[31]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_6__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_7__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_8__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_9__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_6__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_7 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire [4:0]\could_multi_bursts.addr_step1 ;
  wire \could_multi_bursts.burst_valid_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_2__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_3__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_4__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_5__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_6__0_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire [3:0]\could_multi_bursts.len_tmp ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1__0_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire \dout_reg[0] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_0;
  wire end_from_4k1_carry__0_n_1;
  wire end_from_4k1_carry__0_n_2;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__1_n_3;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire last_sect_buf;
  wire last_sect_i_10__0_n_0;
  wire last_sect_i_11__0_n_0;
  wire last_sect_i_12__0_n_0;
  wire last_sect_i_13__0_n_0;
  wire last_sect_i_2__0_n_0;
  wire last_sect_i_3__0_n_0;
  wire last_sect_i_4__0_n_0;
  wire last_sect_i_5__0_n_0;
  wire last_sect_i_6__0_n_0;
  wire last_sect_i_7__0_n_0;
  wire last_sect_i_8__0_n_0;
  wire last_sect_i_9__0_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire [29:0]m_axi_bi_ARADDR;
  wire [3:0]m_axi_bi_ARLEN;
  wire m_axi_bi_ARREADY;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [5:0]p_0_in;
  wire p_15_in;
  wire [17:2]p_1_in;
  wire push;
  wire req_handling_reg_n_0;
  wire rs_req_n_1;
  wire rs_req_n_10;
  wire rs_req_n_11;
  wire rs_req_n_12;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_58;
  wire rs_req_n_6;
  wire rs_req_n_7;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_9;
  wire s_ready_t_reg;
  wire [31:2]sect_addr;
  wire [31:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__0_n_0 ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_len_buf[0]_i_1__0_n_0 ;
  wire \sect_len_buf[1]_i_1__0_n_0 ;
  wire \sect_len_buf[2]_i_1__0_n_0 ;
  wire \sect_len_buf[3]_i_1__0_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[1]_i_10__0_n_0 ;
  wire \sect_total[1]_i_11__0_n_0 ;
  wire \sect_total[1]_i_12__0_n_0 ;
  wire \sect_total[1]_i_13__0_n_0 ;
  wire \sect_total[1]_i_3__0_n_0 ;
  wire \sect_total[1]_i_4__0_n_0 ;
  wire \sect_total[1]_i_6__0_n_0 ;
  wire \sect_total[1]_i_7__0_n_0 ;
  wire \sect_total[1]_i_8__0_n_0 ;
  wire \sect_total[1]_i_9__0_n_0 ;
  wire \sect_total_buf[0]_i_2__0_n_0 ;
  wire \sect_total_buf[0]_i_3__0_n_0 ;
  wire \sect_total_buf[0]_i_4__0_n_0 ;
  wire \sect_total_buf[0]_i_5__0_n_0 ;
  wire \sect_total_buf[12]_i_2__0_n_0 ;
  wire \sect_total_buf[12]_i_3__0_n_0 ;
  wire \sect_total_buf[12]_i_4__0_n_0 ;
  wire \sect_total_buf[12]_i_5__0_n_0 ;
  wire \sect_total_buf[16]_i_2__0_n_0 ;
  wire \sect_total_buf[16]_i_3__0_n_0 ;
  wire \sect_total_buf[16]_i_4__0_n_0 ;
  wire \sect_total_buf[16]_i_5__0_n_0 ;
  wire \sect_total_buf[4]_i_2__0_n_0 ;
  wire \sect_total_buf[4]_i_3__0_n_0 ;
  wire \sect_total_buf[4]_i_4__0_n_0 ;
  wire \sect_total_buf[4]_i_5__0_n_0 ;
  wire \sect_total_buf[8]_i_2__0_n_0 ;
  wire \sect_total_buf[8]_i_3__0_n_0 ;
  wire \sect_total_buf[8]_i_4__0_n_0 ;
  wire \sect_total_buf[8]_i_5__0_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_7 ;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[31]_i_2__0_O_UNCONNECTED ;
  wire [3:1]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_end_from_4k1_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[2]),
        .Q(beat_len[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[17]),
        .Q(beat_len[5]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_2__0 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[11]),
        .O(\could_multi_bursts.addr_buf[13]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_3__0 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[10]),
        .O(\could_multi_bursts.addr_buf[13]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_4__0 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[9]),
        .O(\could_multi_bursts.addr_buf[13]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_5__0 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[8]),
        .O(\could_multi_bursts.addr_buf[13]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_2__0 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[15]),
        .O(\could_multi_bursts.addr_buf[17]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_3__0 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[14]),
        .O(\could_multi_bursts.addr_buf[17]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_4__0 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[13]),
        .O(\could_multi_bursts.addr_buf[17]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_5__0 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[12]),
        .O(\could_multi_bursts.addr_buf[17]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_2__0 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[19]),
        .O(\could_multi_bursts.addr_buf[21]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_3__0 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[18]),
        .O(\could_multi_bursts.addr_buf[21]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_4__0 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[17]),
        .O(\could_multi_bursts.addr_buf[21]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_5__0 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[16]),
        .O(\could_multi_bursts.addr_buf[21]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_2__0 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[23]),
        .O(\could_multi_bursts.addr_buf[25]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_3__0 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[22]),
        .O(\could_multi_bursts.addr_buf[25]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_4__0 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[21]),
        .O(\could_multi_bursts.addr_buf[25]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_5__0 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[20]),
        .O(\could_multi_bursts.addr_buf[25]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_2__0 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[27]),
        .O(\could_multi_bursts.addr_buf[29]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_3__0 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[26]),
        .O(\could_multi_bursts.addr_buf[29]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_4__0 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[25]),
        .O(\could_multi_bursts.addr_buf[29]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_5__0 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[24]),
        .O(\could_multi_bursts.addr_buf[29]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_buf[31]_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_bi_ARREADY),
        .O(ost_ctrl_valid));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_3__0 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[29]),
        .O(\could_multi_bursts.addr_buf[31]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_4__0 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[28]),
        .O(\could_multi_bursts.addr_buf[31]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_2__0 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_3__0 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_4__0 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_5__0 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_6__0 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(m_axi_bi_ARADDR[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[5]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_7__0 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(m_axi_bi_ARADDR[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[5]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_8__0 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(m_axi_bi_ARADDR[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[5]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_9__0 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(m_axi_bi_ARADDR[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[5]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[9]_i_2__0 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[9]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_3__0 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[7]),
        .O(\could_multi_bursts.addr_buf[9]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_4__0 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_5__0 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[5]),
        .O(\could_multi_bursts.addr_buf[9]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[9]_i_6__0 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(m_axi_bi_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_6__0_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[11]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[13]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[13]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[13]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[13]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[13]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[14]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[15]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[17]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[17]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[17]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[17]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[17]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[19]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[21]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[21]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[21]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[21]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[21]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[22]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[23]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[25]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[25]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[25]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[25]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[25]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[27]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[29]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[29]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[29]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[29]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[29]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_7 ),
        .Q(m_axi_bi_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_6 ),
        .Q(m_axi_bi_ARADDR[29]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[31]_i_2__0 
       (.CI(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[31]_i_2__0_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[31]_i_2__0_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_6 ,\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_7 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[31]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[31]_i_4__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[3]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[5]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_5__0_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[5]_i_6__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_7__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_8__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_9__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[6]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[7]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[9]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[9]_i_2__0_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[9]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[9]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[9]_i_5__0_n_0 ,\could_multi_bursts.addr_buf[9]_i_6__0_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1__0 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.addr_step[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.addr_step[4]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.addr_step[5]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\sect_len_buf_reg_n_0_[3] ),
        .O(\could_multi_bursts.addr_step1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.addr_step[6]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step1 [4]));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [0]),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [1]),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [2]),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [3]),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [4]),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.burst_valid_i_1__0 
       (.I0(\could_multi_bursts.burst_valid_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(ost_ctrl_ready),
        .I3(m_axi_bi_ARREADY),
        .O(\could_multi_bursts.burst_valid_i_1__0_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1__0_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \could_multi_bursts.last_loop_i_1__0 
       (.I0(\could_multi_bursts.last_loop_i_2__0_n_0 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[3]),
        .I3(p_0_in[4]),
        .I4(p_15_in),
        .I5(\could_multi_bursts.last_loop_i_3__0_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0F000F11)) 
    \could_multi_bursts.last_loop_i_2__0 
       (.I0(\could_multi_bursts.last_loop_i_4__0_n_0 ),
        .I1(\could_multi_bursts.last_loop_i_5__0_n_0 ),
        .I2(beat_len[5]),
        .I3(single_sect__18),
        .I4(\could_multi_bursts.last_loop_i_6__0_n_0 ),
        .O(\could_multi_bursts.last_loop_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_4__0 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[5]),
        .O(\could_multi_bursts.last_loop_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_5__0 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[4]),
        .O(\could_multi_bursts.last_loop_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_6__0 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[6]),
        .O(\could_multi_bursts.last_loop_i_6__0_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1__0_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[0]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[1]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[2]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [3]));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [0]),
        .Q(m_axi_bi_ARLEN[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [1]),
        .Q(m_axi_bi_ARLEN[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [2]),
        .Q(m_axi_bi_ARLEN[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [3]),
        .Q(m_axi_bi_ARLEN[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[0]_i_2__0 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[4]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(p_15_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[1]_i_2__0 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[5]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(p_15_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[2]_i_2__0 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[6]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(p_15_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[3]_i_2__0 
       (.I0(end_from_4k[7]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[7]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[4]_i_3__0 
       (.I0(end_from_4k[8]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[8]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hCFAA00AA)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(req_handling_reg_n_0),
        .I1(m_axi_bi_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[5]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[5]_i_4__0 
       (.I0(end_from_4k[9]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[9]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF44C4CCCC)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_bi_ARREADY),
        .I4(\could_multi_bursts.last_loop_reg_n_0 ),
        .I5(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1__0_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__0_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56}),
        .O(end_from_4k1[5:2]),
        .S({rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CO({end_from_4k1_carry__0_n_0,end_from_4k1_carry__0_n_1,end_from_4k1_carry__0_n_2,end_from_4k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52}),
        .O(end_from_4k1[9:6]),
        .S({rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_0),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3:1],end_from_4k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rs_req_n_48}),
        .O({NLW_end_from_4k1_carry__1_O_UNCONNECTED[3:2],end_from_4k1[11:10]}),
        .S({1'b0,1'b0,rs_req_n_87,rs_req_n_88}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(ap_rst_n_inv));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__0
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_10__0
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_13__0_n_0),
        .O(last_sect_i_10__0_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_11__0
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[3]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[3]),
        .O(last_sect_i_11__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_12__0
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(last_sect_i_12__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_13__0
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_13__0_n_0));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    last_sect_i_2__0
       (.I0(last_sect_i_3__0_n_0),
        .I1(last_sect_i_4__0_n_0),
        .I2(last_sect_i_5__0_n_0),
        .I3(last_sect_i_6__0_n_0),
        .I4(p_15_in),
        .I5(last_sect_reg_n_0),
        .O(last_sect_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    last_sect_i_3__0
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total_buf_reg[7]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[1]),
        .I4(first_sect_reg_n_0),
        .I5(last_sect_i_7__0_n_0),
        .O(last_sect_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    last_sect_i_4__0
       (.I0(last_sect_i_8__0_n_0),
        .I1(sect_total[8]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[8]),
        .I4(sect_total[9]),
        .I5(sect_total_buf_reg[9]),
        .O(last_sect_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_5__0
       (.I0(last_sect_i_9__0_n_0),
        .I1(sect_total[17]),
        .I2(sect_total[16]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[17]),
        .I5(sect_total_buf_reg[16]),
        .O(last_sect_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_6__0
       (.I0(last_sect_i_10__0_n_0),
        .I1(sect_total[14]),
        .I2(sect_total[12]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[14]),
        .I5(sect_total_buf_reg[12]),
        .O(last_sect_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_7__0
       (.I0(first_sect_reg_n_0),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h008830B800000000)) 
    last_sect_i_8__0
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .I3(sect_total[5]),
        .I4(sect_total_buf_reg[5]),
        .I5(last_sect_i_11__0_n_0),
        .O(last_sect_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_9__0
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .I3(sect_total[18]),
        .I4(sect_total_buf_reg[18]),
        .I5(last_sect_i_12__0_n_0),
        .O(last_sect_i_9__0_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_1),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[6][0]_srl7_i_1__0 
       (.I0(\dout_reg[0] ),
        .I1(m_axi_bi_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[6][0]_srl7_i_2__0 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_58),
        .Q(req_handling_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice rs_req
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D({rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24}),
        .E(first_sect),
        .Q({p_1_in[17],p_1_in[2],rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56}),
        .S({\sect_total[1]_i_10__0_n_0 ,\sect_total[1]_i_11__0_n_0 ,\sect_total[1]_i_12__0_n_0 ,\sect_total[1]_i_13__0_n_0 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[11]_0 ({rs_req_n_87,rs_req_n_88}),
        .\data_p1_reg[49]_0 (sect_total1),
        .\data_p1_reg[5]_0 ({rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82}),
        .\data_p1_reg[9]_0 ({rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86}),
        .\data_p2_reg[63]_0 (D),
        .\data_p2_reg[63]_1 (E),
        .last_sect_reg(last_sect_i_2__0_n_0),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(last_sect_reg_n_0),
        .req_handling_reg_0(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total[19]_i_5__0_0 (sect_total),
        .\sect_total_buf_reg[0] (\could_multi_bursts.burst_valid_reg_0 ),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\sect_total_reg[1] ({\sect_total[1]_i_6__0_n_0 ,\sect_total[1]_i_7__0_n_0 ,\sect_total[1]_i_8__0_n_0 ,\sect_total[1]_i_9__0_n_0 }),
        .\sect_total_reg[1]_0 ({\sect_total[1]_i_3__0_n_0 ,\sect_total[1]_i_4__0_n_0 }),
        .single_sect__18(single_sect__18),
        .\state_reg[0]_0 (rs_req_n_58));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_2__0 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_5),
        .Q(sect_cnt[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_len[0]),
        .I1(single_sect__18),
        .I2(end_from_4k[0]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(end_from_4k[1]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[1]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(end_from_4k[2]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[2]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(end_from_4k[3]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[3]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[3]_i_1__0_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_10__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_53),
        .O(\sect_total[1]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_11__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_54),
        .O(\sect_total[1]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_12__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_55),
        .O(\sect_total[1]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_13__0 
       (.I0(p_1_in[2]),
        .I1(rs_req_n_56),
        .O(\sect_total[1]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_3__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_47),
        .O(\sect_total[1]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_4__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_48),
        .O(\sect_total[1]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_6__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_49),
        .O(\sect_total[1]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_7__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_50),
        .O(\sect_total[1]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_8__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_51),
        .O(\sect_total[1]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_9__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_52),
        .O(\sect_total[1]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2__0 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3__0 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4__0 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5__0 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2__0 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3__0 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4__0 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5__0 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2__0 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3__0 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4__0 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5__0 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2__0 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3__0 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4__0 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5__0 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2__0 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3__0 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4__0 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5__0 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5__0_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__0_n_0 ,\sect_total_buf_reg[0]_i_1__0_n_1 ,\sect_total_buf_reg[0]_i_1__0_n_2 ,\sect_total_buf_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__0_n_4 ,\sect_total_buf_reg[0]_i_1__0_n_5 ,\sect_total_buf_reg[0]_i_1__0_n_6 ,\sect_total_buf_reg[0]_i_1__0_n_7 }),
        .S({\sect_total_buf[0]_i_2__0_n_0 ,\sect_total_buf[0]_i_3__0_n_0 ,\sect_total_buf[0]_i_4__0_n_0 ,\sect_total_buf[0]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1__0 
       (.CI(\sect_total_buf_reg[8]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1__0_n_0 ,\sect_total_buf_reg[12]_i_1__0_n_1 ,\sect_total_buf_reg[12]_i_1__0_n_2 ,\sect_total_buf_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1__0_n_4 ,\sect_total_buf_reg[12]_i_1__0_n_5 ,\sect_total_buf_reg[12]_i_1__0_n_6 ,\sect_total_buf_reg[12]_i_1__0_n_7 }),
        .S({\sect_total_buf[12]_i_2__0_n_0 ,\sect_total_buf[12]_i_3__0_n_0 ,\sect_total_buf[12]_i_4__0_n_0 ,\sect_total_buf[12]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1__0 
       (.CI(\sect_total_buf_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1__0_n_1 ,\sect_total_buf_reg[16]_i_1__0_n_2 ,\sect_total_buf_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1__0_n_4 ,\sect_total_buf_reg[16]_i_1__0_n_5 ,\sect_total_buf_reg[16]_i_1__0_n_6 ,\sect_total_buf_reg[16]_i_1__0_n_7 }),
        .S({\sect_total_buf[16]_i_2__0_n_0 ,\sect_total_buf[16]_i_3__0_n_0 ,\sect_total_buf[16]_i_4__0_n_0 ,\sect_total_buf[16]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1__0 
       (.CI(\sect_total_buf_reg[0]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1__0_n_0 ,\sect_total_buf_reg[4]_i_1__0_n_1 ,\sect_total_buf_reg[4]_i_1__0_n_2 ,\sect_total_buf_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1__0_n_4 ,\sect_total_buf_reg[4]_i_1__0_n_5 ,\sect_total_buf_reg[4]_i_1__0_n_6 ,\sect_total_buf_reg[4]_i_1__0_n_7 }),
        .S({\sect_total_buf[4]_i_2__0_n_0 ,\sect_total_buf[4]_i_3__0_n_0 ,\sect_total_buf[4]_i_4__0_n_0 ,\sect_total_buf[4]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1__0 
       (.CI(\sect_total_buf_reg[4]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1__0_n_0 ,\sect_total_buf_reg[8]_i_1__0_n_1 ,\sect_total_buf_reg[8]_i_1__0_n_2 ,\sect_total_buf_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__0_n_4 ,\sect_total_buf_reg[8]_i_1__0_n_5 ,\sect_total_buf_reg[8]_i_1__0_n_6 ,\sect_total_buf_reg[8]_i_1__0_n_7 }),
        .S({\sect_total_buf[8]_i_2__0_n_0 ,\sect_total_buf[8]_i_3__0_n_0 ,\sect_total_buf[8]_i_4__0_n_0 ,\sect_total_buf[8]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_48),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_47),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_46),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_45),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_44),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_43),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_42),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_41),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_40),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_39),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_38),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_37),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_36),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_35),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_34),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_33),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_32),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_31),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_30),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_29),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_56),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_28),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_27),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_55),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_54),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_53),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_52),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_51),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_50),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_49),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1__0 
       (.I0(rs_req_n_56),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1__0 
       (.I0(rs_req_n_55),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1__0 
       (.I0(rs_req_n_54),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1__0 
       (.I0(rs_req_n_53),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1__0 
       (.I0(rs_req_n_52),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1__0 
       (.I0(rs_req_n_51),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1__0 
       (.I0(rs_req_n_50),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1__0 
       (.I0(rs_req_n_49),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1__0 
       (.I0(rs_req_n_48),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1__0 
       (.I0(rs_req_n_47),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo
   (bi_ARREADY,
    E,
    S,
    Q,
    \dout_reg[32] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    push,
    tmp_valid_reg,
    ARREADY_Dummy,
    in);
  output bi_ARREADY;
  output [0:0]E;
  output [0:0]S;
  output [30:0]Q;
  output \dout_reg[32] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input push;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input [29:0]in;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [30:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bi_ARREADY;
  wire \dout_reg[32] ;
  wire dout_vld_i_1__3_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__3_n_0;
  wire [29:0]in;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_2__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[1]_i_1__0_n_0 ;
  wire \raddr[2]_i_1__0_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire rreq_valid;
  wire tmp_valid_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_srl U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[32]_0 (\dout_reg[32] ),
        .\dout_reg[32]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[32]_2 (\raddr_reg_n_0_[1] ),
        .\dout_reg[32]_3 (\raddr_reg_n_0_[2] ),
        .in(in),
        .pop(pop),
        .push(push),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_vld_i_1__3
       (.I0(empty_n_reg_n_0),
        .I1(rreq_valid),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg),
        .O(dout_vld_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_0),
        .Q(rreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAA0000)) 
    empty_n_i_1__0
       (.I0(p_0_in),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_0),
        .I5(push),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(bi_ARREADY),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(bi_ARREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__3 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h5955AAAA)) 
    \mOutPtr[3]_i_1__3 
       (.I0(push),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2__2 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_2__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1__0 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_0),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1__0 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1__0 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \tmp_addr[31]_i_1__0 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .O(E));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized1
   (burst_valid,
    full_n_reg_0,
    empty_n_reg_0,
    din,
    push_0,
    ost_ctrl_info,
    ap_clk,
    ap_rst_n_inv,
    pop,
    ap_rst_n,
    ost_ctrl_valid,
    push,
    Q,
    dout_vld_reg_0,
    RREADY_Dummy);
  output burst_valid;
  output full_n_reg_0;
  output empty_n_reg_0;
  output [0:0]din;
  input push_0;
  input ost_ctrl_info;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input ap_rst_n;
  input ost_ctrl_valid;
  input push;
  input [0:0]Q;
  input [0:0]dout_vld_reg_0;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire [0:0]din;
  wire dout_vld_i_1__5_n_0;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__6_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__6_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_2__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[1]_i_1__0_n_0 ;
  wire \raddr[2]_i_1__0_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_srl__parameterized0 U_fifo_srl
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .\dout_reg[0]_0 (\raddr_reg_n_0_[0] ),
        .\dout_reg[0]_1 (\raddr_reg_n_0_[1] ),
        .\dout_reg[0]_2 (\raddr_reg_n_0_[2] ),
        .mem_reg(burst_valid),
        .ost_ctrl_info(ost_ctrl_info),
        .pop(pop),
        .push_0(push_0));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__5
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__5_n_0),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__6_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__6_n_0),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[3]_i_1__5 
       (.I0(full_n_reg_0),
        .I1(ost_ctrl_valid),
        .I2(push),
        .I3(Q),
        .I4(burst_valid),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__3 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[3]_i_3__1 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(push),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[3]_i_2__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h07070707F8F8F888)) 
    \raddr[0]_i_1__0 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .I2(p_8_in),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h666698CC98CC98CC)) 
    \raddr[1]_i_1__0 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_0),
        .I5(p_12_in),
        .O(\raddr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7878E0F0E0F0E0F0)) 
    \raddr[2]_i_1__0 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_0),
        .I5(p_12_in),
        .O(\raddr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[2]_i_2__0 
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(push),
        .I4(ost_ctrl_valid),
        .I5(full_n_reg_0),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized1_8
   (ost_ctrl_ready,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ost_ctrl_valid,
    RBURST_READY_Dummy);
  output ost_ctrl_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ost_ctrl_valid;
  input RBURST_READY_Dummy;

  wire RBURST_READY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__4_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__5_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__5_n_0;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_2__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire need_rlast;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire pop;

  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__4
       (.I0(empty_n_reg_n_0),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .O(dout_vld_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_0),
        .Q(need_rlast),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__5_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(empty_n_reg_n_0),
        .I4(ost_ctrl_ready),
        .I5(ost_ctrl_valid),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(full_n_i_2__5_n_0),
        .I2(ost_ctrl_valid),
        .I3(ost_ctrl_ready),
        .I4(pop),
        .O(full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    full_n_i_3__1
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_0),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h78778888)) 
    \mOutPtr[3]_i_1__6 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__4 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[3]_i_3__2 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(empty_n_reg_n_0),
        .I3(need_rlast),
        .I4(RBURST_READY_Dummy),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[3]_i_2__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized3
   (bi_RVALID,
    full_n_reg_0,
    E,
    empty_n_reg_0,
    dout,
    ap_rst_n_inv,
    dout_vld_reg_0,
    ap_clk,
    ap_rst_n,
    mem_reg,
    pop,
    \mOutPtr_reg[3]_0 ,
    \mOutPtr_reg[3]_1 ,
    \mOutPtr_reg[3]_2 ,
    mem_reg_0,
    din);
  output bi_RVALID;
  output full_n_reg_0;
  output [0:0]E;
  output empty_n_reg_0;
  output [32:0]dout;
  input ap_rst_n_inv;
  input dout_vld_reg_0;
  input ap_clk;
  input ap_rst_n;
  input [0:0]mem_reg;
  input pop;
  input \mOutPtr_reg[3]_0 ;
  input \mOutPtr_reg[3]_1 ;
  input \mOutPtr_reg[3]_2 ;
  input mem_reg_0;
  input [33:0]din;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bi_RVALID;
  wire [33:0]din;
  wire [32:0]dout;
  wire dout_vld_reg_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__4_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_i_3__2_n_0;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_1__0_n_0 ;
  wire \mOutPtr[5]_i_1__0_n_0 ;
  wire \mOutPtr[5]_i_2__0_n_0 ;
  wire \mOutPtr[5]_i_3__0_n_0 ;
  wire \mOutPtr[6]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_2__0_n_0 ;
  wire \mOutPtr[7]_i_3__0_n_0 ;
  wire \mOutPtr[7]_i_5__0_n_0 ;
  wire \mOutPtr_reg[3]_0 ;
  wire \mOutPtr_reg[3]_1 ;
  wire \mOutPtr_reg[3]_2 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire [0:0]mem_reg;
  wire mem_reg_0;
  wire pop;
  wire [6:0]raddr;
  wire [6:0]rnext;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1__0_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[2]_i_2__0_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[6]_i_2__0_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_mem__parameterized0 U_fifo_mem
       (.Q({\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .WEBWE(E),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .dout(dout),
        .mem_reg_0(full_n_reg_0),
        .mem_reg_1(mem_reg),
        .mem_reg_2(mem_reg_0),
        .pop(pop),
        .raddr(raddr),
        .rnext(rnext));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(bi_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__4_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .I4(empty_n_i_3__0_n_0),
        .O(empty_n_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_3__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_0),
        .I2(mem_reg),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__4_n_0));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(full_n_i_3__2_n_0),
        .O(full_n_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h96999999)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[5]_i_1__0 
       (.I0(\mOutPtr[5]_i_2__0_n_0 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(\mOutPtr[5]_i_3__0_n_0 ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3__0 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[6]_i_1__0 
       (.I0(\mOutPtr[7]_i_3__0_n_0 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(\mOutPtr[7]_i_5__0_n_0 ),
        .I5(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[7]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(mem_reg),
        .I2(pop),
        .O(\mOutPtr[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5EFEA101)) 
    \mOutPtr[7]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr[7]_i_3__0_n_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[7]_i_5__0_n_0 ),
        .I4(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[7]_i_3__0 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222A2A2A2A2A2)) 
    \mOutPtr[7]_i_4__0 
       (.I0(E),
        .I1(empty_n_reg_0),
        .I2(bi_RVALID),
        .I3(\mOutPtr_reg[3]_0 ),
        .I4(\mOutPtr_reg[3]_1 ),
        .I5(\mOutPtr_reg[3]_2 ),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[7]_i_5__0 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[7]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[5]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[6]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[7]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr[6]_i_2__0_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__0 
       (.I0(\waddr[2]_i_2__0_n_0 ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__0 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr[2]_i_2__0_n_0 ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(\waddr[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_2__0 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[5] ),
        .O(\waddr[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[3]_i_1__0 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr[6]_i_2__0_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\waddr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[4]_i_1__0 
       (.I0(\waddr[6]_i_2__0_n_0 ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[5]_i_1__0 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[6]_i_2__0_n_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\waddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[6]_i_1__0 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr[6]_i_2__0_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[6]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[6]_i_2__0 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[2] ),
        .O(\waddr[6]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_load
   (bi_ARREADY,
    bi_RVALID,
    RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    push_0,
    empty_n_reg,
    E,
    D,
    dout,
    ap_rst_n_inv,
    ap_clk,
    dout_vld_reg,
    ready_for_outstanding,
    ap_rst_n,
    push,
    mem_reg,
    pop,
    ARREADY_Dummy,
    \mOutPtr_reg[3] ,
    \mOutPtr_reg[3]_0 ,
    \mOutPtr_reg[3]_1 ,
    in,
    mem_reg_0,
    din);
  output bi_ARREADY;
  output bi_RVALID;
  output RREADY_Dummy;
  output ARVALID_Dummy;
  output RBURST_READY_Dummy;
  output push_0;
  output empty_n_reg;
  output [0:0]E;
  output [31:0]D;
  output [32:0]dout;
  input ap_rst_n_inv;
  input ap_clk;
  input dout_vld_reg;
  input ready_for_outstanding;
  input ap_rst_n;
  input push;
  input [0:0]mem_reg;
  input pop;
  input ARREADY_Dummy;
  input \mOutPtr_reg[3] ;
  input \mOutPtr_reg[3]_0 ;
  input \mOutPtr_reg[3]_1 ;
  input [29:0]in;
  input mem_reg_0;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire [33:0]din;
  wire [32:0]dout;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire [29:0]in;
  wire \mOutPtr_reg[3] ;
  wire \mOutPtr_reg[3]_0 ;
  wire \mOutPtr_reg[3]_1 ;
  wire [0:0]mem_reg;
  wire mem_reg_0;
  wire next_rreq;
  wire pop;
  wire push;
  wire push_0;
  wire ready_for_outstanding;
  wire [0:0]rreq_len;
  wire [17:2]tmp_len0;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire [3:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_len0_carry_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized3 buff_rdata
       (.E(push_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bi_RVALID(bi_RVALID),
        .din(din),
        .dout(dout),
        .dout_vld_reg_0(dout_vld_reg),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(RREADY_Dummy),
        .\mOutPtr_reg[3]_0 (\mOutPtr_reg[3] ),
        .\mOutPtr_reg[3]_1 (\mOutPtr_reg[3]_0 ),
        .\mOutPtr_reg[3]_2 (\mOutPtr_reg[3]_1 ),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .pop(pop));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1__0 
       (.I0(ARVALID_Dummy),
        .I1(ARREADY_Dummy),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(next_rreq),
        .Q({rreq_len,fifo_rreq_n_4,fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33}),
        .S(fifo_rreq_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bi_ARREADY(bi_ARREADY),
        .\dout_reg[32] (fifo_rreq_n_34),
        .in(in),
        .push(push),
        .tmp_valid_reg(ARVALID_Dummy));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(D[8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(D[9]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(D[10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(D[11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(D[12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(D[13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(D[14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(D[15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(D[16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(D[17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(D[18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(D[19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_13),
        .Q(D[20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_12),
        .Q(D[21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_11),
        .Q(D[22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_10),
        .Q(D[23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_9),
        .Q(D[24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_8),
        .Q(D[25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_7),
        .Q(D[26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_6),
        .Q(D[27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(D[0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_5),
        .Q(D[28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_4),
        .Q(D[29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(D[1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(D[2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(D[3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(D[4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(D[5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(D[6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(D[7]),
        .R(ap_rst_n_inv));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3:2],tmp_len0_carry_n_2,tmp_len0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,rreq_len,1'b0}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[3],tmp_len0[17],tmp_len0[2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,fifo_rreq_n_2,1'b1}));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[17]),
        .Q(D[31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(D[30]),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_34),
        .Q(ARVALID_Dummy),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_mem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_mem__parameterized0
   (rnext,
    WEBWE,
    dout,
    raddr,
    pop,
    mem_reg_0,
    mem_reg_1,
    ap_clk,
    mem_reg_2,
    ap_rst_n_inv,
    Q,
    din);
  output [6:0]rnext;
  output [0:0]WEBWE;
  output [32:0]dout;
  input [6:0]raddr;
  input pop;
  input mem_reg_0;
  input [0:0]mem_reg_1;
  input ap_clk;
  input mem_reg_2;
  input ap_rst_n_inv;
  input [6:0]Q;
  input [33:0]din;

  wire [6:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [5:4]data0;
  wire [33:0]din;
  wire [32:0]dout;
  wire mem_reg_0;
  wire [0:0]mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_n_33;
  wire pop;
  wire [6:0]raddr;
  wire [6:0]raddr_reg;
  wire \raddr_reg[3]_i_2__0_n_0 ;
  wire \raddr_reg[3]_i_3__0_n_0 ;
  wire \raddr_reg[6]_i_2__0_n_0 ;
  wire \raddr_reg[6]_i_3__0_n_0 ;
  wire [6:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4318" *) 
  (* RTL_RAM_NAME = "inst/bi_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "384" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP({dout[32],mem_reg_n_33}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_2),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3__0
       (.I0(mem_reg_0),
        .I1(mem_reg_1),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'h0000FFFFFF7F0000)) 
    \raddr_reg[0]_i_1__0 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .I3(\raddr_reg[6]_i_2__0_n_0 ),
        .I4(pop),
        .I5(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h0EFFE000)) 
    \raddr_reg[1]_i_1__0 
       (.I0(\raddr_reg[3]_i_2__0_n_0 ),
        .I1(\raddr_reg[6]_i_2__0_n_0 ),
        .I2(raddr[0]),
        .I3(pop),
        .I4(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h0EEEFFFFE0000000)) 
    \raddr_reg[2]_i_1__0 
       (.I0(\raddr_reg[3]_i_2__0_n_0 ),
        .I1(\raddr_reg[6]_i_2__0_n_0 ),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(pop),
        .I5(raddr[2]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h0EEEFFFFE0000000)) 
    \raddr_reg[3]_i_1__0 
       (.I0(\raddr_reg[3]_i_2__0_n_0 ),
        .I1(\raddr_reg[6]_i_2__0_n_0 ),
        .I2(raddr[2]),
        .I3(\raddr_reg[3]_i_3__0_n_0 ),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr_reg[3]_i_2__0 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .O(\raddr_reg[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr_reg[3]_i_3__0 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(\raddr_reg[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hF700FFFFFF000000)) 
    \raddr_reg[4]_i_1__0 
       (.I0(raddr[5]),
        .I1(raddr[6]),
        .I2(\raddr_reg[6]_i_2__0_n_0 ),
        .I3(data0[4]),
        .I4(pop),
        .I5(raddr[4]),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \raddr_reg[4]_i_2__0 
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(data0[4]));
  LUT6 #(
    .INIT(64'hF700FFFFFF000000)) 
    \raddr_reg[5]_i_1__0 
       (.I0(raddr[4]),
        .I1(raddr[6]),
        .I2(\raddr_reg[6]_i_2__0_n_0 ),
        .I3(data0[5]),
        .I4(pop),
        .I5(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \raddr_reg[5]_i_2__0 
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[4]),
        .I5(raddr[5]),
        .O(data0[5]));
  LUT6 #(
    .INIT(64'h55F7FFFFAA000000)) 
    \raddr_reg[6]_i_1__0 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(\raddr_reg[6]_i_2__0_n_0 ),
        .I3(\raddr_reg[6]_i_3__0_n_0 ),
        .I4(pop),
        .I5(raddr[6]),
        .O(rnext[6]));
  LUT6 #(
    .INIT(64'hBFBFFFBFFFBFFFBF)) 
    \raddr_reg[6]_i_2__0 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(raddr[5]),
        .I4(raddr[3]),
        .I5(raddr[4]),
        .O(\raddr_reg[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[6]_i_3__0 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(\raddr_reg[6]_i_3__0_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_read
   (m_axi_bi_ARADDR,
    ARREADY_Dummy,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    Q,
    \state_reg[0] ,
    din,
    m_axi_bi_ARLEN,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    push,
    RREADY_Dummy,
    ARVALID_Dummy,
    m_axi_bi_ARREADY,
    RBURST_READY_Dummy,
    m_axi_bi_RVALID,
    D,
    \data_p2_reg[32] ,
    E);
  output [29:0]m_axi_bi_ARADDR;
  output ARREADY_Dummy;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  output [3:0]m_axi_bi_ARLEN;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input push;
  input RREADY_Dummy;
  input ARVALID_Dummy;
  input m_axi_bi_ARREADY;
  input RBURST_READY_Dummy;
  input m_axi_bi_RVALID;
  input [31:0]D;
  input [32:0]\data_p2_reg[32] ;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p2_reg[32] ;
  wire [0:0]din;
  wire fifo_burst_n_1;
  wire fifo_burst_n_2;
  wire [29:0]m_axi_bi_ARADDR;
  wire [3:0]m_axi_bi_ARLEN;
  wire m_axi_bi_ARREADY;
  wire m_axi_bi_RVALID;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire pop;
  wire push;
  wire push_0;
  wire s_ready_t_reg;
  wire [0:0]\state_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized1 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .din(din),
        .dout_vld_reg_0(\state_reg[0] ),
        .empty_n_reg_0(fifo_burst_n_2),
        .full_n_reg_0(fifo_burst_n_1),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop),
        .push(push),
        .push_0(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized1_8 fifo_rctl
       (.RBURST_READY_Dummy(RBURST_READY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_burst_converter rreq_burst_conv
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D(D),
        .E(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\dout_reg[0] (fifo_burst_n_1),
        .m_axi_bi_ARADDR(m_axi_bi_ARADDR),
        .m_axi_bi_ARLEN(m_axi_bi_ARLEN),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push_0),
        .s_ready_t_reg(ARREADY_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\data_p1_reg[32]_0 (Q),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .\dout_reg[0] (fifo_burst_n_2),
        .m_axi_bi_RVALID(m_axi_bi_RVALID),
        .pop(pop),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice
   (s_ready_t_reg_0,
    ap_rst_n_0,
    next_req,
    E,
    p_15_in,
    D,
    Q,
    single_sect__18,
    \state_reg[0]_0 ,
    \data_p1_reg[49]_0 ,
    \data_p1_reg[5]_0 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[11]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    last_sect_reg,
    ARVALID_Dummy,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    req_handling_reg,
    req_handling_reg_0,
    ost_ctrl_ready,
    \sect_total_buf_reg[0] ,
    m_axi_bi_ARREADY,
    \sect_total_buf_reg[0]_0 ,
    \sect_total_buf_reg[0]_1 ,
    \sect_total[19]_i_5__0_0 ,
    \data_p2_reg[63]_0 ,
    S,
    \sect_total_reg[1] ,
    \sect_total_reg[1]_0 ,
    \data_p2_reg[63]_1 );
  output s_ready_t_reg_0;
  output ap_rst_n_0;
  output next_req;
  output [0:0]E;
  output p_15_in;
  output [19:0]D;
  output [31:0]Q;
  output single_sect__18;
  output \state_reg[0]_0 ;
  output [19:0]\data_p1_reg[49]_0 ;
  output [3:0]\data_p1_reg[5]_0 ;
  output [3:0]\data_p1_reg[9]_0 ;
  output [1:0]\data_p1_reg[11]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg;
  input ARVALID_Dummy;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg;
  input req_handling_reg_0;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[0] ;
  input m_axi_bi_ARREADY;
  input \sect_total_buf_reg[0]_0 ;
  input \sect_total_buf_reg[0]_1 ;
  input [19:0]\sect_total[19]_i_5__0_0 ;
  input [31:0]\data_p2_reg[63]_0 ;
  input [3:0]S;
  input [3:0]\sect_total_reg[1] ;
  input [1:0]\sect_total_reg[1]_0 ;
  input [0:0]\data_p2_reg[63]_1 ;

  wire ARVALID_Dummy;
  wire [19:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[49]_i_2__0_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [1:0]\data_p1_reg[11]_0 ;
  wire [19:0]\data_p1_reg[49]_0 ;
  wire [3:0]\data_p1_reg[5]_0 ;
  wire [3:0]\data_p1_reg[9]_0 ;
  wire [63:2]data_p2;
  wire [31:0]\data_p2_reg[63]_0 ;
  wire [0:0]\data_p2_reg[63]_1 ;
  wire last_sect_reg;
  wire load_p1;
  wire m_axi_bi_ARREADY;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_valid;
  wire s_ready_t_i_1__3_n_0;
  wire s_ready_t_reg_0;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_total[19]_i_4__0_n_0 ;
  wire [19:0]\sect_total[19]_i_5__0_0 ;
  wire \sect_total[19]_i_5__0_n_0 ;
  wire \sect_total[19]_i_6__0_n_0 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_buf_reg[0]_1 ;
  wire \sect_total_reg[13]_i_1__0_n_0 ;
  wire \sect_total_reg[13]_i_1__0_n_1 ;
  wire \sect_total_reg[13]_i_1__0_n_2 ;
  wire \sect_total_reg[13]_i_1__0_n_3 ;
  wire \sect_total_reg[17]_i_1__0_n_0 ;
  wire \sect_total_reg[17]_i_1__0_n_1 ;
  wire \sect_total_reg[17]_i_1__0_n_2 ;
  wire \sect_total_reg[17]_i_1__0_n_3 ;
  wire \sect_total_reg[19]_i_2__0_n_3 ;
  wire [3:0]\sect_total_reg[1] ;
  wire [1:0]\sect_total_reg[1]_0 ;
  wire \sect_total_reg[1]_i_1__0_n_0 ;
  wire \sect_total_reg[1]_i_1__0_n_1 ;
  wire \sect_total_reg[1]_i_1__0_n_2 ;
  wire \sect_total_reg[1]_i_1__0_n_3 ;
  wire \sect_total_reg[1]_i_2__0_n_0 ;
  wire \sect_total_reg[1]_i_2__0_n_1 ;
  wire \sect_total_reg[1]_i_2__0_n_2 ;
  wire \sect_total_reg[1]_i_2__0_n_3 ;
  wire \sect_total_reg[1]_i_5__0_n_0 ;
  wire \sect_total_reg[1]_i_5__0_n_1 ;
  wire \sect_total_reg[1]_i_5__0_n_2 ;
  wire \sect_total_reg[1]_i_5__0_n_3 ;
  wire \sect_total_reg[5]_i_1__0_n_0 ;
  wire \sect_total_reg[5]_i_1__0_n_1 ;
  wire \sect_total_reg[5]_i_1__0_n_2 ;
  wire \sect_total_reg[5]_i_1__0_n_3 ;
  wire \sect_total_reg[9]_i_1__0_n_0 ;
  wire \sect_total_reg[9]_i_1__0_n_1 ;
  wire \sect_total_reg[9]_i_1__0_n_2 ;
  wire \sect_total_reg[9]_i_1__0_n_3 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [3:1]\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_sect_total_reg[19]_i_2__0_O_UNCONNECTED ;
  wire [1:0]\NLW_sect_total_reg[1]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_5__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(ARVALID_Dummy),
        .I1(next_req),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(next_req),
        .I2(ARVALID_Dummy),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[49]_i_1__0 
       (.I0(next_req),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ARVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_2__0 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[49]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_2__0_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1__0
       (.I0(Q[7]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2__0
       (.I0(Q[6]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3__0
       (.I0(Q[5]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4__0
       (.I0(Q[4]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1__0
       (.I0(Q[9]),
        .I1(Q[31]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2__0
       (.I0(Q[8]),
        .I1(Q[31]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1__0
       (.I0(Q[3]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2__0
       (.I0(Q[2]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3__0
       (.I0(Q[1]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4__0
       (.I0(Q[0]),
        .I1(Q[30]),
        .O(\data_p1_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h08)) 
    last_sect_i_1__0
       (.I0(ap_rst_n),
        .I1(last_sect_reg),
        .I2(next_req),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hAAAEEEEE)) 
    req_handling_i_1__0
       (.I0(req_valid),
        .I1(req_handling_reg_0),
        .I2(single_sect__18),
        .I3(req_handling_reg),
        .I4(p_15_in),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__3
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_req),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__3_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[0] ),
        .I2(m_axi_bi_ARREADY),
        .I3(\sect_total_buf_reg[0]_0 ),
        .I4(\sect_total_buf_reg[0]_1 ),
        .I5(req_handling_reg_0),
        .O(p_15_in));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[19]_i_1__0 
       (.I0(next_req),
        .I1(p_15_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hA8FF0000)) 
    \sect_total[19]_i_1__0 
       (.I0(p_15_in),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(req_handling_reg_0),
        .I4(req_valid),
        .O(next_req));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \sect_total[19]_i_3__0 
       (.I0(\sect_total[19]_i_5__0_0 [1]),
        .I1(\sect_total[19]_i_5__0_0 [0]),
        .I2(\sect_total[19]_i_5__0_0 [3]),
        .I3(\sect_total[19]_i_5__0_0 [2]),
        .I4(\sect_total[19]_i_4__0_n_0 ),
        .I5(\sect_total[19]_i_5__0_n_0 ),
        .O(single_sect__18));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_4__0 
       (.I0(\sect_total[19]_i_5__0_0 [4]),
        .I1(\sect_total[19]_i_5__0_0 [5]),
        .I2(\sect_total[19]_i_5__0_0 [6]),
        .I3(\sect_total[19]_i_5__0_0 [7]),
        .I4(\sect_total[19]_i_5__0_0 [9]),
        .I5(\sect_total[19]_i_5__0_0 [8]),
        .O(\sect_total[19]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \sect_total[19]_i_5__0 
       (.I0(\sect_total[19]_i_6__0_n_0 ),
        .I1(\sect_total[19]_i_5__0_0 [12]),
        .I2(\sect_total[19]_i_5__0_0 [13]),
        .I3(\sect_total[19]_i_5__0_0 [10]),
        .I4(\sect_total[19]_i_5__0_0 [11]),
        .O(\sect_total[19]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_6__0 
       (.I0(\sect_total[19]_i_5__0_0 [14]),
        .I1(\sect_total[19]_i_5__0_0 [15]),
        .I2(\sect_total[19]_i_5__0_0 [16]),
        .I3(\sect_total[19]_i_5__0_0 [17]),
        .I4(\sect_total[19]_i_5__0_0 [19]),
        .I5(\sect_total[19]_i_5__0_0 [18]),
        .O(\sect_total[19]_i_6__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[13]_i_1__0 
       (.CI(\sect_total_reg[9]_i_1__0_n_0 ),
        .CO({\sect_total_reg[13]_i_1__0_n_0 ,\sect_total_reg[13]_i_1__0_n_1 ,\sect_total_reg[13]_i_1__0_n_2 ,\sect_total_reg[13]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [13:10]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[17]_i_1__0 
       (.CI(\sect_total_reg[13]_i_1__0_n_0 ),
        .CO({\sect_total_reg[17]_i_1__0_n_0 ,\sect_total_reg[17]_i_1__0_n_1 ,\sect_total_reg[17]_i_1__0_n_2 ,\sect_total_reg[17]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [17:14]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2__0 
       (.CI(\sect_total_reg[17]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED [3:1],\sect_total_reg[19]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2__0_O_UNCONNECTED [3:2],\data_p1_reg[49]_0 [19:18]}),
        .S({1'b0,1'b0,Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_1__0 
       (.CI(\sect_total_reg[1]_i_2__0_n_0 ),
        .CO({\sect_total_reg[1]_i_1__0_n_0 ,\sect_total_reg[1]_i_1__0_n_1 ,\sect_total_reg[1]_i_1__0_n_2 ,\sect_total_reg[1]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[31],Q[31]}),
        .O({\data_p1_reg[49]_0 [1:0],\NLW_sect_total_reg[1]_i_1__0_O_UNCONNECTED [1:0]}),
        .S({Q[31],Q[31],\sect_total_reg[1]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_2__0 
       (.CI(\sect_total_reg[1]_i_5__0_n_0 ),
        .CO({\sect_total_reg[1]_i_2__0_n_0 ,\sect_total_reg[1]_i_2__0_n_1 ,\sect_total_reg[1]_i_2__0_n_2 ,\sect_total_reg[1]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[31],Q[31],Q[31],Q[31]}),
        .O(\NLW_sect_total_reg[1]_i_2__0_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_5__0 
       (.CI(1'b0),
        .CO({\sect_total_reg[1]_i_5__0_n_0 ,\sect_total_reg[1]_i_5__0_n_1 ,\sect_total_reg[1]_i_5__0_n_2 ,\sect_total_reg[1]_i_5__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[31],Q[31],Q[31:30]}),
        .O(\NLW_sect_total_reg[1]_i_5__0_O_UNCONNECTED [3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[5]_i_1__0 
       (.CI(\sect_total_reg[1]_i_1__0_n_0 ),
        .CO({\sect_total_reg[5]_i_1__0_n_0 ,\sect_total_reg[5]_i_1__0_n_1 ,\sect_total_reg[5]_i_1__0_n_2 ,\sect_total_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [5:2]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[9]_i_1__0 
       (.CI(\sect_total_reg[5]_i_1__0_n_0 ),
        .CO({\sect_total_reg[9]_i_1__0_n_0 ,\sect_total_reg[9]_i_1__0_n_1 ,\sect_total_reg[9]_i_1__0_n_2 ,\sect_total_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [9:6]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_req),
        .I3(ARVALID_Dummy),
        .I4(req_valid),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__1 
       (.I0(req_valid),
        .I1(state),
        .I2(next_req),
        .I3(ARVALID_Dummy),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(req_valid),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice__parameterized1
   (m_axi_bi_BREADY,
    m_axi_bi_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_bi_BREADY;
  input m_axi_bi_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__7_n_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;
  wire [0:0]next__0;
  wire s_ready_t_i_1__2_n_0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__7 
       (.I0(m_axi_bi_BREADY),
        .I1(m_axi_bi_BVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__7_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__7_n_0 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i___0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_bi_BVALID),
        .O(next__0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1__2
       (.I0(m_axi_bi_BVALID),
        .I1(m_axi_bi_BREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(m_axi_bi_BREADY),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    pop,
    Q,
    \data_p1_reg[32]_0 ,
    ap_rst_n_inv,
    ap_clk,
    RREADY_Dummy,
    burst_valid,
    \dout_reg[0] ,
    m_axi_bi_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output pop;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input RREADY_Dummy;
  input burst_valid;
  input \dout_reg[0] ;
  input m_axi_bi_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__2_n_0 ;
  wire \data_p1[11]_i_1__2_n_0 ;
  wire \data_p1[12]_i_1__2_n_0 ;
  wire \data_p1[13]_i_1__2_n_0 ;
  wire \data_p1[14]_i_1__2_n_0 ;
  wire \data_p1[15]_i_1__2_n_0 ;
  wire \data_p1[16]_i_1__2_n_0 ;
  wire \data_p1[17]_i_1__2_n_0 ;
  wire \data_p1[18]_i_1__2_n_0 ;
  wire \data_p1[19]_i_1__2_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__2_n_0 ;
  wire \data_p1[21]_i_1__2_n_0 ;
  wire \data_p1[22]_i_1__2_n_0 ;
  wire \data_p1[23]_i_1__2_n_0 ;
  wire \data_p1[24]_i_1__2_n_0 ;
  wire \data_p1[25]_i_1__2_n_0 ;
  wire \data_p1[26]_i_1__2_n_0 ;
  wire \data_p1[27]_i_1__2_n_0 ;
  wire \data_p1[28]_i_1__2_n_0 ;
  wire \data_p1[29]_i_1__2_n_0 ;
  wire \data_p1[2]_i_1__2_n_0 ;
  wire \data_p1[30]_i_1__2_n_0 ;
  wire \data_p1[31]_i_1__2_n_0 ;
  wire \data_p1[32]_i_2__0_n_0 ;
  wire \data_p1[3]_i_1__2_n_0 ;
  wire \data_p1[4]_i_1__2_n_0 ;
  wire \data_p1[5]_i_1__2_n_0 ;
  wire \data_p1[6]_i_1__2_n_0 ;
  wire \data_p1[7]_i_1__2_n_0 ;
  wire \data_p1[8]_i_1__2_n_0 ;
  wire \data_p1[9]_i_1__2_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_bi_RVALID;
  wire [1:0]next__0;
  wire pop;
  wire s_ready_t_i_1__4_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(m_axi_bi_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_bi_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [31]),
        .O(\data_p1[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[32]_i_1__0 
       (.I0(m_axi_bi_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2__0 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [32]),
        .O(\data_p1[32]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1__2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1__0 
       (.I0(m_axi_bi_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[0]_i_1__0 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(burst_valid),
        .I4(\dout_reg[0] ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__4
       (.I0(m_axi_bi_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__4_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__2 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_bi_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__2 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_bi_RVALID),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_srl
   (pop,
    S,
    Q,
    \dout_reg[32]_0 ,
    tmp_valid_reg,
    ARREADY_Dummy,
    rreq_valid,
    \dout_reg[0]_0 ,
    push,
    in,
    \dout_reg[32]_1 ,
    \dout_reg[32]_2 ,
    \dout_reg[32]_3 ,
    ap_clk,
    ap_rst_n_inv);
  output pop;
  output [0:0]S;
  output [30:0]Q;
  output \dout_reg[32]_0 ;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input rreq_valid;
  input \dout_reg[0]_0 ;
  input push;
  input [29:0]in;
  input \dout_reg[32]_1 ;
  input \dout_reg[32]_2 ;
  input \dout_reg[32]_3 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire ARREADY_Dummy;
  wire [30:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[32]_0 ;
  wire \dout_reg[32]_1 ;
  wire \dout_reg[32]_2 ;
  wire \dout_reg[32]_3 ;
  wire [29:0]in;
  wire \mem_reg[5][0]_srl6_n_0 ;
  wire \mem_reg[5][10]_srl6_n_0 ;
  wire \mem_reg[5][11]_srl6_n_0 ;
  wire \mem_reg[5][12]_srl6_n_0 ;
  wire \mem_reg[5][13]_srl6_n_0 ;
  wire \mem_reg[5][14]_srl6_n_0 ;
  wire \mem_reg[5][15]_srl6_n_0 ;
  wire \mem_reg[5][16]_srl6_n_0 ;
  wire \mem_reg[5][17]_srl6_n_0 ;
  wire \mem_reg[5][18]_srl6_n_0 ;
  wire \mem_reg[5][19]_srl6_n_0 ;
  wire \mem_reg[5][1]_srl6_n_0 ;
  wire \mem_reg[5][20]_srl6_n_0 ;
  wire \mem_reg[5][21]_srl6_n_0 ;
  wire \mem_reg[5][22]_srl6_n_0 ;
  wire \mem_reg[5][23]_srl6_n_0 ;
  wire \mem_reg[5][24]_srl6_n_0 ;
  wire \mem_reg[5][25]_srl6_n_0 ;
  wire \mem_reg[5][26]_srl6_n_0 ;
  wire \mem_reg[5][27]_srl6_n_0 ;
  wire \mem_reg[5][28]_srl6_n_0 ;
  wire \mem_reg[5][29]_srl6_n_0 ;
  wire \mem_reg[5][2]_srl6_n_0 ;
  wire \mem_reg[5][32]_srl6_n_0 ;
  wire \mem_reg[5][3]_srl6_n_0 ;
  wire \mem_reg[5][4]_srl6_n_0 ;
  wire \mem_reg[5][5]_srl6_n_0 ;
  wire \mem_reg[5][6]_srl6_n_0 ;
  wire \mem_reg[5][7]_srl6_n_0 ;
  wire \mem_reg[5][8]_srl6_n_0 ;
  wire \mem_reg[5][9]_srl6_n_0 ;
  wire pop;
  wire push;
  wire rreq_valid;
  wire tmp_valid_reg;

  LUT4 #(
    .INIT(16'hDF00)) 
    \dout[32]_i_1__0 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .I3(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_0 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_0 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_0 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_0 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_0 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_0 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_0 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_0 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_0 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_0 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_0 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_0 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_0 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_0 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_0 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_0 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_0 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_0 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_0 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_0 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_0 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_0 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_0 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_0 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_0 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_0 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_0 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_0 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[5][0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[5][10]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[5][11]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[5][12]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[5][13]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[5][14]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[5][15]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[5][16]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[5][17]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[5][18]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[5][19]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[5][1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[5][20]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[5][21]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[5][22]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[5][23]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[5][24]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[5][25]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[5][26]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[5][27]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[5][28]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[5][29]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[5][2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[5][32]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[5][3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[5][4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[5][5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[5][6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[5][7]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[5][8]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[5][9]_srl6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1__0
       (.I0(Q[30]),
        .O(S));
  LUT4 #(
    .INIT(16'hA0EC)) 
    tmp_valid_i_1__0
       (.I0(Q[30]),
        .I1(tmp_valid_reg),
        .I2(rreq_valid),
        .I3(ARREADY_Dummy),
        .O(\dout_reg[32]_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_srl__parameterized0
   (din,
    push_0,
    ost_ctrl_info,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    ap_clk,
    ap_rst_n_inv,
    pop,
    mem_reg,
    Q);
  output [0:0]din;
  input push_0;
  input ost_ctrl_info;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input mem_reg;
  input [0:0]Q;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire last_burst;
  wire mem_reg;
  wire \mem_reg[6][0]_srl7_n_0 ;
  wire ost_ctrl_info;
  wire pop;
  wire push_0;

  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][0]_srl7_n_0 ),
        .Q(last_burst),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\bi_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[0]_0 ),
        .A1(\dout_reg[0]_1 ),
        .A2(\dout_reg[0]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[6][0]_srl7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__0
       (.I0(mem_reg),
        .I1(last_burst),
        .I2(Q),
        .O(din));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_write
   (m_axi_bi_BREADY,
    m_axi_bi_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_bi_BREADY;
  input m_axi_bi_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice__parameterized1 rs_resp
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_bi_BREADY(m_axi_bi_BREADY),
        .m_axi_bi_BVALID(m_axi_bi_BVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi
   (ap_rst_n_inv,
    ca_AWREADY,
    ca_WREADY,
    ca_BVALID,
    s_ready_t_reg,
    s_ready_t_reg_0,
    m_axi_ca_WVALID,
    Q,
    empty_n_reg,
    dout_vld_reg,
    ap_NS_fsm2,
    m_axi_ca_AWVALID,
    \data_p1_reg[35] ,
    ap_clk,
    ap_rst_n,
    push,
    push_0,
    pop,
    m_axi_ca_WREADY,
    m_axi_ca_BVALID,
    m_axi_ca_RVALID,
    Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY,
    \ap_CS_fsm_reg[14] ,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1,
    m_axi_ca_AWREADY,
    in,
    din);
  output ap_rst_n_inv;
  output ca_AWREADY;
  output ca_WREADY;
  output ca_BVALID;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output m_axi_ca_WVALID;
  output [36:0]Q;
  output empty_n_reg;
  output [1:0]dout_vld_reg;
  output ap_NS_fsm2;
  output m_axi_ca_AWVALID;
  output [33:0]\data_p1_reg[35] ;
  input ap_clk;
  input ap_rst_n;
  input push;
  input push_0;
  input pop;
  input m_axi_ca_WREADY;
  input m_axi_ca_BVALID;
  input m_axi_ca_RVALID;
  input Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY;
  input [3:0]\ap_CS_fsm_reg[14] ;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1;
  input m_axi_ca_AWREADY;
  input [29:0]in;
  input [31:0]din;

  wire [31:2]AWADDR_Dummy;
  wire [17:3]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY;
  wire [36:0]Q;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [31:0]WDATA_Dummy;
  wire WVALID_Dummy;
  wire [3:0]\ap_CS_fsm_reg[14] ;
  wire ap_NS_fsm2;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \buff_wdata/pop ;
  wire bus_write_n_46;
  wire bus_write_n_47;
  wire bus_write_n_48;
  wire bus_write_n_49;
  wire bus_write_n_5;
  wire ca_AWREADY;
  wire ca_BVALID;
  wire ca_WREADY;
  wire [33:0]\data_p1_reg[35] ;
  wire [31:0]din;
  wire [1:0]dout_vld_reg;
  wire empty_n_reg;
  wire [29:0]in;
  wire last_resp;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_BVALID;
  wire m_axi_ca_RVALID;
  wire m_axi_ca_WREADY;
  wire m_axi_ca_WVALID;
  wire need_wrsp;
  wire p_4_in;
  wire pop;
  wire push;
  wire push_0;
  wire resp_valid;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire store_unit_n_13;
  wire [3:0]strb_buf;
  wire ursp_ready;
  wire \wreq_burst_conv/rs_req/load_p2 ;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_read bus_read
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .m_axi_ca_RVALID(m_axi_ca_RVALID),
        .s_ready_t_reg(s_ready_t_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy[17],AWLEN_Dummy[3],AWADDR_Dummy}),
        .E(bus_write_n_5),
        .Q(resp_valid),
        .SR(ap_rst_n_inv),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(bus_write_n_47),
        .\data_p1_reg[35] (\data_p1_reg[35] ),
        .\data_p2_reg[63] (\wreq_burst_conv/rs_req/load_p2 ),
        .dout({strb_buf,WDATA_Dummy}),
        .\dout_reg[36] (Q),
        .dout_vld_reg(bus_write_n_48),
        .dout_vld_reg_0(store_unit_n_13),
        .empty_n_reg(bus_write_n_46),
        .empty_n_reg_0(bus_write_n_49),
        .last_resp(last_resp),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .m_axi_ca_BVALID(m_axi_ca_BVALID),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WVALID(m_axi_ca_WVALID),
        .need_wrsp(need_wrsp),
        .p_4_in(p_4_in),
        .pop(\buff_wdata/pop ),
        .push_0(push_0),
        .s_ready_t_reg(s_ready_t_reg),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_load load_unit
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy[17],AWLEN_Dummy[3],AWADDR_Dummy}),
        .E(bus_write_n_5),
        .Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY(Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY),
        .Q(resp_valid),
        .SR(ap_rst_n_inv),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .ap_NS_fsm2(ap_NS_fsm2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout({strb_buf,WDATA_Dummy}),
        .dout_vld_reg(ca_BVALID),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(bus_write_n_46),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(store_unit_n_13),
        .full_n_reg(ca_AWREADY),
        .full_n_reg_0(ca_WREADY),
        .in(in),
        .last_resp(last_resp),
        .mem_reg(bus_write_n_49),
        .mem_reg_0(bus_write_n_48),
        .mem_reg_1(bus_write_n_47),
        .need_wrsp(need_wrsp),
        .p_4_in(p_4_in),
        .pop(pop),
        .pop_0(\buff_wdata/pop ),
        .push(push),
        .push_0(push_0),
        .tmp_valid_reg_0(\wreq_burst_conv/rs_req/load_p2 ),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_burst_converter
   (SR,
    in,
    ost_ctrl_valid,
    s_ready_t_reg,
    AWVALID_Dummy_0,
    \could_multi_bursts.sect_handling_reg_0 ,
    p_12_in,
    push,
    push_0,
    ost_ctrl_info,
    \sect_len_buf_reg[3]_0 ,
    ap_clk,
    ap_rst_n,
    ost_ctrl_ready,
    AWREADY_Dummy_1,
    \mOutPtr_reg[3] ,
    pop,
    AWVALID_Dummy,
    D,
    \data_p2_reg[63] );
  output [0:0]SR;
  output [33:0]in;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output AWVALID_Dummy_0;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output p_12_in;
  output push;
  output push_0;
  output ost_ctrl_info;
  output [3:0]\sect_len_buf_reg[3]_0 ;
  input ap_clk;
  input ap_rst_n;
  input ost_ctrl_ready;
  input AWREADY_Dummy_1;
  input \mOutPtr_reg[3] ;
  input pop;
  input AWVALID_Dummy;
  input [31:0]D;
  input [0:0]\data_p2_reg[63] ;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire AWVALID_Dummy_0;
  wire [31:0]D;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [5:1]beat_len;
  wire \could_multi_bursts.addr_buf[10]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_7_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_8_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_9_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire [4:0]\could_multi_bursts.addr_step1 ;
  wire \could_multi_bursts.burst_valid_i_1__1_n_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1__1_n_0 ;
  wire \could_multi_bursts.last_loop_i_2__1_n_0 ;
  wire \could_multi_bursts.last_loop_i_3__1_n_0 ;
  wire \could_multi_bursts.last_loop_i_4__1_n_0 ;
  wire \could_multi_bursts.last_loop_i_5__1_n_0 ;
  wire \could_multi_bursts.last_loop_i_6__1_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3__1_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1__1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [0:0]\data_p2_reg[63] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_0;
  wire end_from_4k1_carry__0_n_1;
  wire end_from_4k1_carry__0_n_2;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__1_n_3;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire [33:0]in;
  wire last_sect_buf;
  wire last_sect_i_10__1_n_0;
  wire last_sect_i_11__1_n_0;
  wire last_sect_i_12__1_n_0;
  wire last_sect_i_13__1_n_0;
  wire last_sect_i_2__1_n_0;
  wire last_sect_i_3__1_n_0;
  wire last_sect_i_4__1_n_0;
  wire last_sect_i_5__1_n_0;
  wire last_sect_i_6__1_n_0;
  wire last_sect_i_7__1_n_0;
  wire last_sect_i_8__1_n_0;
  wire last_sect_i_9__1_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire \mOutPtr_reg[3] ;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [5:0]p_0_in;
  wire p_12_in;
  wire p_15_in;
  wire [17:3]p_1_in;
  wire pop;
  wire push;
  wire push_0;
  wire req_handling_reg_n_0;
  wire rs_req_n_10;
  wire rs_req_n_11;
  wire rs_req_n_12;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_2;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_59;
  wire rs_req_n_6;
  wire rs_req_n_7;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire s_ready_t_reg;
  wire [31:2]sect_addr;
  wire [31:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__1_n_0 ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_len_buf[0]_i_1__1_n_0 ;
  wire \sect_len_buf[1]_i_1__1_n_0 ;
  wire \sect_len_buf[2]_i_1__1_n_0 ;
  wire \sect_len_buf[3]_i_2_n_0 ;
  wire [3:0]\sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[1]_i_10_n_0 ;
  wire \sect_total[1]_i_11_n_0 ;
  wire \sect_total[1]_i_12_n_0 ;
  wire \sect_total[1]_i_13_n_0 ;
  wire \sect_total[1]_i_3_n_0 ;
  wire \sect_total[1]_i_4_n_0 ;
  wire \sect_total[1]_i_6_n_0 ;
  wire \sect_total[1]_i_7_n_0 ;
  wire \sect_total[1]_i_8_n_0 ;
  wire \sect_total[1]_i_9_n_0 ;
  wire \sect_total_buf[0]_i_2__1_n_0 ;
  wire \sect_total_buf[0]_i_3__1_n_0 ;
  wire \sect_total_buf[0]_i_4__1_n_0 ;
  wire \sect_total_buf[0]_i_5__1_n_0 ;
  wire \sect_total_buf[12]_i_2__1_n_0 ;
  wire \sect_total_buf[12]_i_3__1_n_0 ;
  wire \sect_total_buf[12]_i_4__1_n_0 ;
  wire \sect_total_buf[12]_i_5__1_n_0 ;
  wire \sect_total_buf[16]_i_2__1_n_0 ;
  wire \sect_total_buf[16]_i_3__1_n_0 ;
  wire \sect_total_buf[16]_i_4__1_n_0 ;
  wire \sect_total_buf[16]_i_5__1_n_0 ;
  wire \sect_total_buf[4]_i_2__1_n_0 ;
  wire \sect_total_buf[4]_i_3__1_n_0 ;
  wire \sect_total_buf[4]_i_4__1_n_0 ;
  wire \sect_total_buf[4]_i_5__1_n_0 ;
  wire \sect_total_buf[8]_i_2__1_n_0 ;
  wire \sect_total_buf[8]_i_3__1_n_0 ;
  wire \sect_total_buf[8]_i_4__1_n_0 ;
  wire \sect_total_buf[8]_i_5__1_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_7 ;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_end_from_4k1_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1__1_CO_UNCONNECTED ;

  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[17]),
        .Q(beat_len[5]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_2 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[11]),
        .O(\could_multi_bursts.addr_buf[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_3 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[10]),
        .O(\could_multi_bursts.addr_buf[10]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_4 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[9]),
        .O(\could_multi_bursts.addr_buf[10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_5 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[8]),
        .O(\could_multi_bursts.addr_buf[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_2 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[15]),
        .O(\could_multi_bursts.addr_buf[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_3 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[14]),
        .O(\could_multi_bursts.addr_buf[14]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_4 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[13]),
        .O(\could_multi_bursts.addr_buf[14]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_5 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[12]),
        .O(\could_multi_bursts.addr_buf[14]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_2 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[19]),
        .O(\could_multi_bursts.addr_buf[18]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_3 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[18]),
        .O(\could_multi_bursts.addr_buf[18]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_4 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[17]),
        .O(\could_multi_bursts.addr_buf[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_5 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[16]),
        .O(\could_multi_bursts.addr_buf[18]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_2 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[23]),
        .O(\could_multi_bursts.addr_buf[22]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_3 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[22]),
        .O(\could_multi_bursts.addr_buf[22]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_4 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[21]),
        .O(\could_multi_bursts.addr_buf[22]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_5 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[20]),
        .O(\could_multi_bursts.addr_buf[22]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_2 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[27]),
        .O(\could_multi_bursts.addr_buf[26]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_3 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[26]),
        .O(\could_multi_bursts.addr_buf[26]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_4 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[25]),
        .O(\could_multi_bursts.addr_buf[26]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_5 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[24]),
        .O(\could_multi_bursts.addr_buf[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_2 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_3 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_4 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_5 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_6 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(in[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_7 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(in[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_8 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(in[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_9 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(in[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[2]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_2 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[29]),
        .O(\could_multi_bursts.addr_buf[30]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_3 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[28]),
        .O(\could_multi_bursts.addr_buf[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[6]_i_2 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_3 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[7]),
        .O(\could_multi_bursts.addr_buf[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[6]),
        .O(\could_multi_bursts.addr_buf[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[5]),
        .O(\could_multi_bursts.addr_buf[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[6]_i_6 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(in[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[6]_i_6_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ),
        .Q(in[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[10]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[10]_i_2_n_0 ,\could_multi_bursts.addr_buf[10]_i_3_n_0 ,\could_multi_bursts.addr_buf[10]_i_4_n_0 ,\could_multi_bursts.addr_buf[10]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ),
        .Q(in[9]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ),
        .Q(in[10]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ),
        .Q(in[11]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ),
        .Q(in[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[14]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[14]_i_2_n_0 ,\could_multi_bursts.addr_buf[14]_i_3_n_0 ,\could_multi_bursts.addr_buf[14]_i_4_n_0 ,\could_multi_bursts.addr_buf[14]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ),
        .Q(in[13]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ),
        .Q(in[14]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ),
        .Q(in[15]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ),
        .Q(in[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[18]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[18]_i_2_n_0 ,\could_multi_bursts.addr_buf[18]_i_3_n_0 ,\could_multi_bursts.addr_buf[18]_i_4_n_0 ,\could_multi_bursts.addr_buf[18]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ),
        .Q(in[17]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ),
        .Q(in[18]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ),
        .Q(in[19]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ),
        .Q(in[20]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[22]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[22]_i_2_n_0 ,\could_multi_bursts.addr_buf[22]_i_3_n_0 ,\could_multi_bursts.addr_buf[22]_i_4_n_0 ,\could_multi_bursts.addr_buf[22]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ),
        .Q(in[21]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ),
        .Q(in[22]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ),
        .Q(in[23]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ),
        .Q(in[24]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[26]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[26]_i_2_n_0 ,\could_multi_bursts.addr_buf[26]_i_3_n_0 ,\could_multi_bursts.addr_buf[26]_i_4_n_0 ,\could_multi_bursts.addr_buf[26]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ),
        .Q(in[25]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ),
        .Q(in[26]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ),
        .Q(in[27]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_7 ),
        .Q(in[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[2]_i_2_n_0 ,\could_multi_bursts.addr_buf[2]_i_3_n_0 ,\could_multi_bursts.addr_buf[2]_i_4_n_0 ,\could_multi_bursts.addr_buf[2]_i_5_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[2]_i_6_n_0 ,\could_multi_bursts.addr_buf[2]_i_7_n_0 ,\could_multi_bursts.addr_buf[2]_i_8_n_0 ,\could_multi_bursts.addr_buf[2]_i_9_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_7 ),
        .Q(in[28]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[30]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[30]_i_1_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[30]_i_1_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_7 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[30]_i_2_n_0 ,\could_multi_bursts.addr_buf[30]_i_3_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ),
        .Q(in[29]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ),
        .Q(in[1]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ),
        .Q(in[2]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ),
        .Q(in[3]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ),
        .Q(in[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[6]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[6]_i_2_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[6]_i_3_n_0 ,\could_multi_bursts.addr_buf[6]_i_4_n_0 ,\could_multi_bursts.addr_buf[6]_i_5_n_0 ,\could_multi_bursts.addr_buf[6]_i_6_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ),
        .Q(in[5]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ),
        .Q(in[6]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ),
        .Q(in[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1__1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.addr_step[3]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.addr_step[4]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.addr_step[5]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\sect_len_buf_reg_n_0_[3] ),
        .O(\could_multi_bursts.addr_step1 [3]));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_step[6]_i_1__1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(AWVALID_Dummy_0),
        .I3(AWREADY_Dummy_1),
        .O(ost_ctrl_valid));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.addr_step[6]_i_2 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step1 [4]));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [0]),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [1]),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [2]),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [3]),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [4]),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(SR));
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.burst_valid_i_1__1 
       (.I0(AWVALID_Dummy_0),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(ost_ctrl_ready),
        .I3(AWREADY_Dummy_1),
        .O(\could_multi_bursts.burst_valid_i_1__1_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1__1_n_0 ),
        .Q(AWVALID_Dummy_0),
        .R(SR));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \could_multi_bursts.last_loop_i_1__1 
       (.I0(\could_multi_bursts.last_loop_i_2__1_n_0 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[3]),
        .I3(p_0_in[4]),
        .I4(p_15_in),
        .I5(\could_multi_bursts.last_loop_i_3__1_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0F000F11)) 
    \could_multi_bursts.last_loop_i_2__1 
       (.I0(\could_multi_bursts.last_loop_i_4__1_n_0 ),
        .I1(\could_multi_bursts.last_loop_i_5__1_n_0 ),
        .I2(beat_len[5]),
        .I3(single_sect__18),
        .I4(\could_multi_bursts.last_loop_i_6__1_n_0 ),
        .O(\could_multi_bursts.last_loop_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_3__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_4__1 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[5]),
        .O(\could_multi_bursts.last_loop_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_5__1 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[4]),
        .O(\could_multi_bursts.last_loop_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_6__1 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[6]),
        .O(\could_multi_bursts.last_loop_i_6__1_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1__1_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [0]),
        .Q(in[30]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [1]),
        .Q(in[31]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [2]),
        .Q(in[32]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [3]),
        .Q(in[33]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1__1 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[0]_i_2__1 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[4]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(p_15_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[1]_i_2__1 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[5]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(p_15_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[2]_i_2__1 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[6]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(p_15_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[3]_i_2__1 
       (.I0(end_from_4k[7]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[7]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2__1_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[4]_i_3__1 
       (.I0(end_from_4k[8]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[8]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hCFAA00AA)) 
    \could_multi_bursts.loop_cnt[5]_i_1__1 
       (.I0(req_handling_reg_n_0),
        .I1(AWREADY_Dummy_1),
        .I2(AWVALID_Dummy_0),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3__1_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[5]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[5]_i_4__1 
       (.I0(end_from_4k[9]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[9]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF44C4CCCC)) 
    \could_multi_bursts.sect_handling_i_1__1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(AWVALID_Dummy_0),
        .I3(AWREADY_Dummy_1),
        .I4(\could_multi_bursts.last_loop_reg_n_0 ),
        .I5(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1__1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_0 ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57}),
        .O(end_from_4k1[5:2]),
        .S({rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CO({end_from_4k1_carry__0_n_0,end_from_4k1_carry__0_n_1,end_from_4k1_carry__0_n_2,end_from_4k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53}),
        .O(end_from_4k1[9:6]),
        .S({rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_0),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3:1],end_from_4k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rs_req_n_49}),
        .O({NLW_end_from_4k1_carry__1_O_UNCONNECTED[3:2],end_from_4k1[11:10]}),
        .S({1'b0,1'b0,rs_req_n_88,rs_req_n_89}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(SR));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(SR));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(SR));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(SR));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(SR));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(SR));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(SR));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(SR));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(SR));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(SR));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__1
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(SR));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_10__1
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_13__1_n_0),
        .O(last_sect_i_10__1_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_11__1
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[3]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[3]),
        .O(last_sect_i_11__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_12__1
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(last_sect_i_12__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_13__1
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_13__1_n_0));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    last_sect_i_2__1
       (.I0(last_sect_i_3__1_n_0),
        .I1(last_sect_i_4__1_n_0),
        .I2(last_sect_i_5__1_n_0),
        .I3(last_sect_i_6__1_n_0),
        .I4(p_15_in),
        .I5(last_sect_reg_n_0),
        .O(last_sect_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    last_sect_i_3__1
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total_buf_reg[7]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[1]),
        .I4(first_sect_reg_n_0),
        .I5(last_sect_i_7__1_n_0),
        .O(last_sect_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    last_sect_i_4__1
       (.I0(last_sect_i_8__1_n_0),
        .I1(sect_total[8]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[8]),
        .I4(sect_total[9]),
        .I5(sect_total_buf_reg[9]),
        .O(last_sect_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_5__1
       (.I0(last_sect_i_9__1_n_0),
        .I1(sect_total[17]),
        .I2(sect_total[16]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[17]),
        .I5(sect_total_buf_reg[16]),
        .O(last_sect_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_6__1
       (.I0(last_sect_i_10__1_n_0),
        .I1(sect_total[14]),
        .I2(sect_total[12]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[14]),
        .I5(sect_total_buf_reg[12]),
        .O(last_sect_i_6__1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_7__1
       (.I0(first_sect_reg_n_0),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h008830B800000000)) 
    last_sect_i_8__1
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .I3(sect_total[5]),
        .I4(sect_total_buf_reg[5]),
        .I5(last_sect_i_11__1_n_0),
        .O(last_sect_i_8__1_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_9__1
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .I3(sect_total[18]),
        .I4(sect_total_buf_reg[18]),
        .I5(last_sect_i_12__1_n_0),
        .O(last_sect_i_9__1_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_2),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000088080000)) 
    \mOutPtr[3]_i_3__4 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(AWVALID_Dummy_0),
        .I3(AWREADY_Dummy_1),
        .I4(\mOutPtr_reg[3] ),
        .I5(pop),
        .O(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[6][0]_srl7_i_1__2 
       (.I0(\mOutPtr_reg[3] ),
        .I1(AWREADY_Dummy_1),
        .I2(AWVALID_Dummy_0),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(ost_ctrl_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[6][0]_srl7_i_1__3 
       (.I0(AWREADY_Dummy_1),
        .I1(AWVALID_Dummy_0),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(ost_ctrl_ready),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[6][0]_srl7_i_2__1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[6][0]_srl7_i_2__2 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[6][1]_srl7_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[6][2]_srl7_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[6][3]_srl7_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [3]));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_59),
        .Q(req_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice rs_req
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25}),
        .E(first_sect),
        .Q({p_1_in[17],p_1_in[3],rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57}),
        .S({\sect_total[1]_i_10_n_0 ,\sect_total[1]_i_11_n_0 ,\sect_total[1]_i_12_n_0 ,\sect_total[1]_i_13_n_0 }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_2),
        .\data_p1_reg[11]_0 ({rs_req_n_88,rs_req_n_89}),
        .\data_p1_reg[49]_0 (sect_total1),
        .\data_p1_reg[5]_0 ({rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83}),
        .\data_p1_reg[9]_0 ({rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87}),
        .\data_p2_reg[63]_0 (D),
        .\data_p2_reg[63]_1 (\data_p2_reg[63] ),
        .last_sect_reg(last_sect_i_2__1_n_0),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(last_sect_reg_n_0),
        .req_handling_reg_0(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total[19]_i_5__1_0 (sect_total),
        .\sect_total_buf_reg[0] (AWVALID_Dummy_0),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[0]_1 (\could_multi_bursts.sect_handling_reg_0 ),
        .\sect_total_reg[1] ({\sect_total[1]_i_6_n_0 ,\sect_total[1]_i_7_n_0 ,\sect_total[1]_i_8_n_0 ,\sect_total[1]_i_9_n_0 }),
        .\sect_total_reg[1]_0 ({\sect_total[1]_i_3_n_0 ,\sect_total[1]_i_4_n_0 }),
        .single_sect__18(single_sect__18),
        .\state_reg[0]_0 (rs_req_n_59));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__1 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__1 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__1 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__1 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__1 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__1 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__1 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__1 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__1 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__1 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__1 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__1 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__1 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__1 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__1 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__1 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__1 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__1 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__1 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[0]_i_1__1 
       (.I0(beat_len[1]),
        .I1(single_sect__18),
        .I2(end_from_4k[0]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[1]_i_1__1 
       (.I0(beat_len[1]),
        .I1(single_sect__18),
        .I2(end_from_4k[1]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[1]),
        .O(\sect_len_buf[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[2]_i_1__1 
       (.I0(end_from_4k[2]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[2]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[3]_i_2 
       (.I0(end_from_4k[3]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[3]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[3]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_10 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_54),
        .O(\sect_total[1]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_11 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_55),
        .O(\sect_total[1]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_12 
       (.I0(p_1_in[3]),
        .I1(rs_req_n_56),
        .O(\sect_total[1]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_13 
       (.I0(p_1_in[3]),
        .I1(rs_req_n_57),
        .O(\sect_total[1]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_3 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_48),
        .O(\sect_total[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_4 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_49),
        .O(\sect_total[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_6 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_50),
        .O(\sect_total[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_7 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_51),
        .O(\sect_total[1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_8 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_52),
        .O(\sect_total[1]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_9 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_53),
        .O(\sect_total[1]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2__1 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3__1 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4__1 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5__1 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2__1 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3__1 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4__1 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5__1 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2__1 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3__1 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4__1 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5__1 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2__1 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3__1 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4__1 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5__1 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2__1 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3__1 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4__1 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5__1 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5__1_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__1_n_0 ,\sect_total_buf_reg[0]_i_1__1_n_1 ,\sect_total_buf_reg[0]_i_1__1_n_2 ,\sect_total_buf_reg[0]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__1_n_4 ,\sect_total_buf_reg[0]_i_1__1_n_5 ,\sect_total_buf_reg[0]_i_1__1_n_6 ,\sect_total_buf_reg[0]_i_1__1_n_7 }),
        .S({\sect_total_buf[0]_i_2__1_n_0 ,\sect_total_buf[0]_i_3__1_n_0 ,\sect_total_buf[0]_i_4__1_n_0 ,\sect_total_buf[0]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(SR));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(SR));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1__1 
       (.CI(\sect_total_buf_reg[8]_i_1__1_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1__1_n_0 ,\sect_total_buf_reg[12]_i_1__1_n_1 ,\sect_total_buf_reg[12]_i_1__1_n_2 ,\sect_total_buf_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1__1_n_4 ,\sect_total_buf_reg[12]_i_1__1_n_5 ,\sect_total_buf_reg[12]_i_1__1_n_6 ,\sect_total_buf_reg[12]_i_1__1_n_7 }),
        .S({\sect_total_buf[12]_i_2__1_n_0 ,\sect_total_buf[12]_i_3__1_n_0 ,\sect_total_buf[12]_i_4__1_n_0 ,\sect_total_buf[12]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(SR));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(SR));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(SR));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1__1 
       (.CI(\sect_total_buf_reg[12]_i_1__1_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__1_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1__1_n_1 ,\sect_total_buf_reg[16]_i_1__1_n_2 ,\sect_total_buf_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1__1_n_4 ,\sect_total_buf_reg[16]_i_1__1_n_5 ,\sect_total_buf_reg[16]_i_1__1_n_6 ,\sect_total_buf_reg[16]_i_1__1_n_7 }),
        .S({\sect_total_buf[16]_i_2__1_n_0 ,\sect_total_buf[16]_i_3__1_n_0 ,\sect_total_buf[16]_i_4__1_n_0 ,\sect_total_buf[16]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(SR));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(SR));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(SR));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(SR));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(SR));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(SR));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1__1 
       (.CI(\sect_total_buf_reg[0]_i_1__1_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1__1_n_0 ,\sect_total_buf_reg[4]_i_1__1_n_1 ,\sect_total_buf_reg[4]_i_1__1_n_2 ,\sect_total_buf_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1__1_n_4 ,\sect_total_buf_reg[4]_i_1__1_n_5 ,\sect_total_buf_reg[4]_i_1__1_n_6 ,\sect_total_buf_reg[4]_i_1__1_n_7 }),
        .S({\sect_total_buf[4]_i_2__1_n_0 ,\sect_total_buf[4]_i_3__1_n_0 ,\sect_total_buf[4]_i_4__1_n_0 ,\sect_total_buf[4]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(SR));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(SR));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(SR));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1__1 
       (.CI(\sect_total_buf_reg[4]_i_1__1_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1__1_n_0 ,\sect_total_buf_reg[8]_i_1__1_n_1 ,\sect_total_buf_reg[8]_i_1__1_n_2 ,\sect_total_buf_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__1_n_4 ,\sect_total_buf_reg[8]_i_1__1_n_5 ,\sect_total_buf_reg[8]_i_1__1_n_6 ,\sect_total_buf_reg[8]_i_1__1_n_7 }),
        .S({\sect_total_buf[8]_i_2__1_n_0 ,\sect_total_buf[8]_i_3__1_n_0 ,\sect_total_buf[8]_i_4__1_n_0 ,\sect_total_buf[8]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(SR));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(SR));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(SR));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(SR));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(SR));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(SR));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(SR));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(SR));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(SR));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(SR));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(SR));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(SR));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(SR));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(SR));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(SR));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(SR));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(SR));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(SR));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(SR));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(SR));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_49),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_48),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_47),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_46),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_45),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_44),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_43),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_42),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_41),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_40),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_39),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_38),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_37),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_36),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_35),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_34),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_33),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_32),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_31),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_30),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_57),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_29),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_28),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_56),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_55),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_54),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_53),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_52),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_51),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_50),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_57),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_56),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_55),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_54),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_53),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_52),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_51),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_50),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_49),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_48),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(SR));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(SR));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(SR));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(SR));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(SR));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(SR));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(SR));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(SR));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(SR));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo
   (wreq_valid,
    full_n_reg_0,
    push_0,
    D,
    Q,
    \dout_reg[34] ,
    SR,
    ap_clk,
    ap_rst_n,
    push,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    in,
    next_wreq);
  output wreq_valid;
  output full_n_reg_0;
  output push_0;
  output [0:0]D;
  output [30:0]Q;
  output \dout_reg[34] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input push;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input [29:0]in;
  input next_wreq;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [30:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[34] ;
  wire dout_vld_i_1__6_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__7_n_0;
  wire full_n_reg_0;
  wire [29:0]in;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire next_wreq;
  wire p_1_in;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire tmp_valid_reg;
  wire wreq_valid;
  wire wrsp_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(D),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (wreq_valid),
        .\dout_reg[0]_1 (empty_n_reg_n_0),
        .\dout_reg[34]_0 (\dout_reg[34] ),
        .\dout_reg[34]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[34]_2 (\raddr_reg_n_0_[1] ),
        .in(in),
        .pop(pop),
        .push(push),
        .push_0(push_0),
        .tmp_valid_reg(tmp_valid_reg),
        .wrsp_ready(wrsp_ready));
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_vld_i_1__6
       (.I0(empty_n_reg_n_0),
        .I1(AWREADY_Dummy),
        .I2(tmp_valid_reg),
        .I3(wreq_valid),
        .I4(wrsp_ready),
        .O(dout_vld_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_0),
        .Q(wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FFEF00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(full_n_reg_0),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA25D5DA2)) 
    \mOutPtr[0]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(wreq_valid),
        .I2(next_wreq),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE7EE777718118888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(next_wreq),
        .I3(wreq_valid),
        .I4(empty_n_reg_n_0),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push),
        .I3(pop),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hB4FFB4FF4B004000)) 
    \raddr[0]_i_1 
       (.I0(next_wreq),
        .I1(wreq_valid),
        .I2(push),
        .I3(empty_n_reg_n_0),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC8CCC8C6CCCCC8C)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(empty_n_reg_n_0),
        .I3(push),
        .I4(wreq_valid),
        .I5(next_wreq),
        .O(\raddr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized0
   (WVALID_Dummy,
    full_n_reg_0,
    ap_NS_fsm2,
    empty_n_reg_0,
    dout,
    SR,
    dout_vld_reg_0,
    ap_clk,
    ap_rst_n,
    push_0,
    pop_0,
    ap_enable_reg_pp0_iter1,
    E,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    din);
  output WVALID_Dummy;
  output full_n_reg_0;
  output ap_NS_fsm2;
  output empty_n_reg_0;
  output [35:0]dout;
  input [0:0]SR;
  input dout_vld_reg_0;
  input ap_clk;
  input ap_rst_n;
  input push_0;
  input pop_0;
  input ap_enable_reg_pp0_iter1;
  input [0:0]E;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input [31:0]din;

  wire [0:0]E;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_NS_fsm2;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [31:0]din;
  wire [35:0]dout;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__7_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__8_n_0;
  wire full_n_i_2__8_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr[2]_i_1__9_n_0 ;
  wire \mOutPtr[3]_i_1__9_n_0 ;
  wire \mOutPtr[4]_i_2_n_0 ;
  wire \mOutPtr[4]_i_3__0_n_0 ;
  wire \mOutPtr[4]_i_4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire pop_0;
  wire push_0;
  wire [3:0]raddr;
  wire [3:0]rnext;
  wire \waddr[0]_i_1__1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_mem U_fifo_mem
       (.Q({\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .din(din),
        .dout(dout),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(mem_reg_1),
        .pop_0(pop_0),
        .push_0(push_0),
        .raddr(raddr),
        .rnext(rnext));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(WVALID_Dummy),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__7_n_0),
        .I1(pop_0),
        .I2(push_0),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(full_n_i_2__8_n_0),
        .I2(full_n_reg_0),
        .I3(push_0),
        .I4(pop_0),
        .O(full_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__9 
       (.I0(pop_0),
        .I1(push_0),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop_0),
        .I3(push_0),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(pop_0),
        .I4(push_0),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hE5EEEFEE1A111011)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr[4]_i_3__0_n_0 ),
        .I2(pop_0),
        .I3(push_0),
        .I4(\mOutPtr[4]_i_4_n_0 ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[4]_i_3__0 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[4]_i_4 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[4]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[2][0]_srl3_i_3 
       (.I0(full_n_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm2));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \waddr[0]_i_1__1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h552A)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h5A70)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h6C4C)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[0]_i_1__1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized1
   (\dout_reg[0] ,
    wrsp_ready,
    next_wreq,
    push__0,
    p_4_in,
    push,
    Q,
    ap_clk,
    SR,
    ap_rst_n,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    dout_vld_reg_0,
    dout_vld_reg_1,
    last_resp,
    need_wrsp);
  output \dout_reg[0] ;
  output wrsp_ready;
  output next_wreq;
  output push__0;
  output p_4_in;
  input push;
  input [0:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input dout_vld_reg_0;
  input [0:0]dout_vld_reg_1;
  input last_resp;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__8_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__9_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire need_wrsp;
  wire next_wreq;
  wire p_12_in;
  wire p_4_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push__0;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized0 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({U_fifo_srl_n_5,U_fifo_srl_n_6,U_fifo_srl_n_7}),
        .E(U_fifo_srl_n_3),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_2),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[0]_2 (\raddr_reg_n_0_[1] ),
        .\dout_reg[0]_3 (\raddr_reg_n_0_[2] ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .dout_vld_reg_1(empty_n_reg_n_0),
        .empty_n_reg(U_fifo_srl_n_11),
        .full_n_reg(full_n_i_2__9_n_0),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] (wrsp_ready),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[3] ({\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .need_wrsp(need_wrsp),
        .next_wreq(next_wreq),
        .p_12_in(p_12_in),
        .p_4_in(p_4_in),
        .p_8_in(p_8_in),
        .pop(pop),
        .push(push),
        .push__0(push__0),
        .wreq_valid(wreq_valid),
        .wrsp_valid(wrsp_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_11),
        .Q(wrsp_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__8_n_0),
        .I1(pop),
        .I2(wrsp_ready),
        .I3(next_wreq),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__9_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(wrsp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_7),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_6),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_5),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h07070707F8F8F888)) 
    \raddr[0]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(p_8_in),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h666698CC98CC98CC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_n_0),
        .I5(p_12_in),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7878E0F0E0F0E0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_n_0),
        .I5(p_12_in),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h8808)) 
    \tmp_addr[31]_i_1__1 
       (.I0(wrsp_ready),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .O(next_wreq));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized1_6
   (last_resp,
    dout_vld_reg_0,
    ost_ctrl_ready,
    push,
    ost_ctrl_info,
    ap_clk,
    SR,
    ap_rst_n,
    ost_ctrl_valid,
    p_4_in,
    Q,
    wrsp_type,
    ursp_ready);
  output last_resp;
  output dout_vld_reg_0;
  output ost_ctrl_ready;
  input push;
  input ost_ctrl_info;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input ost_ctrl_valid;
  input p_4_in;
  input [0:0]Q;
  input wrsp_type;
  input ursp_ready;

  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__13_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__15_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__13_n_0 ;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire \mOutPtr[2]_i_1__11_n_0 ;
  wire \mOutPtr[3]_i_1__11_n_0 ;
  wire \mOutPtr[3]_i_2__7_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_4_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized0_7 U_fifo_srl
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_2),
        .\dout_reg[0]_0 (\raddr_reg_n_0_[0] ),
        .\dout_reg[0]_1 (\raddr_reg_n_0_[1] ),
        .\dout_reg[0]_2 (\raddr_reg_n_0_[2] ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(empty_n_reg_n_0),
        .empty_n_reg(U_fifo_srl_n_3),
        .full_n_reg(full_n_i_2__15_n_0),
        .full_n_reg_0(ost_ctrl_ready),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_3),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__13_n_0),
        .I1(pop),
        .I2(ost_ctrl_ready),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__13
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__15
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__15_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__11 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__11 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[3]_i_1__11 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(p_4_in),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__7 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[3]_i_3__5 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(p_4_in),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[0]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[2]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[3]_i_2__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h07070707F8F8F888)) 
    \raddr[0]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(p_8_in),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h666698CC98CC98CC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_n_0),
        .I5(p_12_in),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7878E0F0E0F0E0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_n_0),
        .I5(p_12_in),
        .O(\raddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[2]_i_2__2 
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(p_4_in),
        .I4(ost_ctrl_valid),
        .I5(ost_ctrl_ready),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized2
   (dout_vld_reg_0,
    ursp_ready,
    empty_n_reg_0,
    dout_vld_reg_1,
    SR,
    ap_clk,
    ap_rst_n,
    push__0,
    pop,
    Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[10] ,
    \ap_CS_fsm_reg[10]_0 ,
    ap_enable_reg_pp0_iter0);
  output dout_vld_reg_0;
  output ursp_ready;
  output empty_n_reg_0;
  output [1:0]dout_vld_reg_1;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input push__0;
  input pop;
  input Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY;
  input [3:0]\ap_CS_fsm_reg[14] ;
  input \ap_CS_fsm_reg[10] ;
  input \ap_CS_fsm_reg[10]_0 ;
  input ap_enable_reg_pp0_iter0;

  wire Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire [3:0]\ap_CS_fsm_reg[14] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_rst_n;
  wire dout_vld_i_1__9_n_0;
  wire dout_vld_reg_0;
  wire [1:0]dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__10_n_0;
  wire full_n_i_2__10_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire pop;
  wire push__0;
  wire ursp_ready;

  LUT6 #(
    .INIT(64'hFC4CFFFF4C4C0000)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(\ap_CS_fsm_reg[14] [1]),
        .I2(\ap_CS_fsm_reg[10] ),
        .I3(\ap_CS_fsm_reg[10]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[14] [0]),
        .O(dout_vld_reg_1[0]));
  LUT6 #(
    .INIT(64'hFC4CFFFF4C4C0000)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(\ap_CS_fsm_reg[14] [3]),
        .I2(\ap_CS_fsm_reg[10] ),
        .I3(\ap_CS_fsm_reg[10]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[14] [2]),
        .O(dout_vld_reg_1[1]));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__9
       (.I0(empty_n_reg_0),
        .I1(dout_vld_reg_0),
        .I2(Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY),
        .O(dout_vld_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__9_n_0),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FFEF00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(pop),
        .I4(push__0),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(full_n_i_2__10_n_0),
        .I2(ursp_ready),
        .I3(push__0),
        .I4(pop),
        .O(full_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    full_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_0),
        .Q(ursp_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(pop),
        .I1(push__0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push__0),
        .I2(pop),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push__0),
        .I3(pop),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized3
   (full_n_reg_0,
    SR,
    ap_clk,
    ap_rst_n,
    Q);
  output full_n_reg_0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__14_n_0;
  wire dout_vld_reg_n_0;
  wire empty_n_i_1__1_n_0;
  wire empty_n_i_2__9_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__11_n_0;
  wire full_n_i_2__11_n_0;
  wire full_n_i_3__3_n_0;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr[2]_i_1__10_n_0 ;
  wire \mOutPtr[3]_i_1__10_n_0 ;
  wire \mOutPtr[4]_i_1__2_n_0 ;
  wire \mOutPtr[5]_i_1__1_n_0 ;
  wire \mOutPtr[5]_i_2__1_n_0 ;
  wire \mOutPtr[5]_i_3__1_n_0 ;
  wire \mOutPtr[6]_i_1__1_n_0 ;
  wire \mOutPtr[7]_i_1__1_n_0 ;
  wire \mOutPtr[7]_i_2__1_n_0 ;
  wire \mOutPtr[7]_i_3__1_n_0 ;
  wire \mOutPtr[7]_i_5__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;

  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dout_vld_i_1__14
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_n_0),
        .O(dout_vld_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__14_n_0),
        .Q(dout_vld_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFF0E0F0E0F0E0)) 
    empty_n_i_1__1
       (.I0(empty_n_i_2__9_n_0),
        .I1(empty_n_i_3__1_n_0),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_n_0),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2__9_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .O(empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hDF55FFFFDF55DF55)) 
    full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(full_n_i_2__11_n_0),
        .I2(Q),
        .I3(full_n_reg_0),
        .I4(dout_vld_reg_n_0),
        .I5(empty_n_reg_n_0),
        .O(full_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    full_n_i_2__11
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(full_n_i_3__3_n_0),
        .O(full_n_i_2__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__3
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_3__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h6696999999999999)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_n_0),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[5]_i_1__1 
       (.I0(\mOutPtr[5]_i_2__1_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[5]_i_3__1_n_0 ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3__1 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[5]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[6]_i_1__1 
       (.I0(\mOutPtr[7]_i_3__1_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[7]_i_5__1_n_0 ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h8878)) 
    \mOutPtr[7]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_n_0),
        .O(\mOutPtr[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h5EFEA101)) 
    \mOutPtr[7]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr[7]_i_3__1_n_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[7]_i_5__1_n_0 ),
        .I4(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[7]_i_3__1 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[7]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[7]_i_4__1 
       (.I0(Q),
        .I1(full_n_reg_0),
        .I2(dout_vld_reg_n_0),
        .I3(empty_n_reg_n_0),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[7]_i_5__1 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[7]_i_5__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[4]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[5]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[6]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[7]_i_2__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized4
   (burst_valid,
    full_n_reg_0,
    pop_0,
    E,
    pop,
    dout_vld_reg_0,
    WVALID_Dummy_reg,
    ap_rst_n_0,
    dout_vld_reg_1,
    ap_rst_n_1,
    SR,
    ap_clk,
    ap_rst_n,
    ost_ctrl_valid,
    AWREADY_Dummy_1,
    AWVALID_Dummy_0,
    \mOutPtr_reg[0]_0 ,
    ost_ctrl_ready,
    p_12_in,
    Q,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    push_0,
    \mOutPtr_reg[0]_1 ,
    WLAST_Dummy_reg_0,
    push,
    in);
  output burst_valid;
  output full_n_reg_0;
  output pop_0;
  output [0:0]E;
  output pop;
  output dout_vld_reg_0;
  output WVALID_Dummy_reg;
  output ap_rst_n_0;
  output dout_vld_reg_1;
  output [0:0]ap_rst_n_1;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input ost_ctrl_valid;
  input AWREADY_Dummy_1;
  input AWVALID_Dummy_0;
  input \mOutPtr_reg[0]_0 ;
  input ost_ctrl_ready;
  input p_12_in;
  input [7:0]Q;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input push_0;
  input \mOutPtr_reg[0]_1 ;
  input WLAST_Dummy_reg_0;
  input push;
  input [3:0]in;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy_0;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire burst_valid;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1__1_n_0;
  wire empty_n_i_2__10_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__12_n_0;
  wire full_n_reg_0;
  wire [3:0]in;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_1__8_n_0 ;
  wire \mOutPtr[3]_i_2__6_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire pop;
  wire pop_0;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1__1_n_0 ;
  wire \raddr[1]_i_1__1_n_0 ;
  wire \raddr[2]_i_1__1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized2 U_fifo_srl
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .E(pop_0),
        .Q(Q),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .\dout_reg[3]_0 (burst_valid),
        .\dout_reg[3]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[3]_2 (\raddr_reg_n_0_[1] ),
        .\dout_reg[3]_3 (\raddr_reg_n_0_[2] ),
        .dout_vld_reg(empty_n_reg_n_0),
        .empty_n_reg(U_fifo_srl_n_3),
        .full_n_reg(U_fifo_srl_n_2),
        .full_n_reg_0(full_n_i_2__12_n_0),
        .in(in),
        .\mOutPtr_reg[0] (full_n_reg_0),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    WVALID_Dummy_i_1
       (.I0(WVALID_Dummy),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .O(dout_vld_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_3),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__1
       (.I0(empty_n_i_2__10_n_0),
        .I1(pop_0),
        .I2(full_n_reg_0),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__12
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__12_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__8 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__6 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h66A65555AAAAAAAA)) 
    \mOutPtr[4]_i_1__1 
       (.I0(push_0),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .I4(WVALID_Dummy),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\mOutPtr[2]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\mOutPtr[3]_i_2__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h8808FFFF)) 
    mem_reg_i_2__1
       (.I0(WVALID_Dummy),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .I4(ap_rst_n),
        .O(dout_vld_reg_1));
  LUT5 #(
    .INIT(32'h15155515)) 
    mem_reg_i_3__1
       (.I0(ap_rst_n),
        .I1(WVALID_Dummy),
        .I2(burst_valid),
        .I3(WLAST_Dummy_reg),
        .I4(WREADY_Dummy),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1__1 
       (.I0(pop_0),
        .I1(push),
        .I2(empty_n_reg_n_0),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1__1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop_0),
        .O(\raddr[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1__1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop_0),
        .O(\raddr[2]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1__1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1__1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1__1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \raddr_reg[3]_i_2__1 
       (.I0(burst_valid),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WVALID_Dummy),
        .I4(\mOutPtr_reg[0]_1 ),
        .O(pop));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized5
   (req_fifo_valid,
    full_n_reg_0,
    Q,
    SR,
    ap_clk,
    ap_rst_n,
    AWVALID_Dummy_0,
    req_en__0,
    rs_req_ready,
    in);
  output req_fifo_valid;
  output full_n_reg_0;
  output [33:0]Q;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input AWVALID_Dummy_0;
  input req_en__0;
  input rs_req_ready;
  input [33:0]in;

  wire AWVALID_Dummy_0;
  wire [33:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__11_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__11_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__13_n_0;
  wire full_n_i_2__13_n_0;
  wire full_n_reg_0;
  wire [33:0]in;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__12_n_0 ;
  wire \mOutPtr[2]_i_1__12_n_0 ;
  wire \mOutPtr[3]_i_1__12_n_0 ;
  wire \mOutPtr[3]_i_2__8_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized3 U_fifo_srl
       (.AWVALID_Dummy_0(AWVALID_Dummy_0),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[2]_0 (empty_n_reg_n_0),
        .\dout_reg[35]_0 (full_n_reg_0),
        .\dout_reg[35]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[35]_2 (\raddr_reg_n_0_[1] ),
        .\dout_reg[35]_3 (\raddr_reg_n_0_[2] ),
        .in(in),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__11
       (.I0(empty_n_reg_n_0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(req_en__0),
        .O(dout_vld_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__11_n_0),
        .Q(req_fifo_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__11_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(AWVALID_Dummy_0),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__11
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__13
       (.I0(ap_rst_n),
        .I1(full_n_i_2__13_n_0),
        .I2(AWVALID_Dummy_0),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__13
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__13_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__12 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(AWVALID_Dummy_0),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(AWVALID_Dummy_0),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__12_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[3]_i_1__12 
       (.I0(full_n_reg_0),
        .I1(AWVALID_Dummy_0),
        .I2(pop),
        .O(\mOutPtr[3]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2__8 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[1]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[2]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[3]_i_2__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_0),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized6
   (full_n_reg_0,
    E,
    D,
    req_en__0,
    m_axi_ca_WVALID,
    WVALID_Dummy_reg,
    \dout_reg[36] ,
    empty_n_reg_0,
    empty_n_reg_1,
    dout_vld_reg_0,
    dout_vld_reg_1,
    SR,
    ap_clk,
    ap_rst_n,
    \last_cnt_reg[0] ,
    burst_valid,
    WVALID_Dummy,
    Q,
    flying_req_reg,
    flying_req_reg_0,
    m_axi_ca_WREADY,
    in,
    dout_vld_reg_2,
    req_fifo_valid,
    rs_req_ready);
  output full_n_reg_0;
  output [0:0]E;
  output [3:0]D;
  output req_en__0;
  output m_axi_ca_WVALID;
  output [0:0]WVALID_Dummy_reg;
  output [36:0]\dout_reg[36] ;
  output empty_n_reg_0;
  output empty_n_reg_1;
  output [0:0]dout_vld_reg_0;
  output dout_vld_reg_1;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \last_cnt_reg[0] ;
  input burst_valid;
  input WVALID_Dummy;
  input [4:0]Q;
  input flying_req_reg;
  input flying_req_reg_0;
  input m_axi_ca_WREADY;
  input [36:0]in;
  input dout_vld_reg_2;
  input req_fifo_valid;
  input rs_req_ready;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire data_en__3;
  wire [36:0]\dout_reg[36] ;
  wire dout_vld_i_1__12_n_0;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__12_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_n_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire full_n_i_1__14_n_0;
  wire full_n_i_2__14_n_0;
  wire full_n_reg_0;
  wire [36:0]in;
  wire \last_cnt_reg[0] ;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_1__13_n_0 ;
  wire \mOutPtr[2]_i_1__13_n_0 ;
  wire \mOutPtr[3]_i_1__13_n_0 ;
  wire \mOutPtr[4]_i_1__3_n_0 ;
  wire \mOutPtr[4]_i_2__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_ca_WREADY;
  wire m_axi_ca_WVALID;
  wire p_12_in;
  wire p_8_in_0;
  wire pop;
  wire push;
  wire raddr113_out;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr[3]_i_1_n_0 ;
  wire \raddr[3]_i_2_n_0 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized4 U_fifo_srl
       (.D(D),
        .Q(Q),
        .SR(SR),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .data_en__3(data_en__3),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[36]_0 (\dout_reg[36] ),
        .\dout_reg[36]_1 (raddr_reg),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .fifo_valid(fifo_valid),
        .flying_req_reg(flying_req_reg),
        .flying_req_reg_0(flying_req_reg_0),
        .in(in),
        .\last_cnt_reg[0] (\last_cnt_reg[0] ),
        .\last_cnt_reg[0]_0 (full_n_reg_0),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__12
       (.I0(empty_n_reg_n_0),
        .I1(fifo_valid),
        .I2(data_en__3),
        .I3(flying_req_reg),
        .I4(m_axi_ca_WREADY),
        .O(dout_vld_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    dout_vld_i_1__7
       (.I0(dout_vld_reg_2),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(burst_valid),
        .O(empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__12_n_0),
        .Q(fifo_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__12_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__12
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__14
       (.I0(ap_rst_n),
        .I1(full_n_i_2__14_n_0),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__14
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__14_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \len_cnt[7]_i_2 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(burst_valid),
        .I3(WVALID_Dummy),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__13 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[0] ),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__13_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__3 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3 
       (.I0(\last_cnt_reg[0] ),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[4]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_ca_WVALID_INST_0
       (.I0(flying_req_reg),
        .I1(fifo_valid),
        .I2(data_en__3),
        .O(m_axi_ca_WVALID));
  LUT6 #(
    .INIT(64'hA2AA2222FFFFFFFF)) 
    mem_reg_i_1__1
       (.I0(dout_vld_reg_2),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(burst_valid),
        .I5(ap_rst_n),
        .O(empty_n_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_0),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in_0),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[3]_i_3 
       (.I0(pop),
        .I1(\last_cnt_reg[0] ),
        .I2(full_n_reg_0),
        .O(p_8_in_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \raddr[3]_i_4 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(empty_n_reg_n_0),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[3]_i_2_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_load
   (RREADY_Dummy,
    SR,
    ap_clk,
    ap_rst_n,
    Q);
  output RREADY_Dummy;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized3 buff_rdata
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .full_n_reg_0(RREADY_Dummy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_mem
   (rnext,
    dout,
    raddr,
    pop_0,
    ap_clk,
    mem_reg_0,
    mem_reg_1,
    SR,
    mem_reg_2,
    Q,
    din,
    push_0);
  output [3:0]rnext;
  output [35:0]dout;
  input [3:0]raddr;
  input pop_0;
  input ap_clk;
  input mem_reg_0;
  input mem_reg_1;
  input [0:0]SR;
  input mem_reg_2;
  input [3:0]Q;
  input [31:0]din;
  input push_0;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [31:0]din;
  wire [35:0]dout;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire pop_0;
  wire push_0;
  wire [3:0]raddr;
  wire [3:0]raddr_reg;
  wire [3:0]rnext;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 4}}" *) 
  (* RTL_RAM_BITS = "540" *) 
  (* RTL_RAM_NAME = "inst/ca_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP(dout[33:32]),
        .DOPBDOP(dout[35:34]),
        .ENARDEN(mem_reg_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(mem_reg_1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(mem_reg_2),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({push_0,push_0,push_0,push_0}));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h00FF7F00)) 
    \raddr_reg[0]_i_1__1 
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(pop_0),
        .I4(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h15FFAA00)) 
    \raddr_reg[1]_i_1__1 
       (.I0(raddr[0]),
        .I1(raddr[3]),
        .I2(raddr[2]),
        .I3(pop_0),
        .I4(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h37FF8800)) 
    \raddr_reg[2]_i_1__1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[3]),
        .I3(pop_0),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h3FFF8000)) 
    \raddr_reg[3]_i_1__1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop_0),
        .I4(raddr[3]),
        .O(rnext[3]));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_read
   (s_ready_t_reg,
    Q,
    SR,
    ap_clk,
    RREADY_Dummy,
    m_axi_ca_RVALID);
  output s_ready_t_reg;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_ca_RVALID;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_ca_RVALID;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_ca_RVALID(m_axi_ca_RVALID),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice
   (s_ready_t_reg_0,
    SR,
    ap_rst_n_0,
    next_req,
    E,
    p_15_in,
    D,
    Q,
    single_sect__18,
    \state_reg[0]_0 ,
    \data_p1_reg[49]_0 ,
    \data_p1_reg[5]_0 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[11]_0 ,
    ap_clk,
    ap_rst_n,
    last_sect_reg,
    AWVALID_Dummy,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    req_handling_reg,
    req_handling_reg_0,
    ost_ctrl_ready,
    \sect_total_buf_reg[0] ,
    AWREADY_Dummy_1,
    \sect_total_buf_reg[0]_0 ,
    \sect_total_buf_reg[0]_1 ,
    \sect_total[19]_i_5__1_0 ,
    \data_p2_reg[63]_0 ,
    S,
    \sect_total_reg[1] ,
    \sect_total_reg[1]_0 ,
    \data_p2_reg[63]_1 );
  output s_ready_t_reg_0;
  output [0:0]SR;
  output ap_rst_n_0;
  output next_req;
  output [0:0]E;
  output p_15_in;
  output [19:0]D;
  output [31:0]Q;
  output single_sect__18;
  output \state_reg[0]_0 ;
  output [19:0]\data_p1_reg[49]_0 ;
  output [3:0]\data_p1_reg[5]_0 ;
  output [3:0]\data_p1_reg[9]_0 ;
  output [1:0]\data_p1_reg[11]_0 ;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg;
  input AWVALID_Dummy;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg;
  input req_handling_reg_0;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[0] ;
  input AWREADY_Dummy_1;
  input \sect_total_buf_reg[0]_0 ;
  input \sect_total_buf_reg[0]_1 ;
  input [19:0]\sect_total[19]_i_5__1_0 ;
  input [31:0]\data_p2_reg[63]_0 ;
  input [3:0]S;
  input [3:0]\sect_total_reg[1] ;
  input [1:0]\sect_total_reg[1]_0 ;
  input [0:0]\data_p2_reg[63]_1 ;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [19:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \data_p1[10]_i_1__3_n_0 ;
  wire \data_p1[11]_i_1__3_n_0 ;
  wire \data_p1[12]_i_1__3_n_0 ;
  wire \data_p1[13]_i_1__3_n_0 ;
  wire \data_p1[14]_i_1__3_n_0 ;
  wire \data_p1[15]_i_1__3_n_0 ;
  wire \data_p1[16]_i_1__3_n_0 ;
  wire \data_p1[17]_i_1__3_n_0 ;
  wire \data_p1[18]_i_1__3_n_0 ;
  wire \data_p1[19]_i_1__3_n_0 ;
  wire \data_p1[20]_i_1__3_n_0 ;
  wire \data_p1[21]_i_1__3_n_0 ;
  wire \data_p1[22]_i_1__3_n_0 ;
  wire \data_p1[23]_i_1__3_n_0 ;
  wire \data_p1[24]_i_1__3_n_0 ;
  wire \data_p1[25]_i_1__3_n_0 ;
  wire \data_p1[26]_i_1__3_n_0 ;
  wire \data_p1[27]_i_1__3_n_0 ;
  wire \data_p1[28]_i_1__3_n_0 ;
  wire \data_p1[29]_i_1__3_n_0 ;
  wire \data_p1[2]_i_1__3_n_0 ;
  wire \data_p1[30]_i_1__3_n_0 ;
  wire \data_p1[31]_i_1__3_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[3]_i_1__3_n_0 ;
  wire \data_p1[49]_i_2__1_n_0 ;
  wire \data_p1[4]_i_1__3_n_0 ;
  wire \data_p1[5]_i_1__3_n_0 ;
  wire \data_p1[6]_i_1__3_n_0 ;
  wire \data_p1[7]_i_1__3_n_0 ;
  wire \data_p1[8]_i_1__3_n_0 ;
  wire \data_p1[9]_i_1__3_n_0 ;
  wire [1:0]\data_p1_reg[11]_0 ;
  wire [19:0]\data_p1_reg[49]_0 ;
  wire [3:0]\data_p1_reg[5]_0 ;
  wire [3:0]\data_p1_reg[9]_0 ;
  wire [31:0]\data_p2_reg[63]_0 ;
  wire [0:0]\data_p2_reg[63]_1 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire last_sect_reg;
  wire load_p1;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_valid;
  wire s_ready_t_i_1__5_n_0;
  wire s_ready_t_reg_0;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_total[19]_i_4__1_n_0 ;
  wire [19:0]\sect_total[19]_i_5__1_0 ;
  wire \sect_total[19]_i_5__1_n_0 ;
  wire \sect_total[19]_i_6__1_n_0 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_buf_reg[0]_1 ;
  wire \sect_total_reg[13]_i_1__1_n_0 ;
  wire \sect_total_reg[13]_i_1__1_n_1 ;
  wire \sect_total_reg[13]_i_1__1_n_2 ;
  wire \sect_total_reg[13]_i_1__1_n_3 ;
  wire \sect_total_reg[17]_i_1__1_n_0 ;
  wire \sect_total_reg[17]_i_1__1_n_1 ;
  wire \sect_total_reg[17]_i_1__1_n_2 ;
  wire \sect_total_reg[17]_i_1__1_n_3 ;
  wire \sect_total_reg[19]_i_2__1_n_3 ;
  wire [3:0]\sect_total_reg[1] ;
  wire [1:0]\sect_total_reg[1]_0 ;
  wire \sect_total_reg[1]_i_1__1_n_0 ;
  wire \sect_total_reg[1]_i_1__1_n_1 ;
  wire \sect_total_reg[1]_i_1__1_n_2 ;
  wire \sect_total_reg[1]_i_1__1_n_3 ;
  wire \sect_total_reg[1]_i_2__1_n_0 ;
  wire \sect_total_reg[1]_i_2__1_n_1 ;
  wire \sect_total_reg[1]_i_2__1_n_2 ;
  wire \sect_total_reg[1]_i_2__1_n_3 ;
  wire \sect_total_reg[1]_i_5__1_n_0 ;
  wire \sect_total_reg[1]_i_5__1_n_1 ;
  wire \sect_total_reg[1]_i_5__1_n_2 ;
  wire \sect_total_reg[1]_i_5__1_n_3 ;
  wire \sect_total_reg[5]_i_1__1_n_0 ;
  wire \sect_total_reg[5]_i_1__1_n_1 ;
  wire \sect_total_reg[5]_i_1__1_n_2 ;
  wire \sect_total_reg[5]_i_1__1_n_3 ;
  wire \sect_total_reg[9]_i_1__1_n_0 ;
  wire \sect_total_reg[9]_i_1__1_n_1 ;
  wire \sect_total_reg[9]_i_1__1_n_2 ;
  wire \sect_total_reg[9]_i_1__1_n_3 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [3:1]\NLW_sect_total_reg[19]_i_2__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sect_total_reg[19]_i_2__1_O_UNCONNECTED ;
  wire [1:0]\NLW_sect_total_reg[1]_i_1__1_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_5__1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(AWVALID_Dummy),
        .I1(next_req),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(next_req),
        .I2(AWVALID_Dummy),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__3 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[10]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__3 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[11]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__3 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[12]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__3 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[13]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__3 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[14]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__3 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[15]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__3 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[16]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__3 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[17]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__3 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[18]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__3 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[19]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__3 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[20]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__3 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[21]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__3 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[22]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__3 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[23]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__3 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[24]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__3 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[25]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__3 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[26]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__3 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[27]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__3 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[28]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__3 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[29]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__3 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[2]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__3 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[30]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__3 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[31]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__3 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[3]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[49]_i_1__1 
       (.I0(next_req),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(AWVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_2__1 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[49]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__3 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[4]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__3 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[5]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__3 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[6]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__3 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[7]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__3 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[8]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__3 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[9]_i_1__3_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__3_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__3_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__3_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__3_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__3_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__3_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__3_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__3_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__3_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__3_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__3_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__3_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__3_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__3_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__3_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__3_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__3_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__3_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__3_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__3_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__3_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__3_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_2__1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__3_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1__1
       (.I0(Q[7]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2__1
       (.I0(Q[6]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3__1
       (.I0(Q[5]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4__1
       (.I0(Q[4]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1__1
       (.I0(Q[9]),
        .I1(Q[31]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2__1
       (.I0(Q[8]),
        .I1(Q[31]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1__1
       (.I0(Q[3]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2__1
       (.I0(Q[2]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3__1
       (.I0(Q[1]),
        .I1(Q[30]),
        .O(\data_p1_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4__1
       (.I0(Q[0]),
        .I1(Q[30]),
        .O(\data_p1_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h08)) 
    last_sect_i_1__1
       (.I0(ap_rst_n),
        .I1(last_sect_reg),
        .I2(next_req),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hAAAEEEEE)) 
    req_handling_i_1__1
       (.I0(req_valid),
        .I1(req_handling_reg_0),
        .I2(single_sect__18),
        .I3(req_handling_reg),
        .I4(p_15_in),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__5
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_req),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__5_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__5_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__1 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[19]_i_1__1 
       (.I0(next_req),
        .I1(p_15_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__1 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__1 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \sect_len_buf[3]_i_1__1 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[0] ),
        .I2(AWREADY_Dummy_1),
        .I3(\sect_total_buf_reg[0]_0 ),
        .I4(\sect_total_buf_reg[0]_1 ),
        .I5(req_handling_reg_0),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hA8FF0000)) 
    \sect_total[19]_i_1__1 
       (.I0(p_15_in),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(req_handling_reg_0),
        .I4(req_valid),
        .O(next_req));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \sect_total[19]_i_3__1 
       (.I0(\sect_total[19]_i_5__1_0 [1]),
        .I1(\sect_total[19]_i_5__1_0 [0]),
        .I2(\sect_total[19]_i_5__1_0 [3]),
        .I3(\sect_total[19]_i_5__1_0 [2]),
        .I4(\sect_total[19]_i_4__1_n_0 ),
        .I5(\sect_total[19]_i_5__1_n_0 ),
        .O(single_sect__18));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_4__1 
       (.I0(\sect_total[19]_i_5__1_0 [4]),
        .I1(\sect_total[19]_i_5__1_0 [5]),
        .I2(\sect_total[19]_i_5__1_0 [6]),
        .I3(\sect_total[19]_i_5__1_0 [7]),
        .I4(\sect_total[19]_i_5__1_0 [9]),
        .I5(\sect_total[19]_i_5__1_0 [8]),
        .O(\sect_total[19]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \sect_total[19]_i_5__1 
       (.I0(\sect_total[19]_i_6__1_n_0 ),
        .I1(\sect_total[19]_i_5__1_0 [12]),
        .I2(\sect_total[19]_i_5__1_0 [13]),
        .I3(\sect_total[19]_i_5__1_0 [10]),
        .I4(\sect_total[19]_i_5__1_0 [11]),
        .O(\sect_total[19]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_6__1 
       (.I0(\sect_total[19]_i_5__1_0 [14]),
        .I1(\sect_total[19]_i_5__1_0 [15]),
        .I2(\sect_total[19]_i_5__1_0 [16]),
        .I3(\sect_total[19]_i_5__1_0 [17]),
        .I4(\sect_total[19]_i_5__1_0 [19]),
        .I5(\sect_total[19]_i_5__1_0 [18]),
        .O(\sect_total[19]_i_6__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[13]_i_1__1 
       (.CI(\sect_total_reg[9]_i_1__1_n_0 ),
        .CO({\sect_total_reg[13]_i_1__1_n_0 ,\sect_total_reg[13]_i_1__1_n_1 ,\sect_total_reg[13]_i_1__1_n_2 ,\sect_total_reg[13]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [13:10]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[17]_i_1__1 
       (.CI(\sect_total_reg[13]_i_1__1_n_0 ),
        .CO({\sect_total_reg[17]_i_1__1_n_0 ,\sect_total_reg[17]_i_1__1_n_1 ,\sect_total_reg[17]_i_1__1_n_2 ,\sect_total_reg[17]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [17:14]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2__1 
       (.CI(\sect_total_reg[17]_i_1__1_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2__1_CO_UNCONNECTED [3:1],\sect_total_reg[19]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2__1_O_UNCONNECTED [3:2],\data_p1_reg[49]_0 [19:18]}),
        .S({1'b0,1'b0,Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_1__1 
       (.CI(\sect_total_reg[1]_i_2__1_n_0 ),
        .CO({\sect_total_reg[1]_i_1__1_n_0 ,\sect_total_reg[1]_i_1__1_n_1 ,\sect_total_reg[1]_i_1__1_n_2 ,\sect_total_reg[1]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[31],Q[31]}),
        .O({\data_p1_reg[49]_0 [1:0],\NLW_sect_total_reg[1]_i_1__1_O_UNCONNECTED [1:0]}),
        .S({Q[31],Q[31],\sect_total_reg[1]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_2__1 
       (.CI(\sect_total_reg[1]_i_5__1_n_0 ),
        .CO({\sect_total_reg[1]_i_2__1_n_0 ,\sect_total_reg[1]_i_2__1_n_1 ,\sect_total_reg[1]_i_2__1_n_2 ,\sect_total_reg[1]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[31],Q[31],Q[31],Q[31]}),
        .O(\NLW_sect_total_reg[1]_i_2__1_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_5__1 
       (.CI(1'b0),
        .CO({\sect_total_reg[1]_i_5__1_n_0 ,\sect_total_reg[1]_i_5__1_n_1 ,\sect_total_reg[1]_i_5__1_n_2 ,\sect_total_reg[1]_i_5__1_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[31],Q[31:30],Q[30]}),
        .O(\NLW_sect_total_reg[1]_i_5__1_O_UNCONNECTED [3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[5]_i_1__1 
       (.CI(\sect_total_reg[1]_i_1__1_n_0 ),
        .CO({\sect_total_reg[5]_i_1__1_n_0 ,\sect_total_reg[5]_i_1__1_n_1 ,\sect_total_reg[5]_i_1__1_n_2 ,\sect_total_reg[5]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [5:2]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[9]_i_1__1 
       (.CI(\sect_total_reg[5]_i_1__1_n_0 ),
        .CO({\sect_total_reg[9]_i_1__1_n_0 ,\sect_total_reg[9]_i_1__1_n_1 ,\sect_total_reg[9]_i_1__1_n_2 ,\sect_total_reg[9]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [9:6]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__3 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_req),
        .I3(AWVALID_Dummy),
        .I4(req_valid),
        .O(\state[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__3 
       (.I0(req_valid),
        .I1(state),
        .I2(next_req),
        .I3(AWVALID_Dummy),
        .O(\state[1]_i_1__3_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_0 ),
        .Q(req_valid),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    \last_cnt_reg[4] ,
    m_axi_ca_AWVALID,
    \data_p1_reg[35]_0 ,
    SR,
    ap_clk,
    Q,
    D,
    req_en__0,
    req_fifo_valid,
    m_axi_ca_AWREADY,
    E);
  output rs_req_ready;
  output \last_cnt_reg[4] ;
  output m_axi_ca_AWVALID;
  output [33:0]\data_p1_reg[35]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [1:0]Q;
  input [33:0]D;
  input req_en__0;
  input req_fifo_valid;
  input m_axi_ca_AWREADY;
  input [0:0]E;

  wire [33:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1__4_n_0 ;
  wire \data_p1[11]_i_1__4_n_0 ;
  wire \data_p1[12]_i_1__4_n_0 ;
  wire \data_p1[13]_i_1__4_n_0 ;
  wire \data_p1[14]_i_1__4_n_0 ;
  wire \data_p1[15]_i_1__4_n_0 ;
  wire \data_p1[16]_i_1__4_n_0 ;
  wire \data_p1[17]_i_1__4_n_0 ;
  wire \data_p1[18]_i_1__4_n_0 ;
  wire \data_p1[19]_i_1__4_n_0 ;
  wire \data_p1[20]_i_1__4_n_0 ;
  wire \data_p1[21]_i_1__4_n_0 ;
  wire \data_p1[22]_i_1__4_n_0 ;
  wire \data_p1[23]_i_1__4_n_0 ;
  wire \data_p1[24]_i_1__4_n_0 ;
  wire \data_p1[25]_i_1__4_n_0 ;
  wire \data_p1[26]_i_1__4_n_0 ;
  wire \data_p1[27]_i_1__4_n_0 ;
  wire \data_p1[28]_i_1__4_n_0 ;
  wire \data_p1[29]_i_1__4_n_0 ;
  wire \data_p1[2]_i_1__4_n_0 ;
  wire \data_p1[30]_i_1__4_n_0 ;
  wire \data_p1[31]_i_2_n_0 ;
  wire \data_p1[32]_i_1__1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1__1_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__4_n_0 ;
  wire \data_p1[4]_i_1__4_n_0 ;
  wire \data_p1[5]_i_1__4_n_0 ;
  wire \data_p1[6]_i_1__4_n_0 ;
  wire \data_p1[7]_i_1__4_n_0 ;
  wire \data_p1[8]_i_1__4_n_0 ;
  wire \data_p1[9]_i_1__4_n_0 ;
  wire [33:0]\data_p1_reg[35]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \last_cnt_reg[4] ;
  wire load_p1;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire [1:0]next__0;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__8_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__6_n_0 ;
  wire \state[1]_i_1__6_n_0 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__6 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_ca_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00008877FF008080)) 
    \FSM_sequential_state[1]_i_1__8 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(m_axi_ca_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__4 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__4 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__4 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__4 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__4 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__4 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__4 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__4 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__4 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__4 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__4 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__4 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__4 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__4 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__4 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__4 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__4 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__4 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__4 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__4 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__4 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__4 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h08F80008)) 
    \data_p1[31]_i_1__4 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_ca_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_2 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__4 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__4 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__4 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__4 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__4 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__4 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__4 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__4_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_0 ),
        .Q(\data_p1_reg[35]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_0 ),
        .Q(\data_p1_reg[35]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[35]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_0 ),
        .Q(\data_p1_reg[35]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(\data_p1_reg[35]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFF0F700FFFF)) 
    s_ready_t_i_1__8
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_ca_AWREADY),
        .I3(rs_req_ready),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__8_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__8_n_0),
        .Q(rs_req_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFFFF80008000)) 
    \state[0]_i_1__6 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(rs_req_ready),
        .I4(m_axi_ca_AWREADY),
        .I5(m_axi_ca_AWVALID),
        .O(\state[0]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[0]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\last_cnt_reg[4] ));
  LUT5 #(
    .INIT(32'hFFFF7F0F)) 
    \state[1]_i_1__6 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_ca_AWVALID),
        .I3(state),
        .I4(m_axi_ca_AWREADY),
        .O(\state[1]_i_1__6_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__6_n_0 ),
        .Q(m_axi_ca_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__6_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    p_4_in,
    m_axi_ca_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input p_4_in;
  input m_axi_ca_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_ca_BVALID;
  wire [1:0]next__0;
  wire p_4_in;
  wire s_ready_t_i_1__6_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__4_n_0 ;
  wire \state[1]_i_1__4_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(m_axi_ca_BVALID),
        .I1(p_4_in),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(s_ready_t_reg_0),
        .I1(p_4_in),
        .I2(m_axi_ca_BVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__6
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_ca_BVALID),
        .I2(p_4_in),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__6_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__6_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__4 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(p_4_in),
        .I3(m_axi_ca_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__4 
       (.I0(Q),
        .I1(state),
        .I2(p_4_in),
        .I3(m_axi_ca_BVALID),
        .O(\state[1]_i_1__4_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    RREADY_Dummy,
    m_axi_ca_RVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_ca_RVALID;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_ca_RVALID;
  wire [1:0]next__0;
  wire s_ready_t_i_1__7_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__5_n_0 ;
  wire \state[1]_i_1__5_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(m_axi_ca_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_ca_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__7
       (.I0(m_axi_ca_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__7_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__7_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__5 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_ca_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__5 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_ca_RVALID),
        .O(\state[1]_i_1__5_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__5_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__5_n_0 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl
   (pop,
    push_0,
    D,
    Q,
    \dout_reg[34]_0 ,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    push,
    in,
    \dout_reg[34]_1 ,
    \dout_reg[34]_2 ,
    ap_clk,
    SR);
  output pop;
  output push_0;
  output [0:0]D;
  output [30:0]Q;
  output \dout_reg[34]_0 ;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input push;
  input [29:0]in;
  input \dout_reg[34]_1 ;
  input \dout_reg[34]_2 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [30:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[34]_0 ;
  wire \dout_reg[34]_1 ;
  wire \dout_reg[34]_2 ;
  wire [29:0]in;
  wire \mem_reg[2][0]_srl3_n_0 ;
  wire \mem_reg[2][10]_srl3_n_0 ;
  wire \mem_reg[2][11]_srl3_n_0 ;
  wire \mem_reg[2][12]_srl3_n_0 ;
  wire \mem_reg[2][13]_srl3_n_0 ;
  wire \mem_reg[2][14]_srl3_n_0 ;
  wire \mem_reg[2][15]_srl3_n_0 ;
  wire \mem_reg[2][16]_srl3_n_0 ;
  wire \mem_reg[2][17]_srl3_n_0 ;
  wire \mem_reg[2][18]_srl3_n_0 ;
  wire \mem_reg[2][19]_srl3_n_0 ;
  wire \mem_reg[2][1]_srl3_n_0 ;
  wire \mem_reg[2][20]_srl3_n_0 ;
  wire \mem_reg[2][21]_srl3_n_0 ;
  wire \mem_reg[2][22]_srl3_n_0 ;
  wire \mem_reg[2][23]_srl3_n_0 ;
  wire \mem_reg[2][24]_srl3_n_0 ;
  wire \mem_reg[2][25]_srl3_n_0 ;
  wire \mem_reg[2][26]_srl3_n_0 ;
  wire \mem_reg[2][27]_srl3_n_0 ;
  wire \mem_reg[2][28]_srl3_n_0 ;
  wire \mem_reg[2][29]_srl3_n_0 ;
  wire \mem_reg[2][2]_srl3_n_0 ;
  wire \mem_reg[2][34]_srl3_n_0 ;
  wire \mem_reg[2][3]_srl3_n_0 ;
  wire \mem_reg[2][4]_srl3_n_0 ;
  wire \mem_reg[2][5]_srl3_n_0 ;
  wire \mem_reg[2][6]_srl3_n_0 ;
  wire \mem_reg[2][7]_srl3_n_0 ;
  wire \mem_reg[2][8]_srl3_n_0 ;
  wire \mem_reg[2][9]_srl3_n_0 ;
  wire pop;
  wire push;
  wire push_0;
  wire tmp_valid_reg;
  wire wrsp_ready;

  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \dout[34]_i_1 
       (.I0(wrsp_ready),
        .I1(tmp_valid_reg),
        .I2(AWREADY_Dummy),
        .I3(\dout_reg[0]_0 ),
        .I4(\dout_reg[0]_1 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][0]_srl3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][10]_srl3_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][11]_srl3_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][12]_srl3_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][13]_srl3_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][14]_srl3_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][15]_srl3_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][16]_srl3_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][17]_srl3_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][18]_srl3_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][19]_srl3_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][1]_srl3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][20]_srl3_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][21]_srl3_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][22]_srl3_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][23]_srl3_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][24]_srl3_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][25]_srl3_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][26]_srl3_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][27]_srl3_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][28]_srl3_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][29]_srl3_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][2]_srl3_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][34]_srl3_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][3]_srl3_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][4]_srl3_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][5]_srl3_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][6]_srl3_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][7]_srl3_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][8]_srl3_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][9]_srl3_n_0 ),
        .Q(Q[9]),
        .R(SR));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][0]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[2][0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][10]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[2][10]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][11]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[2][11]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][12]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[2][12]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][13]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[2][13]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][14]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[2][14]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][15]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[2][15]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][16]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[2][16]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][17]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[2][17]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][18]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[2][18]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][19]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[2][19]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][1]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[2][1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][20]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[2][20]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][21]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[2][21]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][22]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[2][22]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][23]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[2][23]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][24]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[2][24]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][25]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[2][25]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][26]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[2][26]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][27]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[2][27]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][28]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[2][28]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][29]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[2][29]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][2]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[2][2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][34]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][34]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[2][34]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][3]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[2][3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][4]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[2][4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][5]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[2][5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][6]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[2][6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][7]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[2][7]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][8]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[2][8]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][9]_srl3 
       (.A0(\dout_reg[34]_1 ),
        .A1(\dout_reg[34]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[2][9]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[6][0]_srl7_i_1__1 
       (.I0(AWREADY_Dummy),
        .I1(tmp_valid_reg),
        .I2(\dout_reg[0]_0 ),
        .I3(wrsp_ready),
        .O(push_0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[17]_i_1 
       (.I0(Q[30]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h8080FF80)) 
    tmp_valid_i_1__1
       (.I0(Q[30]),
        .I1(wrsp_ready),
        .I2(\dout_reg[0]_0 ),
        .I3(tmp_valid_reg),
        .I4(AWREADY_Dummy),
        .O(\dout_reg[34]_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized0
   (\dout_reg[0]_0 ,
    pop,
    ap_rst_n_0,
    E,
    p_8_in,
    D,
    p_12_in,
    push__0,
    p_4_in,
    empty_n_reg,
    push,
    Q,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    next_wreq,
    \mOutPtr_reg[0] ,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    \mOutPtr_reg[3] ,
    dout_vld_reg,
    dout_vld_reg_0,
    last_resp,
    wrsp_valid,
    dout_vld_reg_1,
    need_wrsp);
  output \dout_reg[0]_0 ;
  output pop;
  output ap_rst_n_0;
  output [0:0]E;
  output p_8_in;
  output [2:0]D;
  output p_12_in;
  output push__0;
  output p_4_in;
  output empty_n_reg;
  input push;
  input [0:0]Q;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input next_wreq;
  input \mOutPtr_reg[0] ;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input [3:0]\mOutPtr_reg[3] ;
  input dout_vld_reg;
  input [0:0]dout_vld_reg_0;
  input last_resp;
  input wrsp_valid;
  input dout_vld_reg_1;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire last_resp;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire \mem_reg[6][0]_srl7_n_0 ;
  wire need_wrsp;
  wire next_wreq;
  wire p_12_in;
  wire p_4_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push__0;
  wire wreq_valid;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'hA222FFFF00000000)) 
    \dout[0]_i_1__1 
       (.I0(dout_vld_reg),
        .I1(\dout_reg[0]_0 ),
        .I2(dout_vld_reg_0),
        .I3(last_resp),
        .I4(wrsp_valid),
        .I5(dout_vld_reg_1),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][0]_srl7_n_0 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__8
       (.I0(dout_vld_reg_1),
        .I1(last_resp),
        .I2(dout_vld_reg_0),
        .I3(\dout_reg[0]_0 ),
        .I4(wrsp_valid),
        .I5(dout_vld_reg),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(next_wreq),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[3] [1]),
        .I2(\mOutPtr_reg[3] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg[3] [0]),
        .I1(\mOutPtr_reg[3] [1]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[3] [2]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mOutPtr[2]_i_2 
       (.I0(dout_vld_reg),
        .I1(wrsp_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(dout_vld_reg_0),
        .I4(last_resp),
        .O(push__0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h4FFFB000)) 
    \mOutPtr[3]_i_1__7 
       (.I0(AWREADY_Dummy),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__5 
       (.I0(\mOutPtr_reg[3] [2]),
        .I1(\mOutPtr_reg[3] [0]),
        .I2(\mOutPtr_reg[3] [1]),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[3] [3]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00008808)) 
    \mOutPtr[3]_i_3__3 
       (.I0(\mOutPtr_reg[0] ),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .I4(pop),
        .O(p_12_in));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[0]_1 ),
        .A1(\dout_reg[0]_2 ),
        .A2(\dout_reg[0]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(Q),
        .Q(\mem_reg[6][0]_srl7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h2A2AAA2A)) 
    \raddr[2]_i_2__1 
       (.I0(pop),
        .I1(\mOutPtr_reg[0] ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy),
        .O(p_8_in));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\dout_reg[0]_0 ),
        .I1(dout_vld_reg),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(p_4_in));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized0_7
   (last_resp,
    pop,
    ap_rst_n_0,
    empty_n_reg,
    push,
    ost_ctrl_info,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    ost_ctrl_valid,
    full_n_reg_0,
    wrsp_type,
    ursp_ready,
    Q,
    dout_vld_reg,
    dout_vld_reg_0);
  output last_resp;
  output pop;
  output ap_rst_n_0;
  output empty_n_reg;
  input push;
  input ost_ctrl_info;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input ost_ctrl_valid;
  input full_n_reg_0;
  input wrsp_type;
  input ursp_ready;
  input [0:0]Q;
  input dout_vld_reg;
  input dout_vld_reg_0;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire last_resp;
  wire \mem_reg[6][0]_srl7_n_0 ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire pop;
  wire push;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \dout[0]_i_1__2 
       (.I0(wrsp_type),
        .I1(ursp_ready),
        .I2(last_resp),
        .I3(Q),
        .I4(dout_vld_reg),
        .I5(dout_vld_reg_0),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][0]_srl7_n_0 ),
        .Q(last_resp),
        .R(SR));
  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__13
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg),
        .I2(Q),
        .I3(last_resp),
        .I4(ursp_ready),
        .I5(wrsp_type),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__15
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(ap_rst_n_0));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[0]_0 ),
        .A1(\dout_reg[0]_1 ),
        .A2(\dout_reg[0]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[6][0]_srl7_n_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized2
   (ap_rst_n_0,
    E,
    full_n_reg,
    empty_n_reg,
    WVALID_Dummy_reg,
    ap_rst_n_1,
    ap_rst_n,
    full_n_reg_0,
    ost_ctrl_valid,
    \mOutPtr_reg[0] ,
    AWREADY_Dummy_1,
    AWVALID_Dummy_0,
    \mOutPtr_reg[0]_0 ,
    ost_ctrl_ready,
    \dout_reg[3]_0 ,
    dout_vld_reg,
    Q,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    WLAST_Dummy_reg_0,
    push,
    in,
    \dout_reg[3]_1 ,
    \dout_reg[3]_2 ,
    \dout_reg[3]_3 ,
    ap_clk,
    SR);
  output ap_rst_n_0;
  output [0:0]E;
  output [0:0]full_n_reg;
  output empty_n_reg;
  output WVALID_Dummy_reg;
  output [0:0]ap_rst_n_1;
  input ap_rst_n;
  input full_n_reg_0;
  input ost_ctrl_valid;
  input \mOutPtr_reg[0] ;
  input AWREADY_Dummy_1;
  input AWVALID_Dummy_0;
  input \mOutPtr_reg[0]_0 ;
  input ost_ctrl_ready;
  input \dout_reg[3]_0 ;
  input dout_vld_reg;
  input [7:0]Q;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input WLAST_Dummy_reg_0;
  input push;
  input [3:0]in;
  input \dout_reg[3]_1 ;
  input \dout_reg[3]_2 ;
  input \dout_reg[3]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy_0;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire \dout[3]_i_3_n_0 ;
  wire \dout[3]_i_4_n_0 ;
  wire \dout_reg[3]_0 ;
  wire \dout_reg[3]_1 ;
  wire \dout_reg[3]_2 ;
  wire \dout_reg[3]_3 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire \dout_reg_n_0_[2] ;
  wire \dout_reg_n_0_[3] ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire [3:0]in;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mem_reg[6][0]_srl7_n_0 ;
  wire \mem_reg[6][1]_srl7_n_0 ;
  wire \mem_reg[6][2]_srl7_n_0 ;
  wire \mem_reg[6][3]_srl7_n_0 ;
  wire next_burst;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(next_burst),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WLAST_Dummy_reg_0),
        .O(WVALID_Dummy_reg));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout[3]_i_1 
       (.I0(next_burst),
        .I1(\dout_reg[3]_0 ),
        .I2(dout_vld_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \dout[3]_i_2 
       (.I0(\dout[3]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(\dout_reg_n_0_[2] ),
        .I3(Q[1]),
        .I4(\dout_reg_n_0_[1] ),
        .I5(\dout[3]_i_4_n_0 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'h1000100000001000)) 
    \dout[3]_i_3 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(WVALID_Dummy),
        .I3(\dout_reg[3]_0 ),
        .I4(WLAST_Dummy_reg),
        .I5(WREADY_Dummy),
        .O(\dout[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \dout[3]_i_4 
       (.I0(\dout_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\dout_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\dout[3]_i_4_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[6][0]_srl7_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[6][1]_srl7_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[6][2]_srl7_n_0 ),
        .Q(\dout_reg_n_0_[2] ),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[6][3]_srl7_n_0 ),
        .Q(\dout_reg_n_0_[3] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__10
       (.I0(dout_vld_reg),
        .I1(\dout_reg[3]_0 ),
        .I2(next_burst),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .I2(ost_ctrl_valid),
        .I3(\mOutPtr_reg[0] ),
        .I4(E),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h75FFFFFF8A000000)) 
    \mOutPtr[3]_i_1__8 
       (.I0(\mOutPtr_reg[0] ),
        .I1(AWREADY_Dummy_1),
        .I2(AWVALID_Dummy_0),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(ost_ctrl_ready),
        .I5(E),
        .O(full_n_reg));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[3]_1 ),
        .A1(\dout_reg[3]_2 ),
        .A2(\dout_reg[3]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[6][0]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][1]_srl7 
       (.A0(\dout_reg[3]_1 ),
        .A1(\dout_reg[3]_2 ),
        .A2(\dout_reg[3]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[6][1]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][2]_srl7 
       (.A0(\dout_reg[3]_1 ),
        .A1(\dout_reg[3]_2 ),
        .A2(\dout_reg[3]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[6][2]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][3]_srl7 
       (.A0(\dout_reg[3]_1 ),
        .A1(\dout_reg[3]_2 ),
        .A2(\dout_reg[3]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[6][3]_srl7_n_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized3
   (pop,
    push,
    Q,
    req_en__0,
    rs_req_ready,
    req_fifo_valid,
    \dout_reg[2]_0 ,
    \dout_reg[35]_0 ,
    AWVALID_Dummy_0,
    in,
    \dout_reg[35]_1 ,
    \dout_reg[35]_2 ,
    \dout_reg[35]_3 ,
    ap_clk,
    SR);
  output pop;
  output push;
  output [33:0]Q;
  input req_en__0;
  input rs_req_ready;
  input req_fifo_valid;
  input \dout_reg[2]_0 ;
  input \dout_reg[35]_0 ;
  input AWVALID_Dummy_0;
  input [33:0]in;
  input \dout_reg[35]_1 ;
  input \dout_reg[35]_2 ;
  input \dout_reg[35]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire AWVALID_Dummy_0;
  wire [33:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[35]_0 ;
  wire \dout_reg[35]_1 ;
  wire \dout_reg[35]_2 ;
  wire \dout_reg[35]_3 ;
  wire [33:0]in;
  wire \mem_reg[6][10]_srl7_n_0 ;
  wire \mem_reg[6][11]_srl7_n_0 ;
  wire \mem_reg[6][12]_srl7_n_0 ;
  wire \mem_reg[6][13]_srl7_n_0 ;
  wire \mem_reg[6][14]_srl7_n_0 ;
  wire \mem_reg[6][15]_srl7_n_0 ;
  wire \mem_reg[6][16]_srl7_n_0 ;
  wire \mem_reg[6][17]_srl7_n_0 ;
  wire \mem_reg[6][18]_srl7_n_0 ;
  wire \mem_reg[6][19]_srl7_n_0 ;
  wire \mem_reg[6][20]_srl7_n_0 ;
  wire \mem_reg[6][21]_srl7_n_0 ;
  wire \mem_reg[6][22]_srl7_n_0 ;
  wire \mem_reg[6][23]_srl7_n_0 ;
  wire \mem_reg[6][24]_srl7_n_0 ;
  wire \mem_reg[6][25]_srl7_n_0 ;
  wire \mem_reg[6][26]_srl7_n_0 ;
  wire \mem_reg[6][27]_srl7_n_0 ;
  wire \mem_reg[6][28]_srl7_n_0 ;
  wire \mem_reg[6][29]_srl7_n_0 ;
  wire \mem_reg[6][2]_srl7_n_0 ;
  wire \mem_reg[6][30]_srl7_n_0 ;
  wire \mem_reg[6][31]_srl7_n_0 ;
  wire \mem_reg[6][32]_srl7_n_0 ;
  wire \mem_reg[6][33]_srl7_n_0 ;
  wire \mem_reg[6][34]_srl7_n_0 ;
  wire \mem_reg[6][35]_srl7_n_0 ;
  wire \mem_reg[6][3]_srl7_n_0 ;
  wire \mem_reg[6][4]_srl7_n_0 ;
  wire \mem_reg[6][5]_srl7_n_0 ;
  wire \mem_reg[6][6]_srl7_n_0 ;
  wire \mem_reg[6][7]_srl7_n_0 ;
  wire \mem_reg[6][8]_srl7_n_0 ;
  wire \mem_reg[6][9]_srl7_n_0 ;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[35]_i_1 
       (.I0(req_en__0),
        .I1(rs_req_ready),
        .I2(req_fifo_valid),
        .I3(\dout_reg[2]_0 ),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][10]_srl7_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][11]_srl7_n_0 ),
        .Q(Q[9]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][12]_srl7_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][13]_srl7_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][14]_srl7_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][15]_srl7_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][16]_srl7_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][17]_srl7_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][18]_srl7_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][19]_srl7_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][20]_srl7_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][21]_srl7_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][22]_srl7_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][23]_srl7_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][24]_srl7_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][25]_srl7_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][26]_srl7_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][27]_srl7_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][28]_srl7_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][29]_srl7_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][2]_srl7_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][30]_srl7_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][31]_srl7_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][32]_srl7_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][33]_srl7_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][34]_srl7_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][35]_srl7_n_0 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][3]_srl7_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][4]_srl7_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][5]_srl7_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][6]_srl7_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][7]_srl7_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][8]_srl7_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][9]_srl7_n_0 ),
        .Q(Q[7]),
        .R(SR));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][10]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][10]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[6][10]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][11]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][11]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[6][11]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][12]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][12]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[6][12]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][13]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][13]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[6][13]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][14]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][14]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[6][14]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][15]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][15]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[6][15]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][16]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][16]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[6][16]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][17]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][17]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[6][17]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][18]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][18]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[6][18]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][19]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][19]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[6][19]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][20]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][20]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[6][20]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][21]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][21]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[6][21]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][22]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][22]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[6][22]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][23]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][23]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[6][23]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][24]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][24]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[6][24]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][25]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][25]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[6][25]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][26]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][26]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[6][26]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][27]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][27]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[6][27]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][28]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][28]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[6][28]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][29]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][29]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[6][29]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][2]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[6][2]_srl7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[6][2]_srl7_i_1 
       (.I0(\dout_reg[35]_0 ),
        .I1(AWVALID_Dummy_0),
        .O(push));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][30]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][30]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[6][30]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][31]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][31]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[6][31]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][32]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][32]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[6][32]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][33]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][33]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[6][33]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][34]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][34]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[6][34]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][35]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][35]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[6][35]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][3]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[6][3]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][4]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[6][4]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][5]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[6][5]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][6]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[6][6]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][7]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[6][7]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][8]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[6][8]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][9]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[6][9]_srl7_n_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized4
   (D,
    req_en__0,
    pop,
    data_en__3,
    WVALID_Dummy_reg,
    push,
    \dout_reg[36]_0 ,
    dout_vld_reg,
    dout_vld_reg_0,
    Q,
    flying_req_reg,
    flying_req_reg_0,
    m_axi_ca_WREADY,
    fifo_valid,
    \dout_reg[0]_0 ,
    \last_cnt_reg[0] ,
    \last_cnt_reg[0]_0 ,
    in,
    req_fifo_valid,
    rs_req_ready,
    \dout_reg[36]_1 ,
    ap_clk,
    SR);
  output [3:0]D;
  output req_en__0;
  output pop;
  output data_en__3;
  output [0:0]WVALID_Dummy_reg;
  output push;
  output [36:0]\dout_reg[36]_0 ;
  output [0:0]dout_vld_reg;
  output dout_vld_reg_0;
  input [4:0]Q;
  input flying_req_reg;
  input flying_req_reg_0;
  input m_axi_ca_WREADY;
  input fifo_valid;
  input \dout_reg[0]_0 ;
  input \last_cnt_reg[0] ;
  input \last_cnt_reg[0]_0 ;
  input [36:0]in;
  input req_fifo_valid;
  input rs_req_ready;
  input [3:0]\dout_reg[36]_1 ;
  input ap_clk;
  input [0:0]SR;

  wire [3:0]D;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire data_en__3;
  wire \dout_reg[0]_0 ;
  wire [36:0]\dout_reg[36]_0 ;
  wire [3:0]\dout_reg[36]_1 ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire [36:0]in;
  wire \last_cnt[4]_i_4_n_0 ;
  wire \last_cnt_reg[0] ;
  wire \last_cnt_reg[0]_0 ;
  wire m_axi_ca_WREADY;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire p_8_in;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[35]_i_1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[31]_i_1 
       (.I0(m_axi_ca_WREADY),
        .I1(flying_req_reg),
        .I2(data_en__3),
        .I3(fifo_valid),
        .I4(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [36]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [3]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [4]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    flying_req_i_1
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(p_8_in),
        .I4(flying_req_reg),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \last_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \last_cnt[2]_i_1 
       (.I0(in[36]),
        .I1(push),
        .I2(p_8_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \last_cnt[3]_i_1 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \last_cnt[4]_i_1 
       (.I0(p_8_in),
        .I1(\last_cnt_reg[0] ),
        .I2(\last_cnt_reg[0]_0 ),
        .I3(in[36]),
        .O(WVALID_Dummy_reg));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \last_cnt[4]_i_2 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \last_cnt[4]_i_3 
       (.I0(fifo_valid),
        .I1(\dout_reg[36]_0 [36]),
        .I2(data_en__3),
        .I3(flying_req_reg),
        .I4(m_axi_ca_WREADY),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h20000000BAAAAAAA)) 
    \last_cnt[4]_i_4 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(\last_cnt[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_ca_WVALID_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(data_en__3));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(\last_cnt_reg[0]_0 ),
        .I1(\last_cnt_reg[0] ),
        .O(push));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB3BBB0)) 
    \state[0]_i_2 
       (.I0(p_8_in),
        .I1(flying_req_reg),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(flying_req_reg_0),
        .O(req_en__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_store
   (wrsp_type,
    full_n_reg,
    WVALID_Dummy,
    full_n_reg_0,
    dout_vld_reg,
    ursp_ready,
    AWVALID_Dummy,
    tmp_valid_reg_0,
    p_4_in,
    empty_n_reg,
    dout_vld_reg_0,
    ap_NS_fsm2,
    empty_n_reg_0,
    D,
    dout,
    ap_clk,
    SR,
    dout_vld_reg_1,
    ap_rst_n,
    push,
    push_0,
    pop_0,
    pop,
    AWREADY_Dummy,
    Q,
    last_resp,
    need_wrsp,
    Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY,
    \ap_CS_fsm_reg[14] ,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1,
    in,
    E,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    din);
  output wrsp_type;
  output full_n_reg;
  output WVALID_Dummy;
  output full_n_reg_0;
  output dout_vld_reg;
  output ursp_ready;
  output AWVALID_Dummy;
  output [0:0]tmp_valid_reg_0;
  output p_4_in;
  output empty_n_reg;
  output [1:0]dout_vld_reg_0;
  output ap_NS_fsm2;
  output empty_n_reg_0;
  output [31:0]D;
  output [35:0]dout;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg_1;
  input ap_rst_n;
  input push;
  input push_0;
  input pop_0;
  input pop;
  input AWREADY_Dummy;
  input [0:0]Q;
  input last_resp;
  input need_wrsp;
  input Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY;
  input [3:0]\ap_CS_fsm_reg[14] ;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1;
  input [29:0]in;
  input [0:0]E;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input [31:0]din;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire [3:0]\ap_CS_fsm_reg[14] ;
  wire ap_NS_fsm2;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [31:0]din;
  wire [35:0]dout;
  wire dout_vld_reg;
  wire [1:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [29:0]in;
  wire last_resp;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire need_wrsp;
  wire next_wreq;
  wire p_4_in;
  wire pop;
  wire pop_0;
  wire push;
  wire push_0;
  wire push_1;
  wire push__0;
  wire [17:17]tmp_len0;
  wire [0:0]tmp_valid_reg_0;
  wire ursp_ready;
  wire [2:2]wreq_len;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized0 buff_wdata
       (.E(E),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_NS_fsm2(ap_NS_fsm2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .dout_vld_reg_0(dout_vld_reg_1),
        .empty_n_reg_0(empty_n_reg_0),
        .full_n_reg_0(full_n_reg_0),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .pop_0(pop_0),
        .push_0(push_0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1__1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .O(tmp_valid_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(tmp_len0),
        .Q({wreq_len,fifo_wreq_n_5,fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[34] (fifo_wreq_n_35),
        .full_n_reg_0(full_n_reg),
        .in(in),
        .next_wreq(next_wreq),
        .push(push),
        .push_0(push_1),
        .tmp_valid_reg(AWVALID_Dummy),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized1 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q(wreq_len),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (wrsp_type),
        .dout_vld_reg_0(ursp_ready),
        .dout_vld_reg_1(Q),
        .last_resp(last_resp),
        .\mOutPtr_reg[0]_0 (AWVALID_Dummy),
        .need_wrsp(need_wrsp),
        .next_wreq(next_wreq),
        .p_4_in(p_4_in),
        .push(push_1),
        .push__0(push__0),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_26),
        .Q(D[8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_25),
        .Q(D[9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_24),
        .Q(D[10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_23),
        .Q(D[11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_22),
        .Q(D[12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_21),
        .Q(D[13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_20),
        .Q(D[14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_19),
        .Q(D[15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_18),
        .Q(D[16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_17),
        .Q(D[17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_16),
        .Q(D[18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_15),
        .Q(D[19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_14),
        .Q(D[20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_13),
        .Q(D[21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_12),
        .Q(D[22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_11),
        .Q(D[23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_10),
        .Q(D[24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_9),
        .Q(D[25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_8),
        .Q(D[26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_7),
        .Q(D[27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_34),
        .Q(D[0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_6),
        .Q(D[28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_5),
        .Q(D[29]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_33),
        .Q(D[1]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_32),
        .Q(D[2]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_31),
        .Q(D[3]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_30),
        .Q(D[4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_29),
        .Q(D[5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_28),
        .Q(D[6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_27),
        .Q(D[7]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0),
        .Q(D[31]),
        .R(SR));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(1'b1),
        .Q(D[30]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_35),
        .Q(AWVALID_Dummy),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized2 user_resp
       (.Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY(Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY),
        .SR(SR),
        .\ap_CS_fsm_reg[10] (full_n_reg_0),
        .\ap_CS_fsm_reg[10]_0 (full_n_reg),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_0),
        .empty_n_reg_0(empty_n_reg),
        .pop(pop),
        .push__0(push__0),
        .ursp_ready(ursp_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_throttle
   (AWREADY_Dummy_1,
    WREADY_Dummy,
    E,
    m_axi_ca_WVALID,
    \dout_reg[36] ,
    empty_n_reg,
    empty_n_reg_0,
    m_axi_ca_AWVALID,
    \data_p1_reg[35] ,
    SR,
    ap_clk,
    ap_rst_n,
    AWVALID_Dummy_0,
    \last_cnt_reg[0]_0 ,
    burst_valid,
    WVALID_Dummy,
    m_axi_ca_WREADY,
    \dout_reg[36]_0 ,
    dout_vld_reg,
    m_axi_ca_AWREADY,
    in,
    dout);
  output AWREADY_Dummy_1;
  output WREADY_Dummy;
  output [0:0]E;
  output m_axi_ca_WVALID;
  output [36:0]\dout_reg[36] ;
  output empty_n_reg;
  output empty_n_reg_0;
  output m_axi_ca_AWVALID;
  output [33:0]\data_p1_reg[35] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input AWVALID_Dummy_0;
  input \last_cnt_reg[0]_0 ;
  input burst_valid;
  input WVALID_Dummy;
  input m_axi_ca_WREADY;
  input \dout_reg[36]_0 ;
  input dout_vld_reg;
  input m_axi_ca_AWREADY;
  input [33:0]in;
  input [35:0]dout;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy_0;
  wire [0:0]E;
  wire [0:0]SR;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire data_fifo_n_2;
  wire data_fifo_n_3;
  wire data_fifo_n_4;
  wire data_fifo_n_49;
  wire data_fifo_n_5;
  wire data_fifo_n_8;
  wire [33:0]\data_p1_reg[35] ;
  wire [35:0]dout;
  wire [36:0]\dout_reg[36] ;
  wire \dout_reg[36]_0 ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire flying_req_reg_n_0;
  wire [33:0]in;
  wire \last_cnt[0]_i_1_n_0 ;
  wire [4:1]last_cnt_reg;
  wire \last_cnt_reg[0]_0 ;
  wire [0:0]last_cnt_reg__0;
  wire load_p2;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_WREADY;
  wire m_axi_ca_WVALID;
  wire req_en__0;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_2;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_3;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_4;
  wire req_fifo_n_5;
  wire req_fifo_n_6;
  wire req_fifo_n_7;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire req_fifo_valid;
  wire rs_req_n_1;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized6 data_fifo
       (.D({data_fifo_n_2,data_fifo_n_3,data_fifo_n_4,data_fifo_n_5}),
        .E(E),
        .Q({last_cnt_reg,last_cnt_reg__0}),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(data_fifo_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\dout_reg[36] (\dout_reg[36] ),
        .dout_vld_reg_0(load_p2),
        .dout_vld_reg_1(data_fifo_n_49),
        .dout_vld_reg_2(dout_vld_reg),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(empty_n_reg_0),
        .flying_req_reg(flying_req_reg_n_0),
        .flying_req_reg_0(rs_req_n_1),
        .full_n_reg_0(WREADY_Dummy),
        .in({\dout_reg[36]_0 ,dout}),
        .\last_cnt_reg[0] (\last_cnt_reg[0]_0 ),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WVALID(m_axi_ca_WVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_49),
        .Q(flying_req_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1_n_0 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_8),
        .D(\last_cnt[0]_i_1_n_0 ),
        .Q(last_cnt_reg__0),
        .R(SR));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_8),
        .D(data_fifo_n_5),
        .Q(last_cnt_reg[1]),
        .R(SR));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_8),
        .D(data_fifo_n_4),
        .Q(last_cnt_reg[2]),
        .R(SR));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_8),
        .D(data_fifo_n_3),
        .Q(last_cnt_reg[3]),
        .R(SR));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_8),
        .D(data_fifo_n_2),
        .Q(last_cnt_reg[4]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized5 req_fifo
       (.AWVALID_Dummy_0(AWVALID_Dummy_0),
        .Q({req_fifo_n_2,req_fifo_n_3,req_fifo_n_4,req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .full_n_reg_0(AWREADY_Dummy_1),
        .in(in),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_2,req_fifo_n_3,req_fifo_n_4,req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35}),
        .E(load_p2),
        .Q(last_cnt_reg[4:3]),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[35]_0 (\data_p1_reg[35] ),
        .\last_cnt_reg[4] (rs_req_n_1),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_write
   (SR,
    last_resp,
    AWREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    E,
    pop,
    Q,
    m_axi_ca_WVALID,
    \dout_reg[36] ,
    empty_n_reg,
    ap_rst_n_0,
    dout_vld_reg,
    empty_n_reg_0,
    m_axi_ca_AWVALID,
    \data_p1_reg[35] ,
    ap_clk,
    ap_rst_n,
    WVALID_Dummy,
    push_0,
    dout_vld_reg_0,
    AWVALID_Dummy,
    p_4_in,
    m_axi_ca_WREADY,
    wrsp_type,
    ursp_ready,
    m_axi_ca_BVALID,
    D,
    m_axi_ca_AWREADY,
    dout,
    \data_p2_reg[63] );
  output [0:0]SR;
  output last_resp;
  output AWREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output [0:0]E;
  output pop;
  output [0:0]Q;
  output m_axi_ca_WVALID;
  output [36:0]\dout_reg[36] ;
  output empty_n_reg;
  output ap_rst_n_0;
  output dout_vld_reg;
  output empty_n_reg_0;
  output m_axi_ca_AWVALID;
  output [33:0]\data_p1_reg[35] ;
  input ap_clk;
  input ap_rst_n;
  input WVALID_Dummy;
  input push_0;
  input dout_vld_reg_0;
  input AWVALID_Dummy;
  input p_4_in;
  input m_axi_ca_WREADY;
  input wrsp_type;
  input ursp_ready;
  input m_axi_ca_BVALID;
  input [31:0]D;
  input m_axi_ca_AWREADY;
  input [35:0]dout;
  input [0:0]\data_p2_reg[63] ;

  wire [31:2]AWADDR_Dummy;
  wire [3:0]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire AWVALID_Dummy_0;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg_n_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_n_0;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire burst_valid;
  wire [33:0]\data_p1_reg[35] ;
  wire [0:0]\data_p2_reg[63] ;
  wire [35:0]dout;
  wire [36:0]\dout_reg[36] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_burst_n_1;
  wire fifo_burst_n_5;
  wire fifo_burst_n_6;
  wire fifo_burst_n_9;
  wire last_resp;
  wire \len_cnt[7]_i_4_n_0 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_BVALID;
  wire m_axi_ca_WREADY;
  wire m_axi_ca_WVALID;
  wire need_wrsp;
  wire ost_ctrl_info;
  wire [3:0]ost_ctrl_len;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [7:0]p_0_in;
  wire p_12_in;
  wire p_3_in;
  wire p_4_in;
  wire pop;
  wire pop_0;
  wire push;
  wire push_0;
  wire push_1;
  wire s_ready_t_reg;
  wire ursp_ready;
  wire wreq_burst_conv_n_38;
  wire wrsp_type;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_6),
        .Q(WLAST_Dummy_reg_n_0),
        .R(SR));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_5),
        .Q(WVALID_Dummy_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized4 fifo_burst
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .E(E),
        .Q(len_cnt_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_n_0),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_n_0),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(fifo_burst_n_9),
        .burst_valid(burst_valid),
        .dout_vld_reg_0(fifo_burst_n_5),
        .dout_vld_reg_1(dout_vld_reg),
        .full_n_reg_0(fifo_burst_n_1),
        .in(ost_ctrl_len),
        .\mOutPtr_reg[0]_0 (wreq_burst_conv_n_38),
        .\mOutPtr_reg[0]_1 (dout_vld_reg_0),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .p_12_in(p_12_in),
        .pop(pop),
        .pop_0(pop_0),
        .push(push_1),
        .push_0(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized1_6 fifo_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(need_wrsp),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .p_4_in(p_4_in),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_4_n_0 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_3 
       (.I0(\len_cnt[7]_i_4_n_0 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_4 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_4_n_0 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_9));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_9));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_9));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_9));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_9));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_9));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_9));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_ca_BVALID(m_axi_ca_BVALID),
        .p_4_in(p_4_in),
        .s_ready_t_reg_0(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_burst_converter wreq_burst_conv
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .D(D),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.sect_handling_reg_0 (wreq_burst_conv_n_38),
        .\data_p2_reg[63] (\data_p2_reg[63] ),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .\mOutPtr_reg[3] (fifo_burst_n_1),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .p_12_in(p_12_in),
        .pop(pop_0),
        .push(push_1),
        .push_0(push),
        .s_ready_t_reg(AWREADY_Dummy),
        .\sect_len_buf_reg[3]_0 (ost_ctrl_len));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .E(p_3_in),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\data_p1_reg[35] (\data_p1_reg[35] ),
        .dout(dout),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[36]_0 (WLAST_Dummy_reg_n_0),
        .dout_vld_reg(dout_vld_reg_0),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .\last_cnt_reg[0]_0 (WVALID_Dummy_reg_n_0),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WVALID(m_axi_ca_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_control_s_axi
   (\int_addr_a0_reg[29]_0 ,
    Q,
    D,
    \int_addr_a0_reg[29]_1 ,
    \int_addr_a0_reg[29]_2 ,
    \int_addr_b0_reg[29]_0 ,
    \int_addr_b0_reg[19]_0 ,
    \int_addr_b0_reg[29]_1 ,
    \int_addr_b0_reg[29]_2 ,
    \int_addr_b0_reg[29]_3 ,
    \int_addr_b0_reg[19]_1 ,
    \int_addr_b0_reg[19]_2 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    \int_addr_c0_reg[31]_0 ,
    s_axi_control_RDATA,
    CO,
    O,
    S,
    \trunc_ln40_1_reg_1927_reg[18] ,
    \trunc_ln40_1_reg_1927_reg[18]_0 ,
    \trunc_ln40_1_reg_1927_reg[18]_1 ,
    \trunc_ln40_2_reg_1968_reg[18] ,
    \trunc_ln40_2_reg_1968_reg[18]_0 ,
    \trunc_ln40_2_reg_1968_reg[18]_1 ,
    \trunc_ln40_3_reg_2005_reg[18] ,
    \trunc_ln40_3_reg_2005_reg[18]_0 ,
    \trunc_ln40_3_reg_2005_reg[18]_1 ,
    \trunc_ln2_reg_1942_reg[18] ,
    \trunc_ln2_reg_1942_reg[18]_0 ,
    \trunc_ln2_reg_1942_reg[18]_1 ,
    \trunc_ln68_1_reg_1984_reg[18] ,
    \trunc_ln68_1_reg_1984_reg[18]_0 ,
    \trunc_ln68_1_reg_1984_reg[18]_1 ,
    \trunc_ln68_2_reg_2016_reg[18] ,
    \trunc_ln68_2_reg_2016_reg[18]_0 ,
    \trunc_ln68_2_reg_2016_reg[18]_1 ,
    \trunc_ln68_3_reg_2033_reg[22] ,
    \trunc_ln68_3_reg_2033_reg[18] ,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_WVALID,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARADDR);
  output [14:0]\int_addr_a0_reg[29]_0 ;
  output [16:0]Q;
  output [14:0]D;
  output [14:0]\int_addr_a0_reg[29]_1 ;
  output [14:0]\int_addr_a0_reg[29]_2 ;
  output [14:0]\int_addr_b0_reg[29]_0 ;
  output [18:0]\int_addr_b0_reg[19]_0 ;
  output [14:0]\int_addr_b0_reg[29]_1 ;
  output [14:0]\int_addr_b0_reg[29]_2 ;
  output [10:0]\int_addr_b0_reg[29]_3 ;
  output [0:0]\int_addr_b0_reg[19]_1 ;
  output [1:0]\int_addr_b0_reg[19]_2 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [30:0]\int_addr_c0_reg[31]_0 ;
  output [31:0]s_axi_control_RDATA;
  input [0:0]CO;
  input [1:0]O;
  input [0:0]S;
  input [0:0]\trunc_ln40_1_reg_1927_reg[18] ;
  input [1:0]\trunc_ln40_1_reg_1927_reg[18]_0 ;
  input [0:0]\trunc_ln40_1_reg_1927_reg[18]_1 ;
  input [0:0]\trunc_ln40_2_reg_1968_reg[18] ;
  input [1:0]\trunc_ln40_2_reg_1968_reg[18]_0 ;
  input [0:0]\trunc_ln40_2_reg_1968_reg[18]_1 ;
  input [0:0]\trunc_ln40_3_reg_2005_reg[18] ;
  input [1:0]\trunc_ln40_3_reg_2005_reg[18]_0 ;
  input [0:0]\trunc_ln40_3_reg_2005_reg[18]_1 ;
  input [0:0]\trunc_ln2_reg_1942_reg[18] ;
  input [1:0]\trunc_ln2_reg_1942_reg[18]_0 ;
  input [0:0]\trunc_ln2_reg_1942_reg[18]_1 ;
  input [0:0]\trunc_ln68_1_reg_1984_reg[18] ;
  input [1:0]\trunc_ln68_1_reg_1984_reg[18]_0 ;
  input [0:0]\trunc_ln68_1_reg_1984_reg[18]_1 ;
  input [0:0]\trunc_ln68_2_reg_2016_reg[18] ;
  input [1:0]\trunc_ln68_2_reg_2016_reg[18]_0 ;
  input [0:0]\trunc_ln68_2_reg_2016_reg[18]_1 ;
  input [0:0]\trunc_ln68_3_reg_2033_reg[22] ;
  input [0:0]\trunc_ln68_3_reg_2033_reg[18] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;
  input s_axi_control_WVALID;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input [5:0]s_axi_control_ARADDR;

  wire [0:0]CO;
  wire [14:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1__0_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1__0_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1__0_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]O;
  wire [16:0]Q;
  wire [0:0]S;
  wire [31:0]addr_a0;
  wire [31:0]addr_b0;
  wire [0:0]addr_c0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire int_addr_a0;
  wire [31:0]int_addr_a00;
  wire \int_addr_a0[31]_i_3_n_0 ;
  wire [14:0]\int_addr_a0_reg[29]_0 ;
  wire [14:0]\int_addr_a0_reg[29]_1 ;
  wire [14:0]\int_addr_a0_reg[29]_2 ;
  wire int_addr_b0;
  wire [31:0]int_addr_b00;
  wire [18:0]\int_addr_b0_reg[19]_0 ;
  wire [0:0]\int_addr_b0_reg[19]_1 ;
  wire [1:0]\int_addr_b0_reg[19]_2 ;
  wire [14:0]\int_addr_b0_reg[29]_0 ;
  wire [14:0]\int_addr_b0_reg[29]_1 ;
  wire [14:0]\int_addr_b0_reg[29]_2 ;
  wire [10:0]\int_addr_b0_reg[29]_3 ;
  wire int_addr_c0;
  wire [31:0]int_addr_c00;
  wire \int_addr_c0[31]_i_3_n_0 ;
  wire [30:0]\int_addr_c0_reg[31]_0 ;
  wire [31:0]rdata;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire \trunc_ln2_reg_1942[18]_i_2_n_0 ;
  wire \trunc_ln2_reg_1942[18]_i_4_n_0 ;
  wire \trunc_ln2_reg_1942[18]_i_5_n_0 ;
  wire \trunc_ln2_reg_1942[18]_i_6_n_0 ;
  wire \trunc_ln2_reg_1942[22]_i_2_n_0 ;
  wire \trunc_ln2_reg_1942[22]_i_3_n_0 ;
  wire \trunc_ln2_reg_1942[22]_i_4_n_0 ;
  wire \trunc_ln2_reg_1942[22]_i_5_n_0 ;
  wire \trunc_ln2_reg_1942[26]_i_2_n_0 ;
  wire \trunc_ln2_reg_1942[26]_i_3_n_0 ;
  wire \trunc_ln2_reg_1942[26]_i_4_n_0 ;
  wire \trunc_ln2_reg_1942[26]_i_5_n_0 ;
  wire \trunc_ln2_reg_1942[29]_i_2_n_0 ;
  wire \trunc_ln2_reg_1942[29]_i_3_n_0 ;
  wire \trunc_ln2_reg_1942[29]_i_4_n_0 ;
  wire [0:0]\trunc_ln2_reg_1942_reg[18] ;
  wire [1:0]\trunc_ln2_reg_1942_reg[18]_0 ;
  wire [0:0]\trunc_ln2_reg_1942_reg[18]_1 ;
  wire \trunc_ln2_reg_1942_reg[18]_i_1_n_0 ;
  wire \trunc_ln2_reg_1942_reg[18]_i_1_n_1 ;
  wire \trunc_ln2_reg_1942_reg[18]_i_1_n_2 ;
  wire \trunc_ln2_reg_1942_reg[18]_i_1_n_3 ;
  wire \trunc_ln2_reg_1942_reg[22]_i_1_n_0 ;
  wire \trunc_ln2_reg_1942_reg[22]_i_1_n_1 ;
  wire \trunc_ln2_reg_1942_reg[22]_i_1_n_2 ;
  wire \trunc_ln2_reg_1942_reg[22]_i_1_n_3 ;
  wire \trunc_ln2_reg_1942_reg[26]_i_1_n_0 ;
  wire \trunc_ln2_reg_1942_reg[26]_i_1_n_1 ;
  wire \trunc_ln2_reg_1942_reg[26]_i_1_n_2 ;
  wire \trunc_ln2_reg_1942_reg[26]_i_1_n_3 ;
  wire \trunc_ln2_reg_1942_reg[29]_i_1_n_2 ;
  wire \trunc_ln2_reg_1942_reg[29]_i_1_n_3 ;
  wire \trunc_ln40_1_reg_1927[18]_i_3_n_0 ;
  wire \trunc_ln40_1_reg_1927[18]_i_4_n_0 ;
  wire \trunc_ln40_1_reg_1927[18]_i_5_n_0 ;
  wire \trunc_ln40_1_reg_1927[22]_i_2_n_0 ;
  wire \trunc_ln40_1_reg_1927[22]_i_3_n_0 ;
  wire \trunc_ln40_1_reg_1927[22]_i_4_n_0 ;
  wire \trunc_ln40_1_reg_1927[22]_i_5_n_0 ;
  wire \trunc_ln40_1_reg_1927[26]_i_2_n_0 ;
  wire \trunc_ln40_1_reg_1927[26]_i_3_n_0 ;
  wire \trunc_ln40_1_reg_1927[26]_i_4_n_0 ;
  wire \trunc_ln40_1_reg_1927[26]_i_5_n_0 ;
  wire \trunc_ln40_1_reg_1927[29]_i_7_n_0 ;
  wire \trunc_ln40_1_reg_1927[29]_i_8_n_0 ;
  wire \trunc_ln40_1_reg_1927[29]_i_9_n_0 ;
  wire [0:0]\trunc_ln40_1_reg_1927_reg[18] ;
  wire [1:0]\trunc_ln40_1_reg_1927_reg[18]_0 ;
  wire [0:0]\trunc_ln40_1_reg_1927_reg[18]_1 ;
  wire \trunc_ln40_1_reg_1927_reg[18]_i_1_n_0 ;
  wire \trunc_ln40_1_reg_1927_reg[18]_i_1_n_1 ;
  wire \trunc_ln40_1_reg_1927_reg[18]_i_1_n_2 ;
  wire \trunc_ln40_1_reg_1927_reg[18]_i_1_n_3 ;
  wire \trunc_ln40_1_reg_1927_reg[22]_i_1_n_0 ;
  wire \trunc_ln40_1_reg_1927_reg[22]_i_1_n_1 ;
  wire \trunc_ln40_1_reg_1927_reg[22]_i_1_n_2 ;
  wire \trunc_ln40_1_reg_1927_reg[22]_i_1_n_3 ;
  wire \trunc_ln40_1_reg_1927_reg[26]_i_1_n_0 ;
  wire \trunc_ln40_1_reg_1927_reg[26]_i_1_n_1 ;
  wire \trunc_ln40_1_reg_1927_reg[26]_i_1_n_2 ;
  wire \trunc_ln40_1_reg_1927_reg[26]_i_1_n_3 ;
  wire \trunc_ln40_1_reg_1927_reg[29]_i_2_n_2 ;
  wire \trunc_ln40_1_reg_1927_reg[29]_i_2_n_3 ;
  wire \trunc_ln40_2_reg_1968[18]_i_4_n_0 ;
  wire \trunc_ln40_2_reg_1968[18]_i_5_n_0 ;
  wire \trunc_ln40_2_reg_1968[18]_i_6_n_0 ;
  wire \trunc_ln40_2_reg_1968[22]_i_2_n_0 ;
  wire \trunc_ln40_2_reg_1968[22]_i_3_n_0 ;
  wire \trunc_ln40_2_reg_1968[22]_i_4_n_0 ;
  wire \trunc_ln40_2_reg_1968[22]_i_5_n_0 ;
  wire \trunc_ln40_2_reg_1968[26]_i_2_n_0 ;
  wire \trunc_ln40_2_reg_1968[26]_i_3_n_0 ;
  wire \trunc_ln40_2_reg_1968[26]_i_4_n_0 ;
  wire \trunc_ln40_2_reg_1968[26]_i_5_n_0 ;
  wire \trunc_ln40_2_reg_1968[29]_i_5_n_0 ;
  wire \trunc_ln40_2_reg_1968[29]_i_6_n_0 ;
  wire \trunc_ln40_2_reg_1968[29]_i_7_n_0 ;
  wire [0:0]\trunc_ln40_2_reg_1968_reg[18] ;
  wire [1:0]\trunc_ln40_2_reg_1968_reg[18]_0 ;
  wire [0:0]\trunc_ln40_2_reg_1968_reg[18]_1 ;
  wire \trunc_ln40_2_reg_1968_reg[18]_i_1_n_0 ;
  wire \trunc_ln40_2_reg_1968_reg[18]_i_1_n_1 ;
  wire \trunc_ln40_2_reg_1968_reg[18]_i_1_n_2 ;
  wire \trunc_ln40_2_reg_1968_reg[18]_i_1_n_3 ;
  wire \trunc_ln40_2_reg_1968_reg[22]_i_1_n_0 ;
  wire \trunc_ln40_2_reg_1968_reg[22]_i_1_n_1 ;
  wire \trunc_ln40_2_reg_1968_reg[22]_i_1_n_2 ;
  wire \trunc_ln40_2_reg_1968_reg[22]_i_1_n_3 ;
  wire \trunc_ln40_2_reg_1968_reg[26]_i_1_n_0 ;
  wire \trunc_ln40_2_reg_1968_reg[26]_i_1_n_1 ;
  wire \trunc_ln40_2_reg_1968_reg[26]_i_1_n_2 ;
  wire \trunc_ln40_2_reg_1968_reg[26]_i_1_n_3 ;
  wire \trunc_ln40_2_reg_1968_reg[29]_i_2_n_2 ;
  wire \trunc_ln40_2_reg_1968_reg[29]_i_2_n_3 ;
  wire \trunc_ln40_3_reg_2005[18]_i_2_n_0 ;
  wire \trunc_ln40_3_reg_2005[18]_i_3_n_0 ;
  wire \trunc_ln40_3_reg_2005[18]_i_4_n_0 ;
  wire \trunc_ln40_3_reg_2005[18]_i_5_n_0 ;
  wire \trunc_ln40_3_reg_2005[22]_i_2_n_0 ;
  wire \trunc_ln40_3_reg_2005[22]_i_3_n_0 ;
  wire \trunc_ln40_3_reg_2005[22]_i_4_n_0 ;
  wire \trunc_ln40_3_reg_2005[22]_i_5_n_0 ;
  wire \trunc_ln40_3_reg_2005[26]_i_2_n_0 ;
  wire \trunc_ln40_3_reg_2005[26]_i_3_n_0 ;
  wire \trunc_ln40_3_reg_2005[26]_i_4_n_0 ;
  wire \trunc_ln40_3_reg_2005[26]_i_5_n_0 ;
  wire \trunc_ln40_3_reg_2005[29]_i_5_n_0 ;
  wire \trunc_ln40_3_reg_2005[29]_i_6_n_0 ;
  wire \trunc_ln40_3_reg_2005[29]_i_7_n_0 ;
  wire [0:0]\trunc_ln40_3_reg_2005_reg[18] ;
  wire [1:0]\trunc_ln40_3_reg_2005_reg[18]_0 ;
  wire [0:0]\trunc_ln40_3_reg_2005_reg[18]_1 ;
  wire \trunc_ln40_3_reg_2005_reg[18]_i_1_n_0 ;
  wire \trunc_ln40_3_reg_2005_reg[18]_i_1_n_1 ;
  wire \trunc_ln40_3_reg_2005_reg[18]_i_1_n_2 ;
  wire \trunc_ln40_3_reg_2005_reg[18]_i_1_n_3 ;
  wire \trunc_ln40_3_reg_2005_reg[22]_i_1_n_0 ;
  wire \trunc_ln40_3_reg_2005_reg[22]_i_1_n_1 ;
  wire \trunc_ln40_3_reg_2005_reg[22]_i_1_n_2 ;
  wire \trunc_ln40_3_reg_2005_reg[22]_i_1_n_3 ;
  wire \trunc_ln40_3_reg_2005_reg[26]_i_1_n_0 ;
  wire \trunc_ln40_3_reg_2005_reg[26]_i_1_n_1 ;
  wire \trunc_ln40_3_reg_2005_reg[26]_i_1_n_2 ;
  wire \trunc_ln40_3_reg_2005_reg[26]_i_1_n_3 ;
  wire \trunc_ln40_3_reg_2005_reg[29]_i_2_n_2 ;
  wire \trunc_ln40_3_reg_2005_reg[29]_i_2_n_3 ;
  wire \trunc_ln68_1_reg_1984[18]_i_2_n_0 ;
  wire \trunc_ln68_1_reg_1984[18]_i_4_n_0 ;
  wire \trunc_ln68_1_reg_1984[18]_i_5_n_0 ;
  wire \trunc_ln68_1_reg_1984[18]_i_6_n_0 ;
  wire \trunc_ln68_1_reg_1984[22]_i_2_n_0 ;
  wire \trunc_ln68_1_reg_1984[22]_i_3_n_0 ;
  wire \trunc_ln68_1_reg_1984[22]_i_4_n_0 ;
  wire \trunc_ln68_1_reg_1984[22]_i_5_n_0 ;
  wire \trunc_ln68_1_reg_1984[26]_i_2_n_0 ;
  wire \trunc_ln68_1_reg_1984[26]_i_3_n_0 ;
  wire \trunc_ln68_1_reg_1984[26]_i_4_n_0 ;
  wire \trunc_ln68_1_reg_1984[26]_i_5_n_0 ;
  wire \trunc_ln68_1_reg_1984[29]_i_2_n_0 ;
  wire \trunc_ln68_1_reg_1984[29]_i_3_n_0 ;
  wire \trunc_ln68_1_reg_1984[29]_i_4_n_0 ;
  wire [0:0]\trunc_ln68_1_reg_1984_reg[18] ;
  wire [1:0]\trunc_ln68_1_reg_1984_reg[18]_0 ;
  wire [0:0]\trunc_ln68_1_reg_1984_reg[18]_1 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_1_n_0 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_1_n_1 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_1_n_2 ;
  wire \trunc_ln68_1_reg_1984_reg[18]_i_1_n_3 ;
  wire \trunc_ln68_1_reg_1984_reg[22]_i_1_n_0 ;
  wire \trunc_ln68_1_reg_1984_reg[22]_i_1_n_1 ;
  wire \trunc_ln68_1_reg_1984_reg[22]_i_1_n_2 ;
  wire \trunc_ln68_1_reg_1984_reg[22]_i_1_n_3 ;
  wire \trunc_ln68_1_reg_1984_reg[26]_i_1_n_0 ;
  wire \trunc_ln68_1_reg_1984_reg[26]_i_1_n_1 ;
  wire \trunc_ln68_1_reg_1984_reg[26]_i_1_n_2 ;
  wire \trunc_ln68_1_reg_1984_reg[26]_i_1_n_3 ;
  wire \trunc_ln68_1_reg_1984_reg[29]_i_1_n_2 ;
  wire \trunc_ln68_1_reg_1984_reg[29]_i_1_n_3 ;
  wire \trunc_ln68_2_reg_2016[18]_i_2_n_0 ;
  wire \trunc_ln68_2_reg_2016[18]_i_3_n_0 ;
  wire \trunc_ln68_2_reg_2016[18]_i_4_n_0 ;
  wire \trunc_ln68_2_reg_2016[18]_i_5_n_0 ;
  wire \trunc_ln68_2_reg_2016[22]_i_2_n_0 ;
  wire \trunc_ln68_2_reg_2016[22]_i_3_n_0 ;
  wire \trunc_ln68_2_reg_2016[22]_i_4_n_0 ;
  wire \trunc_ln68_2_reg_2016[22]_i_5_n_0 ;
  wire \trunc_ln68_2_reg_2016[26]_i_2_n_0 ;
  wire \trunc_ln68_2_reg_2016[26]_i_3_n_0 ;
  wire \trunc_ln68_2_reg_2016[26]_i_4_n_0 ;
  wire \trunc_ln68_2_reg_2016[26]_i_5_n_0 ;
  wire \trunc_ln68_2_reg_2016[29]_i_2_n_0 ;
  wire \trunc_ln68_2_reg_2016[29]_i_3_n_0 ;
  wire \trunc_ln68_2_reg_2016[29]_i_4_n_0 ;
  wire [0:0]\trunc_ln68_2_reg_2016_reg[18] ;
  wire [1:0]\trunc_ln68_2_reg_2016_reg[18]_0 ;
  wire [0:0]\trunc_ln68_2_reg_2016_reg[18]_1 ;
  wire \trunc_ln68_2_reg_2016_reg[18]_i_1_n_0 ;
  wire \trunc_ln68_2_reg_2016_reg[18]_i_1_n_1 ;
  wire \trunc_ln68_2_reg_2016_reg[18]_i_1_n_2 ;
  wire \trunc_ln68_2_reg_2016_reg[18]_i_1_n_3 ;
  wire \trunc_ln68_2_reg_2016_reg[22]_i_1_n_0 ;
  wire \trunc_ln68_2_reg_2016_reg[22]_i_1_n_1 ;
  wire \trunc_ln68_2_reg_2016_reg[22]_i_1_n_2 ;
  wire \trunc_ln68_2_reg_2016_reg[22]_i_1_n_3 ;
  wire \trunc_ln68_2_reg_2016_reg[26]_i_1_n_0 ;
  wire \trunc_ln68_2_reg_2016_reg[26]_i_1_n_1 ;
  wire \trunc_ln68_2_reg_2016_reg[26]_i_1_n_2 ;
  wire \trunc_ln68_2_reg_2016_reg[26]_i_1_n_3 ;
  wire \trunc_ln68_2_reg_2016_reg[29]_i_1_n_2 ;
  wire \trunc_ln68_2_reg_2016_reg[29]_i_1_n_3 ;
  wire \trunc_ln68_3_reg_2033[22]_i_2_n_0 ;
  wire \trunc_ln68_3_reg_2033[22]_i_3_n_0 ;
  wire \trunc_ln68_3_reg_2033[22]_i_4_n_0 ;
  wire \trunc_ln68_3_reg_2033[22]_i_5_n_0 ;
  wire \trunc_ln68_3_reg_2033[26]_i_2_n_0 ;
  wire \trunc_ln68_3_reg_2033[26]_i_3_n_0 ;
  wire \trunc_ln68_3_reg_2033[26]_i_4_n_0 ;
  wire \trunc_ln68_3_reg_2033[26]_i_5_n_0 ;
  wire \trunc_ln68_3_reg_2033[29]_i_2_n_0 ;
  wire \trunc_ln68_3_reg_2033[29]_i_3_n_0 ;
  wire \trunc_ln68_3_reg_2033[29]_i_4_n_0 ;
  wire [0:0]\trunc_ln68_3_reg_2033_reg[18] ;
  wire [0:0]\trunc_ln68_3_reg_2033_reg[22] ;
  wire \trunc_ln68_3_reg_2033_reg[22]_i_1_n_0 ;
  wire \trunc_ln68_3_reg_2033_reg[22]_i_1_n_1 ;
  wire \trunc_ln68_3_reg_2033_reg[22]_i_1_n_2 ;
  wire \trunc_ln68_3_reg_2033_reg[22]_i_1_n_3 ;
  wire \trunc_ln68_3_reg_2033_reg[26]_i_1_n_0 ;
  wire \trunc_ln68_3_reg_2033_reg[26]_i_1_n_1 ;
  wire \trunc_ln68_3_reg_2033_reg[26]_i_1_n_2 ;
  wire \trunc_ln68_3_reg_2033_reg[26]_i_1_n_3 ;
  wire \trunc_ln68_3_reg_2033_reg[29]_i_1_n_2 ;
  wire \trunc_ln68_3_reg_2033_reg[29]_i_1_n_3 ;
  wire \trunc_ln_reg_1881[18]_i_2_n_0 ;
  wire \trunc_ln_reg_1881[18]_i_4_n_0 ;
  wire \trunc_ln_reg_1881[18]_i_5_n_0 ;
  wire \trunc_ln_reg_1881[18]_i_6_n_0 ;
  wire \trunc_ln_reg_1881[22]_i_2_n_0 ;
  wire \trunc_ln_reg_1881[22]_i_3_n_0 ;
  wire \trunc_ln_reg_1881[22]_i_4_n_0 ;
  wire \trunc_ln_reg_1881[22]_i_5_n_0 ;
  wire \trunc_ln_reg_1881[26]_i_2_n_0 ;
  wire \trunc_ln_reg_1881[26]_i_3_n_0 ;
  wire \trunc_ln_reg_1881[26]_i_4_n_0 ;
  wire \trunc_ln_reg_1881[26]_i_5_n_0 ;
  wire \trunc_ln_reg_1881[29]_i_2_n_0 ;
  wire \trunc_ln_reg_1881[29]_i_3_n_0 ;
  wire \trunc_ln_reg_1881[29]_i_4_n_0 ;
  wire \trunc_ln_reg_1881_reg[18]_i_1_n_0 ;
  wire \trunc_ln_reg_1881_reg[18]_i_1_n_1 ;
  wire \trunc_ln_reg_1881_reg[18]_i_1_n_2 ;
  wire \trunc_ln_reg_1881_reg[18]_i_1_n_3 ;
  wire \trunc_ln_reg_1881_reg[22]_i_1_n_0 ;
  wire \trunc_ln_reg_1881_reg[22]_i_1_n_1 ;
  wire \trunc_ln_reg_1881_reg[22]_i_1_n_2 ;
  wire \trunc_ln_reg_1881_reg[22]_i_1_n_3 ;
  wire \trunc_ln_reg_1881_reg[26]_i_1_n_0 ;
  wire \trunc_ln_reg_1881_reg[26]_i_1_n_1 ;
  wire \trunc_ln_reg_1881_reg[26]_i_1_n_2 ;
  wire \trunc_ln_reg_1881_reg[26]_i_1_n_3 ;
  wire \trunc_ln_reg_1881_reg[29]_i_1_n_2 ;
  wire \trunc_ln_reg_1881_reg[29]_i_1_n_3 ;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire [3:2]\NLW_trunc_ln2_reg_1942_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln2_reg_1942_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln40_1_reg_1927_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln40_1_reg_1927_reg[29]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln40_2_reg_1968_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln40_2_reg_1968_reg[29]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln40_3_reg_2005_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln40_3_reg_2005_reg[29]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln68_1_reg_1984_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln68_1_reg_1984_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln68_2_reg_2016_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln68_2_reg_2016_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln68_3_reg_2033_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln68_3_reg_2033_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln_reg_1881_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln_reg_1881_reg[29]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8F888FBB)) 
    \FSM_onehot_wstate[1]_i_1__0 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_wstate[2]_i_1__0 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\FSM_onehot_wstate[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hD5C0)) 
    \FSM_onehot_wstate[3]_i_1__0 
       (.I0(s_axi_control_BREADY),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1__0_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_a0[0]),
        .O(int_addr_a00[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[9]),
        .O(int_addr_a00[10]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[10]),
        .O(int_addr_a00[11]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[11]),
        .O(int_addr_a00[12]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[12]),
        .O(int_addr_a00[13]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[13]),
        .O(int_addr_a00[14]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[14]),
        .O(int_addr_a00[15]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[15]),
        .O(int_addr_a00[16]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[16]),
        .O(int_addr_a00[17]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_a0[18]),
        .O(int_addr_a00[18]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_a0[19]),
        .O(int_addr_a00[19]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[0]),
        .O(int_addr_a00[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_a0[20]),
        .O(int_addr_a00[20]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_a0[21]),
        .O(int_addr_a00[21]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_a0[22]),
        .O(int_addr_a00[22]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_a0[23]),
        .O(int_addr_a00[23]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[24]),
        .O(int_addr_a00[24]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[25]),
        .O(int_addr_a00[25]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[26]),
        .O(int_addr_a00[26]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[27]),
        .O(int_addr_a00[27]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[28]),
        .O(int_addr_a00[28]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[29]),
        .O(int_addr_a00[29]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[1]),
        .O(int_addr_a00[2]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[30]),
        .O(int_addr_a00[30]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_addr_a0[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\int_addr_a0[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_addr_a0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[31]),
        .O(int_addr_a00[31]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_addr_a0[31]_i_3 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_addr_a0[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[2]),
        .O(int_addr_a00[3]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[3]),
        .O(int_addr_a00[4]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[4]),
        .O(int_addr_a00[5]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[5]),
        .O(int_addr_a00[6]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[6]),
        .O(int_addr_a00[7]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[7]),
        .O(int_addr_a00[8]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[8]),
        .O(int_addr_a00[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[0] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[0]),
        .Q(addr_a0[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[10] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[10]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[11] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[11]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[12] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[12]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[13] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[13]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[14] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[14]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[15] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[15]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[16] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[16]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[17] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[17]),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[18] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[18]),
        .Q(addr_a0[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[19] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[19]),
        .Q(addr_a0[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[1] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[1]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[20] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[20]),
        .Q(addr_a0[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[21] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[21]),
        .Q(addr_a0[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[22] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[22]),
        .Q(addr_a0[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[23] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[23]),
        .Q(addr_a0[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[24] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[24]),
        .Q(addr_a0[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[25] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[25]),
        .Q(addr_a0[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[26] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[26]),
        .Q(addr_a0[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[27] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[27]),
        .Q(addr_a0[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[28] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[28]),
        .Q(addr_a0[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[29] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[29]),
        .Q(addr_a0[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[2] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[30] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[30]),
        .Q(addr_a0[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[31] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[31]),
        .Q(addr_a0[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[3] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[3]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[4] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[4]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[5] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[5]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[6] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[6]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[7] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[7]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[8] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[8]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[9] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[9]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_b0[0]),
        .O(int_addr_b00[0]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[19]_0 [9]),
        .O(int_addr_b00[10]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[19]_0 [10]),
        .O(int_addr_b00[11]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[19]_0 [11]),
        .O(int_addr_b00[12]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[19]_0 [12]),
        .O(int_addr_b00[13]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[19]_0 [13]),
        .O(int_addr_b00[14]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[19]_0 [14]),
        .O(int_addr_b00[15]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_b0_reg[19]_0 [15]),
        .O(int_addr_b00[16]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_b0_reg[19]_0 [16]),
        .O(int_addr_b00[17]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_b0_reg[19]_0 [17]),
        .O(int_addr_b00[18]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_b0_reg[19]_0 [18]),
        .O(int_addr_b00[19]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_b0_reg[19]_0 [0]),
        .O(int_addr_b00[1]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_b0[20]),
        .O(int_addr_b00[20]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_b0[21]),
        .O(int_addr_b00[21]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_b0[22]),
        .O(int_addr_b00[22]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(addr_b0[23]),
        .O(int_addr_b00[23]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[24]),
        .O(int_addr_b00[24]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[25]),
        .O(int_addr_b00[25]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[26]),
        .O(int_addr_b00[26]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[27]),
        .O(int_addr_b00[27]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[28]),
        .O(int_addr_b00[28]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[29]),
        .O(int_addr_b00[29]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_b0_reg[19]_0 [1]),
        .O(int_addr_b00[2]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[30]),
        .O(int_addr_b00[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_addr_b0[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\int_addr_a0[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_addr_b0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[31]),
        .O(int_addr_b00[31]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_b0_reg[19]_0 [2]),
        .O(int_addr_b00[3]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_b0_reg[19]_0 [3]),
        .O(int_addr_b00[4]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_b0_reg[19]_0 [4]),
        .O(int_addr_b00[5]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_b0_reg[19]_0 [5]),
        .O(int_addr_b00[6]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_b0_reg[19]_0 [6]),
        .O(int_addr_b00[7]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[19]_0 [7]),
        .O(int_addr_b00[8]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[19]_0 [8]),
        .O(int_addr_b00[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[0] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[0]),
        .Q(addr_b0[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[10] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[10]),
        .Q(\int_addr_b0_reg[19]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[11] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[11]),
        .Q(\int_addr_b0_reg[19]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[12] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[12]),
        .Q(\int_addr_b0_reg[19]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[13] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[13]),
        .Q(\int_addr_b0_reg[19]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[14] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[14]),
        .Q(\int_addr_b0_reg[19]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[15] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[15]),
        .Q(\int_addr_b0_reg[19]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[16] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[16]),
        .Q(\int_addr_b0_reg[19]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[17] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[17]),
        .Q(\int_addr_b0_reg[19]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[18] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[18]),
        .Q(\int_addr_b0_reg[19]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[19] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[19]),
        .Q(\int_addr_b0_reg[19]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[1] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[1]),
        .Q(\int_addr_b0_reg[19]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[20] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[20]),
        .Q(addr_b0[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[21] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[21]),
        .Q(addr_b0[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[22] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[22]),
        .Q(addr_b0[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[23] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[23]),
        .Q(addr_b0[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[24] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[24]),
        .Q(addr_b0[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[25] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[25]),
        .Q(addr_b0[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[26] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[26]),
        .Q(addr_b0[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[27] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[27]),
        .Q(addr_b0[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[28] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[28]),
        .Q(addr_b0[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[29] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[29]),
        .Q(addr_b0[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[2] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[2]),
        .Q(\int_addr_b0_reg[19]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[30] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[30]),
        .Q(addr_b0[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[31] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[31]),
        .Q(addr_b0[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[3] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[3]),
        .Q(\int_addr_b0_reg[19]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[4] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[4]),
        .Q(\int_addr_b0_reg[19]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[5] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[5]),
        .Q(\int_addr_b0_reg[19]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[6] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[6]),
        .Q(\int_addr_b0_reg[19]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[7] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[7]),
        .Q(\int_addr_b0_reg[19]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[8] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[8]),
        .Q(\int_addr_b0_reg[19]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[9] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[9]),
        .Q(\int_addr_b0_reg[19]_0 [8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_c0),
        .O(int_addr_c00[0]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[31]_0 [9]),
        .O(int_addr_c00[10]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[31]_0 [10]),
        .O(int_addr_c00[11]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[31]_0 [11]),
        .O(int_addr_c00[12]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[31]_0 [12]),
        .O(int_addr_c00[13]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[31]_0 [13]),
        .O(int_addr_c00[14]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[31]_0 [14]),
        .O(int_addr_c00[15]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[31]_0 [15]),
        .O(int_addr_c00[16]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[31]_0 [16]),
        .O(int_addr_c00[17]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[31]_0 [17]),
        .O(int_addr_c00[18]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[31]_0 [18]),
        .O(int_addr_c00[19]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg[31]_0 [0]),
        .O(int_addr_c00[1]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[31]_0 [19]),
        .O(int_addr_c00[20]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[31]_0 [20]),
        .O(int_addr_c00[21]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[31]_0 [21]),
        .O(int_addr_c00[22]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[31]_0 [22]),
        .O(int_addr_c00[23]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[31]_0 [23]),
        .O(int_addr_c00[24]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[31]_0 [24]),
        .O(int_addr_c00[25]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[31]_0 [25]),
        .O(int_addr_c00[26]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[31]_0 [26]),
        .O(int_addr_c00[27]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[31]_0 [27]),
        .O(int_addr_c00[28]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[31]_0 [28]),
        .O(int_addr_c00[29]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg[31]_0 [1]),
        .O(int_addr_c00[2]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[31]_0 [29]),
        .O(int_addr_c00[30]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \int_addr_c0[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_addr_c0[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_addr_c0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[31]_0 [30]),
        .O(int_addr_c00[31]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \int_addr_c0[31]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[0] ),
        .O(\int_addr_c0[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg[31]_0 [2]),
        .O(int_addr_c00[3]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg[31]_0 [3]),
        .O(int_addr_c00[4]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg[31]_0 [4]),
        .O(int_addr_c00[5]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg[31]_0 [5]),
        .O(int_addr_c00[6]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg[31]_0 [6]),
        .O(int_addr_c00[7]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[31]_0 [7]),
        .O(int_addr_c00[8]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[31]_0 [8]),
        .O(int_addr_c00[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[0] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[0]),
        .Q(addr_c0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[10] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[10]),
        .Q(\int_addr_c0_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[11] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[11]),
        .Q(\int_addr_c0_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[12] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[12]),
        .Q(\int_addr_c0_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[13] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[13]),
        .Q(\int_addr_c0_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[14] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[14]),
        .Q(\int_addr_c0_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[15] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[15]),
        .Q(\int_addr_c0_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[16] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[16]),
        .Q(\int_addr_c0_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[17] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[17]),
        .Q(\int_addr_c0_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[18] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[18]),
        .Q(\int_addr_c0_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[19] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[19]),
        .Q(\int_addr_c0_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[1] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[1]),
        .Q(\int_addr_c0_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[20] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[20]),
        .Q(\int_addr_c0_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[21] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[21]),
        .Q(\int_addr_c0_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[22] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[22]),
        .Q(\int_addr_c0_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[23] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[23]),
        .Q(\int_addr_c0_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[24] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[24]),
        .Q(\int_addr_c0_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[25] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[25]),
        .Q(\int_addr_c0_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[26] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[26]),
        .Q(\int_addr_c0_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[27] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[27]),
        .Q(\int_addr_c0_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[28] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[28]),
        .Q(\int_addr_c0_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[29] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[29]),
        .Q(\int_addr_c0_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[2] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[2]),
        .Q(\int_addr_c0_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[30] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[30]),
        .Q(\int_addr_c0_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[31] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[31]),
        .Q(\int_addr_c0_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[3] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[3]),
        .Q(\int_addr_c0_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[4] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[4]),
        .Q(\int_addr_c0_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[5] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[5]),
        .Q(\int_addr_c0_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[6] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[6]),
        .Q(\int_addr_c0_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[7] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[7]),
        .Q(\int_addr_c0_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[8] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[8]),
        .Q(\int_addr_c0_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[9] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[9]),
        .Q(\int_addr_c0_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[0]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[0]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[0]),
        .I4(addr_c0),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[10]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[9]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[19]_0 [9]),
        .I4(\int_addr_c0_reg[31]_0 [9]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[11]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[10]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[19]_0 [10]),
        .I4(\int_addr_c0_reg[31]_0 [10]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[12]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[11]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[19]_0 [11]),
        .I4(\int_addr_c0_reg[31]_0 [11]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[13]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[12]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[19]_0 [12]),
        .I4(\int_addr_c0_reg[31]_0 [12]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[14]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[13]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[19]_0 [13]),
        .I4(\int_addr_c0_reg[31]_0 [13]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[15]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[14]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[19]_0 [14]),
        .I4(\int_addr_c0_reg[31]_0 [14]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[16]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[15]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[19]_0 [15]),
        .I4(\int_addr_c0_reg[31]_0 [15]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[17]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[16]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[19]_0 [16]),
        .I4(\int_addr_c0_reg[31]_0 [16]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[18]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[18]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[19]_0 [17]),
        .I4(\int_addr_c0_reg[31]_0 [17]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[19]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[19]_0 [18]),
        .I4(\int_addr_c0_reg[31]_0 [18]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[1]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[19]_0 [0]),
        .I4(\int_addr_c0_reg[31]_0 [0]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[20]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[20]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[20]),
        .I4(\int_addr_c0_reg[31]_0 [19]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[21]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[21]),
        .I4(\int_addr_c0_reg[31]_0 [20]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[22]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[22]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[22]),
        .I4(\int_addr_c0_reg[31]_0 [21]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[23]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[23]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[23]),
        .I4(\int_addr_c0_reg[31]_0 [22]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[24]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[24]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[24]),
        .I4(\int_addr_c0_reg[31]_0 [23]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[25]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[25]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[25]),
        .I4(\int_addr_c0_reg[31]_0 [24]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[26]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[26]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[26]),
        .I4(\int_addr_c0_reg[31]_0 [25]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[27]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[27]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[27]),
        .I4(\int_addr_c0_reg[31]_0 [26]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[28]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[28]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[28]),
        .I4(\int_addr_c0_reg[31]_0 [27]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[29]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[29]),
        .I4(\int_addr_c0_reg[31]_0 [28]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[2]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[19]_0 [1]),
        .I4(\int_addr_c0_reg[31]_0 [1]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[30]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[30]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[30]),
        .I4(\int_addr_c0_reg[31]_0 [29]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[31]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[31]),
        .I4(\int_addr_c0_reg[31]_0 [30]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[31]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[3]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[19]_0 [2]),
        .I4(\int_addr_c0_reg[31]_0 [2]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[4]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[3]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[19]_0 [3]),
        .I4(\int_addr_c0_reg[31]_0 [3]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[5]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[4]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[19]_0 [4]),
        .I4(\int_addr_c0_reg[31]_0 [4]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[6]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[5]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[19]_0 [5]),
        .I4(\int_addr_c0_reg[31]_0 [5]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[7]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[6]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[19]_0 [6]),
        .I4(\int_addr_c0_reg[31]_0 [6]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[8]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[7]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[19]_0 [7]),
        .I4(\int_addr_c0_reg[31]_0 [7]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[9]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[8]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[19]_0 [8]),
        .I4(\int_addr_c0_reg[31]_0 [8]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[9]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln2_reg_1942[18]_i_2 
       (.I0(\int_addr_b0_reg[19]_0 [17]),
        .O(\trunc_ln2_reg_1942[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_1942[18]_i_4 
       (.I0(\int_addr_b0_reg[19]_0 [18]),
        .I1(addr_b0[20]),
        .O(\trunc_ln2_reg_1942[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_1942[18]_i_5 
       (.I0(\int_addr_b0_reg[19]_0 [17]),
        .I1(\int_addr_b0_reg[19]_0 [18]),
        .O(\trunc_ln2_reg_1942[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_1942[18]_i_6 
       (.I0(\int_addr_b0_reg[19]_0 [17]),
        .I1(\trunc_ln2_reg_1942_reg[18]_0 [1]),
        .O(\trunc_ln2_reg_1942[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_1942[22]_i_2 
       (.I0(addr_b0[23]),
        .I1(addr_b0[24]),
        .O(\trunc_ln2_reg_1942[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_1942[22]_i_3 
       (.I0(addr_b0[22]),
        .I1(addr_b0[23]),
        .O(\trunc_ln2_reg_1942[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_1942[22]_i_4 
       (.I0(addr_b0[21]),
        .I1(addr_b0[22]),
        .O(\trunc_ln2_reg_1942[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_1942[22]_i_5 
       (.I0(addr_b0[20]),
        .I1(addr_b0[21]),
        .O(\trunc_ln2_reg_1942[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_1942[26]_i_2 
       (.I0(addr_b0[27]),
        .I1(addr_b0[28]),
        .O(\trunc_ln2_reg_1942[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_1942[26]_i_3 
       (.I0(addr_b0[26]),
        .I1(addr_b0[27]),
        .O(\trunc_ln2_reg_1942[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_1942[26]_i_4 
       (.I0(addr_b0[25]),
        .I1(addr_b0[26]),
        .O(\trunc_ln2_reg_1942[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_1942[26]_i_5 
       (.I0(addr_b0[24]),
        .I1(addr_b0[25]),
        .O(\trunc_ln2_reg_1942[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_1942[29]_i_2 
       (.I0(addr_b0[30]),
        .I1(addr_b0[31]),
        .O(\trunc_ln2_reg_1942[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_1942[29]_i_3 
       (.I0(addr_b0[29]),
        .I1(addr_b0[30]),
        .O(\trunc_ln2_reg_1942[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_1942[29]_i_4 
       (.I0(addr_b0[28]),
        .I1(addr_b0[29]),
        .O(\trunc_ln2_reg_1942[29]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_1942_reg[18]_i_1 
       (.CI(\trunc_ln2_reg_1942_reg[18] ),
        .CO({\trunc_ln2_reg_1942_reg[18]_i_1_n_0 ,\trunc_ln2_reg_1942_reg[18]_i_1_n_1 ,\trunc_ln2_reg_1942_reg[18]_i_1_n_2 ,\trunc_ln2_reg_1942_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\int_addr_b0_reg[19]_0 [18:17],\trunc_ln2_reg_1942[18]_i_2_n_0 ,\trunc_ln2_reg_1942_reg[18]_0 [0]}),
        .O(\int_addr_b0_reg[29]_0 [3:0]),
        .S({\trunc_ln2_reg_1942[18]_i_4_n_0 ,\trunc_ln2_reg_1942[18]_i_5_n_0 ,\trunc_ln2_reg_1942[18]_i_6_n_0 ,\trunc_ln2_reg_1942_reg[18]_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_1942_reg[22]_i_1 
       (.CI(\trunc_ln2_reg_1942_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln2_reg_1942_reg[22]_i_1_n_0 ,\trunc_ln2_reg_1942_reg[22]_i_1_n_1 ,\trunc_ln2_reg_1942_reg[22]_i_1_n_2 ,\trunc_ln2_reg_1942_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(addr_b0[23:20]),
        .O(\int_addr_b0_reg[29]_0 [7:4]),
        .S({\trunc_ln2_reg_1942[22]_i_2_n_0 ,\trunc_ln2_reg_1942[22]_i_3_n_0 ,\trunc_ln2_reg_1942[22]_i_4_n_0 ,\trunc_ln2_reg_1942[22]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_1942_reg[26]_i_1 
       (.CI(\trunc_ln2_reg_1942_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln2_reg_1942_reg[26]_i_1_n_0 ,\trunc_ln2_reg_1942_reg[26]_i_1_n_1 ,\trunc_ln2_reg_1942_reg[26]_i_1_n_2 ,\trunc_ln2_reg_1942_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(addr_b0[27:24]),
        .O(\int_addr_b0_reg[29]_0 [11:8]),
        .S({\trunc_ln2_reg_1942[26]_i_2_n_0 ,\trunc_ln2_reg_1942[26]_i_3_n_0 ,\trunc_ln2_reg_1942[26]_i_4_n_0 ,\trunc_ln2_reg_1942[26]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_1942_reg[29]_i_1 
       (.CI(\trunc_ln2_reg_1942_reg[26]_i_1_n_0 ),
        .CO({\NLW_trunc_ln2_reg_1942_reg[29]_i_1_CO_UNCONNECTED [3:2],\trunc_ln2_reg_1942_reg[29]_i_1_n_2 ,\trunc_ln2_reg_1942_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,addr_b0[29:28]}),
        .O({\NLW_trunc_ln2_reg_1942_reg[29]_i_1_O_UNCONNECTED [3],\int_addr_b0_reg[29]_0 [14:12]}),
        .S({1'b0,\trunc_ln2_reg_1942[29]_i_2_n_0 ,\trunc_ln2_reg_1942[29]_i_3_n_0 ,\trunc_ln2_reg_1942[29]_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_1927[18]_i_3 
       (.I0(addr_a0[19]),
        .I1(addr_a0[20]),
        .O(\trunc_ln40_1_reg_1927[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_1927[18]_i_4 
       (.I0(addr_a0[18]),
        .I1(addr_a0[19]),
        .O(\trunc_ln40_1_reg_1927[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_1927[18]_i_5 
       (.I0(addr_a0[18]),
        .I1(\trunc_ln40_1_reg_1927_reg[18]_0 [1]),
        .O(\trunc_ln40_1_reg_1927[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_1927[22]_i_2 
       (.I0(addr_a0[23]),
        .I1(addr_a0[24]),
        .O(\trunc_ln40_1_reg_1927[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_1927[22]_i_3 
       (.I0(addr_a0[22]),
        .I1(addr_a0[23]),
        .O(\trunc_ln40_1_reg_1927[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_1927[22]_i_4 
       (.I0(addr_a0[21]),
        .I1(addr_a0[22]),
        .O(\trunc_ln40_1_reg_1927[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_1927[22]_i_5 
       (.I0(addr_a0[20]),
        .I1(addr_a0[21]),
        .O(\trunc_ln40_1_reg_1927[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_1927[26]_i_2 
       (.I0(addr_a0[27]),
        .I1(addr_a0[28]),
        .O(\trunc_ln40_1_reg_1927[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_1927[26]_i_3 
       (.I0(addr_a0[26]),
        .I1(addr_a0[27]),
        .O(\trunc_ln40_1_reg_1927[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_1927[26]_i_4 
       (.I0(addr_a0[25]),
        .I1(addr_a0[26]),
        .O(\trunc_ln40_1_reg_1927[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_1927[26]_i_5 
       (.I0(addr_a0[24]),
        .I1(addr_a0[25]),
        .O(\trunc_ln40_1_reg_1927[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_1927[29]_i_7 
       (.I0(addr_a0[30]),
        .I1(addr_a0[31]),
        .O(\trunc_ln40_1_reg_1927[29]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_1927[29]_i_8 
       (.I0(addr_a0[29]),
        .I1(addr_a0[30]),
        .O(\trunc_ln40_1_reg_1927[29]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_1_reg_1927[29]_i_9 
       (.I0(addr_a0[28]),
        .I1(addr_a0[29]),
        .O(\trunc_ln40_1_reg_1927[29]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_1_reg_1927_reg[18]_i_1 
       (.CI(\trunc_ln40_1_reg_1927_reg[18] ),
        .CO({\trunc_ln40_1_reg_1927_reg[18]_i_1_n_0 ,\trunc_ln40_1_reg_1927_reg[18]_i_1_n_1 ,\trunc_ln40_1_reg_1927_reg[18]_i_1_n_2 ,\trunc_ln40_1_reg_1927_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({addr_a0[19:18],\trunc_ln40_1_reg_1927_reg[18]_0 }),
        .O(D[3:0]),
        .S({\trunc_ln40_1_reg_1927[18]_i_3_n_0 ,\trunc_ln40_1_reg_1927[18]_i_4_n_0 ,\trunc_ln40_1_reg_1927[18]_i_5_n_0 ,\trunc_ln40_1_reg_1927_reg[18]_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_1_reg_1927_reg[22]_i_1 
       (.CI(\trunc_ln40_1_reg_1927_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln40_1_reg_1927_reg[22]_i_1_n_0 ,\trunc_ln40_1_reg_1927_reg[22]_i_1_n_1 ,\trunc_ln40_1_reg_1927_reg[22]_i_1_n_2 ,\trunc_ln40_1_reg_1927_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(addr_a0[23:20]),
        .O(D[7:4]),
        .S({\trunc_ln40_1_reg_1927[22]_i_2_n_0 ,\trunc_ln40_1_reg_1927[22]_i_3_n_0 ,\trunc_ln40_1_reg_1927[22]_i_4_n_0 ,\trunc_ln40_1_reg_1927[22]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_1_reg_1927_reg[26]_i_1 
       (.CI(\trunc_ln40_1_reg_1927_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln40_1_reg_1927_reg[26]_i_1_n_0 ,\trunc_ln40_1_reg_1927_reg[26]_i_1_n_1 ,\trunc_ln40_1_reg_1927_reg[26]_i_1_n_2 ,\trunc_ln40_1_reg_1927_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(addr_a0[27:24]),
        .O(D[11:8]),
        .S({\trunc_ln40_1_reg_1927[26]_i_2_n_0 ,\trunc_ln40_1_reg_1927[26]_i_3_n_0 ,\trunc_ln40_1_reg_1927[26]_i_4_n_0 ,\trunc_ln40_1_reg_1927[26]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_1_reg_1927_reg[29]_i_2 
       (.CI(\trunc_ln40_1_reg_1927_reg[26]_i_1_n_0 ),
        .CO({\NLW_trunc_ln40_1_reg_1927_reg[29]_i_2_CO_UNCONNECTED [3:2],\trunc_ln40_1_reg_1927_reg[29]_i_2_n_2 ,\trunc_ln40_1_reg_1927_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,addr_a0[29:28]}),
        .O({\NLW_trunc_ln40_1_reg_1927_reg[29]_i_2_O_UNCONNECTED [3],D[14:12]}),
        .S({1'b0,\trunc_ln40_1_reg_1927[29]_i_7_n_0 ,\trunc_ln40_1_reg_1927[29]_i_8_n_0 ,\trunc_ln40_1_reg_1927[29]_i_9_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[18]_i_4 
       (.I0(addr_a0[19]),
        .I1(addr_a0[20]),
        .O(\trunc_ln40_2_reg_1968[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[18]_i_5 
       (.I0(addr_a0[18]),
        .I1(addr_a0[19]),
        .O(\trunc_ln40_2_reg_1968[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[18]_i_6 
       (.I0(addr_a0[18]),
        .I1(\trunc_ln40_2_reg_1968_reg[18]_0 [1]),
        .O(\trunc_ln40_2_reg_1968[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[22]_i_2 
       (.I0(addr_a0[23]),
        .I1(addr_a0[24]),
        .O(\trunc_ln40_2_reg_1968[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[22]_i_3 
       (.I0(addr_a0[22]),
        .I1(addr_a0[23]),
        .O(\trunc_ln40_2_reg_1968[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[22]_i_4 
       (.I0(addr_a0[21]),
        .I1(addr_a0[22]),
        .O(\trunc_ln40_2_reg_1968[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[22]_i_5 
       (.I0(addr_a0[20]),
        .I1(addr_a0[21]),
        .O(\trunc_ln40_2_reg_1968[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[26]_i_2 
       (.I0(addr_a0[27]),
        .I1(addr_a0[28]),
        .O(\trunc_ln40_2_reg_1968[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[26]_i_3 
       (.I0(addr_a0[26]),
        .I1(addr_a0[27]),
        .O(\trunc_ln40_2_reg_1968[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[26]_i_4 
       (.I0(addr_a0[25]),
        .I1(addr_a0[26]),
        .O(\trunc_ln40_2_reg_1968[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[26]_i_5 
       (.I0(addr_a0[24]),
        .I1(addr_a0[25]),
        .O(\trunc_ln40_2_reg_1968[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[29]_i_5 
       (.I0(addr_a0[30]),
        .I1(addr_a0[31]),
        .O(\trunc_ln40_2_reg_1968[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[29]_i_6 
       (.I0(addr_a0[29]),
        .I1(addr_a0[30]),
        .O(\trunc_ln40_2_reg_1968[29]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_2_reg_1968[29]_i_7 
       (.I0(addr_a0[28]),
        .I1(addr_a0[29]),
        .O(\trunc_ln40_2_reg_1968[29]_i_7_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_1968_reg[18]_i_1 
       (.CI(\trunc_ln40_2_reg_1968_reg[18] ),
        .CO({\trunc_ln40_2_reg_1968_reg[18]_i_1_n_0 ,\trunc_ln40_2_reg_1968_reg[18]_i_1_n_1 ,\trunc_ln40_2_reg_1968_reg[18]_i_1_n_2 ,\trunc_ln40_2_reg_1968_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({addr_a0[19:18],\trunc_ln40_2_reg_1968_reg[18]_0 }),
        .O(\int_addr_a0_reg[29]_1 [3:0]),
        .S({\trunc_ln40_2_reg_1968[18]_i_4_n_0 ,\trunc_ln40_2_reg_1968[18]_i_5_n_0 ,\trunc_ln40_2_reg_1968[18]_i_6_n_0 ,\trunc_ln40_2_reg_1968_reg[18]_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_1968_reg[22]_i_1 
       (.CI(\trunc_ln40_2_reg_1968_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln40_2_reg_1968_reg[22]_i_1_n_0 ,\trunc_ln40_2_reg_1968_reg[22]_i_1_n_1 ,\trunc_ln40_2_reg_1968_reg[22]_i_1_n_2 ,\trunc_ln40_2_reg_1968_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(addr_a0[23:20]),
        .O(\int_addr_a0_reg[29]_1 [7:4]),
        .S({\trunc_ln40_2_reg_1968[22]_i_2_n_0 ,\trunc_ln40_2_reg_1968[22]_i_3_n_0 ,\trunc_ln40_2_reg_1968[22]_i_4_n_0 ,\trunc_ln40_2_reg_1968[22]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_1968_reg[26]_i_1 
       (.CI(\trunc_ln40_2_reg_1968_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln40_2_reg_1968_reg[26]_i_1_n_0 ,\trunc_ln40_2_reg_1968_reg[26]_i_1_n_1 ,\trunc_ln40_2_reg_1968_reg[26]_i_1_n_2 ,\trunc_ln40_2_reg_1968_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(addr_a0[27:24]),
        .O(\int_addr_a0_reg[29]_1 [11:8]),
        .S({\trunc_ln40_2_reg_1968[26]_i_2_n_0 ,\trunc_ln40_2_reg_1968[26]_i_3_n_0 ,\trunc_ln40_2_reg_1968[26]_i_4_n_0 ,\trunc_ln40_2_reg_1968[26]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_2_reg_1968_reg[29]_i_2 
       (.CI(\trunc_ln40_2_reg_1968_reg[26]_i_1_n_0 ),
        .CO({\NLW_trunc_ln40_2_reg_1968_reg[29]_i_2_CO_UNCONNECTED [3:2],\trunc_ln40_2_reg_1968_reg[29]_i_2_n_2 ,\trunc_ln40_2_reg_1968_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,addr_a0[29:28]}),
        .O({\NLW_trunc_ln40_2_reg_1968_reg[29]_i_2_O_UNCONNECTED [3],\int_addr_a0_reg[29]_1 [14:12]}),
        .S({1'b0,\trunc_ln40_2_reg_1968[29]_i_5_n_0 ,\trunc_ln40_2_reg_1968[29]_i_6_n_0 ,\trunc_ln40_2_reg_1968[29]_i_7_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln40_3_reg_2005[18]_i_2 
       (.I0(addr_a0[18]),
        .O(\trunc_ln40_3_reg_2005[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_2005[18]_i_3 
       (.I0(addr_a0[19]),
        .I1(addr_a0[20]),
        .O(\trunc_ln40_3_reg_2005[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_2005[18]_i_4 
       (.I0(addr_a0[18]),
        .I1(addr_a0[19]),
        .O(\trunc_ln40_3_reg_2005[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln40_3_reg_2005[18]_i_5 
       (.I0(addr_a0[18]),
        .I1(\trunc_ln40_3_reg_2005_reg[18]_0 [1]),
        .O(\trunc_ln40_3_reg_2005[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_2005[22]_i_2 
       (.I0(addr_a0[23]),
        .I1(addr_a0[24]),
        .O(\trunc_ln40_3_reg_2005[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_2005[22]_i_3 
       (.I0(addr_a0[22]),
        .I1(addr_a0[23]),
        .O(\trunc_ln40_3_reg_2005[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_2005[22]_i_4 
       (.I0(addr_a0[21]),
        .I1(addr_a0[22]),
        .O(\trunc_ln40_3_reg_2005[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_2005[22]_i_5 
       (.I0(addr_a0[20]),
        .I1(addr_a0[21]),
        .O(\trunc_ln40_3_reg_2005[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_2005[26]_i_2 
       (.I0(addr_a0[27]),
        .I1(addr_a0[28]),
        .O(\trunc_ln40_3_reg_2005[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_2005[26]_i_3 
       (.I0(addr_a0[26]),
        .I1(addr_a0[27]),
        .O(\trunc_ln40_3_reg_2005[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_2005[26]_i_4 
       (.I0(addr_a0[25]),
        .I1(addr_a0[26]),
        .O(\trunc_ln40_3_reg_2005[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_2005[26]_i_5 
       (.I0(addr_a0[24]),
        .I1(addr_a0[25]),
        .O(\trunc_ln40_3_reg_2005[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_2005[29]_i_5 
       (.I0(addr_a0[30]),
        .I1(addr_a0[31]),
        .O(\trunc_ln40_3_reg_2005[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_2005[29]_i_6 
       (.I0(addr_a0[29]),
        .I1(addr_a0[30]),
        .O(\trunc_ln40_3_reg_2005[29]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln40_3_reg_2005[29]_i_7 
       (.I0(addr_a0[28]),
        .I1(addr_a0[29]),
        .O(\trunc_ln40_3_reg_2005[29]_i_7_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_3_reg_2005_reg[18]_i_1 
       (.CI(\trunc_ln40_3_reg_2005_reg[18] ),
        .CO({\trunc_ln40_3_reg_2005_reg[18]_i_1_n_0 ,\trunc_ln40_3_reg_2005_reg[18]_i_1_n_1 ,\trunc_ln40_3_reg_2005_reg[18]_i_1_n_2 ,\trunc_ln40_3_reg_2005_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({addr_a0[19:18],\trunc_ln40_3_reg_2005[18]_i_2_n_0 ,\trunc_ln40_3_reg_2005_reg[18]_0 [0]}),
        .O(\int_addr_a0_reg[29]_2 [3:0]),
        .S({\trunc_ln40_3_reg_2005[18]_i_3_n_0 ,\trunc_ln40_3_reg_2005[18]_i_4_n_0 ,\trunc_ln40_3_reg_2005[18]_i_5_n_0 ,\trunc_ln40_3_reg_2005_reg[18]_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_3_reg_2005_reg[22]_i_1 
       (.CI(\trunc_ln40_3_reg_2005_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln40_3_reg_2005_reg[22]_i_1_n_0 ,\trunc_ln40_3_reg_2005_reg[22]_i_1_n_1 ,\trunc_ln40_3_reg_2005_reg[22]_i_1_n_2 ,\trunc_ln40_3_reg_2005_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(addr_a0[23:20]),
        .O(\int_addr_a0_reg[29]_2 [7:4]),
        .S({\trunc_ln40_3_reg_2005[22]_i_2_n_0 ,\trunc_ln40_3_reg_2005[22]_i_3_n_0 ,\trunc_ln40_3_reg_2005[22]_i_4_n_0 ,\trunc_ln40_3_reg_2005[22]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_3_reg_2005_reg[26]_i_1 
       (.CI(\trunc_ln40_3_reg_2005_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln40_3_reg_2005_reg[26]_i_1_n_0 ,\trunc_ln40_3_reg_2005_reg[26]_i_1_n_1 ,\trunc_ln40_3_reg_2005_reg[26]_i_1_n_2 ,\trunc_ln40_3_reg_2005_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(addr_a0[27:24]),
        .O(\int_addr_a0_reg[29]_2 [11:8]),
        .S({\trunc_ln40_3_reg_2005[26]_i_2_n_0 ,\trunc_ln40_3_reg_2005[26]_i_3_n_0 ,\trunc_ln40_3_reg_2005[26]_i_4_n_0 ,\trunc_ln40_3_reg_2005[26]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln40_3_reg_2005_reg[29]_i_2 
       (.CI(\trunc_ln40_3_reg_2005_reg[26]_i_1_n_0 ),
        .CO({\NLW_trunc_ln40_3_reg_2005_reg[29]_i_2_CO_UNCONNECTED [3:2],\trunc_ln40_3_reg_2005_reg[29]_i_2_n_2 ,\trunc_ln40_3_reg_2005_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,addr_a0[29:28]}),
        .O({\NLW_trunc_ln40_3_reg_2005_reg[29]_i_2_O_UNCONNECTED [3],\int_addr_a0_reg[29]_2 [14:12]}),
        .S({1'b0,\trunc_ln40_3_reg_2005[29]_i_5_n_0 ,\trunc_ln40_3_reg_2005[29]_i_6_n_0 ,\trunc_ln40_3_reg_2005[29]_i_7_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_1_reg_1984[18]_i_2 
       (.I0(\int_addr_b0_reg[19]_0 [17]),
        .O(\trunc_ln68_1_reg_1984[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_1984[18]_i_4 
       (.I0(\int_addr_b0_reg[19]_0 [18]),
        .I1(addr_b0[20]),
        .O(\trunc_ln68_1_reg_1984[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_1984[18]_i_5 
       (.I0(\int_addr_b0_reg[19]_0 [17]),
        .I1(\int_addr_b0_reg[19]_0 [18]),
        .O(\trunc_ln68_1_reg_1984[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_1_reg_1984[18]_i_6 
       (.I0(\int_addr_b0_reg[19]_0 [17]),
        .I1(\trunc_ln68_1_reg_1984_reg[18]_0 [1]),
        .O(\trunc_ln68_1_reg_1984[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_1984[22]_i_2 
       (.I0(addr_b0[23]),
        .I1(addr_b0[24]),
        .O(\trunc_ln68_1_reg_1984[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_1984[22]_i_3 
       (.I0(addr_b0[22]),
        .I1(addr_b0[23]),
        .O(\trunc_ln68_1_reg_1984[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_1984[22]_i_4 
       (.I0(addr_b0[21]),
        .I1(addr_b0[22]),
        .O(\trunc_ln68_1_reg_1984[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_1984[22]_i_5 
       (.I0(addr_b0[20]),
        .I1(addr_b0[21]),
        .O(\trunc_ln68_1_reg_1984[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_1984[26]_i_2 
       (.I0(addr_b0[27]),
        .I1(addr_b0[28]),
        .O(\trunc_ln68_1_reg_1984[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_1984[26]_i_3 
       (.I0(addr_b0[26]),
        .I1(addr_b0[27]),
        .O(\trunc_ln68_1_reg_1984[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_1984[26]_i_4 
       (.I0(addr_b0[25]),
        .I1(addr_b0[26]),
        .O(\trunc_ln68_1_reg_1984[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_1984[26]_i_5 
       (.I0(addr_b0[24]),
        .I1(addr_b0[25]),
        .O(\trunc_ln68_1_reg_1984[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_1984[29]_i_2 
       (.I0(addr_b0[30]),
        .I1(addr_b0[31]),
        .O(\trunc_ln68_1_reg_1984[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_1984[29]_i_3 
       (.I0(addr_b0[29]),
        .I1(addr_b0[30]),
        .O(\trunc_ln68_1_reg_1984[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_1_reg_1984[29]_i_4 
       (.I0(addr_b0[28]),
        .I1(addr_b0[29]),
        .O(\trunc_ln68_1_reg_1984[29]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_1984_reg[18]_i_1 
       (.CI(\trunc_ln68_1_reg_1984_reg[18] ),
        .CO({\trunc_ln68_1_reg_1984_reg[18]_i_1_n_0 ,\trunc_ln68_1_reg_1984_reg[18]_i_1_n_1 ,\trunc_ln68_1_reg_1984_reg[18]_i_1_n_2 ,\trunc_ln68_1_reg_1984_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\int_addr_b0_reg[19]_0 [18:17],\trunc_ln68_1_reg_1984[18]_i_2_n_0 ,\trunc_ln68_1_reg_1984_reg[18]_0 [0]}),
        .O(\int_addr_b0_reg[29]_1 [3:0]),
        .S({\trunc_ln68_1_reg_1984[18]_i_4_n_0 ,\trunc_ln68_1_reg_1984[18]_i_5_n_0 ,\trunc_ln68_1_reg_1984[18]_i_6_n_0 ,\trunc_ln68_1_reg_1984_reg[18]_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_1984_reg[22]_i_1 
       (.CI(\trunc_ln68_1_reg_1984_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln68_1_reg_1984_reg[22]_i_1_n_0 ,\trunc_ln68_1_reg_1984_reg[22]_i_1_n_1 ,\trunc_ln68_1_reg_1984_reg[22]_i_1_n_2 ,\trunc_ln68_1_reg_1984_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(addr_b0[23:20]),
        .O(\int_addr_b0_reg[29]_1 [7:4]),
        .S({\trunc_ln68_1_reg_1984[22]_i_2_n_0 ,\trunc_ln68_1_reg_1984[22]_i_3_n_0 ,\trunc_ln68_1_reg_1984[22]_i_4_n_0 ,\trunc_ln68_1_reg_1984[22]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_1984_reg[26]_i_1 
       (.CI(\trunc_ln68_1_reg_1984_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln68_1_reg_1984_reg[26]_i_1_n_0 ,\trunc_ln68_1_reg_1984_reg[26]_i_1_n_1 ,\trunc_ln68_1_reg_1984_reg[26]_i_1_n_2 ,\trunc_ln68_1_reg_1984_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(addr_b0[27:24]),
        .O(\int_addr_b0_reg[29]_1 [11:8]),
        .S({\trunc_ln68_1_reg_1984[26]_i_2_n_0 ,\trunc_ln68_1_reg_1984[26]_i_3_n_0 ,\trunc_ln68_1_reg_1984[26]_i_4_n_0 ,\trunc_ln68_1_reg_1984[26]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_1_reg_1984_reg[29]_i_1 
       (.CI(\trunc_ln68_1_reg_1984_reg[26]_i_1_n_0 ),
        .CO({\NLW_trunc_ln68_1_reg_1984_reg[29]_i_1_CO_UNCONNECTED [3:2],\trunc_ln68_1_reg_1984_reg[29]_i_1_n_2 ,\trunc_ln68_1_reg_1984_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,addr_b0[29:28]}),
        .O({\NLW_trunc_ln68_1_reg_1984_reg[29]_i_1_O_UNCONNECTED [3],\int_addr_b0_reg[29]_1 [14:12]}),
        .S({1'b0,\trunc_ln68_1_reg_1984[29]_i_2_n_0 ,\trunc_ln68_1_reg_1984[29]_i_3_n_0 ,\trunc_ln68_1_reg_1984[29]_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_2_reg_2016[18]_i_2 
       (.I0(\int_addr_b0_reg[19]_0 [17]),
        .O(\trunc_ln68_2_reg_2016[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_2016[18]_i_3 
       (.I0(\int_addr_b0_reg[19]_0 [18]),
        .I1(addr_b0[20]),
        .O(\trunc_ln68_2_reg_2016[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_2016[18]_i_4 
       (.I0(\int_addr_b0_reg[19]_0 [17]),
        .I1(\int_addr_b0_reg[19]_0 [18]),
        .O(\trunc_ln68_2_reg_2016[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_2_reg_2016[18]_i_5 
       (.I0(\int_addr_b0_reg[19]_0 [17]),
        .I1(\trunc_ln68_2_reg_2016_reg[18]_0 [1]),
        .O(\trunc_ln68_2_reg_2016[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_2016[22]_i_2 
       (.I0(addr_b0[23]),
        .I1(addr_b0[24]),
        .O(\trunc_ln68_2_reg_2016[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_2016[22]_i_3 
       (.I0(addr_b0[22]),
        .I1(addr_b0[23]),
        .O(\trunc_ln68_2_reg_2016[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_2016[22]_i_4 
       (.I0(addr_b0[21]),
        .I1(addr_b0[22]),
        .O(\trunc_ln68_2_reg_2016[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_2016[22]_i_5 
       (.I0(addr_b0[20]),
        .I1(addr_b0[21]),
        .O(\trunc_ln68_2_reg_2016[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_2016[26]_i_2 
       (.I0(addr_b0[27]),
        .I1(addr_b0[28]),
        .O(\trunc_ln68_2_reg_2016[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_2016[26]_i_3 
       (.I0(addr_b0[26]),
        .I1(addr_b0[27]),
        .O(\trunc_ln68_2_reg_2016[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_2016[26]_i_4 
       (.I0(addr_b0[25]),
        .I1(addr_b0[26]),
        .O(\trunc_ln68_2_reg_2016[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_2016[26]_i_5 
       (.I0(addr_b0[24]),
        .I1(addr_b0[25]),
        .O(\trunc_ln68_2_reg_2016[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_2016[29]_i_2 
       (.I0(addr_b0[30]),
        .I1(addr_b0[31]),
        .O(\trunc_ln68_2_reg_2016[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_2016[29]_i_3 
       (.I0(addr_b0[29]),
        .I1(addr_b0[30]),
        .O(\trunc_ln68_2_reg_2016[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_2_reg_2016[29]_i_4 
       (.I0(addr_b0[28]),
        .I1(addr_b0[29]),
        .O(\trunc_ln68_2_reg_2016[29]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_2_reg_2016_reg[18]_i_1 
       (.CI(\trunc_ln68_2_reg_2016_reg[18] ),
        .CO({\trunc_ln68_2_reg_2016_reg[18]_i_1_n_0 ,\trunc_ln68_2_reg_2016_reg[18]_i_1_n_1 ,\trunc_ln68_2_reg_2016_reg[18]_i_1_n_2 ,\trunc_ln68_2_reg_2016_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\int_addr_b0_reg[19]_0 [18:17],\trunc_ln68_2_reg_2016[18]_i_2_n_0 ,\trunc_ln68_2_reg_2016_reg[18]_0 [0]}),
        .O(\int_addr_b0_reg[29]_2 [3:0]),
        .S({\trunc_ln68_2_reg_2016[18]_i_3_n_0 ,\trunc_ln68_2_reg_2016[18]_i_4_n_0 ,\trunc_ln68_2_reg_2016[18]_i_5_n_0 ,\trunc_ln68_2_reg_2016_reg[18]_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_2_reg_2016_reg[22]_i_1 
       (.CI(\trunc_ln68_2_reg_2016_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln68_2_reg_2016_reg[22]_i_1_n_0 ,\trunc_ln68_2_reg_2016_reg[22]_i_1_n_1 ,\trunc_ln68_2_reg_2016_reg[22]_i_1_n_2 ,\trunc_ln68_2_reg_2016_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(addr_b0[23:20]),
        .O(\int_addr_b0_reg[29]_2 [7:4]),
        .S({\trunc_ln68_2_reg_2016[22]_i_2_n_0 ,\trunc_ln68_2_reg_2016[22]_i_3_n_0 ,\trunc_ln68_2_reg_2016[22]_i_4_n_0 ,\trunc_ln68_2_reg_2016[22]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_2_reg_2016_reg[26]_i_1 
       (.CI(\trunc_ln68_2_reg_2016_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln68_2_reg_2016_reg[26]_i_1_n_0 ,\trunc_ln68_2_reg_2016_reg[26]_i_1_n_1 ,\trunc_ln68_2_reg_2016_reg[26]_i_1_n_2 ,\trunc_ln68_2_reg_2016_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(addr_b0[27:24]),
        .O(\int_addr_b0_reg[29]_2 [11:8]),
        .S({\trunc_ln68_2_reg_2016[26]_i_2_n_0 ,\trunc_ln68_2_reg_2016[26]_i_3_n_0 ,\trunc_ln68_2_reg_2016[26]_i_4_n_0 ,\trunc_ln68_2_reg_2016[26]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_2_reg_2016_reg[29]_i_1 
       (.CI(\trunc_ln68_2_reg_2016_reg[26]_i_1_n_0 ),
        .CO({\NLW_trunc_ln68_2_reg_2016_reg[29]_i_1_CO_UNCONNECTED [3:2],\trunc_ln68_2_reg_2016_reg[29]_i_1_n_2 ,\trunc_ln68_2_reg_2016_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,addr_b0[29:28]}),
        .O({\NLW_trunc_ln68_2_reg_2016_reg[29]_i_1_O_UNCONNECTED [3],\int_addr_b0_reg[29]_2 [14:12]}),
        .S({1'b0,\trunc_ln68_2_reg_2016[29]_i_2_n_0 ,\trunc_ln68_2_reg_2016[29]_i_3_n_0 ,\trunc_ln68_2_reg_2016[29]_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln68_3_reg_2033[18]_i_2 
       (.I0(\int_addr_b0_reg[19]_0 [18]),
        .O(\int_addr_b0_reg[19]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_2033[18]_i_3 
       (.I0(\int_addr_b0_reg[19]_0 [18]),
        .I1(addr_b0[20]),
        .O(\int_addr_b0_reg[19]_2 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln68_3_reg_2033[18]_i_4 
       (.I0(\int_addr_b0_reg[19]_0 [18]),
        .I1(\trunc_ln68_3_reg_2033_reg[18] ),
        .O(\int_addr_b0_reg[19]_2 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_2033[22]_i_2 
       (.I0(addr_b0[23]),
        .I1(addr_b0[24]),
        .O(\trunc_ln68_3_reg_2033[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_2033[22]_i_3 
       (.I0(addr_b0[22]),
        .I1(addr_b0[23]),
        .O(\trunc_ln68_3_reg_2033[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_2033[22]_i_4 
       (.I0(addr_b0[21]),
        .I1(addr_b0[22]),
        .O(\trunc_ln68_3_reg_2033[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_2033[22]_i_5 
       (.I0(addr_b0[20]),
        .I1(addr_b0[21]),
        .O(\trunc_ln68_3_reg_2033[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_2033[26]_i_2 
       (.I0(addr_b0[27]),
        .I1(addr_b0[28]),
        .O(\trunc_ln68_3_reg_2033[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_2033[26]_i_3 
       (.I0(addr_b0[26]),
        .I1(addr_b0[27]),
        .O(\trunc_ln68_3_reg_2033[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_2033[26]_i_4 
       (.I0(addr_b0[25]),
        .I1(addr_b0[26]),
        .O(\trunc_ln68_3_reg_2033[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_2033[26]_i_5 
       (.I0(addr_b0[24]),
        .I1(addr_b0[25]),
        .O(\trunc_ln68_3_reg_2033[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_2033[29]_i_2 
       (.I0(addr_b0[30]),
        .I1(addr_b0[31]),
        .O(\trunc_ln68_3_reg_2033[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_2033[29]_i_3 
       (.I0(addr_b0[29]),
        .I1(addr_b0[30]),
        .O(\trunc_ln68_3_reg_2033[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln68_3_reg_2033[29]_i_4 
       (.I0(addr_b0[28]),
        .I1(addr_b0[29]),
        .O(\trunc_ln68_3_reg_2033[29]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_3_reg_2033_reg[22]_i_1 
       (.CI(\trunc_ln68_3_reg_2033_reg[22] ),
        .CO({\trunc_ln68_3_reg_2033_reg[22]_i_1_n_0 ,\trunc_ln68_3_reg_2033_reg[22]_i_1_n_1 ,\trunc_ln68_3_reg_2033_reg[22]_i_1_n_2 ,\trunc_ln68_3_reg_2033_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(addr_b0[23:20]),
        .O(\int_addr_b0_reg[29]_3 [3:0]),
        .S({\trunc_ln68_3_reg_2033[22]_i_2_n_0 ,\trunc_ln68_3_reg_2033[22]_i_3_n_0 ,\trunc_ln68_3_reg_2033[22]_i_4_n_0 ,\trunc_ln68_3_reg_2033[22]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_3_reg_2033_reg[26]_i_1 
       (.CI(\trunc_ln68_3_reg_2033_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln68_3_reg_2033_reg[26]_i_1_n_0 ,\trunc_ln68_3_reg_2033_reg[26]_i_1_n_1 ,\trunc_ln68_3_reg_2033_reg[26]_i_1_n_2 ,\trunc_ln68_3_reg_2033_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(addr_b0[27:24]),
        .O(\int_addr_b0_reg[29]_3 [7:4]),
        .S({\trunc_ln68_3_reg_2033[26]_i_2_n_0 ,\trunc_ln68_3_reg_2033[26]_i_3_n_0 ,\trunc_ln68_3_reg_2033[26]_i_4_n_0 ,\trunc_ln68_3_reg_2033[26]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln68_3_reg_2033_reg[29]_i_1 
       (.CI(\trunc_ln68_3_reg_2033_reg[26]_i_1_n_0 ),
        .CO({\NLW_trunc_ln68_3_reg_2033_reg[29]_i_1_CO_UNCONNECTED [3:2],\trunc_ln68_3_reg_2033_reg[29]_i_1_n_2 ,\trunc_ln68_3_reg_2033_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,addr_b0[29:28]}),
        .O({\NLW_trunc_ln68_3_reg_2033_reg[29]_i_1_O_UNCONNECTED [3],\int_addr_b0_reg[29]_3 [10:8]}),
        .S({1'b0,\trunc_ln68_3_reg_2033[29]_i_2_n_0 ,\trunc_ln68_3_reg_2033[29]_i_3_n_0 ,\trunc_ln68_3_reg_2033[29]_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln_reg_1881[18]_i_2 
       (.I0(addr_a0[18]),
        .O(\trunc_ln_reg_1881[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_1881[18]_i_4 
       (.I0(addr_a0[19]),
        .I1(addr_a0[20]),
        .O(\trunc_ln_reg_1881[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_1881[18]_i_5 
       (.I0(addr_a0[18]),
        .I1(addr_a0[19]),
        .O(\trunc_ln_reg_1881[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_1881[18]_i_6 
       (.I0(addr_a0[18]),
        .I1(O[1]),
        .O(\trunc_ln_reg_1881[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_1881[22]_i_2 
       (.I0(addr_a0[23]),
        .I1(addr_a0[24]),
        .O(\trunc_ln_reg_1881[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_1881[22]_i_3 
       (.I0(addr_a0[22]),
        .I1(addr_a0[23]),
        .O(\trunc_ln_reg_1881[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_1881[22]_i_4 
       (.I0(addr_a0[21]),
        .I1(addr_a0[22]),
        .O(\trunc_ln_reg_1881[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_1881[22]_i_5 
       (.I0(addr_a0[20]),
        .I1(addr_a0[21]),
        .O(\trunc_ln_reg_1881[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_1881[26]_i_2 
       (.I0(addr_a0[27]),
        .I1(addr_a0[28]),
        .O(\trunc_ln_reg_1881[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_1881[26]_i_3 
       (.I0(addr_a0[26]),
        .I1(addr_a0[27]),
        .O(\trunc_ln_reg_1881[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_1881[26]_i_4 
       (.I0(addr_a0[25]),
        .I1(addr_a0[26]),
        .O(\trunc_ln_reg_1881[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_1881[26]_i_5 
       (.I0(addr_a0[24]),
        .I1(addr_a0[25]),
        .O(\trunc_ln_reg_1881[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_1881[29]_i_2 
       (.I0(addr_a0[30]),
        .I1(addr_a0[31]),
        .O(\trunc_ln_reg_1881[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_1881[29]_i_3 
       (.I0(addr_a0[29]),
        .I1(addr_a0[30]),
        .O(\trunc_ln_reg_1881[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_1881[29]_i_4 
       (.I0(addr_a0[28]),
        .I1(addr_a0[29]),
        .O(\trunc_ln_reg_1881[29]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_1881_reg[18]_i_1 
       (.CI(CO),
        .CO({\trunc_ln_reg_1881_reg[18]_i_1_n_0 ,\trunc_ln_reg_1881_reg[18]_i_1_n_1 ,\trunc_ln_reg_1881_reg[18]_i_1_n_2 ,\trunc_ln_reg_1881_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({addr_a0[19:18],\trunc_ln_reg_1881[18]_i_2_n_0 ,O[0]}),
        .O(\int_addr_a0_reg[29]_0 [3:0]),
        .S({\trunc_ln_reg_1881[18]_i_4_n_0 ,\trunc_ln_reg_1881[18]_i_5_n_0 ,\trunc_ln_reg_1881[18]_i_6_n_0 ,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_1881_reg[22]_i_1 
       (.CI(\trunc_ln_reg_1881_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln_reg_1881_reg[22]_i_1_n_0 ,\trunc_ln_reg_1881_reg[22]_i_1_n_1 ,\trunc_ln_reg_1881_reg[22]_i_1_n_2 ,\trunc_ln_reg_1881_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(addr_a0[23:20]),
        .O(\int_addr_a0_reg[29]_0 [7:4]),
        .S({\trunc_ln_reg_1881[22]_i_2_n_0 ,\trunc_ln_reg_1881[22]_i_3_n_0 ,\trunc_ln_reg_1881[22]_i_4_n_0 ,\trunc_ln_reg_1881[22]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_1881_reg[26]_i_1 
       (.CI(\trunc_ln_reg_1881_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln_reg_1881_reg[26]_i_1_n_0 ,\trunc_ln_reg_1881_reg[26]_i_1_n_1 ,\trunc_ln_reg_1881_reg[26]_i_1_n_2 ,\trunc_ln_reg_1881_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(addr_a0[27:24]),
        .O(\int_addr_a0_reg[29]_0 [11:8]),
        .S({\trunc_ln_reg_1881[26]_i_2_n_0 ,\trunc_ln_reg_1881[26]_i_3_n_0 ,\trunc_ln_reg_1881[26]_i_4_n_0 ,\trunc_ln_reg_1881[26]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_1881_reg[29]_i_1 
       (.CI(\trunc_ln_reg_1881_reg[26]_i_1_n_0 ),
        .CO({\NLW_trunc_ln_reg_1881_reg[29]_i_1_CO_UNCONNECTED [3:2],\trunc_ln_reg_1881_reg[29]_i_1_n_2 ,\trunc_ln_reg_1881_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,addr_a0[29:28]}),
        .O({\NLW_trunc_ln_reg_1881_reg[29]_i_1_O_UNCONNECTED [3],\int_addr_a0_reg[29]_0 [14:12]}),
        .S({1'b0,\trunc_ln_reg_1881[29]_i_2_n_0 ,\trunc_ln_reg_1881[29]_i_3_n_0 ,\trunc_ln_reg_1881[29]_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1__2 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w11_d2_S
   (sub25_cast_loc_channel_empty_n,
    CO,
    ap_idle,
    ap_sync_reg_channel_write_sub_loc_channel,
    ap_sync_reg_channel_write_sub_loc_channel_reg,
    ap_sync_channel_write_sub25_cast_loc_channel,
    ap_rst_n_inv,
    ap_clk,
    ap_sig_allocacmp_t_2,
    add24_cast31_loc_channel_empty_n,
    sub_loc_channel_empty_n,
    add24_loc_channel_empty_n,
    int_ap_idle_reg,
    Loop_VITIS_LOOP_139_1_proc_U0_ap_start,
    ap_sync_reg_Block_entry87_proc_U0_ap_ready,
    ap_start,
    ap_done_reg,
    ap_rst_n,
    ap_sync_reg_channel_write_sub_loc_channel_reg_0,
    ap_sync_reg_channel_write_sub_loc_channel_reg_1,
    ap_sync_reg_channel_write_sub_loc_channel_reg_2,
    ap_sync_reg_channel_write_sub_loc_channel_reg_3,
    push,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_sync_reg_channel_write_sub25_cast_loc_channel,
    ap_sync_reg_channel_write_m_cast_loc_channel,
    m_cast_loc_channel_full_n,
    Block_entry87_proc_U0_ap_ready,
    Loop_VITIS_LOOP_139_1_proc_U0_ap_ready,
    D);
  output sub25_cast_loc_channel_empty_n;
  output [0:0]CO;
  output ap_idle;
  output ap_sync_reg_channel_write_sub_loc_channel;
  output ap_sync_reg_channel_write_sub_loc_channel_reg;
  output ap_sync_channel_write_sub25_cast_loc_channel;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]ap_sig_allocacmp_t_2;
  input add24_cast31_loc_channel_empty_n;
  input sub_loc_channel_empty_n;
  input add24_loc_channel_empty_n;
  input int_ap_idle_reg;
  input Loop_VITIS_LOOP_139_1_proc_U0_ap_start;
  input ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  input ap_start;
  input ap_done_reg;
  input ap_rst_n;
  input ap_sync_reg_channel_write_sub_loc_channel_reg_0;
  input ap_sync_reg_channel_write_sub_loc_channel_reg_1;
  input ap_sync_reg_channel_write_sub_loc_channel_reg_2;
  input ap_sync_reg_channel_write_sub_loc_channel_reg_3;
  input push;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [0:0]\mOutPtr_reg[1]_1 ;
  input ap_sync_reg_channel_write_sub25_cast_loc_channel;
  input ap_sync_reg_channel_write_m_cast_loc_channel;
  input m_cast_loc_channel_full_n;
  input Block_entry87_proc_U0_ap_ready;
  input Loop_VITIS_LOOP_139_1_proc_U0_ap_ready;
  input [8:0]D;

  wire Block_entry87_proc_U0_ap_ready;
  wire [0:0]CO;
  wire [8:0]D;
  wire Loop_VITIS_LOOP_139_1_proc_U0_ap_ready;
  wire Loop_VITIS_LOOP_139_1_proc_U0_ap_start;
  wire add24_cast31_loc_channel_empty_n;
  wire add24_loc_channel_empty_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]ap_sig_allocacmp_t_2;
  wire ap_start;
  wire ap_sync_channel_write_sub25_cast_loc_channel;
  wire ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_m_cast_loc_channel;
  wire ap_sync_reg_channel_write_sub25_cast_loc_channel;
  wire ap_sync_reg_channel_write_sub25_cast_loc_channel_i_4_n_0;
  wire ap_sync_reg_channel_write_sub_loc_channel;
  wire ap_sync_reg_channel_write_sub_loc_channel_reg;
  wire ap_sync_reg_channel_write_sub_loc_channel_reg_0;
  wire ap_sync_reg_channel_write_sub_loc_channel_reg_1;
  wire ap_sync_reg_channel_write_sub_loc_channel_reg_2;
  wire ap_sync_reg_channel_write_sub_loc_channel_reg_3;
  wire empty_n_i_1__6_n_0;
  wire full_n_i_1__23_n_0;
  wire full_n_i_2__17_n_0;
  wire \icmp_ln153_reg_1873[0]_i_13_n_0 ;
  wire int_ap_idle_reg;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire [0:0]\mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire m_cast_loc_channel_full_n;
  wire push;
  wire push_0;
  wire sub25_cast_loc_channel_empty_n;
  wire sub25_cast_loc_channel_full_n;
  wire sub_loc_channel_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w11_d2_S_ShiftReg U_shell_top_fifo_w11_d2_S_ShiftReg
       (.CO(CO),
        .D(D),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sig_allocacmp_t_2(ap_sig_allocacmp_t_2),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry87_proc_U0_ap_ready(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_sub25_cast_loc_channel(ap_sync_reg_channel_write_sub25_cast_loc_channel),
        .\icmp_ln153_reg_1873_reg[0] (\mOutPtr_reg_n_0_[2] ),
        .\icmp_ln153_reg_1873_reg[0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\icmp_ln153_reg_1873_reg[0]_i_2_0 (\icmp_ln153_reg_1873[0]_i_13_n_0 ),
        .push_0(push_0),
        .sub25_cast_loc_channel_full_n(sub25_cast_loc_channel_full_n));
  LUT5 #(
    .INIT(32'h5510FFFF)) 
    ap_sync_reg_channel_write_sub25_cast_loc_channel_i_1
       (.I0(ap_sync_reg_channel_write_sub_loc_channel_reg),
        .I1(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_rst_n),
        .O(ap_sync_reg_channel_write_sub_loc_channel));
  LUT5 #(
    .INIT(32'hEAEAEEEA)) 
    ap_sync_reg_channel_write_sub25_cast_loc_channel_i_2
       (.I0(ap_sync_reg_channel_write_sub25_cast_loc_channel),
        .I1(sub25_cast_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .O(ap_sync_channel_write_sub25_cast_loc_channel));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFFFF)) 
    ap_sync_reg_channel_write_sub25_cast_loc_channel_i_3
       (.I0(ap_sync_reg_channel_write_sub25_cast_loc_channel_i_4_n_0),
        .I1(ap_sync_reg_channel_write_sub_loc_channel_reg_0),
        .I2(ap_sync_reg_channel_write_sub_loc_channel_reg_1),
        .I3(ap_sync_reg_channel_write_sub_loc_channel_reg_2),
        .I4(ap_sync_reg_channel_write_sub_loc_channel_reg_3),
        .I5(push),
        .O(ap_sync_reg_channel_write_sub_loc_channel_reg));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_sync_reg_channel_write_sub25_cast_loc_channel_i_4
       (.I0(ap_sync_reg_channel_write_sub25_cast_loc_channel),
        .I1(sub25_cast_loc_channel_full_n),
        .I2(ap_sync_reg_channel_write_m_cast_loc_channel),
        .I3(m_cast_loc_channel_full_n),
        .I4(ap_done_reg),
        .I5(Block_entry87_proc_U0_ap_ready),
        .O(ap_sync_reg_channel_write_sub25_cast_loc_channel_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFF00FF00)) 
    empty_n_i_1__6
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(push_0),
        .I4(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .I5(sub25_cast_loc_channel_empty_n),
        .O(empty_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_0),
        .Q(sub25_cast_loc_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFF3AAAAAAA2)) 
    full_n_i_1__23
       (.I0(full_n_i_2__17_n_0),
        .I1(mOutPtr16_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(sub25_cast_loc_channel_full_n),
        .O(full_n_i_1__23_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_2__17
       (.I0(sub25_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(push_0),
        .O(full_n_i_2__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    full_n_i_3__5
       (.I0(sub25_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(push_0),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__23_n_0),
        .Q(sub25_cast_loc_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln153_reg_1873[0]_i_13 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .O(\icmp_ln153_reg_1873[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    int_ap_idle_i_1
       (.I0(sub25_cast_loc_channel_empty_n),
        .I1(add24_cast31_loc_channel_empty_n),
        .I2(sub_loc_channel_empty_n),
        .I3(add24_loc_channel_empty_n),
        .I4(int_ap_idle_reg),
        .I5(Loop_VITIS_LOOP_139_1_proc_U0_ap_start),
        .O(ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(sub25_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(push_0),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push_0),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(sub25_cast_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push_0),
        .I3(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .I4(sub25_cast_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w11_d2_S_ShiftReg
   (CO,
    push_0,
    \icmp_ln153_reg_1873_reg[0] ,
    \icmp_ln153_reg_1873_reg[0]_0 ,
    ap_sig_allocacmp_t_2,
    \icmp_ln153_reg_1873_reg[0]_i_2_0 ,
    ap_sync_reg_channel_write_sub25_cast_loc_channel,
    sub25_cast_loc_channel_full_n,
    ap_done_reg,
    ap_start,
    ap_sync_reg_Block_entry87_proc_U0_ap_ready,
    D,
    ap_clk);
  output [0:0]CO;
  output push_0;
  input \icmp_ln153_reg_1873_reg[0] ;
  input \icmp_ln153_reg_1873_reg[0]_0 ;
  input [7:0]ap_sig_allocacmp_t_2;
  input \icmp_ln153_reg_1873_reg[0]_i_2_0 ;
  input ap_sync_reg_channel_write_sub25_cast_loc_channel;
  input sub25_cast_loc_channel_full_n;
  input ap_done_reg;
  input ap_start;
  input ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  input [8:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire ap_done_reg;
  wire [7:0]ap_sig_allocacmp_t_2;
  wire ap_start;
  wire ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_sub25_cast_loc_channel;
  wire \icmp_ln153_reg_1873[0]_i_10_n_0 ;
  wire \icmp_ln153_reg_1873[0]_i_11_n_0 ;
  wire \icmp_ln153_reg_1873[0]_i_12_n_0 ;
  wire \icmp_ln153_reg_1873[0]_i_3_n_0 ;
  wire \icmp_ln153_reg_1873[0]_i_4_n_0 ;
  wire \icmp_ln153_reg_1873[0]_i_5_n_0 ;
  wire \icmp_ln153_reg_1873[0]_i_6_n_0 ;
  wire \icmp_ln153_reg_1873[0]_i_7_n_0 ;
  wire \icmp_ln153_reg_1873[0]_i_8_n_0 ;
  wire \icmp_ln153_reg_1873[0]_i_9_n_0 ;
  wire \icmp_ln153_reg_1873_reg[0] ;
  wire \icmp_ln153_reg_1873_reg[0]_0 ;
  wire \icmp_ln153_reg_1873_reg[0]_i_2_0 ;
  wire \icmp_ln153_reg_1873_reg[0]_i_2_n_0 ;
  wire \icmp_ln153_reg_1873_reg[0]_i_2_n_1 ;
  wire \icmp_ln153_reg_1873_reg[0]_i_2_n_2 ;
  wire \icmp_ln153_reg_1873_reg[0]_i_2_n_3 ;
  wire push_0;
  wire [7:2]sub25_cast_loc_channel_dout;
  wire sub25_cast_loc_channel_full_n;
  wire [3:1]\NLW_icmp_ln153_reg_1873_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln153_reg_1873_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln153_reg_1873_reg[0]_i_2_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h40404440)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(ap_sync_reg_channel_write_sub25_cast_loc_channel),
        .I1(sub25_cast_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .O(push_0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8A80202A45401015)) 
    \icmp_ln153_reg_1873[0]_i_10 
       (.I0(sub25_cast_loc_channel_dout[5]),
        .I1(\SRL_SIG_reg_n_0_[0][4] ),
        .I2(\icmp_ln153_reg_1873_reg[0]_i_2_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .I4(ap_sig_allocacmp_t_2[4]),
        .I5(ap_sig_allocacmp_t_2[5]),
        .O(\icmp_ln153_reg_1873[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8A80202A45401015)) 
    \icmp_ln153_reg_1873[0]_i_11 
       (.I0(sub25_cast_loc_channel_dout[3]),
        .I1(\SRL_SIG_reg_n_0_[0][2] ),
        .I2(\icmp_ln153_reg_1873_reg[0]_i_2_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .I4(ap_sig_allocacmp_t_2[2]),
        .I5(ap_sig_allocacmp_t_2[3]),
        .O(\icmp_ln153_reg_1873[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BA8A4575)) 
    \icmp_ln153_reg_1873[0]_i_12 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\icmp_ln153_reg_1873_reg[0] ),
        .I2(\icmp_ln153_reg_1873_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .I4(ap_sig_allocacmp_t_2[1]),
        .I5(ap_sig_allocacmp_t_2[0]),
        .O(\icmp_ln153_reg_1873[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln153_reg_1873[0]_i_14 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\icmp_ln153_reg_1873_reg[0] ),
        .I2(\icmp_ln153_reg_1873_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(sub25_cast_loc_channel_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln153_reg_1873[0]_i_15 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\icmp_ln153_reg_1873_reg[0] ),
        .I2(\icmp_ln153_reg_1873_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(sub25_cast_loc_channel_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln153_reg_1873[0]_i_16 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\icmp_ln153_reg_1873_reg[0] ),
        .I2(\icmp_ln153_reg_1873_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(sub25_cast_loc_channel_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln153_reg_1873[0]_i_17 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\icmp_ln153_reg_1873_reg[0] ),
        .I2(\icmp_ln153_reg_1873_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(sub25_cast_loc_channel_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln153_reg_1873[0]_i_18 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\icmp_ln153_reg_1873_reg[0] ),
        .I2(\icmp_ln153_reg_1873_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(sub25_cast_loc_channel_dout[3]));
  LUT6 #(
    .INIT(64'hFFFFFAFFCCCCFACC)) 
    \icmp_ln153_reg_1873[0]_i_3 
       (.I0(\SRL_SIG_reg_n_0_[1][9] ),
        .I1(\SRL_SIG_reg_n_0_[0][9] ),
        .I2(\SRL_SIG_reg_n_0_[1][8] ),
        .I3(\icmp_ln153_reg_1873_reg[0]_0 ),
        .I4(\icmp_ln153_reg_1873_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[0][8] ),
        .O(\icmp_ln153_reg_1873[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000454500304575)) 
    \icmp_ln153_reg_1873[0]_i_4 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\icmp_ln153_reg_1873_reg[0] ),
        .I2(\icmp_ln153_reg_1873_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .I4(\SRL_SIG_reg_n_0_[0][9] ),
        .I5(\SRL_SIG_reg_n_0_[1][9] ),
        .O(\icmp_ln153_reg_1873[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \icmp_ln153_reg_1873[0]_i_5 
       (.I0(\SRL_SIG_reg_n_0_[1][6] ),
        .I1(\icmp_ln153_reg_1873_reg[0]_i_2_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][6] ),
        .I3(ap_sig_allocacmp_t_2[6]),
        .I4(ap_sig_allocacmp_t_2[7]),
        .I5(sub25_cast_loc_channel_dout[7]),
        .O(\icmp_ln153_reg_1873[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000E2E2E200FFE2)) 
    \icmp_ln153_reg_1873[0]_i_6 
       (.I0(\SRL_SIG_reg_n_0_[1][5] ),
        .I1(\icmp_ln153_reg_1873_reg[0]_i_2_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][5] ),
        .I3(sub25_cast_loc_channel_dout[4]),
        .I4(ap_sig_allocacmp_t_2[5]),
        .I5(ap_sig_allocacmp_t_2[4]),
        .O(\icmp_ln153_reg_1873[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2E2FF00E200E2)) 
    \icmp_ln153_reg_1873[0]_i_7 
       (.I0(\SRL_SIG_reg_n_0_[1][3] ),
        .I1(\icmp_ln153_reg_1873_reg[0]_i_2_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][3] ),
        .I3(ap_sig_allocacmp_t_2[3]),
        .I4(ap_sig_allocacmp_t_2[2]),
        .I5(sub25_cast_loc_channel_dout[2]),
        .O(\icmp_ln153_reg_1873[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln153_reg_1873[0]_i_8 
       (.I0(\SRL_SIG_reg_n_0_[1][1] ),
        .I1(\icmp_ln153_reg_1873_reg[0]_0 ),
        .I2(\icmp_ln153_reg_1873_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[0][1] ),
        .I4(ap_sig_allocacmp_t_2[1]),
        .O(\icmp_ln153_reg_1873[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln153_reg_1873[0]_i_9 
       (.I0(\SRL_SIG_reg_n_0_[1][6] ),
        .I1(\icmp_ln153_reg_1873_reg[0]_i_2_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][6] ),
        .I3(ap_sig_allocacmp_t_2[6]),
        .I4(ap_sig_allocacmp_t_2[7]),
        .I5(sub25_cast_loc_channel_dout[7]),
        .O(\icmp_ln153_reg_1873[0]_i_9_n_0 ));
  CARRY4 \icmp_ln153_reg_1873_reg[0]_i_1 
       (.CI(\icmp_ln153_reg_1873_reg[0]_i_2_n_0 ),
        .CO({\NLW_icmp_ln153_reg_1873_reg[0]_i_1_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\icmp_ln153_reg_1873[0]_i_3_n_0 }),
        .O(\NLW_icmp_ln153_reg_1873_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln153_reg_1873[0]_i_4_n_0 }));
  CARRY4 \icmp_ln153_reg_1873_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln153_reg_1873_reg[0]_i_2_n_0 ,\icmp_ln153_reg_1873_reg[0]_i_2_n_1 ,\icmp_ln153_reg_1873_reg[0]_i_2_n_2 ,\icmp_ln153_reg_1873_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln153_reg_1873[0]_i_5_n_0 ,\icmp_ln153_reg_1873[0]_i_6_n_0 ,\icmp_ln153_reg_1873[0]_i_7_n_0 ,\icmp_ln153_reg_1873[0]_i_8_n_0 }),
        .O(\NLW_icmp_ln153_reg_1873_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln153_reg_1873[0]_i_9_n_0 ,\icmp_ln153_reg_1873[0]_i_10_n_0 ,\icmp_ln153_reg_1873[0]_i_11_n_0 ,\icmp_ln153_reg_1873[0]_i_12_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w16_d2_S
   (b0_q_cast34_loc_channel_empty_n,
    O,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    empty_n_reg_0,
    ap_sync_reg_channel_write_b0_q_cast34_loc_channel_reg,
    ap_sync_channel_write_b0_q_cast34_loc_channel,
    ap_rst_n_inv,
    ap_clk,
    \phi_mul_fu_214_reg[7] ,
    b0_q_cast32_loc_channel_empty_n,
    call_b_cast_loc_channel_empty_n,
    m_cast_loc_channel_empty_n,
    ap_sync_reg_channel_write_b0_q_cast34_loc_channel,
    ap_sync_reg_channel_write_b0_q_cast32_loc_channel,
    b0_q_cast32_loc_channel_full_n,
    ap_done_reg,
    Block_entry87_proc_U0_ap_ready,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_start,
    ap_sync_reg_Block_entry87_proc_U0_ap_ready,
    Loop_VITIS_LOOP_139_1_proc_U0_ap_ready,
    D);
  output b0_q_cast34_loc_channel_empty_n;
  output [3:0]O;
  output [0:0]\SRL_SIG_reg[0][7] ;
  output [3:0]\SRL_SIG_reg[0][7]_0 ;
  output empty_n_reg_0;
  output ap_sync_reg_channel_write_b0_q_cast34_loc_channel_reg;
  output ap_sync_channel_write_b0_q_cast34_loc_channel;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]\phi_mul_fu_214_reg[7] ;
  input b0_q_cast32_loc_channel_empty_n;
  input call_b_cast_loc_channel_empty_n;
  input m_cast_loc_channel_empty_n;
  input ap_sync_reg_channel_write_b0_q_cast34_loc_channel;
  input ap_sync_reg_channel_write_b0_q_cast32_loc_channel;
  input b0_q_cast32_loc_channel_full_n;
  input ap_done_reg;
  input Block_entry87_proc_U0_ap_ready;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [0:0]\mOutPtr_reg[1]_1 ;
  input ap_start;
  input ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  input Loop_VITIS_LOOP_139_1_proc_U0_ap_ready;
  input [7:0]D;

  wire Block_entry87_proc_U0_ap_ready;
  wire [7:0]D;
  wire Loop_VITIS_LOOP_139_1_proc_U0_ap_ready;
  wire [3:0]O;
  wire [0:0]\SRL_SIG_reg[0][7] ;
  wire [3:0]\SRL_SIG_reg[0][7]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_b0_q_cast34_loc_channel;
  wire ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_b0_q_cast32_loc_channel;
  wire ap_sync_reg_channel_write_b0_q_cast34_loc_channel;
  wire ap_sync_reg_channel_write_b0_q_cast34_loc_channel_reg;
  wire b0_q_cast32_loc_channel_empty_n;
  wire b0_q_cast32_loc_channel_full_n;
  wire b0_q_cast34_loc_channel_empty_n;
  wire b0_q_cast34_loc_channel_full_n;
  wire call_b_cast_loc_channel_empty_n;
  wire empty_n_i_1__0_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__17_n_0;
  wire full_n_i_2__23_n_0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire [0:0]\mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire m_cast_loc_channel_empty_n;
  wire [7:0]\phi_mul_fu_214_reg[7] ;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w16_d2_S_ShiftReg U_shell_top_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .O(O),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7]_0 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry87_proc_U0_ap_ready(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_b0_q_cast34_loc_channel(ap_sync_reg_channel_write_b0_q_cast34_loc_channel),
        .b0_q_cast34_loc_channel_full_n(b0_q_cast34_loc_channel_full_n),
        .\phi_mul_fu_214_reg[3] (\mOutPtr_reg_n_0_[0] ),
        .\phi_mul_fu_214_reg[3]_0 (\mOutPtr_reg_n_0_[2] ),
        .\phi_mul_fu_214_reg[7] (\phi_mul_fu_214_reg[7] ),
        .push(push));
  LUT5 #(
    .INIT(32'hEAEAEEEA)) 
    ap_sync_reg_channel_write_b0_q_cast34_loc_channel_i_1
       (.I0(ap_sync_reg_channel_write_b0_q_cast34_loc_channel),
        .I1(b0_q_cast34_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .O(ap_sync_channel_write_b0_q_cast34_loc_channel));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_sync_reg_channel_write_sub25_cast_loc_channel_i_6
       (.I0(ap_sync_reg_channel_write_b0_q_cast34_loc_channel),
        .I1(b0_q_cast34_loc_channel_full_n),
        .I2(ap_sync_reg_channel_write_b0_q_cast32_loc_channel),
        .I3(b0_q_cast32_loc_channel_full_n),
        .I4(ap_done_reg),
        .I5(Block_entry87_proc_U0_ap_ready),
        .O(ap_sync_reg_channel_write_b0_q_cast34_loc_channel_reg));
  LUT6 #(
    .INIT(64'hFFFEFFFFFF00FF00)) 
    empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(push),
        .I4(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .I5(b0_q_cast34_loc_channel_empty_n),
        .O(empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(b0_q_cast34_loc_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFF3AAAAAAA2)) 
    full_n_i_1__17
       (.I0(full_n_i_2__23_n_0),
        .I1(mOutPtr16_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(b0_q_cast34_loc_channel_full_n),
        .O(full_n_i_1__17_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_2__23
       (.I0(b0_q_cast34_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(push),
        .O(full_n_i_2__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    full_n_i_3__11
       (.I0(b0_q_cast34_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(push),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__17_n_0),
        .Q(b0_q_cast34_loc_channel_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h0001)) 
    int_ap_idle_i_4
       (.I0(b0_q_cast34_loc_channel_empty_n),
        .I1(b0_q_cast32_loc_channel_empty_n),
        .I2(call_b_cast_loc_channel_empty_n),
        .I3(m_cast_loc_channel_empty_n),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(b0_q_cast34_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(b0_q_cast34_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push),
        .I3(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .I4(b0_q_cast34_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w16_d2_S_ShiftReg
   (O,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][7]_1 ,
    push,
    \phi_mul_fu_214_reg[3] ,
    \phi_mul_fu_214_reg[3]_0 ,
    \phi_mul_fu_214_reg[7] ,
    ap_sync_reg_channel_write_b0_q_cast34_loc_channel,
    b0_q_cast34_loc_channel_full_n,
    ap_done_reg,
    ap_start,
    ap_sync_reg_Block_entry87_proc_U0_ap_ready,
    D,
    ap_clk);
  output [3:0]O;
  output [0:0]\SRL_SIG_reg[0][7]_0 ;
  output [3:0]\SRL_SIG_reg[0][7]_1 ;
  output push;
  input \phi_mul_fu_214_reg[3] ;
  input \phi_mul_fu_214_reg[3]_0 ;
  input [7:0]\phi_mul_fu_214_reg[7] ;
  input ap_sync_reg_channel_write_b0_q_cast34_loc_channel;
  input b0_q_cast34_loc_channel_full_n;
  input ap_done_reg;
  input ap_start;
  input ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [3:0]O;
  wire [0:0]\SRL_SIG_reg[0][7]_0 ;
  wire [3:0]\SRL_SIG_reg[0][7]_1 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_b0_q_cast34_loc_channel;
  wire [7:0]b0_q_cast34_loc_channel_dout;
  wire b0_q_cast34_loc_channel_full_n;
  wire \phi_mul_fu_214[0]_i_10_n_0 ;
  wire \phi_mul_fu_214[0]_i_11_n_0 ;
  wire \phi_mul_fu_214[0]_i_8_n_0 ;
  wire \phi_mul_fu_214[0]_i_9_n_0 ;
  wire \phi_mul_fu_214[4]_i_6_n_0 ;
  wire \phi_mul_fu_214[4]_i_7_n_0 ;
  wire \phi_mul_fu_214[4]_i_8_n_0 ;
  wire \phi_mul_fu_214[4]_i_9_n_0 ;
  wire \phi_mul_fu_214_reg[0]_i_3_n_0 ;
  wire \phi_mul_fu_214_reg[0]_i_3_n_1 ;
  wire \phi_mul_fu_214_reg[0]_i_3_n_2 ;
  wire \phi_mul_fu_214_reg[0]_i_3_n_3 ;
  wire \phi_mul_fu_214_reg[3] ;
  wire \phi_mul_fu_214_reg[3]_0 ;
  wire \phi_mul_fu_214_reg[4]_i_1_n_1 ;
  wire \phi_mul_fu_214_reg[4]_i_1_n_2 ;
  wire \phi_mul_fu_214_reg[4]_i_1_n_3 ;
  wire [7:0]\phi_mul_fu_214_reg[7] ;
  wire push;

  LUT5 #(
    .INIT(32'h40404440)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(ap_sync_reg_channel_write_b0_q_cast34_loc_channel),
        .I1(b0_q_cast34_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_214[0]_i_10 
       (.I0(\SRL_SIG_reg_n_0_[1][1] ),
        .I1(\phi_mul_fu_214_reg[3] ),
        .I2(\phi_mul_fu_214_reg[3]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][1] ),
        .I4(\phi_mul_fu_214_reg[7] [1]),
        .O(\phi_mul_fu_214[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_214[0]_i_11 
       (.I0(\SRL_SIG_reg_n_0_[1][0] ),
        .I1(\phi_mul_fu_214_reg[3] ),
        .I2(\phi_mul_fu_214_reg[3]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][0] ),
        .I4(\phi_mul_fu_214_reg[7] [0]),
        .O(\phi_mul_fu_214[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_214[0]_i_4 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\phi_mul_fu_214_reg[3]_0 ),
        .I2(\phi_mul_fu_214_reg[3] ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(b0_q_cast34_loc_channel_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_214[0]_i_5 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\phi_mul_fu_214_reg[3]_0 ),
        .I2(\phi_mul_fu_214_reg[3] ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(b0_q_cast34_loc_channel_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_214[0]_i_6 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\phi_mul_fu_214_reg[3]_0 ),
        .I2(\phi_mul_fu_214_reg[3] ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(b0_q_cast34_loc_channel_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_214[0]_i_7 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\phi_mul_fu_214_reg[3]_0 ),
        .I2(\phi_mul_fu_214_reg[3] ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(b0_q_cast34_loc_channel_dout[0]));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_214[0]_i_8 
       (.I0(\SRL_SIG_reg_n_0_[1][3] ),
        .I1(\phi_mul_fu_214_reg[3] ),
        .I2(\phi_mul_fu_214_reg[3]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][3] ),
        .I4(\phi_mul_fu_214_reg[7] [3]),
        .O(\phi_mul_fu_214[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_214[0]_i_9 
       (.I0(\SRL_SIG_reg_n_0_[1][2] ),
        .I1(\phi_mul_fu_214_reg[3] ),
        .I2(\phi_mul_fu_214_reg[3]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][2] ),
        .I4(\phi_mul_fu_214_reg[7] [2]),
        .O(\phi_mul_fu_214[0]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_214[4]_i_2 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\phi_mul_fu_214_reg[3]_0 ),
        .I2(\phi_mul_fu_214_reg[3] ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(b0_q_cast34_loc_channel_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_214[4]_i_3 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\phi_mul_fu_214_reg[3]_0 ),
        .I2(\phi_mul_fu_214_reg[3] ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(b0_q_cast34_loc_channel_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_214[4]_i_4 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\phi_mul_fu_214_reg[3]_0 ),
        .I2(\phi_mul_fu_214_reg[3] ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(b0_q_cast34_loc_channel_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \phi_mul_fu_214[4]_i_5 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\phi_mul_fu_214_reg[3]_0 ),
        .I2(\phi_mul_fu_214_reg[3] ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(b0_q_cast34_loc_channel_dout[4]));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_214[4]_i_6 
       (.I0(\SRL_SIG_reg_n_0_[1][7] ),
        .I1(\phi_mul_fu_214_reg[3] ),
        .I2(\phi_mul_fu_214_reg[3]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][7] ),
        .I4(\phi_mul_fu_214_reg[7] [7]),
        .O(\phi_mul_fu_214[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_214[4]_i_7 
       (.I0(\SRL_SIG_reg_n_0_[1][6] ),
        .I1(\phi_mul_fu_214_reg[3] ),
        .I2(\phi_mul_fu_214_reg[3]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][6] ),
        .I4(\phi_mul_fu_214_reg[7] [6]),
        .O(\phi_mul_fu_214[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_214[4]_i_8 
       (.I0(\SRL_SIG_reg_n_0_[1][5] ),
        .I1(\phi_mul_fu_214_reg[3] ),
        .I2(\phi_mul_fu_214_reg[3]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][5] ),
        .I4(\phi_mul_fu_214_reg[7] [5]),
        .O(\phi_mul_fu_214[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \phi_mul_fu_214[4]_i_9 
       (.I0(\SRL_SIG_reg_n_0_[1][4] ),
        .I1(\phi_mul_fu_214_reg[3] ),
        .I2(\phi_mul_fu_214_reg[3]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][4] ),
        .I4(\phi_mul_fu_214_reg[7] [4]),
        .O(\phi_mul_fu_214[4]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_214_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\phi_mul_fu_214_reg[0]_i_3_n_0 ,\phi_mul_fu_214_reg[0]_i_3_n_1 ,\phi_mul_fu_214_reg[0]_i_3_n_2 ,\phi_mul_fu_214_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(b0_q_cast34_loc_channel_dout[3:0]),
        .O(O),
        .S({\phi_mul_fu_214[0]_i_8_n_0 ,\phi_mul_fu_214[0]_i_9_n_0 ,\phi_mul_fu_214[0]_i_10_n_0 ,\phi_mul_fu_214[0]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_214_reg[4]_i_1 
       (.CI(\phi_mul_fu_214_reg[0]_i_3_n_0 ),
        .CO({\SRL_SIG_reg[0][7]_0 ,\phi_mul_fu_214_reg[4]_i_1_n_1 ,\phi_mul_fu_214_reg[4]_i_1_n_2 ,\phi_mul_fu_214_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(b0_q_cast34_loc_channel_dout[7:4]),
        .O(\SRL_SIG_reg[0][7]_1 ),
        .S({\phi_mul_fu_214[4]_i_6_n_0 ,\phi_mul_fu_214[4]_i_7_n_0 ,\phi_mul_fu_214[4]_i_8_n_0 ,\phi_mul_fu_214[4]_i_9_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S
   (add24_cast31_loc_channel_empty_n,
    add24_cast31_loc_channel_full_n,
    O,
    \int_addr_a0_reg[16] ,
    CO,
    A,
    S,
    ap_sync_channel_write_add24_cast31_loc_channel,
    ap_rst_n_inv,
    ap_clk,
    \trunc_ln_reg_1881_reg[6] ,
    \trunc_ln_reg_1881_reg[10] ,
    Q,
    ap_sig_allocacmp_t_2,
    P,
    ap_sync_reg_channel_write_add24_cast31_loc_channel,
    ap_done_reg,
    ap_start,
    ap_sync_reg_Block_entry87_proc_U0_ap_ready,
    push,
    Loop_VITIS_LOOP_139_1_proc_U0_ap_ready,
    full_n_reg_0,
    mOutPtr16_out,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    D,
    \SRL_SIG_reg[0][16] ,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][14] ,
    \SRL_SIG_reg[0][13] ,
    \SRL_SIG_reg[0][12] ,
    \SRL_SIG_reg[0][11] ,
    \SRL_SIG_reg[0][10] ,
    \SRL_SIG_reg[0][9] ,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][8]_0 );
  output add24_cast31_loc_channel_empty_n;
  output add24_cast31_loc_channel_full_n;
  output [1:0]O;
  output [14:0]\int_addr_a0_reg[16] ;
  output [0:0]CO;
  output [16:0]A;
  output [0:0]S;
  output ap_sync_channel_write_add24_cast31_loc_channel;
  input ap_rst_n_inv;
  input ap_clk;
  input [2:0]\trunc_ln_reg_1881_reg[6] ;
  input [3:0]\trunc_ln_reg_1881_reg[10] ;
  input [16:0]Q;
  input [7:0]ap_sig_allocacmp_t_2;
  input [13:0]P;
  input ap_sync_reg_channel_write_add24_cast31_loc_channel;
  input ap_done_reg;
  input ap_start;
  input ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  input push;
  input Loop_VITIS_LOOP_139_1_proc_U0_ap_ready;
  input full_n_reg_0;
  input mOutPtr16_out;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [0:0]\mOutPtr_reg[1]_1 ;
  input [7:0]D;
  input \SRL_SIG_reg[0][16] ;
  input \SRL_SIG_reg[0][15] ;
  input \SRL_SIG_reg[0][14] ;
  input \SRL_SIG_reg[0][13] ;
  input \SRL_SIG_reg[0][12] ;
  input \SRL_SIG_reg[0][11] ;
  input \SRL_SIG_reg[0][10] ;
  input \SRL_SIG_reg[0][9] ;
  input \SRL_SIG_reg[0][8] ;
  input \SRL_SIG_reg[0][8]_0 ;

  wire [16:0]A;
  wire [0:0]CO;
  wire [7:0]D;
  wire Loop_VITIS_LOOP_139_1_proc_U0_ap_ready;
  wire [1:0]O;
  wire [13:0]P;
  wire [16:0]Q;
  wire [0:0]S;
  wire \SRL_SIG_reg[0][10] ;
  wire \SRL_SIG_reg[0][11] ;
  wire \SRL_SIG_reg[0][12] ;
  wire \SRL_SIG_reg[0][13] ;
  wire \SRL_SIG_reg[0][14] ;
  wire \SRL_SIG_reg[0][15] ;
  wire \SRL_SIG_reg[0][16] ;
  wire \SRL_SIG_reg[0][8] ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire \SRL_SIG_reg[0][9] ;
  wire add24_cast31_loc_channel_empty_n;
  wire add24_cast31_loc_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire [7:0]ap_sig_allocacmp_t_2;
  wire ap_start;
  wire ap_sync_channel_write_add24_cast31_loc_channel;
  wire ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_add24_cast31_loc_channel;
  wire empty_n_i_1__7_n_0;
  wire full_n_i_1__24_n_0;
  wire full_n_reg_0;
  wire [14:0]\int_addr_a0_reg[16] ;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire [0:0]\mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire push;
  wire \trunc_ln_reg_1881[18]_i_15_n_0 ;
  wire [3:0]\trunc_ln_reg_1881_reg[10] ;
  wire [2:0]\trunc_ln_reg_1881_reg[6] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S_ShiftReg_11 U_shell_top_fifo_w17_d2_S_ShiftReg
       (.A(A),
        .CO(CO),
        .D(D),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][12]_0 (\SRL_SIG_reg[0][12] ),
        .\SRL_SIG_reg[0][13]_0 (\SRL_SIG_reg[0][13] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][16]_0 (\SRL_SIG_reg[0][16] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][8]_1 (\SRL_SIG_reg[0][8]_0 ),
        .\SRL_SIG_reg[0][8]_2 (add24_cast31_loc_channel_full_n),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .add_ln61_6_fu_1121_p2(\mOutPtr_reg_n_0_[2] ),
        .add_ln61_6_fu_1121_p2_0(\mOutPtr_reg_n_0_[0] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sig_allocacmp_t_2(ap_sig_allocacmp_t_2),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry87_proc_U0_ap_ready(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_add24_cast31_loc_channel(ap_sync_reg_channel_write_add24_cast31_loc_channel),
        .\int_addr_a0_reg[16] (\int_addr_a0_reg[16] ),
        .push(push),
        .\trunc_ln_reg_1881_reg[10] (\trunc_ln_reg_1881_reg[10] ),
        .\trunc_ln_reg_1881_reg[18]_i_3_0 (\trunc_ln_reg_1881[18]_i_15_n_0 ),
        .\trunc_ln_reg_1881_reg[6] (\trunc_ln_reg_1881_reg[6] ));
  LUT5 #(
    .INIT(32'hEAEAEEEA)) 
    ap_sync_reg_channel_write_add24_cast31_loc_channel_i_1
       (.I0(ap_sync_reg_channel_write_add24_cast31_loc_channel),
        .I1(add24_cast31_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .O(ap_sync_channel_write_add24_cast31_loc_channel));
  LUT6 #(
    .INIT(64'hFFFEFFFFFF00FF00)) 
    empty_n_i_1__7
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(push),
        .I4(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .I5(add24_cast31_loc_channel_empty_n),
        .O(empty_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_0),
        .Q(add24_cast31_loc_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFF3AAAAAAA2)) 
    full_n_i_1__24
       (.I0(full_n_reg_0),
        .I1(mOutPtr16_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(add24_cast31_loc_channel_full_n),
        .O(full_n_i_1__24_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__24_n_0),
        .Q(add24_cast31_loc_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(add24_cast31_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(add24_cast31_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push),
        .I3(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .I4(add24_cast31_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln_reg_1881[18]_i_15 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .O(\trunc_ln_reg_1881[18]_i_15_n_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_fifo_w17_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S_0
   (b0_q_cast32_loc_channel_empty_n,
    b0_q_cast32_loc_channel_full_n,
    ap_sync_channel_write_b0_q_cast32_loc_channel,
    B,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_sync_reg_channel_write_b0_q_cast32_loc_channel,
    ap_done_reg,
    ap_start,
    ap_sync_reg_Block_entry87_proc_U0_ap_ready,
    Loop_VITIS_LOOP_139_1_proc_U0_ap_ready,
    D);
  output b0_q_cast32_loc_channel_empty_n;
  output b0_q_cast32_loc_channel_full_n;
  output ap_sync_channel_write_b0_q_cast32_loc_channel;
  output [7:0]B;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [0:0]\mOutPtr_reg[1]_1 ;
  input ap_sync_reg_channel_write_b0_q_cast32_loc_channel;
  input ap_done_reg;
  input ap_start;
  input ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  input Loop_VITIS_LOOP_139_1_proc_U0_ap_ready;
  input [7:0]D;

  wire [7:0]B;
  wire [7:0]D;
  wire Loop_VITIS_LOOP_139_1_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_b0_q_cast32_loc_channel;
  wire ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_b0_q_cast32_loc_channel;
  wire b0_q_cast32_loc_channel_empty_n;
  wire b0_q_cast32_loc_channel_full_n;
  wire empty_n_i_1__1_n_0;
  wire full_n_i_1__18_n_0;
  wire full_n_i_2__22_n_0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire [0:0]\mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S_ShiftReg U_shell_top_fifo_w17_d2_S_ShiftReg
       (.B(B),
        .D(D),
        .\SRL_SIG_reg[0][7]_0 (b0_q_cast32_loc_channel_full_n),
        .add_ln61_6_fu_1121_p2(\mOutPtr_reg_n_0_[2] ),
        .add_ln61_6_fu_1121_p2_0(\mOutPtr_reg_n_0_[0] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry87_proc_U0_ap_ready(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_b0_q_cast32_loc_channel(ap_sync_reg_channel_write_b0_q_cast32_loc_channel),
        .push(push));
  LUT5 #(
    .INIT(32'hEAEAEEEA)) 
    ap_sync_reg_channel_write_b0_q_cast32_loc_channel_i_1
       (.I0(ap_sync_reg_channel_write_b0_q_cast32_loc_channel),
        .I1(b0_q_cast32_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .O(ap_sync_channel_write_b0_q_cast32_loc_channel));
  LUT6 #(
    .INIT(64'hFFFEFFFFFF00FF00)) 
    empty_n_i_1__1
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(push),
        .I4(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .I5(b0_q_cast32_loc_channel_empty_n),
        .O(empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(b0_q_cast32_loc_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFF3AAAAAAA2)) 
    full_n_i_1__18
       (.I0(full_n_i_2__22_n_0),
        .I1(mOutPtr16_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(b0_q_cast32_loc_channel_full_n),
        .O(full_n_i_1__18_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_2__22
       (.I0(b0_q_cast32_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(push),
        .O(full_n_i_2__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    full_n_i_3__10
       (.I0(b0_q_cast32_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(push),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__18_n_0),
        .Q(b0_q_cast32_loc_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(b0_q_cast32_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(b0_q_cast32_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push),
        .I3(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .I4(b0_q_cast32_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S_ShiftReg
   (push,
    B,
    ap_sync_reg_channel_write_b0_q_cast32_loc_channel,
    \SRL_SIG_reg[0][7]_0 ,
    ap_done_reg,
    ap_start,
    ap_sync_reg_Block_entry87_proc_U0_ap_ready,
    add_ln61_6_fu_1121_p2,
    add_ln61_6_fu_1121_p2_0,
    D,
    ap_clk);
  output push;
  output [7:0]B;
  input ap_sync_reg_channel_write_b0_q_cast32_loc_channel;
  input \SRL_SIG_reg[0][7]_0 ;
  input ap_done_reg;
  input ap_start;
  input ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  input add_ln61_6_fu_1121_p2;
  input add_ln61_6_fu_1121_p2_0;
  input [7:0]D;
  input ap_clk;

  wire [7:0]B;
  wire [7:0]D;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire add_ln61_6_fu_1121_p2;
  wire add_ln61_6_fu_1121_p2_0;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_b0_q_cast32_loc_channel;
  wire push;

  LUT5 #(
    .INIT(32'h40404440)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(ap_sync_reg_channel_write_b0_q_cast32_loc_channel),
        .I1(\SRL_SIG_reg[0][7]_0 ),
        .I2(ap_done_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_i_i_reg_1898_reg_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(add_ln61_6_fu_1121_p2),
        .I2(add_ln61_6_fu_1121_p2_0),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_i_i_reg_1898_reg_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(add_ln61_6_fu_1121_p2),
        .I2(add_ln61_6_fu_1121_p2_0),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_i_i_reg_1898_reg_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(add_ln61_6_fu_1121_p2),
        .I2(add_ln61_6_fu_1121_p2_0),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_i_i_reg_1898_reg_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(add_ln61_6_fu_1121_p2),
        .I2(add_ln61_6_fu_1121_p2_0),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_i_i_reg_1898_reg_i_5
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(add_ln61_6_fu_1121_p2),
        .I2(add_ln61_6_fu_1121_p2_0),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_i_i_reg_1898_reg_i_6
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(add_ln61_6_fu_1121_p2),
        .I2(add_ln61_6_fu_1121_p2_0),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_i_i_reg_1898_reg_i_7
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(add_ln61_6_fu_1121_p2),
        .I2(add_ln61_6_fu_1121_p2_0),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_i_i_reg_1898_reg_i_8
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(add_ln61_6_fu_1121_p2),
        .I2(add_ln61_6_fu_1121_p2_0),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "shell_top_fifo_w17_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S_ShiftReg_11
   (O,
    \int_addr_a0_reg[16] ,
    CO,
    A,
    S,
    \trunc_ln_reg_1881_reg[6] ,
    \trunc_ln_reg_1881_reg[10] ,
    Q,
    add_ln61_6_fu_1121_p2,
    add_ln61_6_fu_1121_p2_0,
    ap_sig_allocacmp_t_2,
    P,
    \trunc_ln_reg_1881_reg[18]_i_3_0 ,
    push,
    D,
    ap_clk,
    \SRL_SIG_reg[0][16]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[0][14]_0 ,
    \SRL_SIG_reg[0][13]_0 ,
    \SRL_SIG_reg[0][12]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    \SRL_SIG_reg[0][9]_0 ,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][8]_1 ,
    ap_sync_reg_channel_write_add24_cast31_loc_channel,
    \SRL_SIG_reg[0][8]_2 ,
    ap_done_reg,
    ap_start,
    ap_sync_reg_Block_entry87_proc_U0_ap_ready);
  output [1:0]O;
  output [14:0]\int_addr_a0_reg[16] ;
  output [0:0]CO;
  output [16:0]A;
  output [0:0]S;
  input [2:0]\trunc_ln_reg_1881_reg[6] ;
  input [3:0]\trunc_ln_reg_1881_reg[10] ;
  input [16:0]Q;
  input add_ln61_6_fu_1121_p2;
  input add_ln61_6_fu_1121_p2_0;
  input [7:0]ap_sig_allocacmp_t_2;
  input [13:0]P;
  input \trunc_ln_reg_1881_reg[18]_i_3_0 ;
  input push;
  input [7:0]D;
  input ap_clk;
  input \SRL_SIG_reg[0][16]_0 ;
  input \SRL_SIG_reg[0][15]_0 ;
  input \SRL_SIG_reg[0][14]_0 ;
  input \SRL_SIG_reg[0][13]_0 ;
  input \SRL_SIG_reg[0][12]_0 ;
  input \SRL_SIG_reg[0][11]_0 ;
  input \SRL_SIG_reg[0][10]_0 ;
  input \SRL_SIG_reg[0][9]_0 ;
  input \SRL_SIG_reg[0][8]_0 ;
  input \SRL_SIG_reg[0][8]_1 ;
  input ap_sync_reg_channel_write_add24_cast31_loc_channel;
  input \SRL_SIG_reg[0][8]_2 ;
  input ap_done_reg;
  input ap_start;
  input ap_sync_reg_Block_entry87_proc_U0_ap_ready;

  wire [16:0]A;
  wire [0:0]CO;
  wire [7:0]D;
  wire [14:1]\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 ;
  wire [1:0]O;
  wire [13:0]P;
  wire [16:0]Q;
  wire [0:0]S;
  wire \SRL_SIG[0][16]_i_1_n_0 ;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire \SRL_SIG_reg[0][12]_0 ;
  wire \SRL_SIG_reg[0][13]_0 ;
  wire \SRL_SIG_reg[0][14]_0 ;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg[0][16]_0 ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire \SRL_SIG_reg[0][8]_1 ;
  wire \SRL_SIG_reg[0][8]_2 ;
  wire \SRL_SIG_reg[0][9]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire add_ln61_6_fu_1121_p2;
  wire add_ln61_6_fu_1121_p2_0;
  wire ap_clk;
  wire ap_done_reg;
  wire [7:0]ap_sig_allocacmp_t_2;
  wire ap_start;
  wire ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_add24_cast31_loc_channel;
  wire [14:0]\int_addr_a0_reg[16] ;
  wire push;
  wire \trunc_ln_reg_1881[10]_i_10_n_0 ;
  wire \trunc_ln_reg_1881[10]_i_3_n_0 ;
  wire \trunc_ln_reg_1881[10]_i_4_n_0 ;
  wire \trunc_ln_reg_1881[10]_i_5_n_0 ;
  wire \trunc_ln_reg_1881[10]_i_6_n_0 ;
  wire \trunc_ln_reg_1881[10]_i_7_n_0 ;
  wire \trunc_ln_reg_1881[10]_i_8_n_0 ;
  wire \trunc_ln_reg_1881[10]_i_9_n_0 ;
  wire \trunc_ln_reg_1881[14]_i_10_n_0 ;
  wire \trunc_ln_reg_1881[14]_i_11_n_0 ;
  wire \trunc_ln_reg_1881[14]_i_12_n_0 ;
  wire \trunc_ln_reg_1881[14]_i_13_n_0 ;
  wire \trunc_ln_reg_1881[14]_i_14_n_0 ;
  wire \trunc_ln_reg_1881[14]_i_3_n_0 ;
  wire \trunc_ln_reg_1881[14]_i_4_n_0 ;
  wire \trunc_ln_reg_1881[14]_i_5_n_0 ;
  wire \trunc_ln_reg_1881[14]_i_6_n_0 ;
  wire \trunc_ln_reg_1881[14]_i_7_n_0 ;
  wire \trunc_ln_reg_1881[14]_i_8_n_0 ;
  wire \trunc_ln_reg_1881[14]_i_9_n_0 ;
  wire \trunc_ln_reg_1881[18]_i_10_n_0 ;
  wire \trunc_ln_reg_1881[18]_i_11_n_0 ;
  wire \trunc_ln_reg_1881[18]_i_12_n_0 ;
  wire \trunc_ln_reg_1881[18]_i_13_n_0 ;
  wire \trunc_ln_reg_1881[18]_i_14_n_0 ;
  wire \trunc_ln_reg_1881[18]_i_8_n_0 ;
  wire \trunc_ln_reg_1881[18]_i_9_n_0 ;
  wire \trunc_ln_reg_1881[2]_i_2_n_0 ;
  wire \trunc_ln_reg_1881[2]_i_3_n_0 ;
  wire \trunc_ln_reg_1881[2]_i_4_n_0 ;
  wire \trunc_ln_reg_1881[6]_i_10_n_0 ;
  wire \trunc_ln_reg_1881[6]_i_14_n_0 ;
  wire \trunc_ln_reg_1881[6]_i_3_n_0 ;
  wire \trunc_ln_reg_1881[6]_i_4_n_0 ;
  wire \trunc_ln_reg_1881[6]_i_5_n_0 ;
  wire \trunc_ln_reg_1881[6]_i_6_n_0 ;
  wire \trunc_ln_reg_1881[6]_i_7_n_0 ;
  wire \trunc_ln_reg_1881[6]_i_8_n_0 ;
  wire \trunc_ln_reg_1881[6]_i_9_n_0 ;
  wire [3:0]\trunc_ln_reg_1881_reg[10] ;
  wire \trunc_ln_reg_1881_reg[10]_i_1_n_0 ;
  wire \trunc_ln_reg_1881_reg[10]_i_1_n_1 ;
  wire \trunc_ln_reg_1881_reg[10]_i_1_n_2 ;
  wire \trunc_ln_reg_1881_reg[10]_i_1_n_3 ;
  wire \trunc_ln_reg_1881_reg[10]_i_2_n_0 ;
  wire \trunc_ln_reg_1881_reg[10]_i_2_n_1 ;
  wire \trunc_ln_reg_1881_reg[10]_i_2_n_2 ;
  wire \trunc_ln_reg_1881_reg[10]_i_2_n_3 ;
  wire \trunc_ln_reg_1881_reg[14]_i_1_n_1 ;
  wire \trunc_ln_reg_1881_reg[14]_i_1_n_2 ;
  wire \trunc_ln_reg_1881_reg[14]_i_1_n_3 ;
  wire \trunc_ln_reg_1881_reg[14]_i_2_n_0 ;
  wire \trunc_ln_reg_1881_reg[14]_i_2_n_1 ;
  wire \trunc_ln_reg_1881_reg[14]_i_2_n_2 ;
  wire \trunc_ln_reg_1881_reg[14]_i_2_n_3 ;
  wire \trunc_ln_reg_1881_reg[18]_i_3_0 ;
  wire \trunc_ln_reg_1881_reg[18]_i_3_n_1 ;
  wire \trunc_ln_reg_1881_reg[18]_i_3_n_2 ;
  wire \trunc_ln_reg_1881_reg[18]_i_3_n_3 ;
  wire \trunc_ln_reg_1881_reg[2]_i_1_n_0 ;
  wire \trunc_ln_reg_1881_reg[2]_i_1_n_1 ;
  wire \trunc_ln_reg_1881_reg[2]_i_1_n_2 ;
  wire \trunc_ln_reg_1881_reg[2]_i_1_n_3 ;
  wire [2:0]\trunc_ln_reg_1881_reg[6] ;
  wire \trunc_ln_reg_1881_reg[6]_i_1_n_0 ;
  wire \trunc_ln_reg_1881_reg[6]_i_1_n_1 ;
  wire \trunc_ln_reg_1881_reg[6]_i_1_n_2 ;
  wire \trunc_ln_reg_1881_reg[6]_i_1_n_3 ;
  wire \trunc_ln_reg_1881_reg[6]_i_2_n_0 ;
  wire \trunc_ln_reg_1881_reg[6]_i_2_n_1 ;
  wire \trunc_ln_reg_1881_reg[6]_i_2_n_2 ;
  wire \trunc_ln_reg_1881_reg[6]_i_2_n_3 ;
  wire [3:3]\NLW_trunc_ln_reg_1881_reg[18]_i_3_CO_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln_reg_1881_reg[2]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h2000200020202000)) 
    \SRL_SIG[0][16]_i_1 
       (.I0(\SRL_SIG_reg[0][8]_1 ),
        .I1(ap_sync_reg_channel_write_add24_cast31_loc_channel),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(ap_done_reg),
        .I4(ap_start),
        .I5(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .O(\SRL_SIG[0][16]_i_1_n_0 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDSE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][10]_0 ),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .S(\SRL_SIG[0][16]_i_1_n_0 ));
  FDSE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][11]_0 ),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .S(\SRL_SIG[0][16]_i_1_n_0 ));
  FDSE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][12]_0 ),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .S(\SRL_SIG[0][16]_i_1_n_0 ));
  FDSE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][13]_0 ),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .S(\SRL_SIG[0][16]_i_1_n_0 ));
  FDSE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][14]_0 ),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .S(\SRL_SIG[0][16]_i_1_n_0 ));
  FDSE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 ),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .S(\SRL_SIG[0][16]_i_1_n_0 ));
  FDSE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][16]_0 ),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .S(\SRL_SIG[0][16]_i_1_n_0 ));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDSE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][8]_0 ),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .S(\SRL_SIG[0][16]_i_1_n_0 ));
  FDSE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 ),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .S(\SRL_SIG[0][16]_i_1_n_0 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_i_i_reg_1898_reg_i_10
       (.I0(\SRL_SIG_reg_n_0_[1][15] ),
        .I1(add_ln61_6_fu_1121_p2_0),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(\SRL_SIG_reg_n_0_[0][15] ),
        .O(A[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_i_i_reg_1898_reg_i_11
       (.I0(\SRL_SIG_reg_n_0_[1][14] ),
        .I1(add_ln61_6_fu_1121_p2_0),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(\SRL_SIG_reg_n_0_[0][14] ),
        .O(A[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_i_i_reg_1898_reg_i_12
       (.I0(\SRL_SIG_reg_n_0_[1][13] ),
        .I1(add_ln61_6_fu_1121_p2_0),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(\SRL_SIG_reg_n_0_[0][13] ),
        .O(A[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_i_i_reg_1898_reg_i_13
       (.I0(\SRL_SIG_reg_n_0_[1][12] ),
        .I1(add_ln61_6_fu_1121_p2_0),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(\SRL_SIG_reg_n_0_[0][12] ),
        .O(A[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_i_i_reg_1898_reg_i_14
       (.I0(\SRL_SIG_reg_n_0_[1][11] ),
        .I1(add_ln61_6_fu_1121_p2_0),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(\SRL_SIG_reg_n_0_[0][11] ),
        .O(A[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_i_i_reg_1898_reg_i_15
       (.I0(\SRL_SIG_reg_n_0_[1][10] ),
        .I1(add_ln61_6_fu_1121_p2_0),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(\SRL_SIG_reg_n_0_[0][10] ),
        .O(A[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_i_i_reg_1898_reg_i_16
       (.I0(\SRL_SIG_reg_n_0_[1][9] ),
        .I1(add_ln61_6_fu_1121_p2_0),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(\SRL_SIG_reg_n_0_[0][9] ),
        .O(A[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_i_i_reg_1898_reg_i_17
       (.I0(\SRL_SIG_reg_n_0_[1][8] ),
        .I1(add_ln61_6_fu_1121_p2_0),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(\SRL_SIG_reg_n_0_[0][8] ),
        .O(A[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_i_i_reg_1898_reg_i_18
       (.I0(\SRL_SIG_reg_n_0_[1][7] ),
        .I1(add_ln61_6_fu_1121_p2_0),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(\SRL_SIG_reg_n_0_[0][7] ),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_i_i_reg_1898_reg_i_19
       (.I0(\SRL_SIG_reg_n_0_[1][6] ),
        .I1(add_ln61_6_fu_1121_p2_0),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(\SRL_SIG_reg_n_0_[0][6] ),
        .O(A[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_i_i_reg_1898_reg_i_20
       (.I0(\SRL_SIG_reg_n_0_[1][5] ),
        .I1(add_ln61_6_fu_1121_p2_0),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(\SRL_SIG_reg_n_0_[0][5] ),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_i_i_reg_1898_reg_i_21
       (.I0(\SRL_SIG_reg_n_0_[1][4] ),
        .I1(add_ln61_6_fu_1121_p2_0),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(\SRL_SIG_reg_n_0_[0][4] ),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_i_i_reg_1898_reg_i_22
       (.I0(\SRL_SIG_reg_n_0_[1][3] ),
        .I1(add_ln61_6_fu_1121_p2_0),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(\SRL_SIG_reg_n_0_[0][3] ),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_i_i_reg_1898_reg_i_23
       (.I0(\SRL_SIG_reg_n_0_[1][2] ),
        .I1(add_ln61_6_fu_1121_p2_0),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(\SRL_SIG_reg_n_0_[0][2] ),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_i_i_reg_1898_reg_i_24
       (.I0(\SRL_SIG_reg_n_0_[1][1] ),
        .I1(add_ln61_6_fu_1121_p2_0),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(\SRL_SIG_reg_n_0_[0][1] ),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_i_i_reg_1898_reg_i_25
       (.I0(\SRL_SIG_reg_n_0_[1][0] ),
        .I1(add_ln61_6_fu_1121_p2_0),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(\SRL_SIG_reg_n_0_[0][0] ),
        .O(A[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mul_i_i_reg_1898_reg_i_9
       (.I0(\SRL_SIG_reg_n_0_[1][16] ),
        .I1(add_ln61_6_fu_1121_p2_0),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(\SRL_SIG_reg_n_0_[0][16] ),
        .O(A[16]));
  LUT6 #(
    .INIT(64'hBBBBB2BB2222B222)) 
    \trunc_ln_reg_1881[10]_i_10 
       (.I0(P[2]),
        .I1(ap_sig_allocacmp_t_2[4]),
        .I2(\SRL_SIG_reg_n_0_[1][4] ),
        .I3(add_ln61_6_fu_1121_p2_0),
        .I4(add_ln61_6_fu_1121_p2),
        .I5(\SRL_SIG_reg_n_0_[0][4] ),
        .O(\trunc_ln_reg_1881[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_1881[10]_i_3 
       (.I0(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 [10]),
        .I1(Q[11]),
        .O(\trunc_ln_reg_1881[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_1881[10]_i_4 
       (.I0(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 [9]),
        .I1(Q[10]),
        .O(\trunc_ln_reg_1881[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_1881[10]_i_5 
       (.I0(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 [8]),
        .I1(Q[9]),
        .O(\trunc_ln_reg_1881[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_1881[10]_i_6 
       (.I0(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 [7]),
        .I1(Q[8]),
        .O(\trunc_ln_reg_1881[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB2BB2222B222)) 
    \trunc_ln_reg_1881[10]_i_7 
       (.I0(P[5]),
        .I1(ap_sig_allocacmp_t_2[7]),
        .I2(\SRL_SIG_reg_n_0_[1][7] ),
        .I3(add_ln61_6_fu_1121_p2_0),
        .I4(add_ln61_6_fu_1121_p2),
        .I5(\SRL_SIG_reg_n_0_[0][7] ),
        .O(\trunc_ln_reg_1881[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB2BB2222B222)) 
    \trunc_ln_reg_1881[10]_i_8 
       (.I0(P[4]),
        .I1(ap_sig_allocacmp_t_2[6]),
        .I2(\SRL_SIG_reg_n_0_[1][6] ),
        .I3(add_ln61_6_fu_1121_p2_0),
        .I4(add_ln61_6_fu_1121_p2),
        .I5(\SRL_SIG_reg_n_0_[0][6] ),
        .O(\trunc_ln_reg_1881[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB2BB2222B222)) 
    \trunc_ln_reg_1881[10]_i_9 
       (.I0(P[3]),
        .I1(ap_sig_allocacmp_t_2[5]),
        .I2(\SRL_SIG_reg_n_0_[1][5] ),
        .I3(add_ln61_6_fu_1121_p2_0),
        .I4(add_ln61_6_fu_1121_p2),
        .I5(\SRL_SIG_reg_n_0_[0][5] ),
        .O(\trunc_ln_reg_1881[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hEFEEEAEE)) 
    \trunc_ln_reg_1881[14]_i_10 
       (.I0(P[6]),
        .I1(\SRL_SIG_reg_n_0_[0][8] ),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(add_ln61_6_fu_1121_p2_0),
        .I4(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\trunc_ln_reg_1881[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0047FFB8FFB80047)) 
    \trunc_ln_reg_1881[14]_i_11 
       (.I0(\SRL_SIG_reg_n_0_[1][11] ),
        .I1(\trunc_ln_reg_1881_reg[18]_i_3_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][11] ),
        .I3(P[9]),
        .I4(A[12]),
        .I5(P[10]),
        .O(\trunc_ln_reg_1881[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0047FFB8FFB80047)) 
    \trunc_ln_reg_1881[14]_i_12 
       (.I0(\SRL_SIG_reg_n_0_[1][10] ),
        .I1(\trunc_ln_reg_1881_reg[18]_i_3_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][10] ),
        .I3(P[8]),
        .I4(A[11]),
        .I5(P[9]),
        .O(\trunc_ln_reg_1881[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0047FFB8FFB80047)) 
    \trunc_ln_reg_1881[14]_i_13 
       (.I0(\SRL_SIG_reg_n_0_[1][9] ),
        .I1(\trunc_ln_reg_1881_reg[18]_i_3_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][9] ),
        .I3(P[7]),
        .I4(A[10]),
        .I5(P[8]),
        .O(\trunc_ln_reg_1881[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0047FFB8FFB80047)) 
    \trunc_ln_reg_1881[14]_i_14 
       (.I0(\SRL_SIG_reg_n_0_[1][8] ),
        .I1(\trunc_ln_reg_1881_reg[18]_i_3_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][8] ),
        .I3(P[6]),
        .I4(A[9]),
        .I5(P[7]),
        .O(\trunc_ln_reg_1881[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_1881[14]_i_3 
       (.I0(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 [14]),
        .I1(Q[15]),
        .O(\trunc_ln_reg_1881[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_1881[14]_i_4 
       (.I0(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 [13]),
        .I1(Q[14]),
        .O(\trunc_ln_reg_1881[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_1881[14]_i_5 
       (.I0(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 [12]),
        .I1(Q[13]),
        .O(\trunc_ln_reg_1881[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_1881[14]_i_6 
       (.I0(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 [11]),
        .I1(Q[12]),
        .O(\trunc_ln_reg_1881[14]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEFEEEAEE)) 
    \trunc_ln_reg_1881[14]_i_7 
       (.I0(P[9]),
        .I1(\SRL_SIG_reg_n_0_[0][11] ),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(add_ln61_6_fu_1121_p2_0),
        .I4(\SRL_SIG_reg_n_0_[1][11] ),
        .O(\trunc_ln_reg_1881[14]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hEFEEEAEE)) 
    \trunc_ln_reg_1881[14]_i_8 
       (.I0(P[8]),
        .I1(\SRL_SIG_reg_n_0_[0][10] ),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(add_ln61_6_fu_1121_p2_0),
        .I4(\SRL_SIG_reg_n_0_[1][10] ),
        .O(\trunc_ln_reg_1881[14]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hEFEEEAEE)) 
    \trunc_ln_reg_1881[14]_i_9 
       (.I0(P[7]),
        .I1(\SRL_SIG_reg_n_0_[0][9] ),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(add_ln61_6_fu_1121_p2_0),
        .I4(\SRL_SIG_reg_n_0_[1][9] ),
        .O(\trunc_ln_reg_1881[14]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hEFEEEAEE)) 
    \trunc_ln_reg_1881[18]_i_10 
       (.I0(P[10]),
        .I1(\SRL_SIG_reg_n_0_[0][12] ),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(add_ln61_6_fu_1121_p2_0),
        .I4(\SRL_SIG_reg_n_0_[1][12] ),
        .O(\trunc_ln_reg_1881[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFB08000004F7)) 
    \trunc_ln_reg_1881[18]_i_11 
       (.I0(\SRL_SIG_reg_n_0_[1][15] ),
        .I1(add_ln61_6_fu_1121_p2_0),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(\SRL_SIG_reg_n_0_[0][15] ),
        .I4(P[13]),
        .I5(A[16]),
        .O(\trunc_ln_reg_1881[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0047FFB8FFB80047)) 
    \trunc_ln_reg_1881[18]_i_12 
       (.I0(\SRL_SIG_reg_n_0_[1][14] ),
        .I1(\trunc_ln_reg_1881_reg[18]_i_3_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][14] ),
        .I3(P[12]),
        .I4(A[15]),
        .I5(P[13]),
        .O(\trunc_ln_reg_1881[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0047FFB8FFB80047)) 
    \trunc_ln_reg_1881[18]_i_13 
       (.I0(\SRL_SIG_reg_n_0_[1][13] ),
        .I1(\trunc_ln_reg_1881_reg[18]_i_3_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][13] ),
        .I3(P[11]),
        .I4(A[14]),
        .I5(P[12]),
        .O(\trunc_ln_reg_1881[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0047FFB8FFB80047)) 
    \trunc_ln_reg_1881[18]_i_14 
       (.I0(\SRL_SIG_reg_n_0_[1][12] ),
        .I1(\trunc_ln_reg_1881_reg[18]_i_3_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][12] ),
        .I3(P[10]),
        .I4(A[13]),
        .I5(P[11]),
        .O(\trunc_ln_reg_1881[18]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_1881[18]_i_7 
       (.I0(O[0]),
        .I1(Q[16]),
        .O(S));
  LUT5 #(
    .INIT(32'hEFEEEAEE)) 
    \trunc_ln_reg_1881[18]_i_8 
       (.I0(P[12]),
        .I1(\SRL_SIG_reg_n_0_[0][14] ),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(add_ln61_6_fu_1121_p2_0),
        .I4(\SRL_SIG_reg_n_0_[1][14] ),
        .O(\trunc_ln_reg_1881[18]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hEFEEEAEE)) 
    \trunc_ln_reg_1881[18]_i_9 
       (.I0(P[11]),
        .I1(\SRL_SIG_reg_n_0_[0][13] ),
        .I2(add_ln61_6_fu_1121_p2),
        .I3(add_ln61_6_fu_1121_p2_0),
        .I4(\SRL_SIG_reg_n_0_[1][13] ),
        .O(\trunc_ln_reg_1881[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_1881[2]_i_2 
       (.I0(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 [2]),
        .I1(Q[3]),
        .O(\trunc_ln_reg_1881[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_1881[2]_i_3 
       (.I0(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 [1]),
        .I1(Q[2]),
        .O(\trunc_ln_reg_1881[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA9A55955565AA6A)) 
    \trunc_ln_reg_1881[2]_i_4 
       (.I0(ap_sig_allocacmp_t_2[0]),
        .I1(\SRL_SIG_reg_n_0_[1][0] ),
        .I2(add_ln61_6_fu_1121_p2_0),
        .I3(add_ln61_6_fu_1121_p2),
        .I4(\SRL_SIG_reg_n_0_[0][0] ),
        .I5(Q[1]),
        .O(\trunc_ln_reg_1881[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBA8AFFFF)) 
    \trunc_ln_reg_1881[6]_i_10 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(add_ln61_6_fu_1121_p2),
        .I2(add_ln61_6_fu_1121_p2_0),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .I4(ap_sig_allocacmp_t_2[0]),
        .O(\trunc_ln_reg_1881[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h202ADFD5DFD5202A)) 
    \trunc_ln_reg_1881[6]_i_14 
       (.I0(ap_sig_allocacmp_t_2[0]),
        .I1(\SRL_SIG_reg_n_0_[1][0] ),
        .I2(\trunc_ln_reg_1881_reg[18]_i_3_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][0] ),
        .I4(ap_sig_allocacmp_t_2[1]),
        .I5(A[1]),
        .O(\trunc_ln_reg_1881[6]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_1881[6]_i_3 
       (.I0(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 [6]),
        .I1(Q[7]),
        .O(\trunc_ln_reg_1881[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_1881[6]_i_4 
       (.I0(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 [5]),
        .I1(Q[6]),
        .O(\trunc_ln_reg_1881[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_1881[6]_i_5 
       (.I0(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 [4]),
        .I1(Q[5]),
        .O(\trunc_ln_reg_1881[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_1881[6]_i_6 
       (.I0(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 [3]),
        .I1(Q[4]),
        .O(\trunc_ln_reg_1881[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB2BB2222B222)) 
    \trunc_ln_reg_1881[6]_i_7 
       (.I0(P[1]),
        .I1(ap_sig_allocacmp_t_2[3]),
        .I2(\SRL_SIG_reg_n_0_[1][3] ),
        .I3(add_ln61_6_fu_1121_p2_0),
        .I4(add_ln61_6_fu_1121_p2),
        .I5(\SRL_SIG_reg_n_0_[0][3] ),
        .O(\trunc_ln_reg_1881[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB2BB2222B222)) 
    \trunc_ln_reg_1881[6]_i_8 
       (.I0(P[0]),
        .I1(ap_sig_allocacmp_t_2[2]),
        .I2(\SRL_SIG_reg_n_0_[1][2] ),
        .I3(add_ln61_6_fu_1121_p2_0),
        .I4(add_ln61_6_fu_1121_p2),
        .I5(\SRL_SIG_reg_n_0_[0][2] ),
        .O(\trunc_ln_reg_1881[6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \trunc_ln_reg_1881[6]_i_9 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(add_ln61_6_fu_1121_p2),
        .I2(add_ln61_6_fu_1121_p2_0),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .I4(ap_sig_allocacmp_t_2[1]),
        .O(\trunc_ln_reg_1881[6]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_1881_reg[10]_i_1 
       (.CI(\trunc_ln_reg_1881_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln_reg_1881_reg[10]_i_1_n_0 ,\trunc_ln_reg_1881_reg[10]_i_1_n_1 ,\trunc_ln_reg_1881_reg[10]_i_1_n_2 ,\trunc_ln_reg_1881_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 [10:7]),
        .O(\int_addr_a0_reg[16] [10:7]),
        .S({\trunc_ln_reg_1881[10]_i_3_n_0 ,\trunc_ln_reg_1881[10]_i_4_n_0 ,\trunc_ln_reg_1881[10]_i_5_n_0 ,\trunc_ln_reg_1881[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_1881_reg[10]_i_2 
       (.CI(\trunc_ln_reg_1881_reg[6]_i_2_n_0 ),
        .CO({\trunc_ln_reg_1881_reg[10]_i_2_n_0 ,\trunc_ln_reg_1881_reg[10]_i_2_n_1 ,\trunc_ln_reg_1881_reg[10]_i_2_n_2 ,\trunc_ln_reg_1881_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln_reg_1881[10]_i_7_n_0 ,\trunc_ln_reg_1881[10]_i_8_n_0 ,\trunc_ln_reg_1881[10]_i_9_n_0 ,\trunc_ln_reg_1881[10]_i_10_n_0 }),
        .O(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 [8:5]),
        .S(\trunc_ln_reg_1881_reg[10] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_1881_reg[14]_i_1 
       (.CI(\trunc_ln_reg_1881_reg[10]_i_1_n_0 ),
        .CO({CO,\trunc_ln_reg_1881_reg[14]_i_1_n_1 ,\trunc_ln_reg_1881_reg[14]_i_1_n_2 ,\trunc_ln_reg_1881_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 [14:11]),
        .O(\int_addr_a0_reg[16] [14:11]),
        .S({\trunc_ln_reg_1881[14]_i_3_n_0 ,\trunc_ln_reg_1881[14]_i_4_n_0 ,\trunc_ln_reg_1881[14]_i_5_n_0 ,\trunc_ln_reg_1881[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_1881_reg[14]_i_2 
       (.CI(\trunc_ln_reg_1881_reg[10]_i_2_n_0 ),
        .CO({\trunc_ln_reg_1881_reg[14]_i_2_n_0 ,\trunc_ln_reg_1881_reg[14]_i_2_n_1 ,\trunc_ln_reg_1881_reg[14]_i_2_n_2 ,\trunc_ln_reg_1881_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln_reg_1881[14]_i_7_n_0 ,\trunc_ln_reg_1881[14]_i_8_n_0 ,\trunc_ln_reg_1881[14]_i_9_n_0 ,\trunc_ln_reg_1881[14]_i_10_n_0 }),
        .O(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 [12:9]),
        .S({\trunc_ln_reg_1881[14]_i_11_n_0 ,\trunc_ln_reg_1881[14]_i_12_n_0 ,\trunc_ln_reg_1881[14]_i_13_n_0 ,\trunc_ln_reg_1881[14]_i_14_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_1881_reg[18]_i_3 
       (.CI(\trunc_ln_reg_1881_reg[14]_i_2_n_0 ),
        .CO({\NLW_trunc_ln_reg_1881_reg[18]_i_3_CO_UNCONNECTED [3],\trunc_ln_reg_1881_reg[18]_i_3_n_1 ,\trunc_ln_reg_1881_reg[18]_i_3_n_2 ,\trunc_ln_reg_1881_reg[18]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\trunc_ln_reg_1881[18]_i_8_n_0 ,\trunc_ln_reg_1881[18]_i_9_n_0 ,\trunc_ln_reg_1881[18]_i_10_n_0 }),
        .O({O,\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 [14:13]}),
        .S({\trunc_ln_reg_1881[18]_i_11_n_0 ,\trunc_ln_reg_1881[18]_i_12_n_0 ,\trunc_ln_reg_1881[18]_i_13_n_0 ,\trunc_ln_reg_1881[18]_i_14_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_1881_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln_reg_1881_reg[2]_i_1_n_0 ,\trunc_ln_reg_1881_reg[2]_i_1_n_1 ,\trunc_ln_reg_1881_reg[2]_i_1_n_2 ,\trunc_ln_reg_1881_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 [2:1],Q[1],1'b0}),
        .O({\int_addr_a0_reg[16] [2:0],\NLW_trunc_ln_reg_1881_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln_reg_1881[2]_i_2_n_0 ,\trunc_ln_reg_1881[2]_i_3_n_0 ,\trunc_ln_reg_1881[2]_i_4_n_0 ,Q[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_1881_reg[6]_i_1 
       (.CI(\trunc_ln_reg_1881_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln_reg_1881_reg[6]_i_1_n_0 ,\trunc_ln_reg_1881_reg[6]_i_1_n_1 ,\trunc_ln_reg_1881_reg[6]_i_1_n_2 ,\trunc_ln_reg_1881_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 [6:3]),
        .O(\int_addr_a0_reg[16] [6:3]),
        .S({\trunc_ln_reg_1881[6]_i_3_n_0 ,\trunc_ln_reg_1881[6]_i_4_n_0 ,\trunc_ln_reg_1881[6]_i_5_n_0 ,\trunc_ln_reg_1881[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_1881_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln_reg_1881_reg[6]_i_2_n_0 ,\trunc_ln_reg_1881_reg[6]_i_2_n_1 ,\trunc_ln_reg_1881_reg[6]_i_2_n_2 ,\trunc_ln_reg_1881_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln_reg_1881[6]_i_7_n_0 ,\trunc_ln_reg_1881[6]_i_8_n_0 ,\trunc_ln_reg_1881[6]_i_9_n_0 ,\trunc_ln_reg_1881[6]_i_10_n_0 }),
        .O(\Loop_VITIS_LOOP_139_1_proc_U0/grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282/sub_ln40_fu_627_p2 [4:1]),
        .S({\trunc_ln_reg_1881_reg[6] ,\trunc_ln_reg_1881[6]_i_14_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w6_d2_S
   (call_a_cast_loc_channel_empty_n,
    call_a_cast_loc_channel_full_n,
    ap_sync_channel_write_call_a_cast_loc_channel,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][3]_0 ,
    DI,
    S,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[1][5] ,
    \SRL_SIG_reg[0][5]_1 ,
    \SRL_SIG_reg[1][5]_0 ,
    \SRL_SIG_reg[0][5]_2 ,
    \SRL_SIG_reg[1][4] ,
    \SRL_SIG_reg[1][4]_0 ,
    tmp_product__0_carry__1,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_sync_reg_channel_write_call_a_cast_loc_channel,
    ap_done_reg,
    ap_start,
    ap_sync_reg_Block_entry87_proc_U0_ap_ready,
    tmp_product__26_carry,
    tmp_product__26_carry_0,
    tmp_product__26_carry_1,
    \bound_reg_719_reg[2] ,
    \bound_reg_719_reg[2]_0 ,
    \bound_reg_719_reg[2]_1 ,
    \bound_reg_719_reg[10] ,
    \bound_reg_719_reg[10]_0 ,
    \bound_reg_719_reg[10]_1 ,
    Loop_VITIS_LOOP_139_1_proc_U0_ap_ready,
    D);
  output call_a_cast_loc_channel_empty_n;
  output call_a_cast_loc_channel_full_n;
  output ap_sync_channel_write_call_a_cast_loc_channel;
  output [2:0]\SRL_SIG_reg[0][3] ;
  output [3:0]\SRL_SIG_reg[0][2] ;
  output [2:0]\SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][3]_0 ;
  output [2:0]DI;
  output [3:0]S;
  output [2:0]\SRL_SIG_reg[0][5]_0 ;
  output [0:0]\SRL_SIG_reg[1][5] ;
  output [0:0]\SRL_SIG_reg[0][5]_1 ;
  output [0:0]\SRL_SIG_reg[1][5]_0 ;
  output \SRL_SIG_reg[0][5]_2 ;
  output [3:0]\SRL_SIG_reg[1][4] ;
  output [3:0]\SRL_SIG_reg[1][4]_0 ;
  output [0:0]tmp_product__0_carry__1;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [0:0]\mOutPtr_reg[1]_1 ;
  input ap_sync_reg_channel_write_call_a_cast_loc_channel;
  input ap_done_reg;
  input ap_start;
  input ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  input tmp_product__26_carry;
  input tmp_product__26_carry_0;
  input tmp_product__26_carry_1;
  input \bound_reg_719_reg[2] ;
  input \bound_reg_719_reg[2]_0 ;
  input \bound_reg_719_reg[2]_1 ;
  input [0:0]\bound_reg_719_reg[10] ;
  input [1:0]\bound_reg_719_reg[10]_0 ;
  input [0:0]\bound_reg_719_reg[10]_1 ;
  input Loop_VITIS_LOOP_139_1_proc_U0_ap_ready;
  input [5:0]D;

  wire [5:0]D;
  wire [2:0]DI;
  wire Loop_VITIS_LOOP_139_1_proc_U0_ap_ready;
  wire [3:0]S;
  wire [3:0]\SRL_SIG_reg[0][2] ;
  wire [2:0]\SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4] ;
  wire [2:0]\SRL_SIG_reg[0][5] ;
  wire [2:0]\SRL_SIG_reg[0][5]_0 ;
  wire [0:0]\SRL_SIG_reg[0][5]_1 ;
  wire \SRL_SIG_reg[0][5]_2 ;
  wire [3:0]\SRL_SIG_reg[1][4] ;
  wire [3:0]\SRL_SIG_reg[1][4]_0 ;
  wire [0:0]\SRL_SIG_reg[1][5] ;
  wire [0:0]\SRL_SIG_reg[1][5]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_call_a_cast_loc_channel;
  wire ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_call_a_cast_loc_channel;
  wire [0:0]\bound_reg_719_reg[10] ;
  wire [1:0]\bound_reg_719_reg[10]_0 ;
  wire [0:0]\bound_reg_719_reg[10]_1 ;
  wire \bound_reg_719_reg[2] ;
  wire \bound_reg_719_reg[2]_0 ;
  wire \bound_reg_719_reg[2]_1 ;
  wire call_a_cast_loc_channel_empty_n;
  wire call_a_cast_loc_channel_full_n;
  wire empty_n_i_1_n_0;
  wire full_n_i_1__16_n_0;
  wire full_n_i_2__24_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire [0:0]\mOutPtr_reg[1]_1 ;
  wire push;
  wire [0:0]tmp_product__0_carry__1;
  wire tmp_product__0_carry_i_13_n_0;
  wire tmp_product__26_carry;
  wire tmp_product__26_carry_0;
  wire tmp_product__26_carry_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w6_d2_S_ShiftReg_5 U_shell_top_fifo_w6_d2_S_ShiftReg
       (.D(D),
        .DI(DI),
        .S(S),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][3]_1 (\SRL_SIG_reg[0][3]_0 ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][5]_1 (\SRL_SIG_reg[0][5]_0 ),
        .\SRL_SIG_reg[0][5]_2 (\SRL_SIG_reg[0][5]_1 ),
        .\SRL_SIG_reg[0][5]_3 (\SRL_SIG_reg[0][5]_2 ),
        .\SRL_SIG_reg[0][5]_4 (call_a_cast_loc_channel_full_n),
        .\SRL_SIG_reg[1][4]_0 (\SRL_SIG_reg[1][4] ),
        .\SRL_SIG_reg[1][4]_1 (\SRL_SIG_reg[1][4]_0 ),
        .\SRL_SIG_reg[1][5]_0 (\SRL_SIG_reg[1][5] ),
        .\SRL_SIG_reg[1][5]_1 (\SRL_SIG_reg[1][5]_0 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry87_proc_U0_ap_ready(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_call_a_cast_loc_channel(ap_sync_reg_channel_write_call_a_cast_loc_channel),
        .\bound_reg_719_reg[10] (\bound_reg_719_reg[10] ),
        .\bound_reg_719_reg[10]_0 (\bound_reg_719_reg[10]_0 ),
        .\bound_reg_719_reg[10]_1 (\bound_reg_719_reg[10]_1 ),
        .\bound_reg_719_reg[2] (\bound_reg_719_reg[2] ),
        .\bound_reg_719_reg[2]_0 (\bound_reg_719_reg[2]_0 ),
        .\bound_reg_719_reg[2]_1 (\bound_reg_719_reg[2]_1 ),
        .\bound_reg_719_reg[2]_2 (tmp_product__0_carry_i_13_n_0),
        .mOutPtr({mOutPtr[2],mOutPtr[0]}),
        .push(push),
        .tmp_product__0_carry__1(tmp_product__0_carry__1),
        .tmp_product__26_carry(tmp_product__26_carry),
        .tmp_product__26_carry_0(tmp_product__26_carry_0),
        .tmp_product__26_carry_1(tmp_product__26_carry_1));
  LUT5 #(
    .INIT(32'hEAEAEEEA)) 
    ap_sync_reg_channel_write_call_a_cast_loc_channel_i_1
       (.I0(ap_sync_reg_channel_write_call_a_cast_loc_channel),
        .I1(call_a_cast_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .O(ap_sync_channel_write_call_a_cast_loc_channel));
  LUT6 #(
    .INIT(64'hFFFEFFFFFF00FF00)) 
    empty_n_i_1
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(push),
        .I4(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .I5(call_a_cast_loc_channel_empty_n),
        .O(empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(call_a_cast_loc_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFF3AAAAAAA2)) 
    full_n_i_1__16
       (.I0(full_n_i_2__24_n_0),
        .I1(mOutPtr16_out),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[2]),
        .I5(call_a_cast_loc_channel_full_n),
        .O(full_n_i_1__16_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_2__24
       (.I0(call_a_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(push),
        .O(full_n_i_2__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    full_n_i_3__12
       (.I0(call_a_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(push),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__16_n_0),
        .Q(call_a_cast_loc_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(call_a_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(push),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(call_a_cast_loc_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .I4(call_a_cast_loc_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    tmp_product__0_carry_i_13
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(tmp_product__0_carry_i_13_n_0));
endmodule

(* ORIG_REF_NAME = "shell_top_fifo_w6_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w6_d2_S_1
   (call_b_cast_loc_channel_empty_n,
    \ap_CS_fsm_reg[0] ,
    Loop_VITIS_LOOP_139_1_proc_U0_ap_start,
    ap_sync_channel_write_call_b_cast_loc_channel,
    ap_sync_reg_channel_write_call_b_cast_loc_channel_reg,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][2] ,
    \j_fu_186_reg[5] ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    add24_cast31_loc_channel_empty_n,
    sub25_cast_loc_channel_empty_n,
    m_cast_loc_channel_empty_n,
    sub_loc_channel_empty_n,
    add24_loc_channel_empty_n,
    \mOutPtr_reg[1]_1 ,
    ap_sync_reg_channel_write_call_b_cast_loc_channel,
    ap_done_reg,
    ap_start,
    ap_sync_reg_Block_entry87_proc_U0_ap_ready,
    ap_sync_reg_channel_write_call_a_cast_loc_channel,
    call_a_cast_loc_channel_full_n,
    Block_entry87_proc_U0_ap_ready,
    tmp_product__26_carry__0,
    tmp_product__26_carry__0_0,
    tmp_product__26_carry__0_1,
    \select_ln139_reg_727[5]_i_2 ,
    Loop_VITIS_LOOP_139_1_proc_U0_ap_ready,
    D);
  output call_b_cast_loc_channel_empty_n;
  output [0:0]\ap_CS_fsm_reg[0] ;
  output Loop_VITIS_LOOP_139_1_proc_U0_ap_start;
  output ap_sync_channel_write_call_b_cast_loc_channel;
  output ap_sync_reg_channel_write_call_b_cast_loc_channel_reg;
  output [0:0]\SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][5] ;
  output [0:0]\SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][2] ;
  output \j_fu_186_reg[5] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]\mOutPtr_reg[1]_0 ;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input add24_cast31_loc_channel_empty_n;
  input sub25_cast_loc_channel_empty_n;
  input m_cast_loc_channel_empty_n;
  input sub_loc_channel_empty_n;
  input add24_loc_channel_empty_n;
  input [0:0]\mOutPtr_reg[1]_1 ;
  input ap_sync_reg_channel_write_call_b_cast_loc_channel;
  input ap_done_reg;
  input ap_start;
  input ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  input ap_sync_reg_channel_write_call_a_cast_loc_channel;
  input call_a_cast_loc_channel_full_n;
  input Block_entry87_proc_U0_ap_ready;
  input tmp_product__26_carry__0;
  input tmp_product__26_carry__0_0;
  input tmp_product__26_carry__0_1;
  input [0:0]\select_ln139_reg_727[5]_i_2 ;
  input Loop_VITIS_LOOP_139_1_proc_U0_ap_ready;
  input [5:0]D;

  wire Block_entry87_proc_U0_ap_ready;
  wire [5:0]D;
  wire Loop_VITIS_LOOP_139_1_proc_U0_ap_ready;
  wire Loop_VITIS_LOOP_139_1_proc_U0_ap_start;
  wire \SRL_SIG_reg[0][0] ;
  wire [0:0]\SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire [0:0]\SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5] ;
  wire add24_cast31_loc_channel_empty_n;
  wire add24_loc_channel_empty_n;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_call_b_cast_loc_channel;
  wire ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_call_a_cast_loc_channel;
  wire ap_sync_reg_channel_write_call_b_cast_loc_channel;
  wire ap_sync_reg_channel_write_call_b_cast_loc_channel_reg;
  wire call_a_cast_loc_channel_full_n;
  wire call_b_cast_loc_channel_empty_n;
  wire call_b_cast_loc_channel_full_n;
  wire empty_n_i_1__2_n_0;
  wire full_n_i_1__19_n_0;
  wire full_n_i_2__21_n_0;
  wire int_ap_idle_i_5_n_0;
  wire \j_fu_186_reg[5] ;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [1:0]\mOutPtr_reg[1]_0 ;
  wire [0:0]\mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire m_cast_loc_channel_empty_n;
  wire push;
  wire [0:0]\select_ln139_reg_727[5]_i_2 ;
  wire sub25_cast_loc_channel_empty_n;
  wire sub_loc_channel_empty_n;
  wire tmp_product__26_carry__0;
  wire tmp_product__26_carry__0_0;
  wire tmp_product__26_carry__0_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w6_d2_S_ShiftReg U_shell_top_fifo_w6_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][1]_1 (\SRL_SIG_reg[0][1]_0 ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][4]_1 (\SRL_SIG_reg[0][4]_0 ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry87_proc_U0_ap_ready(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_call_b_cast_loc_channel(ap_sync_reg_channel_write_call_b_cast_loc_channel),
        .call_b_cast_loc_channel_full_n(call_b_cast_loc_channel_full_n),
        .\j_fu_186_reg[5] (\j_fu_186_reg[5] ),
        .push(push),
        .\select_ln139_reg_727[5]_i_2 (\select_ln139_reg_727[5]_i_2 ),
        .\select_ln139_reg_727[5]_i_4 (\mOutPtr_reg_n_0_[2] ),
        .\select_ln139_reg_727[5]_i_4_0 (\mOutPtr_reg_n_0_[0] ),
        .tmp_product__26_carry__0(tmp_product__26_carry__0),
        .tmp_product__26_carry__0_0(tmp_product__26_carry__0_0),
        .tmp_product__26_carry__0_1(tmp_product__26_carry__0_1));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(Loop_VITIS_LOOP_139_1_proc_U0_ap_start),
        .I1(\mOutPtr_reg[1]_0 [0]),
        .O(\ap_CS_fsm_reg[0] ));
  LUT5 #(
    .INIT(32'hEAEAEEEA)) 
    ap_sync_reg_channel_write_call_b_cast_loc_channel_i_1
       (.I0(ap_sync_reg_channel_write_call_b_cast_loc_channel),
        .I1(call_b_cast_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .O(ap_sync_channel_write_call_b_cast_loc_channel));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_sync_reg_channel_write_sub25_cast_loc_channel_i_5
       (.I0(ap_sync_reg_channel_write_call_b_cast_loc_channel),
        .I1(call_b_cast_loc_channel_full_n),
        .I2(ap_sync_reg_channel_write_call_a_cast_loc_channel),
        .I3(call_a_cast_loc_channel_full_n),
        .I4(ap_done_reg),
        .I5(Block_entry87_proc_U0_ap_ready),
        .O(ap_sync_reg_channel_write_call_b_cast_loc_channel_reg));
  LUT6 #(
    .INIT(64'hFFFEFFFFFF00FF00)) 
    empty_n_i_1__2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(push),
        .I4(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .I5(call_b_cast_loc_channel_empty_n),
        .O(empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_0),
        .Q(call_b_cast_loc_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFF3AAAAAAA2)) 
    full_n_i_1__19
       (.I0(full_n_i_2__21_n_0),
        .I1(mOutPtr16_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(call_b_cast_loc_channel_full_n),
        .O(full_n_i_1__19_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_2__21
       (.I0(call_b_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(\mOutPtr_reg[1]_0 [1]),
        .I3(push),
        .O(full_n_i_2__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    full_n_i_3__9
       (.I0(call_b_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(\mOutPtr_reg[1]_0 [1]),
        .I3(push),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__19_n_0),
        .Q(call_b_cast_loc_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h08000000)) 
    int_ap_idle_i_3
       (.I0(int_ap_idle_i_5_n_0),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(add24_cast31_loc_channel_empty_n),
        .I4(sub25_cast_loc_channel_empty_n),
        .O(Loop_VITIS_LOOP_139_1_proc_U0_ap_start));
  LUT4 #(
    .INIT(16'h8000)) 
    int_ap_idle_i_5
       (.I0(call_b_cast_loc_channel_empty_n),
        .I1(m_cast_loc_channel_empty_n),
        .I2(sub_loc_channel_empty_n),
        .I3(add24_loc_channel_empty_n),
        .O(int_ap_idle_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(call_b_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(\mOutPtr_reg[1]_0 [1]),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(\mOutPtr_reg[1]_0 [1]),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(call_b_cast_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push),
        .I3(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .I4(call_b_cast_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w6_d2_S_ShiftReg
   (push,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][4]_1 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][1]_1 ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \j_fu_186_reg[5] ,
    ap_sync_reg_channel_write_call_b_cast_loc_channel,
    call_b_cast_loc_channel_full_n,
    ap_done_reg,
    ap_start,
    ap_sync_reg_Block_entry87_proc_U0_ap_ready,
    tmp_product__26_carry__0,
    tmp_product__26_carry__0_0,
    tmp_product__26_carry__0_1,
    \select_ln139_reg_727[5]_i_4 ,
    \select_ln139_reg_727[5]_i_4_0 ,
    \select_ln139_reg_727[5]_i_2 ,
    D,
    ap_clk);
  output push;
  output [0:0]\SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][4]_1 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output [0:0]\SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][1]_1 ;
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \j_fu_186_reg[5] ;
  input ap_sync_reg_channel_write_call_b_cast_loc_channel;
  input call_b_cast_loc_channel_full_n;
  input ap_done_reg;
  input ap_start;
  input ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  input tmp_product__26_carry__0;
  input tmp_product__26_carry__0_0;
  input tmp_product__26_carry__0_1;
  input \select_ln139_reg_727[5]_i_4 ;
  input \select_ln139_reg_727[5]_i_4_0 ;
  input [0:0]\select_ln139_reg_727[5]_i_2 ;
  input [5:0]D;
  input ap_clk;

  wire [5:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [0:0]\SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][1]_1 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire [0:0]\SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][4]_1 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_call_b_cast_loc_channel;
  wire call_b_cast_loc_channel_full_n;
  wire \j_fu_186_reg[5] ;
  wire push;
  wire [0:0]\select_ln139_reg_727[5]_i_2 ;
  wire \select_ln139_reg_727[5]_i_4 ;
  wire \select_ln139_reg_727[5]_i_4_0 ;
  wire tmp_product__26_carry__0;
  wire tmp_product__26_carry__0_0;
  wire tmp_product__26_carry__0_1;

  LUT5 #(
    .INIT(32'h40404440)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(ap_sync_reg_channel_write_call_b_cast_loc_channel),
        .I1(call_b_cast_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \select_ln139_reg_727[5]_i_3 
       (.I0(\select_ln139_reg_727[5]_i_2 ),
        .I1(\SRL_SIG_reg_n_0_[1][5] ),
        .I2(\select_ln139_reg_727[5]_i_4_0 ),
        .I3(\select_ln139_reg_727[5]_i_4 ),
        .I4(\SRL_SIG_reg_n_0_[0][5] ),
        .O(\j_fu_186_reg[5] ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_2
       (.I0(\SRL_SIG_reg[0][1]_1 ),
        .I1(tmp_product__26_carry__0),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(tmp_product__26_carry__0_0),
        .I4(tmp_product__26_carry__0_1),
        .I5(\SRL_SIG_reg[0][2]_0 ),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_carry_i_12
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\select_ln139_reg_727[5]_i_4 ),
        .I2(\select_ln139_reg_727[5]_i_4_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][1]_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_carry_i_14
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\select_ln139_reg_727[5]_i_4 ),
        .I2(\select_ln139_reg_727[5]_i_4_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_carry_i_8
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\select_ln139_reg_727[5]_i_4 ),
        .I2(\select_ln139_reg_727[5]_i_4_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__26_carry__0_i_2
       (.I0(\SRL_SIG_reg[0][4]_1 ),
        .I1(tmp_product__26_carry__0),
        .I2(\SRL_SIG_reg[0][3]_0 ),
        .I3(tmp_product__26_carry__0_0),
        .I4(tmp_product__26_carry__0_1),
        .I5(\SRL_SIG_reg[0][5]_0 ),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__26_carry_i_10
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\select_ln139_reg_727[5]_i_4 ),
        .I2(\select_ln139_reg_727[5]_i_4_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__26_carry_i_11
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\select_ln139_reg_727[5]_i_4 ),
        .I2(\select_ln139_reg_727[5]_i_4_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__26_carry_i_8
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\select_ln139_reg_727[5]_i_4 ),
        .I2(\select_ln139_reg_727[5]_i_4_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][3]_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_fifo_w6_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w6_d2_S_ShiftReg_5
   (push,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][3]_1 ,
    DI,
    S,
    \SRL_SIG_reg[0][5]_1 ,
    \SRL_SIG_reg[1][5]_0 ,
    \SRL_SIG_reg[0][5]_2 ,
    \SRL_SIG_reg[1][5]_1 ,
    \SRL_SIG_reg[0][5]_3 ,
    \SRL_SIG_reg[1][4]_0 ,
    \SRL_SIG_reg[1][4]_1 ,
    tmp_product__0_carry__1,
    ap_sync_reg_channel_write_call_a_cast_loc_channel,
    \SRL_SIG_reg[0][5]_4 ,
    ap_done_reg,
    ap_start,
    ap_sync_reg_Block_entry87_proc_U0_ap_ready,
    mOutPtr,
    tmp_product__26_carry,
    tmp_product__26_carry_0,
    tmp_product__26_carry_1,
    \bound_reg_719_reg[2] ,
    \bound_reg_719_reg[2]_0 ,
    \bound_reg_719_reg[2]_1 ,
    \bound_reg_719_reg[2]_2 ,
    \bound_reg_719_reg[10] ,
    \bound_reg_719_reg[10]_0 ,
    \bound_reg_719_reg[10]_1 ,
    D,
    ap_clk);
  output push;
  output [2:0]\SRL_SIG_reg[0][3]_0 ;
  output [3:0]\SRL_SIG_reg[0][2]_0 ;
  output [2:0]\SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][3]_1 ;
  output [2:0]DI;
  output [3:0]S;
  output [2:0]\SRL_SIG_reg[0][5]_1 ;
  output [0:0]\SRL_SIG_reg[1][5]_0 ;
  output [0:0]\SRL_SIG_reg[0][5]_2 ;
  output [0:0]\SRL_SIG_reg[1][5]_1 ;
  output \SRL_SIG_reg[0][5]_3 ;
  output [3:0]\SRL_SIG_reg[1][4]_0 ;
  output [3:0]\SRL_SIG_reg[1][4]_1 ;
  output [0:0]tmp_product__0_carry__1;
  input ap_sync_reg_channel_write_call_a_cast_loc_channel;
  input \SRL_SIG_reg[0][5]_4 ;
  input ap_done_reg;
  input ap_start;
  input ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  input [1:0]mOutPtr;
  input tmp_product__26_carry;
  input tmp_product__26_carry_0;
  input tmp_product__26_carry_1;
  input \bound_reg_719_reg[2] ;
  input \bound_reg_719_reg[2]_0 ;
  input \bound_reg_719_reg[2]_1 ;
  input \bound_reg_719_reg[2]_2 ;
  input [0:0]\bound_reg_719_reg[10] ;
  input [1:0]\bound_reg_719_reg[10]_0 ;
  input [0:0]\bound_reg_719_reg[10]_1 ;
  input [5:0]D;
  input ap_clk;

  wire [5:0]D;
  wire [2:0]DI;
  wire [3:0]S;
  wire [5:0]\SRL_SIG_reg[0] ;
  wire [3:0]\SRL_SIG_reg[0][2]_0 ;
  wire [2:0]\SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][3]_1 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire [2:0]\SRL_SIG_reg[0][5]_0 ;
  wire [2:0]\SRL_SIG_reg[0][5]_1 ;
  wire [0:0]\SRL_SIG_reg[0][5]_2 ;
  wire \SRL_SIG_reg[0][5]_3 ;
  wire \SRL_SIG_reg[0][5]_4 ;
  wire [5:0]\SRL_SIG_reg[1] ;
  wire [3:0]\SRL_SIG_reg[1][4]_0 ;
  wire [3:0]\SRL_SIG_reg[1][4]_1 ;
  wire [0:0]\SRL_SIG_reg[1][5]_0 ;
  wire [0:0]\SRL_SIG_reg[1][5]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_call_a_cast_loc_channel;
  wire [0:0]\bound_reg_719_reg[10] ;
  wire [1:0]\bound_reg_719_reg[10]_0 ;
  wire [0:0]\bound_reg_719_reg[10]_1 ;
  wire \bound_reg_719_reg[2] ;
  wire \bound_reg_719_reg[2]_0 ;
  wire \bound_reg_719_reg[2]_1 ;
  wire \bound_reg_719_reg[2]_2 ;
  wire [1:0]mOutPtr;
  wire push;
  wire tmp_product__0_carry__0_i_12_n_0;
  wire tmp_product__0_carry__0_i_13_n_0;
  wire tmp_product__0_carry__0_i_9_n_0;
  wire [0:0]tmp_product__0_carry__1;
  wire tmp_product__0_carry_i_10_n_0;
  wire tmp_product__0_carry_i_11_n_0;
  wire tmp_product__0_carry_i_15_n_0;
  wire tmp_product__0_carry_i_16_n_0;
  wire tmp_product__26_carry;
  wire tmp_product__26_carry_0;
  wire tmp_product__26_carry_1;
  wire tmp_product__26_carry__0_i_10_n_0;
  wire tmp_product__26_carry__0_i_11_n_0;
  wire tmp_product__26_carry__0_i_9_n_0;
  wire tmp_product__26_carry_i_9_n_0;

  LUT5 #(
    .INIT(32'h40404440)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(ap_sync_reg_channel_write_call_a_cast_loc_channel),
        .I1(\SRL_SIG_reg[0][5]_4 ),
        .I2(ap_done_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0] [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [0]),
        .Q(\SRL_SIG_reg[1] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [1]),
        .Q(\SRL_SIG_reg[1] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [2]),
        .Q(\SRL_SIG_reg[1] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [3]),
        .Q(\SRL_SIG_reg[1] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [4]),
        .Q(\SRL_SIG_reg[1] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [5]),
        .Q(\SRL_SIG_reg[1] [5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8A888088FFFFFFFF)) 
    tmp_product__0_carry__0_i_1
       (.I0(\bound_reg_719_reg[2]_1 ),
        .I1(\SRL_SIG_reg[0] [5]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1] [5]),
        .I5(tmp_product__0_carry__0_i_9_n_0),
        .O(\SRL_SIG_reg[0][5]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_carry__0_i_10
       (.I0(\SRL_SIG_reg[0] [4]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [4]),
        .O(\SRL_SIG_reg[0][4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_carry__0_i_11
       (.I0(\SRL_SIG_reg[0] [5]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [5]),
        .O(\SRL_SIG_reg[0][5]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    tmp_product__0_carry__0_i_12
       (.I0(\SRL_SIG_reg[1] [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [3]),
        .I4(\bound_reg_719_reg[2]_1 ),
        .O(tmp_product__0_carry__0_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h5575FF7F)) 
    tmp_product__0_carry__0_i_13
       (.I0(\bound_reg_719_reg[2] ),
        .I1(\SRL_SIG_reg[1] [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0] [5]),
        .O(tmp_product__0_carry__0_i_13_n_0));
  LUT5 #(
    .INIT(32'hD4504400)) 
    tmp_product__0_carry__0_i_3
       (.I0(tmp_product__0_carry__0_i_12_n_0),
        .I1(\SRL_SIG_reg[0][4]_0 ),
        .I2(\bound_reg_719_reg[2]_0 ),
        .I3(\bound_reg_719_reg[2] ),
        .I4(tmp_product__0_carry_i_11_n_0),
        .O(\SRL_SIG_reg[0][5]_1 [1]));
  LUT5 #(
    .INIT(32'h8F080808)) 
    tmp_product__0_carry__0_i_4
       (.I0(tmp_product__0_carry_i_11_n_0),
        .I1(\bound_reg_719_reg[2]_1 ),
        .I2(tmp_product__0_carry_i_10_n_0),
        .I3(\SRL_SIG_reg[0][3]_1 ),
        .I4(\bound_reg_719_reg[2] ),
        .O(\SRL_SIG_reg[0][5]_1 [0]));
  LUT6 #(
    .INIT(64'hFFE200FF1D1DFFFF)) 
    tmp_product__0_carry__0_i_5
       (.I0(\SRL_SIG_reg[1] [4]),
        .I1(\bound_reg_719_reg[2]_2 ),
        .I2(\SRL_SIG_reg[0] [4]),
        .I3(\bound_reg_719_reg[2]_1 ),
        .I4(\bound_reg_719_reg[2]_0 ),
        .I5(\SRL_SIG_reg[0][5]_3 ),
        .O(\SRL_SIG_reg[1][4]_0 [3]));
  LUT6 #(
    .INIT(64'h18C0AFFF87FF0FFF)) 
    tmp_product__0_carry__0_i_6
       (.I0(\SRL_SIG_reg[0][3]_1 ),
        .I1(\bound_reg_719_reg[2] ),
        .I2(\SRL_SIG_reg[0][4]_0 ),
        .I3(\bound_reg_719_reg[2]_0 ),
        .I4(\SRL_SIG_reg[0][5]_3 ),
        .I5(\bound_reg_719_reg[2]_1 ),
        .O(\SRL_SIG_reg[1][4]_0 [2]));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    tmp_product__0_carry__0_i_7
       (.I0(\SRL_SIG_reg[0][5]_1 [1]),
        .I1(\bound_reg_719_reg[2]_0 ),
        .I2(\SRL_SIG_reg[0][3]_1 ),
        .I3(\bound_reg_719_reg[2]_1 ),
        .I4(\SRL_SIG_reg[0][4]_0 ),
        .I5(tmp_product__0_carry__0_i_13_n_0),
        .O(\SRL_SIG_reg[1][4]_0 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__0_carry__0_i_8
       (.I0(\SRL_SIG_reg[0][5]_1 [0]),
        .I1(\bound_reg_719_reg[2]_0 ),
        .I2(tmp_product__0_carry_i_11_n_0),
        .I3(tmp_product__0_carry__0_i_12_n_0),
        .I4(\SRL_SIG_reg[0][4]_0 ),
        .I5(\bound_reg_719_reg[2] ),
        .O(\SRL_SIG_reg[1][4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    tmp_product__0_carry__0_i_9
       (.I0(\SRL_SIG_reg[1] [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [4]),
        .I4(\bound_reg_719_reg[2]_0 ),
        .O(tmp_product__0_carry__0_i_9_n_0));
  LUT5 #(
    .INIT(32'h8A888088)) 
    tmp_product__0_carry__1_i_1
       (.I0(\bound_reg_719_reg[2]_0 ),
        .I1(\SRL_SIG_reg[0] [5]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1] [5]),
        .O(\SRL_SIG_reg[0][5]_2 ));
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    tmp_product__0_carry__1_i_2
       (.I0(\SRL_SIG_reg[1] [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [5]),
        .I4(\bound_reg_719_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][5]_1 ));
  LUT5 #(
    .INIT(32'h78878787)) 
    tmp_product__0_carry_i_1
       (.I0(\bound_reg_719_reg[2] ),
        .I1(\SRL_SIG_reg[0][3]_1 ),
        .I2(tmp_product__0_carry_i_10_n_0),
        .I3(tmp_product__0_carry_i_11_n_0),
        .I4(\bound_reg_719_reg[2]_1 ),
        .O(DI[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h5575FF7F)) 
    tmp_product__0_carry_i_10
       (.I0(\bound_reg_719_reg[2]_0 ),
        .I1(\SRL_SIG_reg[1] [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0] [1]),
        .O(tmp_product__0_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_carry_i_11
       (.I0(\SRL_SIG_reg[0] [2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [2]),
        .O(tmp_product__0_carry_i_11_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_carry_i_15
       (.I0(\SRL_SIG_reg[0] [0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [0]),
        .O(tmp_product__0_carry_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_carry_i_16
       (.I0(\SRL_SIG_reg[0] [1]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [1]),
        .O(tmp_product__0_carry_i_16_n_0));
  LUT6 #(
    .INIT(64'h757F8A808A808A80)) 
    tmp_product__0_carry_i_2
       (.I0(\bound_reg_719_reg[2]_1 ),
        .I1(\SRL_SIG_reg[0] [1]),
        .I2(\bound_reg_719_reg[2]_2 ),
        .I3(\SRL_SIG_reg[1] [1]),
        .I4(\bound_reg_719_reg[2]_0 ),
        .I5(tmp_product__0_carry_i_15_n_0),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFB080000)) 
    tmp_product__0_carry_i_3
       (.I0(\SRL_SIG_reg[1] [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [1]),
        .I4(\bound_reg_719_reg[2] ),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    tmp_product__0_carry_i_4
       (.I0(tmp_product__0_carry_i_11_n_0),
        .I1(\SRL_SIG_reg[0][3]_1 ),
        .I2(\bound_reg_719_reg[2] ),
        .I3(tmp_product__0_carry_i_10_n_0),
        .I4(tmp_product__0_carry_i_15_n_0),
        .I5(\bound_reg_719_reg[2]_1 ),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5
       (.I0(tmp_product__0_carry_i_15_n_0),
        .I1(\bound_reg_719_reg[2]_0 ),
        .I2(tmp_product__0_carry_i_16_n_0),
        .I3(\bound_reg_719_reg[2]_1 ),
        .I4(\bound_reg_719_reg[2] ),
        .I5(tmp_product__0_carry_i_11_n_0),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h757F8A808A808A80)) 
    tmp_product__0_carry_i_6
       (.I0(\bound_reg_719_reg[2] ),
        .I1(\SRL_SIG_reg[0] [1]),
        .I2(\bound_reg_719_reg[2]_2 ),
        .I3(\SRL_SIG_reg[1] [1]),
        .I4(\bound_reg_719_reg[2]_1 ),
        .I5(tmp_product__0_carry_i_15_n_0),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hFB080000)) 
    tmp_product__0_carry_i_7
       (.I0(\SRL_SIG_reg[1] [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [0]),
        .I4(\bound_reg_719_reg[2] ),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_carry_i_9
       (.I0(\SRL_SIG_reg[0] [3]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [3]),
        .O(\SRL_SIG_reg[0][3]_1 ));
  LUT6 #(
    .INIT(64'hBA8A0000FFFFFFFF)) 
    tmp_product__26_carry__0_i_1
       (.I0(\SRL_SIG_reg[0] [5]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [5]),
        .I4(tmp_product__26_carry_1),
        .I5(tmp_product__26_carry__0_i_9_n_0),
        .O(\SRL_SIG_reg[0][5]_0 [2]));
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    tmp_product__26_carry__0_i_10
       (.I0(\SRL_SIG_reg[1] [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [3]),
        .I4(tmp_product__26_carry_1),
        .O(tmp_product__26_carry__0_i_10_n_0));
  LUT5 #(
    .INIT(32'h5575FF7F)) 
    tmp_product__26_carry__0_i_11
       (.I0(tmp_product__26_carry),
        .I1(\SRL_SIG_reg[1] [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0] [5]),
        .O(tmp_product__26_carry__0_i_11_n_0));
  LUT5 #(
    .INIT(32'hD4504400)) 
    tmp_product__26_carry__0_i_3
       (.I0(tmp_product__26_carry__0_i_10_n_0),
        .I1(\SRL_SIG_reg[0][4]_0 ),
        .I2(tmp_product__26_carry_0),
        .I3(tmp_product__26_carry),
        .I4(tmp_product__0_carry_i_11_n_0),
        .O(\SRL_SIG_reg[0][5]_0 [1]));
  LUT5 #(
    .INIT(32'h8F080808)) 
    tmp_product__26_carry__0_i_4
       (.I0(tmp_product__0_carry_i_11_n_0),
        .I1(tmp_product__26_carry_1),
        .I2(tmp_product__26_carry_i_9_n_0),
        .I3(tmp_product__26_carry),
        .I4(\SRL_SIG_reg[0][3]_1 ),
        .O(\SRL_SIG_reg[0][5]_0 [0]));
  LUT6 #(
    .INIT(64'hFFE200FF1D1DFFFF)) 
    tmp_product__26_carry__0_i_5
       (.I0(\SRL_SIG_reg[1] [4]),
        .I1(\bound_reg_719_reg[2]_2 ),
        .I2(\SRL_SIG_reg[0] [4]),
        .I3(tmp_product__26_carry_1),
        .I4(tmp_product__26_carry_0),
        .I5(\SRL_SIG_reg[0][5]_3 ),
        .O(\SRL_SIG_reg[1][4]_1 [3]));
  LUT6 #(
    .INIT(64'h18C087FFAFFF0FFF)) 
    tmp_product__26_carry__0_i_6
       (.I0(\SRL_SIG_reg[0][3]_1 ),
        .I1(tmp_product__26_carry),
        .I2(\SRL_SIG_reg[0][4]_0 ),
        .I3(tmp_product__26_carry_0),
        .I4(tmp_product__26_carry_1),
        .I5(\SRL_SIG_reg[0][5]_3 ),
        .O(\SRL_SIG_reg[1][4]_1 [2]));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    tmp_product__26_carry__0_i_7
       (.I0(\SRL_SIG_reg[0][5]_0 [1]),
        .I1(tmp_product__26_carry_0),
        .I2(\SRL_SIG_reg[0][3]_1 ),
        .I3(tmp_product__26_carry_1),
        .I4(\SRL_SIG_reg[0][4]_0 ),
        .I5(tmp_product__26_carry__0_i_11_n_0),
        .O(\SRL_SIG_reg[1][4]_1 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__26_carry__0_i_8
       (.I0(\SRL_SIG_reg[0][5]_0 [0]),
        .I1(tmp_product__26_carry_0),
        .I2(tmp_product__0_carry_i_11_n_0),
        .I3(tmp_product__26_carry__0_i_10_n_0),
        .I4(tmp_product__26_carry),
        .I5(\SRL_SIG_reg[0][4]_0 ),
        .O(\SRL_SIG_reg[1][4]_1 [0]));
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    tmp_product__26_carry__0_i_9
       (.I0(\SRL_SIG_reg[1] [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [4]),
        .I4(tmp_product__26_carry_0),
        .O(tmp_product__26_carry__0_i_9_n_0));
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    tmp_product__26_carry__1_i_1
       (.I0(\SRL_SIG_reg[1] [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [5]),
        .I4(tmp_product__26_carry_0),
        .O(\SRL_SIG_reg[1][5]_0 ));
  LUT5 #(
    .INIT(32'h78878787)) 
    tmp_product__26_carry_i_1
       (.I0(\SRL_SIG_reg[0][3]_1 ),
        .I1(tmp_product__26_carry),
        .I2(tmp_product__26_carry_i_9_n_0),
        .I3(tmp_product__0_carry_i_11_n_0),
        .I4(tmp_product__26_carry_1),
        .O(\SRL_SIG_reg[0][3]_0 [2]));
  LUT6 #(
    .INIT(64'h757F8A808A808A80)) 
    tmp_product__26_carry_i_2
       (.I0(tmp_product__26_carry_1),
        .I1(\SRL_SIG_reg[0] [1]),
        .I2(\bound_reg_719_reg[2]_2 ),
        .I3(\SRL_SIG_reg[1] [1]),
        .I4(tmp_product__26_carry_0),
        .I5(tmp_product__0_carry_i_15_n_0),
        .O(\SRL_SIG_reg[0][3]_0 [1]));
  LUT5 #(
    .INIT(32'hFB080000)) 
    tmp_product__26_carry_i_3
       (.I0(\SRL_SIG_reg[1] [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [1]),
        .I4(tmp_product__26_carry),
        .O(\SRL_SIG_reg[0][3]_0 [0]));
  LUT6 #(
    .INIT(64'h6A6AC03F6A95C03F)) 
    tmp_product__26_carry_i_4
       (.I0(tmp_product__0_carry_i_11_n_0),
        .I1(tmp_product__26_carry),
        .I2(\SRL_SIG_reg[0][3]_1 ),
        .I3(tmp_product__26_carry_i_9_n_0),
        .I4(tmp_product__26_carry_1),
        .I5(tmp_product__0_carry_i_15_n_0),
        .O(\SRL_SIG_reg[0][2]_0 [3]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__26_carry_i_5
       (.I0(tmp_product__0_carry_i_15_n_0),
        .I1(tmp_product__26_carry_0),
        .I2(tmp_product__0_carry_i_16_n_0),
        .I3(tmp_product__26_carry_1),
        .I4(tmp_product__26_carry),
        .I5(tmp_product__0_carry_i_11_n_0),
        .O(\SRL_SIG_reg[0][2]_0 [2]));
  LUT6 #(
    .INIT(64'h757F8A808A808A80)) 
    tmp_product__26_carry_i_6
       (.I0(tmp_product__26_carry),
        .I1(\SRL_SIG_reg[0] [1]),
        .I2(\bound_reg_719_reg[2]_2 ),
        .I3(\SRL_SIG_reg[1] [1]),
        .I4(tmp_product__26_carry_1),
        .I5(tmp_product__0_carry_i_15_n_0),
        .O(\SRL_SIG_reg[0][2]_0 [1]));
  LUT5 #(
    .INIT(32'hFB080000)) 
    tmp_product__26_carry_i_7
       (.I0(\SRL_SIG_reg[1] [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [0]),
        .I4(tmp_product__26_carry),
        .O(\SRL_SIG_reg[0][2]_0 [0]));
  LUT5 #(
    .INIT(32'h5575FF7F)) 
    tmp_product__26_carry_i_9
       (.I0(tmp_product__26_carry_0),
        .I1(\SRL_SIG_reg[1] [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0] [1]),
        .O(tmp_product__26_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__50_carry__0_i_4
       (.I0(\bound_reg_719_reg[10] ),
        .I1(\bound_reg_719_reg[10]_0 [0]),
        .I2(\bound_reg_719_reg[10]_0 [1]),
        .I3(\bound_reg_719_reg[10]_1 ),
        .O(tmp_product__0_carry__1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w9_d2_S
   (add24_loc_channel_empty_n,
    add24_loc_channel_full_n,
    ap_sync_reg_channel_write_add24_loc_channel_reg,
    ap_sync_channel_write_add24_loc_channel,
    add24_loc_channel_dout,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_add24_loc_channel,
    ap_sync_reg_channel_write_add24_cast31_loc_channel,
    add24_cast31_loc_channel_full_n,
    ap_done_reg,
    Block_entry87_proc_U0_ap_ready,
    ap_start,
    ap_sync_reg_Block_entry87_proc_U0_ap_ready,
    push,
    Loop_VITIS_LOOP_139_1_proc_U0_ap_ready,
    full_n_reg_0,
    mOutPtr16_out,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    D);
  output add24_loc_channel_empty_n;
  output add24_loc_channel_full_n;
  output ap_sync_reg_channel_write_add24_loc_channel_reg;
  output ap_sync_channel_write_add24_loc_channel;
  output [8:0]add24_loc_channel_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_add24_loc_channel;
  input ap_sync_reg_channel_write_add24_cast31_loc_channel;
  input add24_cast31_loc_channel_full_n;
  input ap_done_reg;
  input Block_entry87_proc_U0_ap_ready;
  input ap_start;
  input ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  input push;
  input Loop_VITIS_LOOP_139_1_proc_U0_ap_ready;
  input full_n_reg_0;
  input mOutPtr16_out;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [0:0]\mOutPtr_reg[1]_1 ;
  input [8:0]D;

  wire Block_entry87_proc_U0_ap_ready;
  wire [8:0]D;
  wire Loop_VITIS_LOOP_139_1_proc_U0_ap_ready;
  wire add24_cast31_loc_channel_full_n;
  wire [8:0]add24_loc_channel_dout;
  wire add24_loc_channel_empty_n;
  wire add24_loc_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_add24_loc_channel;
  wire ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_add24_cast31_loc_channel;
  wire ap_sync_reg_channel_write_add24_loc_channel;
  wire ap_sync_reg_channel_write_add24_loc_channel_reg;
  wire empty_n_i_1__5_n_0;
  wire full_n_i_1__22_n_0;
  wire full_n_reg_0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire [0:0]\mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w9_d2_S_ShiftReg_10 U_shell_top_fifo_w9_d2_S_ShiftReg
       (.D(D),
        .add24_loc_channel_dout(add24_loc_channel_dout),
        .ap_clk(ap_clk),
        .push(push),
        .\sext_ln40_cast_reg_1856_reg[0] (\mOutPtr_reg_n_0_[2] ),
        .\sext_ln40_cast_reg_1856_reg[0]_0 (\mOutPtr_reg_n_0_[0] ));
  LUT5 #(
    .INIT(32'hEAEAEEEA)) 
    ap_sync_reg_channel_write_add24_loc_channel_i_1
       (.I0(ap_sync_reg_channel_write_add24_loc_channel),
        .I1(add24_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .O(ap_sync_channel_write_add24_loc_channel));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_sync_reg_channel_write_sub25_cast_loc_channel_i_7
       (.I0(ap_sync_reg_channel_write_add24_loc_channel),
        .I1(add24_loc_channel_full_n),
        .I2(ap_sync_reg_channel_write_add24_cast31_loc_channel),
        .I3(add24_cast31_loc_channel_full_n),
        .I4(ap_done_reg),
        .I5(Block_entry87_proc_U0_ap_ready),
        .O(ap_sync_reg_channel_write_add24_loc_channel_reg));
  LUT6 #(
    .INIT(64'hFFFEFFFFFF00FF00)) 
    empty_n_i_1__5
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(push),
        .I4(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .I5(add24_loc_channel_empty_n),
        .O(empty_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_0),
        .Q(add24_loc_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFF3AAAAAAA2)) 
    full_n_i_1__22
       (.I0(full_n_reg_0),
        .I1(mOutPtr16_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(add24_loc_channel_full_n),
        .O(full_n_i_1__22_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__22_n_0),
        .Q(add24_loc_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(add24_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(add24_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push),
        .I3(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .I4(add24_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_fifo_w9_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w9_d2_S_2
   (m_cast_loc_channel_empty_n,
    m_cast_loc_channel_full_n,
    \sext_ln40_cast_reg_1856_reg[8] ,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][3] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][7]_0 ,
    ap_sync_channel_write_m_cast_loc_channel,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[1][0] ,
    p_mid_reg_742_reg,
    p_mid_reg_742_reg_0,
    ap_rst_n_inv,
    ap_clk,
    \add_ln40_5_reg_1932_reg[10] ,
    ap_sig_allocacmp_t_2,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_sync_reg_channel_write_m_cast_loc_channel,
    ap_done_reg,
    ap_start,
    ap_sync_reg_Block_entry87_proc_U0_ap_ready,
    Loop_VITIS_LOOP_139_1_proc_U0_ap_ready,
    \trunc_ln40_1_reg_1927_reg[6]_i_2 ,
    D,
    P);
  output m_cast_loc_channel_empty_n;
  output m_cast_loc_channel_full_n;
  output [9:0]\sext_ln40_cast_reg_1856_reg[8] ;
  output [0:0]\SRL_SIG_reg[1][7] ;
  output [0:0]\SRL_SIG_reg[1][7]_0 ;
  output [3:0]\SRL_SIG_reg[1][3] ;
  output [3:0]\SRL_SIG_reg[0][7] ;
  output [3:0]\SRL_SIG_reg[0][3] ;
  output [3:0]\SRL_SIG_reg[0][7]_0 ;
  output ap_sync_channel_write_m_cast_loc_channel;
  output [0:0]\SRL_SIG_reg[0][0] ;
  output [0:0]\SRL_SIG_reg[1][0] ;
  output [3:0]p_mid_reg_742_reg;
  output [2:0]p_mid_reg_742_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]\add_ln40_5_reg_1932_reg[10] ;
  input [7:0]ap_sig_allocacmp_t_2;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [0:0]\mOutPtr_reg[1]_1 ;
  input ap_sync_reg_channel_write_m_cast_loc_channel;
  input ap_done_reg;
  input ap_start;
  input ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  input Loop_VITIS_LOOP_139_1_proc_U0_ap_ready;
  input [0:0]\trunc_ln40_1_reg_1927_reg[6]_i_2 ;
  input [7:0]D;
  input [6:0]P;

  wire [7:0]D;
  wire Loop_VITIS_LOOP_139_1_proc_U0_ap_ready;
  wire [6:0]P;
  wire [0:0]\SRL_SIG_reg[0][0] ;
  wire [3:0]\SRL_SIG_reg[0][3] ;
  wire [3:0]\SRL_SIG_reg[0][7] ;
  wire [3:0]\SRL_SIG_reg[0][7]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire [3:0]\SRL_SIG_reg[1][3] ;
  wire [0:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]\SRL_SIG_reg[1][7]_0 ;
  wire \add_ln40_5_reg_1932[8]_i_10_n_0 ;
  wire [7:0]\add_ln40_5_reg_1932_reg[10] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire [7:0]ap_sig_allocacmp_t_2;
  wire ap_start;
  wire ap_sync_channel_write_m_cast_loc_channel;
  wire ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_m_cast_loc_channel;
  wire empty_n_i_1__3_n_0;
  wire full_n_i_1__20_n_0;
  wire full_n_i_2__20_n_0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire [0:0]\mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire m_cast_loc_channel_empty_n;
  wire m_cast_loc_channel_full_n;
  wire [3:0]p_mid_reg_742_reg;
  wire [2:0]p_mid_reg_742_reg_0;
  wire push;
  wire [9:0]\sext_ln40_cast_reg_1856_reg[8] ;
  wire [0:0]\trunc_ln40_1_reg_1927_reg[6]_i_2 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w9_d2_S_ShiftReg_4 U_shell_top_fifo_w9_d2_S_ShiftReg
       (.D(D),
        .P(P),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7]_0 ),
        .\SRL_SIG_reg[0][7]_2 (m_cast_loc_channel_full_n),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][3]_0 (\SRL_SIG_reg[1][3] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[1][7]_1 (\SRL_SIG_reg[1][7]_0 ),
        .\add_ln40_5_reg_1932_reg[10] (\add_ln40_5_reg_1932_reg[10] ),
        .\add_ln40_5_reg_1932_reg[10]_0 (\mOutPtr_reg_n_0_[0] ),
        .\add_ln40_5_reg_1932_reg[10]_1 (\mOutPtr_reg_n_0_[2] ),
        .\add_ln40_5_reg_1932_reg[4] (\add_ln40_5_reg_1932[8]_i_10_n_0 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sig_allocacmp_t_2(ap_sig_allocacmp_t_2),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry87_proc_U0_ap_ready(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_m_cast_loc_channel(ap_sync_reg_channel_write_m_cast_loc_channel),
        .p_mid_reg_742_reg(p_mid_reg_742_reg),
        .p_mid_reg_742_reg_0(p_mid_reg_742_reg_0),
        .push(push),
        .\sext_ln40_cast_reg_1856_reg[8] (\sext_ln40_cast_reg_1856_reg[8] ),
        .\trunc_ln40_1_reg_1927_reg[6]_i_2 (\trunc_ln40_1_reg_1927_reg[6]_i_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \add_ln40_5_reg_1932[8]_i_10 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .O(\add_ln40_5_reg_1932[8]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEEEA)) 
    ap_sync_reg_channel_write_m_cast_loc_channel_i_1
       (.I0(ap_sync_reg_channel_write_m_cast_loc_channel),
        .I1(m_cast_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .O(ap_sync_channel_write_m_cast_loc_channel));
  LUT6 #(
    .INIT(64'hFFFEFFFFFF00FF00)) 
    empty_n_i_1__3
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(push),
        .I4(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .I5(m_cast_loc_channel_empty_n),
        .O(empty_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_0),
        .Q(m_cast_loc_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFF3AAAAAAA2)) 
    full_n_i_1__20
       (.I0(full_n_i_2__20_n_0),
        .I1(mOutPtr16_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(m_cast_loc_channel_full_n),
        .O(full_n_i_1__20_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_2__20
       (.I0(m_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(push),
        .O(full_n_i_2__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    full_n_i_3__8
       (.I0(m_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(push),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__20_n_0),
        .Q(m_cast_loc_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(m_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(m_cast_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push),
        .I3(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .I4(m_cast_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_fifo_w9_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w9_d2_S_3
   (sub_loc_channel_empty_n,
    sub_loc_channel_full_n,
    \SRL_SIG_reg[0][8] ,
    push,
    ap_rst_n_inv,
    ap_clk,
    ap_sig_allocacmp_t_2,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    \SRL_SIG_reg[1][0] ,
    ap_done_reg,
    ap_start,
    ap_sync_reg_Block_entry87_proc_U0_ap_ready,
    Loop_VITIS_LOOP_139_1_proc_U0_ap_ready,
    D);
  output sub_loc_channel_empty_n;
  output sub_loc_channel_full_n;
  output [0:0]\SRL_SIG_reg[0][8] ;
  output push;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]ap_sig_allocacmp_t_2;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [0:0]\mOutPtr_reg[1]_1 ;
  input \SRL_SIG_reg[1][0] ;
  input ap_done_reg;
  input ap_start;
  input ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  input Loop_VITIS_LOOP_139_1_proc_U0_ap_ready;
  input [8:0]D;

  wire [8:0]D;
  wire Loop_VITIS_LOOP_139_1_proc_U0_ap_ready;
  wire [0:0]\SRL_SIG_reg[0][8] ;
  wire \SRL_SIG_reg[1][0] ;
  wire \and_ln35_2_reg_1894[0]_i_14_n_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire [7:0]ap_sig_allocacmp_t_2;
  wire ap_start;
  wire ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  wire empty_n_i_1__4_n_0;
  wire full_n_i_1__21_n_0;
  wire full_n_i_2__19_n_0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire [0:0]\mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire push;
  wire sub_loc_channel_empty_n;
  wire sub_loc_channel_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w9_d2_S_ShiftReg U_shell_top_fifo_w9_d2_S_ShiftReg
       (.D(D),
        .E(push),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\and_ln35_2_reg_1894_reg[0]_i_2_0 (\mOutPtr_reg_n_0_[0] ),
        .\and_ln35_2_reg_1894_reg[0]_i_2_1 (\mOutPtr_reg_n_0_[2] ),
        .\and_ln35_2_reg_1894_reg[0]_i_3_0 (\and_ln35_2_reg_1894[0]_i_14_n_0 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sig_allocacmp_t_2(ap_sig_allocacmp_t_2),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry87_proc_U0_ap_ready(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .sub_loc_channel_full_n(sub_loc_channel_full_n));
  LUT2 #(
    .INIT(4'hB)) 
    \and_ln35_2_reg_1894[0]_i_14 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .O(\and_ln35_2_reg_1894[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFF00FF00)) 
    empty_n_i_1__4
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(push),
        .I4(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .I5(sub_loc_channel_empty_n),
        .O(empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_0),
        .Q(sub_loc_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFF3AAAAAAA2)) 
    full_n_i_1__21
       (.I0(full_n_i_2__19_n_0),
        .I1(mOutPtr16_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(sub_loc_channel_full_n),
        .O(full_n_i_1__21_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_2__19
       (.I0(sub_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(push),
        .O(full_n_i_2__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    full_n_i_3__7
       (.I0(sub_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(push),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__21_n_0),
        .Q(sub_loc_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(sub_loc_channel_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(sub_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push),
        .I3(Loop_VITIS_LOOP_139_1_proc_U0_ap_ready),
        .I4(sub_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w9_d2_S_ShiftReg
   (\SRL_SIG_reg[0][8]_0 ,
    E,
    \and_ln35_2_reg_1894_reg[0]_i_3_0 ,
    ap_sig_allocacmp_t_2,
    \and_ln35_2_reg_1894_reg[0]_i_2_0 ,
    \and_ln35_2_reg_1894_reg[0]_i_2_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    sub_loc_channel_full_n,
    ap_done_reg,
    ap_start,
    ap_sync_reg_Block_entry87_proc_U0_ap_ready,
    D,
    ap_clk);
  output [0:0]\SRL_SIG_reg[0][8]_0 ;
  output [0:0]E;
  input \and_ln35_2_reg_1894_reg[0]_i_3_0 ;
  input [7:0]ap_sig_allocacmp_t_2;
  input \and_ln35_2_reg_1894_reg[0]_i_2_0 ;
  input \and_ln35_2_reg_1894_reg[0]_i_2_1 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input sub_loc_channel_full_n;
  input ap_done_reg;
  input ap_start;
  input ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  input [8:0]D;
  input ap_clk;

  wire [8:0]D;
  wire [0:0]E;
  wire [0:0]\SRL_SIG_reg[0][8]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \and_ln35_2_reg_1894[0]_i_10_n_0 ;
  wire \and_ln35_2_reg_1894[0]_i_11_n_0 ;
  wire \and_ln35_2_reg_1894[0]_i_12_n_0 ;
  wire \and_ln35_2_reg_1894[0]_i_13_n_0 ;
  wire \and_ln35_2_reg_1894[0]_i_5_n_0 ;
  wire \and_ln35_2_reg_1894[0]_i_6_n_0 ;
  wire \and_ln35_2_reg_1894[0]_i_7_n_0 ;
  wire \and_ln35_2_reg_1894[0]_i_8_n_0 ;
  wire \and_ln35_2_reg_1894[0]_i_9_n_0 ;
  wire \and_ln35_2_reg_1894_reg[0]_i_2_0 ;
  wire \and_ln35_2_reg_1894_reg[0]_i_2_1 ;
  wire \and_ln35_2_reg_1894_reg[0]_i_3_0 ;
  wire \and_ln35_2_reg_1894_reg[0]_i_3_n_0 ;
  wire \and_ln35_2_reg_1894_reg[0]_i_3_n_1 ;
  wire \and_ln35_2_reg_1894_reg[0]_i_3_n_2 ;
  wire \and_ln35_2_reg_1894_reg[0]_i_3_n_3 ;
  wire ap_clk;
  wire ap_done_reg;
  wire [7:0]ap_sig_allocacmp_t_2;
  wire ap_start;
  wire ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  wire [8:0]sub_loc_channel_dout;
  wire sub_loc_channel_full_n;
  wire [3:1]\NLW_and_ln35_2_reg_1894_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln35_2_reg_1894_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln35_2_reg_1894_reg[0]_i_3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h40404440)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(sub_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .O(E));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln35_2_reg_1894[0]_i_10 
       (.I0(\SRL_SIG_reg_n_0_[1][6] ),
        .I1(\and_ln35_2_reg_1894_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][6] ),
        .I3(ap_sig_allocacmp_t_2[6]),
        .I4(ap_sig_allocacmp_t_2[7]),
        .I5(sub_loc_channel_dout[7]),
        .O(\and_ln35_2_reg_1894[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8A80202A45401015)) 
    \and_ln35_2_reg_1894[0]_i_11 
       (.I0(sub_loc_channel_dout[5]),
        .I1(\SRL_SIG_reg_n_0_[0][4] ),
        .I2(\and_ln35_2_reg_1894_reg[0]_i_3_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .I4(ap_sig_allocacmp_t_2[4]),
        .I5(ap_sig_allocacmp_t_2[5]),
        .O(\and_ln35_2_reg_1894[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8A80202A45401015)) 
    \and_ln35_2_reg_1894[0]_i_12 
       (.I0(sub_loc_channel_dout[3]),
        .I1(\SRL_SIG_reg_n_0_[0][2] ),
        .I2(\and_ln35_2_reg_1894_reg[0]_i_3_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .I4(ap_sig_allocacmp_t_2[2]),
        .I5(ap_sig_allocacmp_t_2[3]),
        .O(\and_ln35_2_reg_1894[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h8A804540202A1015)) 
    \and_ln35_2_reg_1894[0]_i_13 
       (.I0(sub_loc_channel_dout[1]),
        .I1(\SRL_SIG_reg_n_0_[0][0] ),
        .I2(\and_ln35_2_reg_1894_reg[0]_i_3_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .I4(ap_sig_allocacmp_t_2[1]),
        .I5(ap_sig_allocacmp_t_2[0]),
        .O(\and_ln35_2_reg_1894[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \and_ln35_2_reg_1894[0]_i_15 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\and_ln35_2_reg_1894_reg[0]_i_2_1 ),
        .I2(\and_ln35_2_reg_1894_reg[0]_i_2_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(sub_loc_channel_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \and_ln35_2_reg_1894[0]_i_16 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\and_ln35_2_reg_1894_reg[0]_i_2_1 ),
        .I2(\and_ln35_2_reg_1894_reg[0]_i_2_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(sub_loc_channel_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \and_ln35_2_reg_1894[0]_i_17 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\and_ln35_2_reg_1894_reg[0]_i_2_1 ),
        .I2(\and_ln35_2_reg_1894_reg[0]_i_2_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(sub_loc_channel_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \and_ln35_2_reg_1894[0]_i_18 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\and_ln35_2_reg_1894_reg[0]_i_2_1 ),
        .I2(\and_ln35_2_reg_1894_reg[0]_i_2_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(sub_loc_channel_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \and_ln35_2_reg_1894[0]_i_19 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\and_ln35_2_reg_1894_reg[0]_i_2_1 ),
        .I2(\and_ln35_2_reg_1894_reg[0]_i_2_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(sub_loc_channel_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \and_ln35_2_reg_1894[0]_i_20 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\and_ln35_2_reg_1894_reg[0]_i_2_1 ),
        .I2(\and_ln35_2_reg_1894_reg[0]_i_2_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(sub_loc_channel_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \and_ln35_2_reg_1894[0]_i_21 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\and_ln35_2_reg_1894_reg[0]_i_2_1 ),
        .I2(\and_ln35_2_reg_1894_reg[0]_i_2_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(sub_loc_channel_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \and_ln35_2_reg_1894[0]_i_4 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\and_ln35_2_reg_1894_reg[0]_i_2_1 ),
        .I2(\and_ln35_2_reg_1894_reg[0]_i_2_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(sub_loc_channel_dout[8]));
  LUT4 #(
    .INIT(16'h04F7)) 
    \and_ln35_2_reg_1894[0]_i_5 
       (.I0(\SRL_SIG_reg_n_0_[1][8] ),
        .I1(\and_ln35_2_reg_1894_reg[0]_i_2_0 ),
        .I2(\and_ln35_2_reg_1894_reg[0]_i_2_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][8] ),
        .O(\and_ln35_2_reg_1894[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \and_ln35_2_reg_1894[0]_i_6 
       (.I0(\SRL_SIG_reg_n_0_[1][6] ),
        .I1(\and_ln35_2_reg_1894_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][6] ),
        .I3(ap_sig_allocacmp_t_2[6]),
        .I4(ap_sig_allocacmp_t_2[7]),
        .I5(sub_loc_channel_dout[7]),
        .O(\and_ln35_2_reg_1894[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000E2E2E200FFE2)) 
    \and_ln35_2_reg_1894[0]_i_7 
       (.I0(\SRL_SIG_reg_n_0_[1][5] ),
        .I1(\and_ln35_2_reg_1894_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][5] ),
        .I3(sub_loc_channel_dout[4]),
        .I4(ap_sig_allocacmp_t_2[5]),
        .I5(ap_sig_allocacmp_t_2[4]),
        .O(\and_ln35_2_reg_1894[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00E2E2FF00E200E2)) 
    \and_ln35_2_reg_1894[0]_i_8 
       (.I0(\SRL_SIG_reg_n_0_[1][3] ),
        .I1(\and_ln35_2_reg_1894_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][3] ),
        .I3(ap_sig_allocacmp_t_2[3]),
        .I4(ap_sig_allocacmp_t_2[2]),
        .I5(sub_loc_channel_dout[2]),
        .O(\and_ln35_2_reg_1894[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00E2E2FF0000E2E2)) 
    \and_ln35_2_reg_1894[0]_i_9 
       (.I0(\SRL_SIG_reg_n_0_[1][1] ),
        .I1(\and_ln35_2_reg_1894_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][1] ),
        .I3(ap_sig_allocacmp_t_2[0]),
        .I4(ap_sig_allocacmp_t_2[1]),
        .I5(sub_loc_channel_dout[0]),
        .O(\and_ln35_2_reg_1894[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln35_2_reg_1894_reg[0]_i_2 
       (.CI(\and_ln35_2_reg_1894_reg[0]_i_3_n_0 ),
        .CO({\NLW_and_ln35_2_reg_1894_reg[0]_i_2_CO_UNCONNECTED [3:1],\SRL_SIG_reg[0][8]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sub_loc_channel_dout[8]}),
        .O(\NLW_and_ln35_2_reg_1894_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln35_2_reg_1894[0]_i_5_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln35_2_reg_1894_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\and_ln35_2_reg_1894_reg[0]_i_3_n_0 ,\and_ln35_2_reg_1894_reg[0]_i_3_n_1 ,\and_ln35_2_reg_1894_reg[0]_i_3_n_2 ,\and_ln35_2_reg_1894_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln35_2_reg_1894[0]_i_6_n_0 ,\and_ln35_2_reg_1894[0]_i_7_n_0 ,\and_ln35_2_reg_1894[0]_i_8_n_0 ,\and_ln35_2_reg_1894[0]_i_9_n_0 }),
        .O(\NLW_and_ln35_2_reg_1894_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\and_ln35_2_reg_1894[0]_i_10_n_0 ,\and_ln35_2_reg_1894[0]_i_11_n_0 ,\and_ln35_2_reg_1894[0]_i_12_n_0 ,\and_ln35_2_reg_1894[0]_i_13_n_0 }));
endmodule

(* ORIG_REF_NAME = "shell_top_fifo_w9_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w9_d2_S_ShiftReg_10
   (add24_loc_channel_dout,
    \sext_ln40_cast_reg_1856_reg[0] ,
    \sext_ln40_cast_reg_1856_reg[0]_0 ,
    push,
    D,
    ap_clk);
  output [8:0]add24_loc_channel_dout;
  input \sext_ln40_cast_reg_1856_reg[0] ;
  input \sext_ln40_cast_reg_1856_reg[0]_0 ;
  input push;
  input [8:0]D;
  input ap_clk;

  wire [8:0]D;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire [8:0]add24_loc_channel_dout;
  wire ap_clk;
  wire push;
  wire \sext_ln40_cast_reg_1856_reg[0] ;
  wire \sext_ln40_cast_reg_1856_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sext_ln40_cast_reg_1856[0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\sext_ln40_cast_reg_1856_reg[0] ),
        .I2(\sext_ln40_cast_reg_1856_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(add24_loc_channel_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sext_ln40_cast_reg_1856[1]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\sext_ln40_cast_reg_1856_reg[0] ),
        .I2(\sext_ln40_cast_reg_1856_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(add24_loc_channel_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sext_ln40_cast_reg_1856[2]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\sext_ln40_cast_reg_1856_reg[0] ),
        .I2(\sext_ln40_cast_reg_1856_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(add24_loc_channel_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sext_ln40_cast_reg_1856[3]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\sext_ln40_cast_reg_1856_reg[0] ),
        .I2(\sext_ln40_cast_reg_1856_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(add24_loc_channel_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sext_ln40_cast_reg_1856[4]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\sext_ln40_cast_reg_1856_reg[0] ),
        .I2(\sext_ln40_cast_reg_1856_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(add24_loc_channel_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sext_ln40_cast_reg_1856[5]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\sext_ln40_cast_reg_1856_reg[0] ),
        .I2(\sext_ln40_cast_reg_1856_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(add24_loc_channel_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sext_ln40_cast_reg_1856[6]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\sext_ln40_cast_reg_1856_reg[0] ),
        .I2(\sext_ln40_cast_reg_1856_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(add24_loc_channel_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sext_ln40_cast_reg_1856[7]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\sext_ln40_cast_reg_1856_reg[0] ),
        .I2(\sext_ln40_cast_reg_1856_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(add24_loc_channel_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sext_ln40_cast_reg_1856[8]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\sext_ln40_cast_reg_1856_reg[0] ),
        .I2(\sext_ln40_cast_reg_1856_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(add24_loc_channel_dout[8]));
endmodule

(* ORIG_REF_NAME = "shell_top_fifo_w9_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w9_d2_S_ShiftReg_4
   (\sext_ln40_cast_reg_1856_reg[8] ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][7]_1 ,
    \SRL_SIG_reg[1][3]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][7]_1 ,
    push,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    p_mid_reg_742_reg,
    p_mid_reg_742_reg_0,
    \add_ln40_5_reg_1932_reg[10] ,
    \add_ln40_5_reg_1932_reg[10]_0 ,
    \add_ln40_5_reg_1932_reg[10]_1 ,
    \add_ln40_5_reg_1932_reg[4] ,
    ap_sig_allocacmp_t_2,
    ap_sync_reg_channel_write_m_cast_loc_channel,
    \SRL_SIG_reg[0][7]_2 ,
    ap_done_reg,
    ap_start,
    ap_sync_reg_Block_entry87_proc_U0_ap_ready,
    \trunc_ln40_1_reg_1927_reg[6]_i_2 ,
    D,
    ap_clk,
    P);
  output [9:0]\sext_ln40_cast_reg_1856_reg[8] ;
  output [0:0]\SRL_SIG_reg[1][7]_0 ;
  output [0:0]\SRL_SIG_reg[1][7]_1 ;
  output [3:0]\SRL_SIG_reg[1][3]_0 ;
  output [3:0]\SRL_SIG_reg[0][7]_0 ;
  output [3:0]\SRL_SIG_reg[0][3]_0 ;
  output [3:0]\SRL_SIG_reg[0][7]_1 ;
  output push;
  output [0:0]\SRL_SIG_reg[0][0]_0 ;
  output [0:0]\SRL_SIG_reg[1][0]_0 ;
  output [3:0]p_mid_reg_742_reg;
  output [2:0]p_mid_reg_742_reg_0;
  input [7:0]\add_ln40_5_reg_1932_reg[10] ;
  input \add_ln40_5_reg_1932_reg[10]_0 ;
  input \add_ln40_5_reg_1932_reg[10]_1 ;
  input \add_ln40_5_reg_1932_reg[4] ;
  input [7:0]ap_sig_allocacmp_t_2;
  input ap_sync_reg_channel_write_m_cast_loc_channel;
  input \SRL_SIG_reg[0][7]_2 ;
  input ap_done_reg;
  input ap_start;
  input ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  input [0:0]\trunc_ln40_1_reg_1927_reg[6]_i_2 ;
  input [7:0]D;
  input ap_clk;
  input [6:0]P;

  wire [7:0]D;
  wire [6:0]P;
  wire [0:0]\SRL_SIG_reg[0][0]_0 ;
  wire [3:0]\SRL_SIG_reg[0][3]_0 ;
  wire [3:0]\SRL_SIG_reg[0][7]_0 ;
  wire [3:0]\SRL_SIG_reg[0][7]_1 ;
  wire \SRL_SIG_reg[0][7]_2 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [3:0]\SRL_SIG_reg[1][3]_0 ;
  wire [0:0]\SRL_SIG_reg[1][7]_0 ;
  wire [0:0]\SRL_SIG_reg[1][7]_1 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \add_ln40_5_reg_1932[10]_i_2_n_0 ;
  wire \add_ln40_5_reg_1932[4]_i_2_n_0 ;
  wire \add_ln40_5_reg_1932[4]_i_3_n_0 ;
  wire \add_ln40_5_reg_1932[4]_i_4_n_0 ;
  wire \add_ln40_5_reg_1932[4]_i_5_n_0 ;
  wire \add_ln40_5_reg_1932[4]_i_6_n_0 ;
  wire \add_ln40_5_reg_1932[4]_i_7_n_0 ;
  wire \add_ln40_5_reg_1932[4]_i_8_n_0 ;
  wire \add_ln40_5_reg_1932[8]_i_2_n_0 ;
  wire \add_ln40_5_reg_1932[8]_i_3_n_0 ;
  wire \add_ln40_5_reg_1932[8]_i_4_n_0 ;
  wire \add_ln40_5_reg_1932[8]_i_5_n_0 ;
  wire \add_ln40_5_reg_1932[8]_i_6_n_0 ;
  wire \add_ln40_5_reg_1932[8]_i_7_n_0 ;
  wire \add_ln40_5_reg_1932[8]_i_8_n_0 ;
  wire \add_ln40_5_reg_1932[8]_i_9_n_0 ;
  wire [7:0]\add_ln40_5_reg_1932_reg[10] ;
  wire \add_ln40_5_reg_1932_reg[10]_0 ;
  wire \add_ln40_5_reg_1932_reg[10]_1 ;
  wire \add_ln40_5_reg_1932_reg[10]_i_1_n_3 ;
  wire \add_ln40_5_reg_1932_reg[4] ;
  wire \add_ln40_5_reg_1932_reg[4]_i_1_n_0 ;
  wire \add_ln40_5_reg_1932_reg[4]_i_1_n_1 ;
  wire \add_ln40_5_reg_1932_reg[4]_i_1_n_2 ;
  wire \add_ln40_5_reg_1932_reg[4]_i_1_n_3 ;
  wire \add_ln40_5_reg_1932_reg[8]_i_1_n_0 ;
  wire \add_ln40_5_reg_1932_reg[8]_i_1_n_1 ;
  wire \add_ln40_5_reg_1932_reg[8]_i_1_n_2 ;
  wire \add_ln40_5_reg_1932_reg[8]_i_1_n_3 ;
  wire \and_ln35_1_reg_1890[0]_i_14_n_0 ;
  wire \and_ln35_1_reg_1890[0]_i_19_n_0 ;
  wire \and_ln35_1_reg_1890[0]_i_20_n_0 ;
  wire \and_ln35_1_reg_1890[0]_i_21_n_0 ;
  wire \and_ln35_1_reg_1890[0]_i_22_n_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire [7:0]ap_sig_allocacmp_t_2;
  wire ap_start;
  wire ap_sync_reg_Block_entry87_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_m_cast_loc_channel;
  wire [7:0]m_cast_loc_channel_dout;
  wire [3:0]p_mid_reg_742_reg;
  wire [2:0]p_mid_reg_742_reg_0;
  wire push;
  wire [9:0]\sext_ln40_cast_reg_1856_reg[8] ;
  wire [0:0]\trunc_ln40_1_reg_1927_reg[6]_i_2 ;
  wire [3:1]\NLW_add_ln40_5_reg_1932_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln40_5_reg_1932_reg[10]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h40404440)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(ap_sync_reg_channel_write_m_cast_loc_channel),
        .I1(\SRL_SIG_reg[0][7]_2 ),
        .I2(ap_done_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_entry87_proc_U0_ap_ready),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h45750000)) 
    \add_ln40_5_reg_1932[10]_i_2 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .I4(\add_ln40_5_reg_1932_reg[10] [7]),
        .O(\add_ln40_5_reg_1932[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \add_ln40_5_reg_1932[4]_i_10 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(m_cast_loc_channel_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \add_ln40_5_reg_1932[4]_i_11 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(m_cast_loc_channel_dout[0]));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \add_ln40_5_reg_1932[4]_i_2 
       (.I0(\SRL_SIG_reg_n_0_[1][2] ),
        .I1(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I2(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][2] ),
        .I4(\add_ln40_5_reg_1932_reg[10] [2]),
        .O(\add_ln40_5_reg_1932[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \add_ln40_5_reg_1932[4]_i_3 
       (.I0(\SRL_SIG_reg_n_0_[1][1] ),
        .I1(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I2(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][1] ),
        .I4(\add_ln40_5_reg_1932_reg[10] [1]),
        .O(\add_ln40_5_reg_1932[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFAAEA)) 
    \add_ln40_5_reg_1932[4]_i_4 
       (.I0(\add_ln40_5_reg_1932_reg[10] [0]),
        .I1(\SRL_SIG_reg_n_0_[1][0] ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I4(\SRL_SIG_reg_n_0_[0][0] ),
        .O(\add_ln40_5_reg_1932[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln40_5_reg_1932[4]_i_5 
       (.I0(\add_ln40_5_reg_1932_reg[10] [2]),
        .I1(\SRL_SIG_reg_n_0_[0][2] ),
        .I2(\add_ln40_5_reg_1932_reg[4] ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .I4(m_cast_loc_channel_dout[3]),
        .I5(\add_ln40_5_reg_1932_reg[10] [3]),
        .O(\add_ln40_5_reg_1932[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8788877778777888)) 
    \add_ln40_5_reg_1932[4]_i_6 
       (.I0(\add_ln40_5_reg_1932_reg[10] [1]),
        .I1(m_cast_loc_channel_dout[1]),
        .I2(\SRL_SIG_reg_n_0_[0][2] ),
        .I3(\add_ln40_5_reg_1932_reg[4] ),
        .I4(\SRL_SIG_reg_n_0_[1][2] ),
        .I5(\add_ln40_5_reg_1932_reg[10] [2]),
        .O(\add_ln40_5_reg_1932[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE1EEE1111E111EEE)) 
    \add_ln40_5_reg_1932[4]_i_7 
       (.I0(m_cast_loc_channel_dout[0]),
        .I1(\add_ln40_5_reg_1932_reg[10] [0]),
        .I2(\SRL_SIG_reg_n_0_[0][1] ),
        .I3(\add_ln40_5_reg_1932_reg[4] ),
        .I4(\SRL_SIG_reg_n_0_[1][1] ),
        .I5(\add_ln40_5_reg_1932_reg[10] [1]),
        .O(\add_ln40_5_reg_1932[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \add_ln40_5_reg_1932[4]_i_8 
       (.I0(\add_ln40_5_reg_1932_reg[10] [0]),
        .I1(\SRL_SIG_reg_n_0_[1][0] ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I4(\SRL_SIG_reg_n_0_[0][0] ),
        .O(\add_ln40_5_reg_1932[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \add_ln40_5_reg_1932[4]_i_9 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(m_cast_loc_channel_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \add_ln40_5_reg_1932[8]_i_11 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(m_cast_loc_channel_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \add_ln40_5_reg_1932[8]_i_12 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(m_cast_loc_channel_dout[6]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \add_ln40_5_reg_1932[8]_i_13 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(m_cast_loc_channel_dout[5]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \add_ln40_5_reg_1932[8]_i_14 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(m_cast_loc_channel_dout[4]));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \add_ln40_5_reg_1932[8]_i_2 
       (.I0(\SRL_SIG_reg_n_0_[1][6] ),
        .I1(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I2(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][6] ),
        .I4(\add_ln40_5_reg_1932_reg[10] [6]),
        .O(\add_ln40_5_reg_1932[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \add_ln40_5_reg_1932[8]_i_3 
       (.I0(\SRL_SIG_reg_n_0_[1][5] ),
        .I1(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I2(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][5] ),
        .I4(\add_ln40_5_reg_1932_reg[10] [5]),
        .O(\add_ln40_5_reg_1932[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \add_ln40_5_reg_1932[8]_i_4 
       (.I0(\SRL_SIG_reg_n_0_[1][4] ),
        .I1(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I2(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][4] ),
        .I4(\add_ln40_5_reg_1932_reg[10] [4]),
        .O(\add_ln40_5_reg_1932[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \add_ln40_5_reg_1932[8]_i_5 
       (.I0(\SRL_SIG_reg_n_0_[1][3] ),
        .I1(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I2(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][3] ),
        .I4(\add_ln40_5_reg_1932_reg[10] [3]),
        .O(\add_ln40_5_reg_1932[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln40_5_reg_1932[8]_i_6 
       (.I0(\add_ln40_5_reg_1932_reg[10] [6]),
        .I1(\SRL_SIG_reg_n_0_[0][6] ),
        .I2(\add_ln40_5_reg_1932_reg[4] ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .I4(m_cast_loc_channel_dout[7]),
        .I5(\add_ln40_5_reg_1932_reg[10] [7]),
        .O(\add_ln40_5_reg_1932[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln40_5_reg_1932[8]_i_7 
       (.I0(\add_ln40_5_reg_1932_reg[10] [5]),
        .I1(\SRL_SIG_reg_n_0_[0][5] ),
        .I2(\add_ln40_5_reg_1932_reg[4] ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .I4(m_cast_loc_channel_dout[6]),
        .I5(\add_ln40_5_reg_1932_reg[10] [6]),
        .O(\add_ln40_5_reg_1932[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln40_5_reg_1932[8]_i_8 
       (.I0(\add_ln40_5_reg_1932_reg[10] [4]),
        .I1(\SRL_SIG_reg_n_0_[0][4] ),
        .I2(\add_ln40_5_reg_1932_reg[4] ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .I4(m_cast_loc_channel_dout[5]),
        .I5(\add_ln40_5_reg_1932_reg[10] [5]),
        .O(\add_ln40_5_reg_1932[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln40_5_reg_1932[8]_i_9 
       (.I0(\add_ln40_5_reg_1932_reg[10] [3]),
        .I1(\SRL_SIG_reg_n_0_[0][3] ),
        .I2(\add_ln40_5_reg_1932_reg[4] ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .I4(m_cast_loc_channel_dout[4]),
        .I5(\add_ln40_5_reg_1932_reg[10] [4]),
        .O(\add_ln40_5_reg_1932[8]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_5_reg_1932_reg[10]_i_1 
       (.CI(\add_ln40_5_reg_1932_reg[8]_i_1_n_0 ),
        .CO({\NLW_add_ln40_5_reg_1932_reg[10]_i_1_CO_UNCONNECTED [3:1],\add_ln40_5_reg_1932_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln40_5_reg_1932_reg[10] [7]}),
        .O({\NLW_add_ln40_5_reg_1932_reg[10]_i_1_O_UNCONNECTED [3:2],\sext_ln40_cast_reg_1856_reg[8] [9:8]}),
        .S({1'b0,1'b0,\add_ln40_5_reg_1932_reg[10] [7],\add_ln40_5_reg_1932[10]_i_2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_5_reg_1932_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_5_reg_1932_reg[4]_i_1_n_0 ,\add_ln40_5_reg_1932_reg[4]_i_1_n_1 ,\add_ln40_5_reg_1932_reg[4]_i_1_n_2 ,\add_ln40_5_reg_1932_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_5_reg_1932[4]_i_2_n_0 ,\add_ln40_5_reg_1932[4]_i_3_n_0 ,\add_ln40_5_reg_1932[4]_i_4_n_0 ,1'b0}),
        .O(\sext_ln40_cast_reg_1856_reg[8] [3:0]),
        .S({\add_ln40_5_reg_1932[4]_i_5_n_0 ,\add_ln40_5_reg_1932[4]_i_6_n_0 ,\add_ln40_5_reg_1932[4]_i_7_n_0 ,\add_ln40_5_reg_1932[4]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_5_reg_1932_reg[8]_i_1 
       (.CI(\add_ln40_5_reg_1932_reg[4]_i_1_n_0 ),
        .CO({\add_ln40_5_reg_1932_reg[8]_i_1_n_0 ,\add_ln40_5_reg_1932_reg[8]_i_1_n_1 ,\add_ln40_5_reg_1932_reg[8]_i_1_n_2 ,\add_ln40_5_reg_1932_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_5_reg_1932[8]_i_2_n_0 ,\add_ln40_5_reg_1932[8]_i_3_n_0 ,\add_ln40_5_reg_1932[8]_i_4_n_0 ,\add_ln40_5_reg_1932[8]_i_5_n_0 }),
        .O(\sext_ln40_cast_reg_1856_reg[8] [7:4]),
        .S({\add_ln40_5_reg_1932[8]_i_6_n_0 ,\add_ln40_5_reg_1932[8]_i_7_n_0 ,\add_ln40_5_reg_1932[8]_i_8_n_0 ,\add_ln40_5_reg_1932[8]_i_9_n_0 }));
  LUT6 #(
    .INIT(64'h9A99959965666A66)) 
    \and_ln35_1_reg_1890[0]_i_10 
       (.I0(ap_sig_allocacmp_t_2[7]),
        .I1(\SRL_SIG_reg_n_0_[0][7] ),
        .I2(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I3(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I4(\SRL_SIG_reg_n_0_[1][7] ),
        .I5(\and_ln35_1_reg_1890[0]_i_14_n_0 ),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT6 #(
    .INIT(64'h9999969966669666)) 
    \and_ln35_1_reg_1890[0]_i_11 
       (.I0(ap_sig_allocacmp_t_2[6]),
        .I1(\and_ln35_1_reg_1890[0]_i_19_n_0 ),
        .I2(\SRL_SIG_reg_n_0_[1][6] ),
        .I3(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I4(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I5(\SRL_SIG_reg_n_0_[0][6] ),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT6 #(
    .INIT(64'h9999969966669666)) 
    \and_ln35_1_reg_1890[0]_i_12 
       (.I0(ap_sig_allocacmp_t_2[5]),
        .I1(\and_ln35_1_reg_1890[0]_i_20_n_0 ),
        .I2(\SRL_SIG_reg_n_0_[1][5] ),
        .I3(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I4(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I5(\SRL_SIG_reg_n_0_[0][5] ),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT6 #(
    .INIT(64'h9999969966669666)) 
    \and_ln35_1_reg_1890[0]_i_13 
       (.I0(ap_sig_allocacmp_t_2[4]),
        .I1(\and_ln35_1_reg_1890[0]_i_21_n_0 ),
        .I2(\SRL_SIG_reg_n_0_[1][4] ),
        .I3(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I4(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I5(\SRL_SIG_reg_n_0_[0][4] ),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \and_ln35_1_reg_1890[0]_i_14 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\SRL_SIG_reg_n_0_[1][5] ),
        .I2(\and_ln35_1_reg_1890[0]_i_20_n_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .I4(\add_ln40_5_reg_1932_reg[4] ),
        .I5(\SRL_SIG_reg_n_0_[0][6] ),
        .O(\and_ln35_1_reg_1890[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9999969966669666)) 
    \and_ln35_1_reg_1890[0]_i_15 
       (.I0(ap_sig_allocacmp_t_2[3]),
        .I1(\and_ln35_1_reg_1890[0]_i_22_n_0 ),
        .I2(\SRL_SIG_reg_n_0_[1][3] ),
        .I3(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I4(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I5(\SRL_SIG_reg_n_0_[0][3] ),
        .O(\SRL_SIG_reg[1][3]_0 [3]));
  LUT6 #(
    .INIT(64'h5A5A6699A5A56699)) 
    \and_ln35_1_reg_1890[0]_i_16 
       (.I0(ap_sig_allocacmp_t_2[2]),
        .I1(\SRL_SIG_reg_n_0_[1][1] ),
        .I2(\SRL_SIG_reg_n_0_[0][1] ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .I4(\add_ln40_5_reg_1932_reg[4] ),
        .I5(\SRL_SIG_reg_n_0_[0][2] ),
        .O(\SRL_SIG_reg[1][3]_0 [2]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \and_ln35_1_reg_1890[0]_i_17 
       (.I0(ap_sig_allocacmp_t_2[1]),
        .I1(\SRL_SIG_reg_n_0_[1][1] ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I4(\SRL_SIG_reg_n_0_[0][1] ),
        .O(\SRL_SIG_reg[1][3]_0 [1]));
  LUT5 #(
    .INIT(32'hBA8A4575)) 
    \and_ln35_1_reg_1890[0]_i_18 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .I4(ap_sig_allocacmp_t_2[0]),
        .O(\SRL_SIG_reg[1][3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hAABAFFBF)) 
    \and_ln35_1_reg_1890[0]_i_19 
       (.I0(\and_ln35_1_reg_1890[0]_i_20_n_0 ),
        .I1(\SRL_SIG_reg_n_0_[1][5] ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I4(\SRL_SIG_reg_n_0_[0][5] ),
        .O(\and_ln35_1_reg_1890[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hAABAFFBF)) 
    \and_ln35_1_reg_1890[0]_i_20 
       (.I0(\and_ln35_1_reg_1890[0]_i_21_n_0 ),
        .I1(\SRL_SIG_reg_n_0_[1][4] ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I4(\SRL_SIG_reg_n_0_[0][4] ),
        .O(\and_ln35_1_reg_1890[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h5F5F3FFFFFFF3FFF)) 
    \and_ln35_1_reg_1890[0]_i_21 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\SRL_SIG_reg_n_0_[1][2] ),
        .I2(m_cast_loc_channel_dout[1]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .I4(\add_ln40_5_reg_1932_reg[4] ),
        .I5(\SRL_SIG_reg_n_0_[0][3] ),
        .O(\and_ln35_1_reg_1890[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h33335F33FFFF5FFF)) 
    \and_ln35_1_reg_1890[0]_i_22 
       (.I0(\SRL_SIG_reg_n_0_[1][1] ),
        .I1(\SRL_SIG_reg_n_0_[0][1] ),
        .I2(\SRL_SIG_reg_n_0_[1][2] ),
        .I3(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I4(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I5(\SRL_SIG_reg_n_0_[0][2] ),
        .O(\and_ln35_1_reg_1890[0]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAABAFFBF)) 
    \and_ln35_1_reg_1890[0]_i_8 
       (.I0(\and_ln35_1_reg_1890[0]_i_14_n_0 ),
        .I1(\SRL_SIG_reg_n_0_[1][7] ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I4(\SRL_SIG_reg_n_0_[0][7] ),
        .O(\SRL_SIG_reg[1][7]_1 ));
  LUT6 #(
    .INIT(64'h9A95656A9A959A95)) 
    \and_ln35_reg_1886[0]_i_10 
       (.I0(ap_sig_allocacmp_t_2[3]),
        .I1(\SRL_SIG_reg_n_0_[0][3] ),
        .I2(\add_ln40_5_reg_1932_reg[4] ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .I4(\and_ln35_1_reg_1890[0]_i_22_n_0 ),
        .I5(m_cast_loc_channel_dout[0]),
        .O(\SRL_SIG_reg[0][3]_0 [3]));
  LUT6 #(
    .INIT(64'h656A9A959A959A95)) 
    \and_ln35_reg_1886[0]_i_11 
       (.I0(ap_sig_allocacmp_t_2[2]),
        .I1(\SRL_SIG_reg_n_0_[0][2] ),
        .I2(\add_ln40_5_reg_1932_reg[4] ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .I4(m_cast_loc_channel_dout[1]),
        .I5(m_cast_loc_channel_dout[0]),
        .O(\SRL_SIG_reg[0][3]_0 [2]));
  LUT6 #(
    .INIT(64'h6666696699996999)) 
    \and_ln35_reg_1886[0]_i_12 
       (.I0(ap_sig_allocacmp_t_2[1]),
        .I1(m_cast_loc_channel_dout[0]),
        .I2(\SRL_SIG_reg_n_0_[1][1] ),
        .I3(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I4(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I5(\SRL_SIG_reg_n_0_[0][1] ),
        .O(\SRL_SIG_reg[0][3]_0 [1]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \and_ln35_reg_1886[0]_i_13 
       (.I0(ap_sig_allocacmp_t_2[0]),
        .I1(\SRL_SIG_reg_n_0_[1][0] ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I4(\SRL_SIG_reg_n_0_[0][0] ),
        .O(\SRL_SIG_reg[0][3]_0 [0]));
  LUT6 #(
    .INIT(64'hDDDDDFDDFFFFDFFF)) 
    \and_ln35_reg_1886[0]_i_4 
       (.I0(m_cast_loc_channel_dout[0]),
        .I1(\and_ln35_1_reg_1890[0]_i_14_n_0 ),
        .I2(\SRL_SIG_reg_n_0_[1][7] ),
        .I3(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I4(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I5(\SRL_SIG_reg_n_0_[0][7] ),
        .O(\SRL_SIG_reg[1][7]_0 ));
  LUT6 #(
    .INIT(64'h9A95656A9A959A95)) 
    \and_ln35_reg_1886[0]_i_6 
       (.I0(ap_sig_allocacmp_t_2[7]),
        .I1(\SRL_SIG_reg_n_0_[0][7] ),
        .I2(\add_ln40_5_reg_1932_reg[4] ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .I4(\and_ln35_1_reg_1890[0]_i_14_n_0 ),
        .I5(m_cast_loc_channel_dout[0]),
        .O(\SRL_SIG_reg[0][7]_1 [3]));
  LUT6 #(
    .INIT(64'h9A95656A9A959A95)) 
    \and_ln35_reg_1886[0]_i_7 
       (.I0(ap_sig_allocacmp_t_2[6]),
        .I1(\SRL_SIG_reg_n_0_[0][6] ),
        .I2(\add_ln40_5_reg_1932_reg[4] ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .I4(\and_ln35_1_reg_1890[0]_i_19_n_0 ),
        .I5(m_cast_loc_channel_dout[0]),
        .O(\SRL_SIG_reg[0][7]_1 [2]));
  LUT6 #(
    .INIT(64'h9A95656A9A959A95)) 
    \and_ln35_reg_1886[0]_i_8 
       (.I0(ap_sig_allocacmp_t_2[5]),
        .I1(\SRL_SIG_reg_n_0_[0][5] ),
        .I2(\add_ln40_5_reg_1932_reg[4] ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .I4(\and_ln35_1_reg_1890[0]_i_20_n_0 ),
        .I5(m_cast_loc_channel_dout[0]),
        .O(\SRL_SIG_reg[0][7]_1 [1]));
  LUT6 #(
    .INIT(64'h9A95656A9A959A95)) 
    \and_ln35_reg_1886[0]_i_9 
       (.I0(ap_sig_allocacmp_t_2[4]),
        .I1(\SRL_SIG_reg_n_0_[0][4] ),
        .I2(\add_ln40_5_reg_1932_reg[4] ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .I4(\and_ln35_1_reg_1890[0]_i_21_n_0 ),
        .I5(m_cast_loc_channel_dout[0]),
        .O(\SRL_SIG_reg[0][7]_1 [0]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \trunc_ln40_1_reg_1927[10]_i_12 
       (.I0(P[3]),
        .I1(\SRL_SIG_reg_n_0_[1][4] ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I4(\SRL_SIG_reg_n_0_[0][4] ),
        .O(p_mid_reg_742_reg[3]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \trunc_ln40_1_reg_1927[10]_i_13 
       (.I0(P[2]),
        .I1(\SRL_SIG_reg_n_0_[1][3] ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I4(\SRL_SIG_reg_n_0_[0][3] ),
        .O(p_mid_reg_742_reg[2]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \trunc_ln40_1_reg_1927[10]_i_14 
       (.I0(P[1]),
        .I1(\SRL_SIG_reg_n_0_[1][2] ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I4(\SRL_SIG_reg_n_0_[0][2] ),
        .O(p_mid_reg_742_reg[1]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \trunc_ln40_1_reg_1927[10]_i_15 
       (.I0(P[0]),
        .I1(\SRL_SIG_reg_n_0_[1][1] ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I4(\SRL_SIG_reg_n_0_[0][1] ),
        .O(p_mid_reg_742_reg[0]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \trunc_ln40_1_reg_1927[14]_i_12 
       (.I0(P[6]),
        .I1(\SRL_SIG_reg_n_0_[1][7] ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I4(\SRL_SIG_reg_n_0_[0][7] ),
        .O(p_mid_reg_742_reg_0[2]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \trunc_ln40_1_reg_1927[14]_i_13 
       (.I0(P[5]),
        .I1(\SRL_SIG_reg_n_0_[1][6] ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I4(\SRL_SIG_reg_n_0_[0][6] ),
        .O(p_mid_reg_742_reg_0[1]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \trunc_ln40_1_reg_1927[14]_i_14 
       (.I0(P[4]),
        .I1(\SRL_SIG_reg_n_0_[1][5] ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I4(\SRL_SIG_reg_n_0_[0][5] ),
        .O(p_mid_reg_742_reg_0[0]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    \trunc_ln40_1_reg_1927[6]_i_12 
       (.I0(\SRL_SIG_reg_n_0_[1][0] ),
        .I1(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I2(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][0] ),
        .I4(\trunc_ln40_1_reg_1927_reg[6]_i_2 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln40_1_reg_1927[6]_i_8 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\add_ln40_5_reg_1932_reg[10]_1 ),
        .I2(\add_ln40_5_reg_1932_reg[10]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_flow_control_loop_pipe_sequential_init
   (ap_done_cache,
    \t_fu_218_reg[3] ,
    \t_fu_218_reg[2] ,
    DI,
    \t_fu_218_reg[7] ,
    \t_fu_218_reg[6] ,
    \t_fu_218_reg[5] ,
    \t_fu_218_reg[4] ,
    grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg_reg,
    \ap_CS_fsm_reg[2] ,
    dout_vld_reg,
    \icmp_ln153_reg_1873_reg[0] ,
    \icmp_ln153_reg_1873_reg[0]_0 ,
    SR,
    phi_mul_fu_2140,
    B,
    and_ln35_fu_679_p2,
    \ap_CS_fsm_reg[0] ,
    and_ln35_2_fu_731_p2,
    D,
    and_ln35_1_fu_713_p2,
    \t_fu_218_reg[1] ,
    p_mid_reg_742_reg,
    p_mid_reg_742_reg_0,
    ap_loop_exit_ready_pp0_iter3_reg_reg,
    ap_rst_n_inv,
    ap_done_cache_reg_0,
    ap_clk,
    \and_ln35_1_reg_1890_reg[0]_i_7_0 ,
    \and_ln35_1_reg_1890_reg[0]_i_6_0 ,
    \and_ln35_1_reg_1890_reg[0] ,
    \and_ln35_reg_1886_reg[0]_i_3_0 ,
    \and_ln35_reg_1886_reg[0]_i_2_0 ,
    \and_ln35_reg_1886_reg[0] ,
    ap_rst_n,
    E,
    \ap_CS_fsm_reg[4] ,
    Q,
    aw_ARREADY,
    bi_ARREADY,
    bi_RVALID,
    icmp_ln39_reg_1877_pp0_iter2_reg,
    icmp_ln153_reg_1873_pp0_iter2_reg,
    and_ln35_reg_1886_pp0_iter2_reg,
    \trunc_ln40_2_reg_1968_reg[29] ,
    aw_RVALID,
    \trunc_ln40_2_reg_1968_reg[29]_0 ,
    grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    and_ln35_reg_1886,
    icmp_ln39_reg_1877,
    CO,
    t_fu_2181,
    \phi_mul_fu_214_reg[0] ,
    mul_ln61_reg_1947_reg,
    \and_ln35_2_reg_1894_reg[0] ,
    A,
    \trunc_ln_reg_1881_reg[10]_i_2 ,
    \ap_CS_fsm_reg[4]_0 );
  output ap_done_cache;
  output \t_fu_218_reg[3] ;
  output \t_fu_218_reg[2] ;
  output [1:0]DI;
  output \t_fu_218_reg[7] ;
  output \t_fu_218_reg[6] ;
  output \t_fu_218_reg[5] ;
  output \t_fu_218_reg[4] ;
  output grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg_reg;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output dout_vld_reg;
  output \icmp_ln153_reg_1873_reg[0] ;
  output \icmp_ln153_reg_1873_reg[0]_0 ;
  output [0:0]SR;
  output phi_mul_fu_2140;
  output [8:0]B;
  output and_ln35_fu_679_p2;
  output [7:0]\ap_CS_fsm_reg[0] ;
  output and_ln35_2_fu_731_p2;
  output [5:0]D;
  output and_ln35_1_fu_713_p2;
  output [7:0]\t_fu_218_reg[1] ;
  output [2:0]p_mid_reg_742_reg;
  output [3:0]p_mid_reg_742_reg_0;
  output [1:0]ap_loop_exit_ready_pp0_iter3_reg_reg;
  input ap_rst_n_inv;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [3:0]\and_ln35_1_reg_1890_reg[0]_i_7_0 ;
  input [3:0]\and_ln35_1_reg_1890_reg[0]_i_6_0 ;
  input [0:0]\and_ln35_1_reg_1890_reg[0] ;
  input [3:0]\and_ln35_reg_1886_reg[0]_i_3_0 ;
  input [3:0]\and_ln35_reg_1886_reg[0]_i_2_0 ;
  input [0:0]\and_ln35_reg_1886_reg[0] ;
  input ap_rst_n;
  input [0:0]E;
  input \ap_CS_fsm_reg[4] ;
  input [1:0]Q;
  input aw_ARREADY;
  input bi_ARREADY;
  input bi_RVALID;
  input icmp_ln39_reg_1877_pp0_iter2_reg;
  input icmp_ln153_reg_1873_pp0_iter2_reg;
  input and_ln35_reg_1886_pp0_iter2_reg;
  input \trunc_ln40_2_reg_1968_reg[29] ;
  input aw_RVALID;
  input \trunc_ln40_2_reg_1968_reg[29]_0 ;
  input grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input and_ln35_reg_1886;
  input icmp_ln39_reg_1877;
  input [0:0]CO;
  input t_fu_2181;
  input \phi_mul_fu_214_reg[0] ;
  input [7:0]mul_ln61_reg_1947_reg;
  input [0:0]\and_ln35_2_reg_1894_reg[0] ;
  input [7:0]A;
  input [6:0]\trunc_ln_reg_1881_reg[10]_i_2 ;
  input [1:0]\ap_CS_fsm_reg[4]_0 ;

  wire [7:0]A;
  wire [8:0]B;
  wire [0:0]CO;
  wire [5:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire and_ln35_1_fu_713_p2;
  wire \and_ln35_1_reg_1890[0]_i_5_n_0 ;
  wire [0:0]\and_ln35_1_reg_1890_reg[0] ;
  wire [3:0]\and_ln35_1_reg_1890_reg[0]_i_6_0 ;
  wire \and_ln35_1_reg_1890_reg[0]_i_6_n_3 ;
  wire [3:0]\and_ln35_1_reg_1890_reg[0]_i_7_0 ;
  wire \and_ln35_1_reg_1890_reg[0]_i_7_n_0 ;
  wire \and_ln35_1_reg_1890_reg[0]_i_7_n_1 ;
  wire \and_ln35_1_reg_1890_reg[0]_i_7_n_2 ;
  wire \and_ln35_1_reg_1890_reg[0]_i_7_n_3 ;
  wire \and_ln35_1_reg_1890_reg[0]_i_9_n_0 ;
  wire \and_ln35_1_reg_1890_reg[0]_i_9_n_1 ;
  wire \and_ln35_1_reg_1890_reg[0]_i_9_n_2 ;
  wire \and_ln35_1_reg_1890_reg[0]_i_9_n_3 ;
  wire and_ln35_2_fu_731_p2;
  wire [0:0]\and_ln35_2_reg_1894_reg[0] ;
  wire and_ln35_fu_679_p2;
  wire and_ln35_reg_1886;
  wire and_ln35_reg_1886_pp0_iter2_reg;
  wire [0:0]\and_ln35_reg_1886_reg[0] ;
  wire [3:0]\and_ln35_reg_1886_reg[0]_i_2_0 ;
  wire \and_ln35_reg_1886_reg[0]_i_2_n_3 ;
  wire [3:0]\and_ln35_reg_1886_reg[0]_i_3_0 ;
  wire \and_ln35_reg_1886_reg[0]_i_3_n_0 ;
  wire \and_ln35_reg_1886_reg[0]_i_3_n_1 ;
  wire \and_ln35_reg_1886_reg[0]_i_3_n_2 ;
  wire \and_ln35_reg_1886_reg[0]_i_3_n_3 ;
  wire \and_ln35_reg_1886_reg[0]_i_5_n_0 ;
  wire \and_ln35_reg_1886_reg[0]_i_5_n_1 ;
  wire \and_ln35_reg_1886_reg[0]_i_5_n_2 ;
  wire \and_ln35_reg_1886_reg[0]_i_5_n_3 ;
  wire [7:0]\ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[4] ;
  wire [1:0]\ap_CS_fsm_reg[4]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [1:0]ap_loop_exit_ready_pp0_iter3_reg_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire dout_vld_reg;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg_reg;
  wire icmp_ln153_reg_1873_pp0_iter2_reg;
  wire \icmp_ln153_reg_1873_reg[0] ;
  wire \icmp_ln153_reg_1873_reg[0]_0 ;
  wire icmp_ln39_reg_1877;
  wire icmp_ln39_reg_1877_pp0_iter2_reg;
  wire [7:0]mul_ln61_reg_1947_reg;
  wire mul_ln61_reg_1947_reg_i_10_n_0;
  wire mul_ln61_reg_1947_reg_i_9_n_0;
  wire [2:0]p_mid_reg_742_reg;
  wire [3:0]p_mid_reg_742_reg_0;
  wire phi_mul_fu_2140;
  wire \phi_mul_fu_214_reg[0] ;
  wire t_fu_2181;
  wire \t_fu_218[6]_i_2_n_0 ;
  wire \t_fu_218[7]_i_4_n_0 ;
  wire \t_fu_218[7]_i_5_n_0 ;
  wire [7:0]\t_fu_218_reg[1] ;
  wire \t_fu_218_reg[2] ;
  wire \t_fu_218_reg[3] ;
  wire \t_fu_218_reg[4] ;
  wire \t_fu_218_reg[5] ;
  wire \t_fu_218_reg[6] ;
  wire \t_fu_218_reg[7] ;
  wire \trunc_ln40_2_reg_1968_reg[29] ;
  wire \trunc_ln40_2_reg_1968_reg[29]_0 ;
  wire [6:0]\trunc_ln_reg_1881_reg[10]_i_2 ;
  wire [3:1]\NLW_and_ln35_1_reg_1890_reg[0]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln35_1_reg_1890_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln35_1_reg_1890_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln35_1_reg_1890_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln35_reg_1886_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln35_reg_1886_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln35_reg_1886_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln35_reg_1886_reg[0]_i_5_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h00FE)) 
    \and_ln35_1_reg_1890[0]_i_2 
       (.I0(DI[1]),
        .I1(\and_ln35_1_reg_1890[0]_i_5_n_0 ),
        .I2(\t_fu_218_reg[7] ),
        .I3(\and_ln35_1_reg_1890_reg[0]_i_6_n_3 ),
        .O(and_ln35_1_fu_713_p2));
  LUT6 #(
    .INIT(64'h0000FFFF0000FFFE)) 
    \and_ln35_1_reg_1890[0]_i_5 
       (.I0(mul_ln61_reg_1947_reg[5]),
        .I1(mul_ln61_reg_1947_reg[2]),
        .I2(mul_ln61_reg_1947_reg[3]),
        .I3(mul_ln61_reg_1947_reg[4]),
        .I4(\t_fu_218[7]_i_5_n_0 ),
        .I5(mul_ln61_reg_1947_reg[6]),
        .O(\and_ln35_1_reg_1890[0]_i_5_n_0 ));
  CARRY4 \and_ln35_1_reg_1890_reg[0]_i_6 
       (.CI(\and_ln35_1_reg_1890_reg[0]_i_7_n_0 ),
        .CO({\NLW_and_ln35_1_reg_1890_reg[0]_i_6_CO_UNCONNECTED [3:1],\and_ln35_1_reg_1890_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln35_1_reg_1890_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln35_1_reg_1890_reg[0] }));
  CARRY4 \and_ln35_1_reg_1890_reg[0]_i_7 
       (.CI(\and_ln35_1_reg_1890_reg[0]_i_9_n_0 ),
        .CO({\and_ln35_1_reg_1890_reg[0]_i_7_n_0 ,\and_ln35_1_reg_1890_reg[0]_i_7_n_1 ,\and_ln35_1_reg_1890_reg[0]_i_7_n_2 ,\and_ln35_1_reg_1890_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_fu_218_reg[7] ,\t_fu_218_reg[6] ,\t_fu_218_reg[5] ,\t_fu_218_reg[4] }),
        .O(\NLW_and_ln35_1_reg_1890_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S(\and_ln35_1_reg_1890_reg[0]_i_6_0 ));
  CARRY4 \and_ln35_1_reg_1890_reg[0]_i_9 
       (.CI(1'b0),
        .CO({\and_ln35_1_reg_1890_reg[0]_i_9_n_0 ,\and_ln35_1_reg_1890_reg[0]_i_9_n_1 ,\and_ln35_1_reg_1890_reg[0]_i_9_n_2 ,\and_ln35_1_reg_1890_reg[0]_i_9_n_3 }),
        .CYINIT(1'b1),
        .DI({\t_fu_218_reg[3] ,\t_fu_218_reg[2] ,DI}),
        .O(\NLW_and_ln35_1_reg_1890_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S(\and_ln35_1_reg_1890_reg[0]_i_7_0 ));
  LUT6 #(
    .INIT(64'hFF33FF2000000000)) 
    \and_ln35_2_reg_1894[0]_i_1 
       (.I0(mul_ln61_reg_1947_reg[0]),
        .I1(\t_fu_218[7]_i_5_n_0 ),
        .I2(mul_ln61_reg_1947_reg[1]),
        .I3(\and_ln35_1_reg_1890[0]_i_5_n_0 ),
        .I4(mul_ln61_reg_1947_reg[7]),
        .I5(\and_ln35_2_reg_1894_reg[0] ),
        .O(and_ln35_2_fu_731_p2));
  LUT6 #(
    .INIT(64'h00000000FF33FF32)) 
    \and_ln35_reg_1886[0]_i_1 
       (.I0(mul_ln61_reg_1947_reg[0]),
        .I1(\t_fu_218[7]_i_5_n_0 ),
        .I2(mul_ln61_reg_1947_reg[1]),
        .I3(\and_ln35_1_reg_1890[0]_i_5_n_0 ),
        .I4(mul_ln61_reg_1947_reg[7]),
        .I5(\and_ln35_reg_1886_reg[0]_i_2_n_3 ),
        .O(and_ln35_fu_679_p2));
  CARRY4 \and_ln35_reg_1886_reg[0]_i_2 
       (.CI(\and_ln35_reg_1886_reg[0]_i_3_n_0 ),
        .CO({\NLW_and_ln35_reg_1886_reg[0]_i_2_CO_UNCONNECTED [3:1],\and_ln35_reg_1886_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln35_reg_1886_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln35_reg_1886_reg[0] }));
  CARRY4 \and_ln35_reg_1886_reg[0]_i_3 
       (.CI(\and_ln35_reg_1886_reg[0]_i_5_n_0 ),
        .CO({\and_ln35_reg_1886_reg[0]_i_3_n_0 ,\and_ln35_reg_1886_reg[0]_i_3_n_1 ,\and_ln35_reg_1886_reg[0]_i_3_n_2 ,\and_ln35_reg_1886_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_fu_218_reg[7] ,\t_fu_218_reg[6] ,\t_fu_218_reg[5] ,\t_fu_218_reg[4] }),
        .O(\NLW_and_ln35_reg_1886_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S(\and_ln35_reg_1886_reg[0]_i_2_0 ));
  CARRY4 \and_ln35_reg_1886_reg[0]_i_5 
       (.CI(1'b0),
        .CO({\and_ln35_reg_1886_reg[0]_i_5_n_0 ,\and_ln35_reg_1886_reg[0]_i_5_n_1 ,\and_ln35_reg_1886_reg[0]_i_5_n_2 ,\and_ln35_reg_1886_reg[0]_i_5_n_3 }),
        .CYINIT(1'b1),
        .DI({\t_fu_218_reg[3] ,\t_fu_218_reg[2] ,DI}),
        .O(\NLW_and_ln35_reg_1886_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S(\and_ln35_reg_1886_reg[0]_i_3_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0BBB0000)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I1(ap_done_cache),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\ap_CS_fsm_reg[4]_0 [1]),
        .I5(\ap_CS_fsm_reg[4]_0 [0]),
        .O(ap_loop_exit_ready_pp0_iter3_reg_reg[0]));
  LUT5 #(
    .INIT(32'h88F80000)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(ap_done_cache),
        .I3(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I4(\ap_CS_fsm_reg[4]_0 [1]),
        .O(ap_loop_exit_ready_pp0_iter3_reg_reg[1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hFFFF5DDD5DDD5DDD)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg_reg),
        .I3(E),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \mem_reg[5][0]_srl6_i_3__0 
       (.I0(\trunc_ln40_2_reg_1968_reg[29]_0 ),
        .I1(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(icmp_ln39_reg_1877),
        .O(\icmp_ln153_reg_1873_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000C0000000D555)) 
    mul_ln61_1_reg_1952_reg_i_1
       (.I0(mul_ln61_reg_1947_reg[1]),
        .I1(ap_loop_init_int),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(Q[0]),
        .I4(\and_ln35_1_reg_1890[0]_i_5_n_0 ),
        .I5(mul_ln61_reg_1947_reg[7]),
        .O(\t_fu_218_reg[1] [7]));
  LUT6 #(
    .INIT(64'h3FFFEAAA0000D555)) 
    mul_ln61_1_reg_1952_reg_i_2
       (.I0(mul_ln61_reg_1947_reg[1]),
        .I1(ap_loop_init_int),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(Q[0]),
        .I4(\and_ln35_1_reg_1890[0]_i_5_n_0 ),
        .I5(mul_ln61_reg_1947_reg[7]),
        .O(\t_fu_218_reg[1] [6]));
  LUT6 #(
    .INIT(64'h33FF33FE00CC00CD)) 
    mul_ln61_1_reg_1952_reg_i_3
       (.I0(mul_ln61_reg_1947_reg[1]),
        .I1(\t_fu_218[7]_i_5_n_0 ),
        .I2(mul_ln61_reg_1947_reg[5]),
        .I3(mul_ln61_reg_1947_reg_i_10_n_0),
        .I4(mul_ln61_reg_1947_reg[4]),
        .I5(mul_ln61_reg_1947_reg[6]),
        .O(\t_fu_218_reg[1] [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFECCCCCCCD)) 
    mul_ln61_1_reg_1952_reg_i_4
       (.I0(mul_ln61_reg_1947_reg[1]),
        .I1(\t_fu_218[7]_i_5_n_0 ),
        .I2(mul_ln61_reg_1947_reg[4]),
        .I3(mul_ln61_reg_1947_reg[3]),
        .I4(mul_ln61_reg_1947_reg[2]),
        .I5(mul_ln61_reg_1947_reg[5]),
        .O(\t_fu_218_reg[1] [4]));
  LUT6 #(
    .INIT(64'h3FFFEAAA0000D555)) 
    mul_ln61_1_reg_1952_reg_i_5
       (.I0(mul_ln61_reg_1947_reg[1]),
        .I1(ap_loop_init_int),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(Q[0]),
        .I4(mul_ln61_reg_1947_reg_i_10_n_0),
        .I5(mul_ln61_reg_1947_reg[4]),
        .O(\t_fu_218_reg[1] [3]));
  LUT6 #(
    .INIT(64'hFCCCCCCCF9999999)) 
    mul_ln61_1_reg_1952_reg_i_6
       (.I0(mul_ln61_reg_1947_reg[2]),
        .I1(mul_ln61_reg_1947_reg[3]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I4(Q[0]),
        .I5(mul_ln61_reg_1947_reg[1]),
        .O(\t_fu_218_reg[1] [2]));
  LUT5 #(
    .INIT(32'hEAAAD555)) 
    mul_ln61_1_reg_1952_reg_i_7
       (.I0(mul_ln61_reg_1947_reg[1]),
        .I1(Q[0]),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(mul_ln61_reg_1947_reg[2]),
        .O(\t_fu_218_reg[1] [1]));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln61_1_reg_1952_reg_i_8
       (.I0(Q[0]),
        .I1(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(mul_ln61_reg_1947_reg[1]),
        .O(\t_fu_218_reg[1] [0]));
  LUT6 #(
    .INIT(64'h1000000011111111)) 
    mul_ln61_2_reg_1957_reg_i_1
       (.I0(\t_fu_218[6]_i_2_n_0 ),
        .I1(\and_ln35_1_reg_1890[0]_i_5_n_0 ),
        .I2(Q[0]),
        .I3(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(mul_ln61_reg_1947_reg[7]),
        .O(\ap_CS_fsm_reg[0] [7]));
  LUT6 #(
    .INIT(64'h1EEEEEEE11111111)) 
    mul_ln61_2_reg_1957_reg_i_2
       (.I0(\t_fu_218[6]_i_2_n_0 ),
        .I1(\and_ln35_1_reg_1890[0]_i_5_n_0 ),
        .I2(Q[0]),
        .I3(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(mul_ln61_reg_1947_reg[7]),
        .O(\ap_CS_fsm_reg[0] [6]));
  LUT6 #(
    .INIT(64'h0505FFFE05050001)) 
    mul_ln61_2_reg_1957_reg_i_3
       (.I0(\t_fu_218[6]_i_2_n_0 ),
        .I1(mul_ln61_reg_1947_reg[5]),
        .I2(mul_ln61_reg_1947_reg_i_10_n_0),
        .I3(mul_ln61_reg_1947_reg[4]),
        .I4(\t_fu_218[7]_i_5_n_0 ),
        .I5(mul_ln61_reg_1947_reg[6]),
        .O(\ap_CS_fsm_reg[0] [5]));
  LUT6 #(
    .INIT(64'h5555FFFE55550001)) 
    mul_ln61_2_reg_1957_reg_i_4
       (.I0(\t_fu_218[6]_i_2_n_0 ),
        .I1(mul_ln61_reg_1947_reg[4]),
        .I2(mul_ln61_reg_1947_reg[3]),
        .I3(mul_ln61_reg_1947_reg[2]),
        .I4(\t_fu_218[7]_i_5_n_0 ),
        .I5(mul_ln61_reg_1947_reg[5]),
        .O(\ap_CS_fsm_reg[0] [4]));
  LUT6 #(
    .INIT(64'hFFF0FEF1FEF1FEF1)) 
    mul_ln61_2_reg_1957_reg_i_5
       (.I0(mul_ln61_reg_1947_reg[2]),
        .I1(mul_ln61_reg_1947_reg[3]),
        .I2(\t_fu_218[7]_i_5_n_0 ),
        .I3(mul_ln61_reg_1947_reg[4]),
        .I4(mul_ln61_reg_1947_reg[0]),
        .I5(mul_ln61_reg_1947_reg[1]),
        .O(\ap_CS_fsm_reg[0] [3]));
  LUT6 #(
    .INIT(64'h0CCCCCCCF9999999)) 
    mul_ln61_2_reg_1957_reg_i_6
       (.I0(mul_ln61_reg_1947_reg[2]),
        .I1(mul_ln61_reg_1947_reg[3]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I4(Q[0]),
        .I5(\t_fu_218[6]_i_2_n_0 ),
        .O(\ap_CS_fsm_reg[0] [2]));
  LUT6 #(
    .INIT(64'hEAAAD555D555D555)) 
    mul_ln61_2_reg_1957_reg_i_7
       (.I0(mul_ln61_reg_1947_reg[2]),
        .I1(ap_loop_init_int),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(Q[0]),
        .I4(mul_ln61_reg_1947_reg[0]),
        .I5(mul_ln61_reg_1947_reg[1]),
        .O(\ap_CS_fsm_reg[0] [1]));
  LUT6 #(
    .INIT(64'h1000000011111111)) 
    mul_ln61_reg_1947_reg_i_1
       (.I0(mul_ln61_reg_1947_reg_i_9_n_0),
        .I1(\and_ln35_1_reg_1890[0]_i_5_n_0 ),
        .I2(Q[0]),
        .I3(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(mul_ln61_reg_1947_reg[7]),
        .O(B[8]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h3FFF2AAA)) 
    mul_ln61_reg_1947_reg_i_10
       (.I0(mul_ln61_reg_1947_reg[3]),
        .I1(Q[0]),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(mul_ln61_reg_1947_reg[2]),
        .O(mul_ln61_reg_1947_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'h1EEEEEEE11111111)) 
    mul_ln61_reg_1947_reg_i_2
       (.I0(mul_ln61_reg_1947_reg_i_9_n_0),
        .I1(\and_ln35_1_reg_1890[0]_i_5_n_0 ),
        .I2(Q[0]),
        .I3(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(mul_ln61_reg_1947_reg[7]),
        .O(B[7]));
  LUT6 #(
    .INIT(64'h0505FFFE05050001)) 
    mul_ln61_reg_1947_reg_i_3
       (.I0(mul_ln61_reg_1947_reg_i_9_n_0),
        .I1(mul_ln61_reg_1947_reg[5]),
        .I2(mul_ln61_reg_1947_reg_i_10_n_0),
        .I3(mul_ln61_reg_1947_reg[4]),
        .I4(\t_fu_218[7]_i_5_n_0 ),
        .I5(mul_ln61_reg_1947_reg[6]),
        .O(B[6]));
  LUT6 #(
    .INIT(64'h5555FFFE55550001)) 
    mul_ln61_reg_1947_reg_i_4
       (.I0(mul_ln61_reg_1947_reg_i_9_n_0),
        .I1(mul_ln61_reg_1947_reg[4]),
        .I2(mul_ln61_reg_1947_reg[3]),
        .I3(mul_ln61_reg_1947_reg[2]),
        .I4(\t_fu_218[7]_i_5_n_0 ),
        .I5(mul_ln61_reg_1947_reg[5]),
        .O(B[5]));
  LUT6 #(
    .INIT(64'hFFF0FFF0FFF0FEF1)) 
    mul_ln61_reg_1947_reg_i_5
       (.I0(mul_ln61_reg_1947_reg[2]),
        .I1(mul_ln61_reg_1947_reg[3]),
        .I2(\t_fu_218[7]_i_5_n_0 ),
        .I3(mul_ln61_reg_1947_reg[4]),
        .I4(mul_ln61_reg_1947_reg[0]),
        .I5(mul_ln61_reg_1947_reg[1]),
        .O(B[4]));
  LUT6 #(
    .INIT(64'h0CCCCCCCF9999999)) 
    mul_ln61_reg_1947_reg_i_6
       (.I0(mul_ln61_reg_1947_reg[2]),
        .I1(mul_ln61_reg_1947_reg[3]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I4(Q[0]),
        .I5(mul_ln61_reg_1947_reg_i_9_n_0),
        .O(B[3]));
  LUT6 #(
    .INIT(64'hFEEEEEEEF1111111)) 
    mul_ln61_reg_1947_reg_i_7
       (.I0(mul_ln61_reg_1947_reg[1]),
        .I1(mul_ln61_reg_1947_reg[0]),
        .I2(Q[0]),
        .I3(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(mul_ln61_reg_1947_reg[2]),
        .O(B[2]));
  LUT5 #(
    .INIT(32'hEAAAD555)) 
    mul_ln61_reg_1947_reg_i_8
       (.I0(mul_ln61_reg_1947_reg[1]),
        .I1(ap_loop_init_int),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(Q[0]),
        .I4(mul_ln61_reg_1947_reg[0]),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h3FFF2AAA)) 
    mul_ln61_reg_1947_reg_i_9
       (.I0(mul_ln61_reg_1947_reg[0]),
        .I1(Q[0]),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(mul_ln61_reg_1947_reg[1]),
        .O(mul_ln61_reg_1947_reg_i_9_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    \phi_mul_fu_214[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I2(Q[0]),
        .I3(\phi_mul_fu_214_reg[0] ),
        .O(phi_mul_fu_2140));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_1866[0]_i_1 
       (.I0(mul_ln61_reg_1947_reg[0]),
        .I1(ap_loop_init_int),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(Q[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_1866[1]_i_1 
       (.I0(mul_ln61_reg_1947_reg[1]),
        .I1(ap_loop_init_int),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(Q[0]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_1866[2]_i_1 
       (.I0(mul_ln61_reg_1947_reg[2]),
        .I1(ap_loop_init_int),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(Q[0]),
        .O(\t_fu_218_reg[2] ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_1866[3]_i_1 
       (.I0(mul_ln61_reg_1947_reg[3]),
        .I1(ap_loop_init_int),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(Q[0]),
        .O(\t_fu_218_reg[3] ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_1866[4]_i_1 
       (.I0(mul_ln61_reg_1947_reg[4]),
        .I1(ap_loop_init_int),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(Q[0]),
        .O(\t_fu_218_reg[4] ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_1866[5]_i_1 
       (.I0(mul_ln61_reg_1947_reg[5]),
        .I1(ap_loop_init_int),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(Q[0]),
        .O(\t_fu_218_reg[5] ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_1866[6]_i_1 
       (.I0(mul_ln61_reg_1947_reg[6]),
        .I1(ap_loop_init_int),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(Q[0]),
        .O(\t_fu_218_reg[6] ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_1866[7]_i_1 
       (.I0(mul_ln61_reg_1947_reg[7]),
        .I1(ap_loop_init_int),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(Q[0]),
        .O(\t_fu_218_reg[7] ));
  LUT4 #(
    .INIT(16'h80FF)) 
    \t_fu_218[0]_i_1 
       (.I0(Q[0]),
        .I1(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(mul_ln61_reg_1947_reg[0]),
        .O(B[0]));
  LUT5 #(
    .INIT(32'h15552AAA)) 
    \t_fu_218[1]_i_1 
       (.I0(mul_ln61_reg_1947_reg[0]),
        .I1(ap_loop_init_int),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(Q[0]),
        .I4(mul_ln61_reg_1947_reg[1]),
        .O(\ap_CS_fsm_reg[0] [0]));
  LUT6 #(
    .INIT(64'h066666660AAAAAAA)) 
    \t_fu_218[2]_i_1 
       (.I0(mul_ln61_reg_1947_reg[2]),
        .I1(mul_ln61_reg_1947_reg[1]),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I4(Q[0]),
        .I5(mul_ln61_reg_1947_reg[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0777777708888888)) 
    \t_fu_218[3]_i_1 
       (.I0(mul_ln61_reg_1947_reg[2]),
        .I1(\t_fu_218[6]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(mul_ln61_reg_1947_reg[3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \t_fu_218[4]_i_1 
       (.I0(mul_ln61_reg_1947_reg[0]),
        .I1(mul_ln61_reg_1947_reg[1]),
        .I2(mul_ln61_reg_1947_reg[3]),
        .I3(mul_ln61_reg_1947_reg[2]),
        .I4(\t_fu_218[7]_i_5_n_0 ),
        .I5(mul_ln61_reg_1947_reg[4]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h070F0F0F08000000)) 
    \t_fu_218[5]_i_1 
       (.I0(mul_ln61_reg_1947_reg[4]),
        .I1(mul_ln61_reg_1947_reg[2]),
        .I2(\t_fu_218[7]_i_5_n_0 ),
        .I3(mul_ln61_reg_1947_reg[3]),
        .I4(\t_fu_218[6]_i_2_n_0 ),
        .I5(mul_ln61_reg_1947_reg[5]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_fu_218[6]_i_1 
       (.I0(\t_fu_218_reg[2] ),
        .I1(\t_fu_218_reg[3] ),
        .I2(\t_fu_218[6]_i_2_n_0 ),
        .I3(\t_fu_218_reg[5] ),
        .I4(\t_fu_218_reg[4] ),
        .I5(\t_fu_218_reg[6] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h2AAA0000)) 
    \t_fu_218[6]_i_2 
       (.I0(mul_ln61_reg_1947_reg[0]),
        .I1(Q[0]),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(mul_ln61_reg_1947_reg[1]),
        .O(\t_fu_218[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5700000000000000)) 
    \t_fu_218[7]_i_1 
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(t_fu_2181),
        .O(SR));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \t_fu_218[7]_i_3 
       (.I0(mul_ln61_reg_1947_reg[6]),
        .I1(mul_ln61_reg_1947_reg[4]),
        .I2(mul_ln61_reg_1947_reg[5]),
        .I3(\t_fu_218[7]_i_4_n_0 ),
        .I4(\t_fu_218[7]_i_5_n_0 ),
        .I5(mul_ln61_reg_1947_reg[7]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h2AAA000000000000)) 
    \t_fu_218[7]_i_4 
       (.I0(mul_ln61_reg_1947_reg[2]),
        .I1(ap_loop_init_int),
        .I2(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I3(Q[0]),
        .I4(mul_ln61_reg_1947_reg[3]),
        .I5(\t_fu_218[6]_i_2_n_0 ),
        .O(\t_fu_218[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \t_fu_218[7]_i_5 
       (.I0(Q[0]),
        .I1(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\t_fu_218[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \trunc_ln40_2_reg_1968[29]_i_1 
       (.I0(Q[1]),
        .I1(dout_vld_reg),
        .I2(aw_ARREADY),
        .I3(\icmp_ln153_reg_1873_reg[0] ),
        .I4(bi_ARREADY),
        .I5(\icmp_ln153_reg_1873_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h40400000F0400000)) 
    \trunc_ln40_2_reg_1968[29]_i_3 
       (.I0(bi_RVALID),
        .I1(icmp_ln39_reg_1877_pp0_iter2_reg),
        .I2(icmp_ln153_reg_1873_pp0_iter2_reg),
        .I3(and_ln35_reg_1886_pp0_iter2_reg),
        .I4(\trunc_ln40_2_reg_1968_reg[29] ),
        .I5(aw_RVALID),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h8A800000)) 
    \trunc_ln40_2_reg_1968[29]_i_4 
       (.I0(\trunc_ln40_2_reg_1968_reg[29]_0 ),
        .I1(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(and_ln35_reg_1886),
        .O(\icmp_ln153_reg_1873_reg[0] ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \trunc_ln_reg_1881[10]_i_11 
       (.I0(A[6]),
        .I1(\t_fu_218_reg[7] ),
        .I2(\trunc_ln_reg_1881_reg[10]_i_2 [5]),
        .I3(A[7]),
        .I4(\trunc_ln_reg_1881_reg[10]_i_2 [6]),
        .O(p_mid_reg_742_reg_0[3]));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln_reg_1881[10]_i_12 
       (.I0(A[5]),
        .I1(\t_fu_218_reg[6] ),
        .I2(\trunc_ln_reg_1881_reg[10]_i_2 [4]),
        .I3(A[6]),
        .I4(\trunc_ln_reg_1881_reg[10]_i_2 [5]),
        .I5(\t_fu_218_reg[7] ),
        .O(p_mid_reg_742_reg_0[2]));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln_reg_1881[10]_i_13 
       (.I0(A[4]),
        .I1(\t_fu_218_reg[5] ),
        .I2(\trunc_ln_reg_1881_reg[10]_i_2 [3]),
        .I3(A[5]),
        .I4(\trunc_ln_reg_1881_reg[10]_i_2 [4]),
        .I5(\t_fu_218_reg[6] ),
        .O(p_mid_reg_742_reg_0[1]));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln_reg_1881[10]_i_14 
       (.I0(A[3]),
        .I1(\t_fu_218_reg[4] ),
        .I2(\trunc_ln_reg_1881_reg[10]_i_2 [2]),
        .I3(A[4]),
        .I4(\trunc_ln_reg_1881_reg[10]_i_2 [3]),
        .I5(\t_fu_218_reg[5] ),
        .O(p_mid_reg_742_reg_0[0]));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln_reg_1881[6]_i_11 
       (.I0(A[2]),
        .I1(\t_fu_218_reg[3] ),
        .I2(\trunc_ln_reg_1881_reg[10]_i_2 [1]),
        .I3(\trunc_ln_reg_1881_reg[10]_i_2 [2]),
        .I4(A[3]),
        .I5(\t_fu_218_reg[4] ),
        .O(p_mid_reg_742_reg[2]));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln_reg_1881[6]_i_12 
       (.I0(A[1]),
        .I1(\t_fu_218_reg[2] ),
        .I2(\trunc_ln_reg_1881_reg[10]_i_2 [0]),
        .I3(A[2]),
        .I4(\trunc_ln_reg_1881_reg[10]_i_2 [1]),
        .I5(\t_fu_218_reg[3] ),
        .O(p_mid_reg_742_reg[1]));
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    \trunc_ln_reg_1881[6]_i_13 
       (.I0(DI[1]),
        .I1(A[0]),
        .I2(A[1]),
        .I3(\trunc_ln_reg_1881_reg[10]_i_2 [0]),
        .I4(\t_fu_218_reg[2] ),
        .O(p_mid_reg_742_reg[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1
   (grp_fu_510_ce,
    E,
    add_ln40_5_reg_19320,
    t_fu_2181,
    \and_ln35_1_reg_1890_pp0_iter2_reg_reg[0] ,
    full_n_reg,
    dout_vld_reg,
    \icmp_ln153_reg_1873_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter2_reg_rep__1,
    dout_vld_reg_0,
    buff0_reg_0,
    ap_clk,
    \buff0_reg[16]__0_0 ,
    \trunc_ln40_3_reg_2005_reg[29] ,
    \trunc_ln40_3_reg_2005_reg[29]_0 ,
    bi_ARREADY,
    and_ln35_1_reg_1890_pp0_iter2_reg,
    aw_RVALID,
    icmp_ln153_reg_1873_pp0_iter2_reg,
    and_ln35_reg_1886_pp0_iter2_reg,
    tmp_product__0_0,
    bi_RVALID,
    mul_ln61_2_reg_1957_reg,
    icmp_ln39_reg_1877_pp0_iter2_reg,
    aw_ARREADY,
    and_ln35_1_reg_1890,
    mul_i_i_reg_1898_reg,
    grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    icmp_ln39_reg_1877,
    and_ln35_2_reg_1894_pp0_iter2_reg,
    mul_ln61_2_reg_1957_reg_0,
    and_ln35_2_reg_1894,
    mul_ln61_2_reg_1957_reg_1,
    icmp_ln153_reg_1873_pp0_iter3_reg,
    and_ln35_2_reg_1894_pp0_iter3_reg,
    icmp_ln153_reg_1873_pp0_iter1_reg,
    and_ln35_2_reg_1894_pp0_iter1_reg,
    buff0_reg_1,
    buff0_reg_2,
    tmp_product__0_1,
    buff0_reg_3,
    D,
    tmp_product_0,
    tmp_product__0_2,
    buff0_reg_4,
    buff0_reg_5,
    tmp_product_1,
    tmp_product_2,
    tmp_product_i_64_0);
  output grp_fu_510_ce;
  output [0:0]E;
  output add_ln40_5_reg_19320;
  output t_fu_2181;
  output \and_ln35_1_reg_1890_pp0_iter2_reg_reg[0] ;
  output full_n_reg;
  output dout_vld_reg;
  output \icmp_ln153_reg_1873_pp0_iter1_reg_reg[0] ;
  output ap_enable_reg_pp0_iter2_reg_rep__1;
  output dout_vld_reg_0;
  output [31:0]buff0_reg_0;
  input ap_clk;
  input [0:0]\buff0_reg[16]__0_0 ;
  input \trunc_ln40_3_reg_2005_reg[29] ;
  input \trunc_ln40_3_reg_2005_reg[29]_0 ;
  input bi_ARREADY;
  input and_ln35_1_reg_1890_pp0_iter2_reg;
  input aw_RVALID;
  input icmp_ln153_reg_1873_pp0_iter2_reg;
  input and_ln35_reg_1886_pp0_iter2_reg;
  input tmp_product__0_0;
  input bi_RVALID;
  input mul_ln61_2_reg_1957_reg;
  input icmp_ln39_reg_1877_pp0_iter2_reg;
  input aw_ARREADY;
  input and_ln35_1_reg_1890;
  input mul_i_i_reg_1898_reg;
  input grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input icmp_ln39_reg_1877;
  input and_ln35_2_reg_1894_pp0_iter2_reg;
  input mul_ln61_2_reg_1957_reg_0;
  input and_ln35_2_reg_1894;
  input mul_ln61_2_reg_1957_reg_1;
  input icmp_ln153_reg_1873_pp0_iter3_reg;
  input and_ln35_2_reg_1894_pp0_iter3_reg;
  input icmp_ln153_reg_1873_pp0_iter1_reg;
  input and_ln35_2_reg_1894_pp0_iter1_reg;
  input [31:0]buff0_reg_1;
  input [31:0]buff0_reg_2;
  input tmp_product__0_1;
  input buff0_reg_3;
  input [31:0]D;
  input [31:0]tmp_product_0;
  input tmp_product__0_2;
  input [31:0]buff0_reg_4;
  input [31:0]buff0_reg_5;
  input [31:0]tmp_product_1;
  input [31:0]tmp_product_2;
  input tmp_product_i_64_0;

  wire [31:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire add_ln40_5_reg_19320;
  wire and_ln35_1_reg_1890;
  wire \and_ln35_1_reg_1890[0]_i_4_n_0 ;
  wire and_ln35_1_reg_1890_pp0_iter2_reg;
  wire \and_ln35_1_reg_1890_pp0_iter2_reg_reg[0] ;
  wire and_ln35_2_reg_1894;
  wire and_ln35_2_reg_1894_pp0_iter1_reg;
  wire and_ln35_2_reg_1894_pp0_iter2_reg;
  wire and_ln35_2_reg_1894_pp0_iter3_reg;
  wire and_ln35_reg_1886_pp0_iter2_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter2_reg_rep__1;
  wire ap_phi_reg_pp0_iter2_in_a_reg_4141;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire [0:0]\buff0_reg[16]__0_0 ;
  wire \buff0_reg[16]__0_n_0 ;
  wire [31:0]buff0_reg_0;
  wire [31:0]buff0_reg_1;
  wire [31:0]buff0_reg_2;
  wire buff0_reg_3;
  wire [31:0]buff0_reg_4;
  wire [31:0]buff0_reg_5;
  wire buff0_reg_i_16_n_0;
  wire buff0_reg_i_17_n_0;
  wire buff0_reg_i_18_n_0;
  wire buff0_reg_i_19_n_0;
  wire buff0_reg_i_20_n_0;
  wire buff0_reg_i_21_n_0;
  wire buff0_reg_i_22_n_0;
  wire buff0_reg_i_23_n_0;
  wire buff0_reg_i_24_n_0;
  wire buff0_reg_i_25_n_0;
  wire buff0_reg_i_26_n_0;
  wire buff0_reg_i_27_n_0;
  wire buff0_reg_i_28_n_0;
  wire buff0_reg_i_29_n_0;
  wire buff0_reg_i_30_n_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire full_n_reg;
  wire grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg;
  wire grp_fu_510_ce;
  wire [31:0]grp_fu_510_p0;
  wire [31:0]grp_fu_510_p1;
  wire icmp_ln153_reg_1873_pp0_iter1_reg;
  wire \icmp_ln153_reg_1873_pp0_iter1_reg_reg[0] ;
  wire icmp_ln153_reg_1873_pp0_iter2_reg;
  wire icmp_ln153_reg_1873_pp0_iter3_reg;
  wire icmp_ln39_reg_1877;
  wire icmp_ln39_reg_1877_pp0_iter2_reg;
  wire mul_i_i_reg_1898_reg;
  wire mul_ln61_2_reg_1957_reg;
  wire mul_ln61_2_reg_1957_reg_0;
  wire mul_ln61_2_reg_1957_reg_1;
  wire \reg_538[19]_i_2_n_0 ;
  wire \reg_538[19]_i_3_n_0 ;
  wire \reg_538[19]_i_4_n_0 ;
  wire \reg_538[23]_i_2_n_0 ;
  wire \reg_538[23]_i_3_n_0 ;
  wire \reg_538[23]_i_4_n_0 ;
  wire \reg_538[23]_i_5_n_0 ;
  wire \reg_538[27]_i_2_n_0 ;
  wire \reg_538[27]_i_3_n_0 ;
  wire \reg_538[27]_i_4_n_0 ;
  wire \reg_538[27]_i_5_n_0 ;
  wire \reg_538[31]_i_4_n_0 ;
  wire \reg_538[31]_i_5_n_0 ;
  wire \reg_538[31]_i_6_n_0 ;
  wire \reg_538[31]_i_7_n_0 ;
  wire \reg_538_reg[19]_i_1_n_0 ;
  wire \reg_538_reg[19]_i_1_n_1 ;
  wire \reg_538_reg[19]_i_1_n_2 ;
  wire \reg_538_reg[19]_i_1_n_3 ;
  wire \reg_538_reg[23]_i_1_n_0 ;
  wire \reg_538_reg[23]_i_1_n_1 ;
  wire \reg_538_reg[23]_i_1_n_2 ;
  wire \reg_538_reg[23]_i_1_n_3 ;
  wire \reg_538_reg[27]_i_1_n_0 ;
  wire \reg_538_reg[27]_i_1_n_1 ;
  wire \reg_538_reg[27]_i_1_n_2 ;
  wire \reg_538_reg[27]_i_1_n_3 ;
  wire \reg_538_reg[31]_i_2_n_1 ;
  wire \reg_538_reg[31]_i_2_n_2 ;
  wire \reg_538_reg[31]_i_2_n_3 ;
  wire t_fu_2181;
  wire [31:0]tmp_product_0;
  wire [31:0]tmp_product_1;
  wire [31:0]tmp_product_2;
  wire tmp_product__0_0;
  wire tmp_product__0_1;
  wire tmp_product__0_2;
  wire tmp_product__0_i_18_n_0;
  wire tmp_product__0_i_19_n_0;
  wire tmp_product__0_i_20_n_0;
  wire tmp_product__0_i_21_n_0;
  wire tmp_product__0_i_22_n_0;
  wire tmp_product__0_i_23_n_0;
  wire tmp_product__0_i_24_n_0;
  wire tmp_product__0_i_25_n_0;
  wire tmp_product__0_i_26_n_0;
  wire tmp_product__0_i_27_n_0;
  wire tmp_product__0_i_28_n_0;
  wire tmp_product__0_i_29_n_0;
  wire tmp_product__0_i_30_n_0;
  wire tmp_product__0_i_31_n_0;
  wire tmp_product__0_i_32_n_0;
  wire tmp_product__0_i_33_n_0;
  wire tmp_product__0_i_34_n_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_i_33_n_0;
  wire tmp_product_i_34_n_0;
  wire tmp_product_i_35_n_0;
  wire tmp_product_i_36_n_0;
  wire tmp_product_i_37_n_0;
  wire tmp_product_i_38_n_0;
  wire tmp_product_i_39_n_0;
  wire tmp_product_i_40_n_0;
  wire tmp_product_i_41_n_0;
  wire tmp_product_i_42_n_0;
  wire tmp_product_i_43_n_0;
  wire tmp_product_i_44_n_0;
  wire tmp_product_i_45_n_0;
  wire tmp_product_i_46_n_0;
  wire tmp_product_i_47_n_0;
  wire tmp_product_i_48_n_0;
  wire tmp_product_i_49_n_0;
  wire tmp_product_i_50_n_0;
  wire tmp_product_i_51_n_0;
  wire tmp_product_i_52_n_0;
  wire tmp_product_i_53_n_0;
  wire tmp_product_i_54_n_0;
  wire tmp_product_i_55_n_0;
  wire tmp_product_i_56_n_0;
  wire tmp_product_i_57_n_0;
  wire tmp_product_i_58_n_0;
  wire tmp_product_i_59_n_0;
  wire tmp_product_i_60_n_0;
  wire tmp_product_i_61_n_0;
  wire tmp_product_i_62_n_0;
  wire tmp_product_i_63_n_0;
  wire tmp_product_i_64_0;
  wire tmp_product_i_64_n_0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire \trunc_ln40_1_reg_1927[29]_i_3_n_0 ;
  wire \trunc_ln40_3_reg_2005_reg[29] ;
  wire \trunc_ln40_3_reg_2005_reg[29]_0 ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_reg_538_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'h02)) 
    \and_ln35_1_reg_1890[0]_i_1 
       (.I0(Q[0]),
        .I1(dout_vld_reg_0),
        .I2(\and_ln35_1_reg_1890[0]_i_4_n_0 ),
        .O(t_fu_2181));
  LUT6 #(
    .INIT(64'h44000000F4000000)) 
    \and_ln35_1_reg_1890[0]_i_3 
       (.I0(aw_RVALID),
        .I1(and_ln35_2_reg_1894_pp0_iter2_reg),
        .I2(and_ln35_1_reg_1890_pp0_iter2_reg),
        .I3(icmp_ln153_reg_1873_pp0_iter2_reg),
        .I4(mul_ln61_2_reg_1957_reg_0),
        .I5(bi_RVALID),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h20002000F0002000)) 
    \and_ln35_1_reg_1890[0]_i_4 
       (.I0(and_ln35_2_reg_1894),
        .I1(aw_ARREADY),
        .I2(mul_ln61_2_reg_1957_reg_1),
        .I3(mul_i_i_reg_1898_reg),
        .I4(and_ln35_1_reg_1890),
        .I5(bi_ARREADY),
        .O(\and_ln35_1_reg_1890[0]_i_4_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_510_p1[31],grp_fu_510_p1[31],grp_fu_510_p1[31],grp_fu_510_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_510_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_105),
        .Q(buff0_reg_0[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_95),
        .Q(buff0_reg_0[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_94),
        .Q(buff0_reg_0[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_93),
        .Q(buff0_reg_0[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_92),
        .Q(buff0_reg_0[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_91),
        .Q(buff0_reg_0[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_90),
        .Q(buff0_reg_0[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_104),
        .Q(buff0_reg_0[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_103),
        .Q(buff0_reg_0[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_102),
        .Q(buff0_reg_0[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_101),
        .Q(buff0_reg_0[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_100),
        .Q(buff0_reg_0[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_99),
        .Q(buff0_reg_0[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_98),
        .Q(buff0_reg_0[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_97),
        .Q(buff0_reg_0[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_96),
        .Q(buff0_reg_0[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    buff0_reg_i_10__0
       (.I0(buff0_reg_i_25_n_0),
        .I1(buff0_reg_1[22]),
        .I2(buff0_reg_3),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(buff0_reg_2[22]),
        .O(grp_fu_510_p1[22]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    buff0_reg_i_11__0
       (.I0(buff0_reg_i_26_n_0),
        .I1(buff0_reg_1[21]),
        .I2(buff0_reg_3),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(buff0_reg_2[21]),
        .O(grp_fu_510_p1[21]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    buff0_reg_i_12__0
       (.I0(buff0_reg_i_27_n_0),
        .I1(buff0_reg_1[20]),
        .I2(buff0_reg_3),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(buff0_reg_2[20]),
        .O(grp_fu_510_p1[20]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    buff0_reg_i_13__0
       (.I0(buff0_reg_i_28_n_0),
        .I1(buff0_reg_1[19]),
        .I2(buff0_reg_3),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(buff0_reg_2[19]),
        .O(grp_fu_510_p1[19]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    buff0_reg_i_14__0
       (.I0(buff0_reg_i_29_n_0),
        .I1(buff0_reg_1[18]),
        .I2(buff0_reg_3),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(buff0_reg_2[18]),
        .O(grp_fu_510_p1[18]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    buff0_reg_i_15__0
       (.I0(buff0_reg_i_30_n_0),
        .I1(buff0_reg_1[17]),
        .I2(buff0_reg_3),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(buff0_reg_2[17]),
        .O(grp_fu_510_p1[17]));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    buff0_reg_i_16
       (.I0(buff0_reg_4[31]),
        .I1(buff0_reg_5[31]),
        .I2(buff0_reg_3),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(buff0_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    buff0_reg_i_17
       (.I0(buff0_reg_4[30]),
        .I1(buff0_reg_5[30]),
        .I2(buff0_reg_3),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(buff0_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    buff0_reg_i_18
       (.I0(buff0_reg_4[29]),
        .I1(buff0_reg_5[29]),
        .I2(buff0_reg_3),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(buff0_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    buff0_reg_i_19
       (.I0(buff0_reg_4[28]),
        .I1(buff0_reg_5[28]),
        .I2(buff0_reg_3),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(buff0_reg_i_19_n_0));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    buff0_reg_i_1__0
       (.I0(buff0_reg_i_16_n_0),
        .I1(buff0_reg_1[31]),
        .I2(buff0_reg_3),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(buff0_reg_2[31]),
        .O(grp_fu_510_p1[31]));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    buff0_reg_i_20
       (.I0(buff0_reg_4[27]),
        .I1(buff0_reg_5[27]),
        .I2(buff0_reg_3),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(buff0_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    buff0_reg_i_21
       (.I0(buff0_reg_4[26]),
        .I1(buff0_reg_5[26]),
        .I2(buff0_reg_3),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(buff0_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    buff0_reg_i_22
       (.I0(buff0_reg_4[25]),
        .I1(buff0_reg_5[25]),
        .I2(buff0_reg_3),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(buff0_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    buff0_reg_i_23
       (.I0(buff0_reg_4[24]),
        .I1(buff0_reg_5[24]),
        .I2(buff0_reg_3),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(buff0_reg_i_23_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    buff0_reg_i_24
       (.I0(buff0_reg_4[23]),
        .I1(buff0_reg_5[23]),
        .I2(buff0_reg_3),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(buff0_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    buff0_reg_i_25
       (.I0(buff0_reg_4[22]),
        .I1(buff0_reg_5[22]),
        .I2(buff0_reg_3),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(buff0_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    buff0_reg_i_26
       (.I0(buff0_reg_4[21]),
        .I1(buff0_reg_5[21]),
        .I2(buff0_reg_3),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(buff0_reg_i_26_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    buff0_reg_i_27
       (.I0(buff0_reg_4[20]),
        .I1(buff0_reg_5[20]),
        .I2(buff0_reg_3),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(buff0_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    buff0_reg_i_28
       (.I0(buff0_reg_4[19]),
        .I1(buff0_reg_5[19]),
        .I2(buff0_reg_3),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(buff0_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    buff0_reg_i_29
       (.I0(buff0_reg_4[18]),
        .I1(buff0_reg_5[18]),
        .I2(buff0_reg_3),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(buff0_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    buff0_reg_i_2__0
       (.I0(buff0_reg_i_17_n_0),
        .I1(buff0_reg_1[30]),
        .I2(buff0_reg_3),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(buff0_reg_2[30]),
        .O(grp_fu_510_p1[30]));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    buff0_reg_i_30
       (.I0(buff0_reg_4[17]),
        .I1(buff0_reg_5[17]),
        .I2(buff0_reg_3),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(buff0_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    buff0_reg_i_3__0
       (.I0(buff0_reg_i_18_n_0),
        .I1(buff0_reg_1[29]),
        .I2(buff0_reg_3),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(buff0_reg_2[29]),
        .O(grp_fu_510_p1[29]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    buff0_reg_i_4__0
       (.I0(buff0_reg_i_19_n_0),
        .I1(buff0_reg_1[28]),
        .I2(buff0_reg_3),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(buff0_reg_2[28]),
        .O(grp_fu_510_p1[28]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    buff0_reg_i_5__0
       (.I0(buff0_reg_i_20_n_0),
        .I1(buff0_reg_1[27]),
        .I2(buff0_reg_3),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(buff0_reg_2[27]),
        .O(grp_fu_510_p1[27]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    buff0_reg_i_6__0
       (.I0(buff0_reg_i_21_n_0),
        .I1(buff0_reg_1[26]),
        .I2(buff0_reg_3),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(buff0_reg_2[26]),
        .O(grp_fu_510_p1[26]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    buff0_reg_i_7__0
       (.I0(buff0_reg_i_22_n_0),
        .I1(buff0_reg_1[25]),
        .I2(buff0_reg_3),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(buff0_reg_2[25]),
        .O(grp_fu_510_p1[25]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    buff0_reg_i_8__0
       (.I0(buff0_reg_i_23_n_0),
        .I1(buff0_reg_1[24]),
        .I2(buff0_reg_3),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(buff0_reg_2[24]),
        .O(grp_fu_510_p1[24]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    buff0_reg_i_9__0
       (.I0(buff0_reg_i_24_n_0),
        .I1(buff0_reg_1[23]),
        .I2(buff0_reg_3),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(buff0_reg_2[23]),
        .O(grp_fu_510_p1[23]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_538[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\reg_538[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_538[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\reg_538[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_538[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\reg_538[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_538[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\reg_538[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_538[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\reg_538[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_538[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\reg_538[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_538[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\reg_538[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_538[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\reg_538[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_538[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\reg_538[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_538[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\reg_538[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_538[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\reg_538[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_538[31]_i_4 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\reg_538[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_538[31]_i_5 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\reg_538[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_538[31]_i_6 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\reg_538[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_538[31]_i_7 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\reg_538[31]_i_7_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_538_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\reg_538_reg[19]_i_1_n_0 ,\reg_538_reg[19]_i_1_n_1 ,\reg_538_reg[19]_i_1_n_2 ,\reg_538_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(buff0_reg_0[19:16]),
        .S({\reg_538[19]_i_2_n_0 ,\reg_538[19]_i_3_n_0 ,\reg_538[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_538_reg[23]_i_1 
       (.CI(\reg_538_reg[19]_i_1_n_0 ),
        .CO({\reg_538_reg[23]_i_1_n_0 ,\reg_538_reg[23]_i_1_n_1 ,\reg_538_reg[23]_i_1_n_2 ,\reg_538_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(buff0_reg_0[23:20]),
        .S({\reg_538[23]_i_2_n_0 ,\reg_538[23]_i_3_n_0 ,\reg_538[23]_i_4_n_0 ,\reg_538[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_538_reg[27]_i_1 
       (.CI(\reg_538_reg[23]_i_1_n_0 ),
        .CO({\reg_538_reg[27]_i_1_n_0 ,\reg_538_reg[27]_i_1_n_1 ,\reg_538_reg[27]_i_1_n_2 ,\reg_538_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(buff0_reg_0[27:24]),
        .S({\reg_538[27]_i_2_n_0 ,\reg_538[27]_i_3_n_0 ,\reg_538[27]_i_4_n_0 ,\reg_538[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_538_reg[31]_i_2 
       (.CI(\reg_538_reg[27]_i_1_n_0 ),
        .CO({\NLW_reg_538_reg[31]_i_2_CO_UNCONNECTED [3],\reg_538_reg[31]_i_2_n_1 ,\reg_538_reg[31]_i_2_n_2 ,\reg_538_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(buff0_reg_0[31:28]),
        .S({\reg_538[31]_i_4_n_0 ,\reg_538[31]_i_5_n_0 ,\reg_538[31]_i_6_n_0 ,\reg_538[31]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_510_p1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_510_p0[31],grp_fu_510_p0[31],grp_fu_510_p0[31],grp_fu_510_p0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_510_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_510_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_fu_510_p1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product__0_i_10__0
       (.I0(tmp_product__0_i_27_n_0),
        .I1(D[7]),
        .I2(Q[1]),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[7]),
        .O(grp_fu_510_p0[7]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product__0_i_11__0
       (.I0(tmp_product__0_i_28_n_0),
        .I1(D[6]),
        .I2(Q[1]),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[6]),
        .O(grp_fu_510_p0[6]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product__0_i_12__0
       (.I0(tmp_product__0_i_29_n_0),
        .I1(D[5]),
        .I2(Q[1]),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[5]),
        .O(grp_fu_510_p0[5]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product__0_i_13__0
       (.I0(tmp_product__0_i_30_n_0),
        .I1(D[4]),
        .I2(Q[1]),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[4]),
        .O(grp_fu_510_p0[4]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product__0_i_14__0
       (.I0(tmp_product__0_i_31_n_0),
        .I1(D[3]),
        .I2(Q[1]),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[3]),
        .O(grp_fu_510_p0[3]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product__0_i_15__0
       (.I0(tmp_product__0_i_32_n_0),
        .I1(D[2]),
        .I2(Q[1]),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[2]),
        .O(grp_fu_510_p0[2]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product__0_i_16__0
       (.I0(tmp_product__0_i_33_n_0),
        .I1(D[1]),
        .I2(Q[1]),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[1]),
        .O(grp_fu_510_p0[1]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product__0_i_17__0
       (.I0(tmp_product__0_i_34_n_0),
        .I1(D[0]),
        .I2(Q[1]),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[0]),
        .O(grp_fu_510_p0[0]));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product__0_i_18
       (.I0(tmp_product_1[16]),
        .I1(tmp_product_2[16]),
        .I2(tmp_product__0_2),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product__0_i_18_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product__0_i_19
       (.I0(tmp_product_1[15]),
        .I1(tmp_product_2[15]),
        .I2(tmp_product__0_2),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product__0_i_19_n_0));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product__0_i_1__0
       (.I0(tmp_product__0_i_18_n_0),
        .I1(D[16]),
        .I2(tmp_product__0_2),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[16]),
        .O(grp_fu_510_p0[16]));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product__0_i_20
       (.I0(tmp_product_1[14]),
        .I1(tmp_product_2[14]),
        .I2(tmp_product__0_2),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product__0_i_20_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product__0_i_21
       (.I0(tmp_product_1[13]),
        .I1(tmp_product_2[13]),
        .I2(tmp_product__0_2),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product__0_i_21_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product__0_i_22
       (.I0(tmp_product_1[12]),
        .I1(tmp_product_2[12]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product__0_i_22_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product__0_i_23
       (.I0(tmp_product_1[11]),
        .I1(tmp_product_2[11]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product__0_i_23_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product__0_i_24
       (.I0(tmp_product_1[10]),
        .I1(tmp_product_2[10]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product__0_i_24_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product__0_i_25
       (.I0(tmp_product_1[9]),
        .I1(tmp_product_2[9]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product__0_i_25_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product__0_i_26
       (.I0(tmp_product_1[8]),
        .I1(tmp_product_2[8]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product__0_i_26_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product__0_i_27
       (.I0(tmp_product_1[7]),
        .I1(tmp_product_2[7]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product__0_i_27_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product__0_i_28
       (.I0(tmp_product_1[6]),
        .I1(tmp_product_2[6]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product__0_i_28_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product__0_i_29
       (.I0(tmp_product_1[5]),
        .I1(tmp_product_2[5]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product__0_i_29_n_0));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product__0_i_2__0
       (.I0(tmp_product__0_i_19_n_0),
        .I1(D[15]),
        .I2(tmp_product__0_2),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[15]),
        .O(grp_fu_510_p0[15]));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product__0_i_30
       (.I0(tmp_product_1[4]),
        .I1(tmp_product_2[4]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product__0_i_30_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product__0_i_31
       (.I0(tmp_product_1[3]),
        .I1(tmp_product_2[3]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product__0_i_31_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product__0_i_32
       (.I0(tmp_product_1[2]),
        .I1(tmp_product_2[2]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product__0_i_32_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product__0_i_33
       (.I0(tmp_product_1[1]),
        .I1(tmp_product_2[1]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product__0_i_33_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product__0_i_34
       (.I0(tmp_product_1[0]),
        .I1(tmp_product_2[0]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product__0_i_34_n_0));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product__0_i_3__0
       (.I0(tmp_product__0_i_20_n_0),
        .I1(D[14]),
        .I2(tmp_product__0_2),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[14]),
        .O(grp_fu_510_p0[14]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product__0_i_4__0
       (.I0(tmp_product__0_i_21_n_0),
        .I1(D[13]),
        .I2(tmp_product__0_2),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[13]),
        .O(grp_fu_510_p0[13]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product__0_i_5__0
       (.I0(tmp_product__0_i_22_n_0),
        .I1(D[12]),
        .I2(Q[1]),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[12]),
        .O(grp_fu_510_p0[12]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product__0_i_6__0
       (.I0(tmp_product__0_i_23_n_0),
        .I1(D[11]),
        .I2(Q[1]),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[11]),
        .O(grp_fu_510_p0[11]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product__0_i_7__0
       (.I0(tmp_product__0_i_24_n_0),
        .I1(D[10]),
        .I2(Q[1]),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[10]),
        .O(grp_fu_510_p0[10]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product__0_i_8__0
       (.I0(tmp_product__0_i_25_n_0),
        .I1(D[9]),
        .I2(Q[1]),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[9]),
        .O(grp_fu_510_p0[9]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product__0_i_9__0
       (.I0(tmp_product__0_i_26_n_0),
        .I1(D[8]),
        .I2(Q[1]),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[8]),
        .O(grp_fu_510_p0[8]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_10__0
       (.I0(tmp_product_i_42_n_0),
        .I1(D[22]),
        .I2(tmp_product__0_2),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[22]),
        .O(grp_fu_510_p0[22]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_11__0
       (.I0(tmp_product_i_43_n_0),
        .I1(D[21]),
        .I2(tmp_product__0_2),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[21]),
        .O(grp_fu_510_p0[21]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_12__0
       (.I0(tmp_product_i_44_n_0),
        .I1(D[20]),
        .I2(tmp_product__0_2),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[20]),
        .O(grp_fu_510_p0[20]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_13__0
       (.I0(tmp_product_i_45_n_0),
        .I1(D[19]),
        .I2(tmp_product__0_2),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[19]),
        .O(grp_fu_510_p0[19]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_14__0
       (.I0(tmp_product_i_46_n_0),
        .I1(D[18]),
        .I2(tmp_product__0_2),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[18]),
        .O(grp_fu_510_p0[18]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_15__0
       (.I0(tmp_product_i_47_n_0),
        .I1(D[17]),
        .I2(tmp_product__0_2),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[17]),
        .O(grp_fu_510_p0[17]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_16__0
       (.I0(tmp_product_i_48_n_0),
        .I1(buff0_reg_1[16]),
        .I2(Q[1]),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(buff0_reg_2[16]),
        .O(grp_fu_510_p1[16]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_17__0
       (.I0(tmp_product_i_49_n_0),
        .I1(buff0_reg_1[15]),
        .I2(Q[1]),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(buff0_reg_2[15]),
        .O(grp_fu_510_p1[15]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_18__0
       (.I0(tmp_product_i_50_n_0),
        .I1(buff0_reg_1[14]),
        .I2(Q[1]),
        .I3(tmp_product__0_0),
        .I4(Q[0]),
        .I5(buff0_reg_2[14]),
        .O(grp_fu_510_p1[14]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_19__0
       (.I0(tmp_product_i_51_n_0),
        .I1(buff0_reg_1[13]),
        .I2(Q[1]),
        .I3(tmp_product__0_0),
        .I4(Q[0]),
        .I5(buff0_reg_2[13]),
        .O(grp_fu_510_p1[13]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_product_i_1__0
       (.I0(E),
        .I1(add_ln40_5_reg_19320),
        .I2(\buff0_reg[16]__0_0 ),
        .I3(t_fu_2181),
        .O(grp_fu_510_ce));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_1__2
       (.I0(tmp_product_i_33_n_0),
        .I1(D[31]),
        .I2(tmp_product__0_2),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[31]),
        .O(grp_fu_510_p0[31]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_20__0
       (.I0(tmp_product_i_52_n_0),
        .I1(buff0_reg_1[12]),
        .I2(Q[1]),
        .I3(tmp_product__0_0),
        .I4(Q[0]),
        .I5(buff0_reg_2[12]),
        .O(grp_fu_510_p1[12]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_21__0
       (.I0(tmp_product_i_53_n_0),
        .I1(buff0_reg_1[11]),
        .I2(Q[1]),
        .I3(tmp_product__0_0),
        .I4(Q[0]),
        .I5(buff0_reg_2[11]),
        .O(grp_fu_510_p1[11]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_22__0
       (.I0(tmp_product_i_54_n_0),
        .I1(buff0_reg_1[10]),
        .I2(Q[1]),
        .I3(tmp_product__0_0),
        .I4(Q[0]),
        .I5(buff0_reg_2[10]),
        .O(grp_fu_510_p1[10]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_23__0
       (.I0(tmp_product_i_55_n_0),
        .I1(buff0_reg_1[9]),
        .I2(Q[1]),
        .I3(tmp_product__0_0),
        .I4(Q[0]),
        .I5(buff0_reg_2[9]),
        .O(grp_fu_510_p1[9]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_24__0
       (.I0(tmp_product_i_56_n_0),
        .I1(buff0_reg_1[8]),
        .I2(Q[1]),
        .I3(tmp_product__0_0),
        .I4(Q[0]),
        .I5(buff0_reg_2[8]),
        .O(grp_fu_510_p1[8]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_25__0
       (.I0(tmp_product_i_57_n_0),
        .I1(buff0_reg_1[7]),
        .I2(Q[1]),
        .I3(tmp_product__0_0),
        .I4(Q[0]),
        .I5(buff0_reg_2[7]),
        .O(grp_fu_510_p1[7]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_26__0
       (.I0(tmp_product_i_58_n_0),
        .I1(buff0_reg_1[6]),
        .I2(Q[1]),
        .I3(tmp_product__0_0),
        .I4(Q[0]),
        .I5(buff0_reg_2[6]),
        .O(grp_fu_510_p1[6]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_27__0
       (.I0(tmp_product_i_59_n_0),
        .I1(buff0_reg_1[5]),
        .I2(Q[1]),
        .I3(tmp_product__0_0),
        .I4(Q[0]),
        .I5(buff0_reg_2[5]),
        .O(grp_fu_510_p1[5]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_28__0
       (.I0(tmp_product_i_60_n_0),
        .I1(buff0_reg_1[4]),
        .I2(Q[1]),
        .I3(tmp_product__0_0),
        .I4(Q[0]),
        .I5(buff0_reg_2[4]),
        .O(grp_fu_510_p1[4]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_29__0
       (.I0(tmp_product_i_61_n_0),
        .I1(buff0_reg_1[3]),
        .I2(Q[1]),
        .I3(tmp_product__0_0),
        .I4(Q[0]),
        .I5(buff0_reg_2[3]),
        .O(grp_fu_510_p1[3]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_2__0
       (.I0(tmp_product_i_34_n_0),
        .I1(D[30]),
        .I2(tmp_product__0_2),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[30]),
        .O(grp_fu_510_p0[30]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_30__0
       (.I0(tmp_product_i_62_n_0),
        .I1(buff0_reg_1[2]),
        .I2(Q[1]),
        .I3(tmp_product__0_0),
        .I4(Q[0]),
        .I5(buff0_reg_2[2]),
        .O(grp_fu_510_p1[2]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_31__0
       (.I0(tmp_product_i_63_n_0),
        .I1(buff0_reg_1[1]),
        .I2(Q[1]),
        .I3(tmp_product__0_0),
        .I4(Q[0]),
        .I5(buff0_reg_2[1]),
        .O(grp_fu_510_p1[1]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_32__0
       (.I0(tmp_product_i_64_n_0),
        .I1(buff0_reg_1[0]),
        .I2(Q[1]),
        .I3(tmp_product__0_0),
        .I4(Q[0]),
        .I5(buff0_reg_2[0]),
        .O(grp_fu_510_p1[0]));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_33
       (.I0(tmp_product_1[31]),
        .I1(tmp_product_2[31]),
        .I2(tmp_product__0_2),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product_i_33_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_34
       (.I0(tmp_product_1[30]),
        .I1(tmp_product_2[30]),
        .I2(tmp_product__0_2),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product_i_34_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_35
       (.I0(tmp_product_1[29]),
        .I1(tmp_product_2[29]),
        .I2(tmp_product__0_2),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product_i_35_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_36
       (.I0(tmp_product_1[28]),
        .I1(tmp_product_2[28]),
        .I2(tmp_product__0_2),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product_i_36_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_37
       (.I0(tmp_product_1[27]),
        .I1(tmp_product_2[27]),
        .I2(tmp_product__0_2),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product_i_37_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_38
       (.I0(tmp_product_1[26]),
        .I1(tmp_product_2[26]),
        .I2(tmp_product__0_2),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product_i_38_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_39
       (.I0(tmp_product_1[25]),
        .I1(tmp_product_2[25]),
        .I2(tmp_product__0_2),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product_i_39_n_0));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_3__0
       (.I0(tmp_product_i_35_n_0),
        .I1(D[29]),
        .I2(tmp_product__0_2),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[29]),
        .O(grp_fu_510_p0[29]));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_40
       (.I0(tmp_product_1[24]),
        .I1(tmp_product_2[24]),
        .I2(tmp_product__0_2),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product_i_40_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_41
       (.I0(tmp_product_1[23]),
        .I1(tmp_product_2[23]),
        .I2(tmp_product__0_2),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product_i_41_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_42
       (.I0(tmp_product_1[22]),
        .I1(tmp_product_2[22]),
        .I2(tmp_product__0_2),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product_i_42_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_43
       (.I0(tmp_product_1[21]),
        .I1(tmp_product_2[21]),
        .I2(tmp_product__0_2),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product_i_43_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_44
       (.I0(tmp_product_1[20]),
        .I1(tmp_product_2[20]),
        .I2(tmp_product__0_2),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product_i_44_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_45
       (.I0(tmp_product_1[19]),
        .I1(tmp_product_2[19]),
        .I2(tmp_product__0_2),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product_i_45_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_46
       (.I0(tmp_product_1[18]),
        .I1(tmp_product_2[18]),
        .I2(tmp_product__0_2),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product_i_46_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_47
       (.I0(tmp_product_1[17]),
        .I1(tmp_product_2[17]),
        .I2(tmp_product__0_2),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product_i_47_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_48
       (.I0(buff0_reg_4[16]),
        .I1(buff0_reg_5[16]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product_i_48_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_49
       (.I0(buff0_reg_4[15]),
        .I1(buff0_reg_5[15]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_1),
        .O(tmp_product_i_49_n_0));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_4__0
       (.I0(tmp_product_i_36_n_0),
        .I1(D[28]),
        .I2(tmp_product__0_2),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[28]),
        .O(grp_fu_510_p0[28]));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_50
       (.I0(buff0_reg_4[14]),
        .I1(buff0_reg_5[14]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_50_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_51
       (.I0(buff0_reg_4[13]),
        .I1(buff0_reg_5[13]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_51_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_52
       (.I0(buff0_reg_4[12]),
        .I1(buff0_reg_5[12]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_52_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_53
       (.I0(buff0_reg_4[11]),
        .I1(buff0_reg_5[11]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_53_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_54
       (.I0(buff0_reg_4[10]),
        .I1(buff0_reg_5[10]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_54_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_55
       (.I0(buff0_reg_4[9]),
        .I1(buff0_reg_5[9]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_55_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_56
       (.I0(buff0_reg_4[8]),
        .I1(buff0_reg_5[8]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_56_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_57
       (.I0(buff0_reg_4[7]),
        .I1(buff0_reg_5[7]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_57_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_58
       (.I0(buff0_reg_4[6]),
        .I1(buff0_reg_5[6]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_58_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_59
       (.I0(buff0_reg_4[5]),
        .I1(buff0_reg_5[5]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_59_n_0));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_5__0
       (.I0(tmp_product_i_37_n_0),
        .I1(D[27]),
        .I2(tmp_product__0_2),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[27]),
        .O(grp_fu_510_p0[27]));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_60
       (.I0(buff0_reg_4[4]),
        .I1(buff0_reg_5[4]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_60_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_61
       (.I0(buff0_reg_4[3]),
        .I1(buff0_reg_5[3]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_61_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_62
       (.I0(buff0_reg_4[2]),
        .I1(buff0_reg_5[2]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_62_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_63
       (.I0(buff0_reg_4[1]),
        .I1(buff0_reg_5[1]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_63_n_0));
  LUT6 #(
    .INIT(64'h00000C0ACCAACCAA)) 
    tmp_product_i_64
       (.I0(buff0_reg_4[0]),
        .I1(buff0_reg_5[0]),
        .I2(Q[1]),
        .I3(ap_phi_reg_pp0_iter2_in_a_reg_4141),
        .I4(Q[0]),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_64_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_65__0
       (.I0(tmp_product_i_64_0),
        .I1(mul_ln61_2_reg_1957_reg_1),
        .O(ap_phi_reg_pp0_iter2_in_a_reg_4141));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_6__0
       (.I0(tmp_product_i_38_n_0),
        .I1(D[26]),
        .I2(tmp_product__0_2),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[26]),
        .O(grp_fu_510_p0[26]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_7__0
       (.I0(tmp_product_i_39_n_0),
        .I1(D[25]),
        .I2(tmp_product__0_2),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[25]),
        .O(grp_fu_510_p0[25]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_8__0
       (.I0(tmp_product_i_40_n_0),
        .I1(D[24]),
        .I2(tmp_product__0_2),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[24]),
        .O(grp_fu_510_p0[24]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    tmp_product_i_9__0
       (.I0(tmp_product_i_41_n_0),
        .I1(D[23]),
        .I2(tmp_product__0_2),
        .I3(tmp_product__0_1),
        .I4(Q[0]),
        .I5(tmp_product_0[23]),
        .O(grp_fu_510_p0[23]));
  LUT6 #(
    .INIT(64'h0002000000020002)) 
    \trunc_ln40_1_reg_1927[29]_i_1 
       (.I0(mul_ln61_2_reg_1957_reg),
        .I1(\trunc_ln40_1_reg_1927[29]_i_3_n_0 ),
        .I2(dout_vld_reg),
        .I3(\icmp_ln153_reg_1873_pp0_iter1_reg_reg[0] ),
        .I4(aw_RVALID),
        .I5(ap_enable_reg_pp0_iter2_reg_rep__1),
        .O(add_ln40_5_reg_19320));
  LUT6 #(
    .INIT(64'h00000000A8080000)) 
    \trunc_ln40_1_reg_1927[29]_i_3 
       (.I0(icmp_ln39_reg_1877),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I4(mul_i_i_reg_1898_reg),
        .I5(aw_ARREADY),
        .O(\trunc_ln40_1_reg_1927[29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \trunc_ln40_1_reg_1927[29]_i_4 
       (.I0(bi_RVALID),
        .I1(mul_ln61_2_reg_1957_reg_0),
        .I2(icmp_ln153_reg_1873_pp0_iter3_reg),
        .I3(and_ln35_2_reg_1894_pp0_iter3_reg),
        .O(dout_vld_reg));
  LUT4 #(
    .INIT(16'h0800)) 
    \trunc_ln40_1_reg_1927[29]_i_5 
       (.I0(icmp_ln153_reg_1873_pp0_iter1_reg),
        .I1(and_ln35_2_reg_1894_pp0_iter1_reg),
        .I2(bi_ARREADY),
        .I3(mul_ln61_2_reg_1957_reg_1),
        .O(\icmp_ln153_reg_1873_pp0_iter1_reg_reg[0] ));
  LUT3 #(
    .INIT(8'h80)) 
    \trunc_ln40_1_reg_1927[29]_i_6 
       (.I0(tmp_product__0_0),
        .I1(icmp_ln153_reg_1873_pp0_iter2_reg),
        .I2(icmp_ln39_reg_1877_pp0_iter2_reg),
        .O(ap_enable_reg_pp0_iter2_reg_rep__1));
  LUT5 #(
    .INIT(32'h000000A2)) 
    \trunc_ln40_3_reg_2005[29]_i_1 
       (.I0(\trunc_ln40_3_reg_2005_reg[29] ),
        .I1(\trunc_ln40_3_reg_2005_reg[29]_0 ),
        .I2(bi_ARREADY),
        .I3(\and_ln35_1_reg_1890_pp0_iter2_reg_reg[0] ),
        .I4(full_n_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h20200000F0200000)) 
    \trunc_ln40_3_reg_2005[29]_i_3 
       (.I0(and_ln35_1_reg_1890_pp0_iter2_reg),
        .I1(aw_RVALID),
        .I2(icmp_ln153_reg_1873_pp0_iter2_reg),
        .I3(and_ln35_reg_1886_pp0_iter2_reg),
        .I4(tmp_product__0_0),
        .I5(bi_RVALID),
        .O(\and_ln35_1_reg_1890_pp0_iter2_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h4000404040000000)) 
    \trunc_ln40_3_reg_2005[29]_i_4 
       (.I0(aw_ARREADY),
        .I1(and_ln35_1_reg_1890),
        .I2(mul_i_i_reg_1898_reg),
        .I3(grp_Loop_VITIS_LOOP_139_1_proc_Pipeline_VITIS_LOOP_153_3_fu_282_ap_start_reg),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(full_n_reg));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_12
   (ap_enable_reg_pp0_iter3_reg,
    buff0_reg_0,
    grp_fu_510_ce,
    ap_clk,
    Q,
    tmp_product__0_0,
    tmp_product__0_1,
    buff0_reg_1,
    buff0_reg_2,
    buff0_reg_3,
    tmp_product__0_2,
    tmp_product_0,
    buff0_reg_4,
    tmp_product__0_3,
    tmp_product_1,
    tmp_product_2,
    tmp_product_3,
    D,
    tmp_product__0_4,
    tmp_product__0_5);
  output ap_enable_reg_pp0_iter3_reg;
  output [31:0]buff0_reg_0;
  input grp_fu_510_ce;
  input ap_clk;
  input [31:0]Q;
  input tmp_product__0_0;
  input tmp_product__0_1;
  input [31:0]buff0_reg_1;
  input [31:0]buff0_reg_2;
  input [31:0]buff0_reg_3;
  input tmp_product__0_2;
  input tmp_product_0;
  input buff0_reg_4;
  input tmp_product__0_3;
  input [31:0]tmp_product_1;
  input [31:0]tmp_product_2;
  input [31:0]tmp_product_3;
  input [31:0]D;
  input tmp_product__0_4;
  input [0:0]tmp_product__0_5;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3_reg;
  wire \buff0_reg[16]__0_n_0 ;
  wire [31:0]buff0_reg_0;
  wire [31:0]buff0_reg_1;
  wire [31:0]buff0_reg_2;
  wire [31:0]buff0_reg_3;
  wire buff0_reg_4;
  wire buff0_reg_i_16__0_n_0;
  wire buff0_reg_i_17__0_n_0;
  wire buff0_reg_i_18__0_n_0;
  wire buff0_reg_i_19__0_n_0;
  wire buff0_reg_i_20__0_n_0;
  wire buff0_reg_i_21__0_n_0;
  wire buff0_reg_i_22__0_n_0;
  wire buff0_reg_i_23__0_n_0;
  wire buff0_reg_i_24__0_n_0;
  wire buff0_reg_i_25__0_n_0;
  wire buff0_reg_i_26__0_n_0;
  wire buff0_reg_i_27__0_n_0;
  wire buff0_reg_i_28__0_n_0;
  wire buff0_reg_i_29__0_n_0;
  wire buff0_reg_i_30__0_n_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire grp_fu_510_ce;
  wire [31:0]grp_fu_514_p0;
  wire [31:0]grp_fu_514_p1;
  wire \reg_542[19]_i_2_n_0 ;
  wire \reg_542[19]_i_3_n_0 ;
  wire \reg_542[19]_i_4_n_0 ;
  wire \reg_542[23]_i_2_n_0 ;
  wire \reg_542[23]_i_3_n_0 ;
  wire \reg_542[23]_i_4_n_0 ;
  wire \reg_542[23]_i_5_n_0 ;
  wire \reg_542[27]_i_2_n_0 ;
  wire \reg_542[27]_i_3_n_0 ;
  wire \reg_542[27]_i_4_n_0 ;
  wire \reg_542[27]_i_5_n_0 ;
  wire \reg_542[31]_i_3_n_0 ;
  wire \reg_542[31]_i_4_n_0 ;
  wire \reg_542[31]_i_5_n_0 ;
  wire \reg_542[31]_i_6_n_0 ;
  wire \reg_542_reg[19]_i_1_n_0 ;
  wire \reg_542_reg[19]_i_1_n_1 ;
  wire \reg_542_reg[19]_i_1_n_2 ;
  wire \reg_542_reg[19]_i_1_n_3 ;
  wire \reg_542_reg[23]_i_1_n_0 ;
  wire \reg_542_reg[23]_i_1_n_1 ;
  wire \reg_542_reg[23]_i_1_n_2 ;
  wire \reg_542_reg[23]_i_1_n_3 ;
  wire \reg_542_reg[27]_i_1_n_0 ;
  wire \reg_542_reg[27]_i_1_n_1 ;
  wire \reg_542_reg[27]_i_1_n_2 ;
  wire \reg_542_reg[27]_i_1_n_3 ;
  wire \reg_542_reg[31]_i_2_n_1 ;
  wire \reg_542_reg[31]_i_2_n_2 ;
  wire \reg_542_reg[31]_i_2_n_3 ;
  wire tmp_product_0;
  wire [31:0]tmp_product_1;
  wire [31:0]tmp_product_2;
  wire [31:0]tmp_product_3;
  wire tmp_product__0_0;
  wire tmp_product__0_1;
  wire tmp_product__0_2;
  wire tmp_product__0_3;
  wire tmp_product__0_4;
  wire [0:0]tmp_product__0_5;
  wire tmp_product__0_i_18__0_n_0;
  wire tmp_product__0_i_19__0_n_0;
  wire tmp_product__0_i_20__0_n_0;
  wire tmp_product__0_i_21__0_n_0;
  wire tmp_product__0_i_22__0_n_0;
  wire tmp_product__0_i_23__0_n_0;
  wire tmp_product__0_i_24__0_n_0;
  wire tmp_product__0_i_25__0_n_0;
  wire tmp_product__0_i_26__0_n_0;
  wire tmp_product__0_i_27__0_n_0;
  wire tmp_product__0_i_28__0_n_0;
  wire tmp_product__0_i_29__0_n_0;
  wire tmp_product__0_i_30__0_n_0;
  wire tmp_product__0_i_31__0_n_0;
  wire tmp_product__0_i_32__0_n_0;
  wire tmp_product__0_i_33__0_n_0;
  wire tmp_product__0_i_34__0_n_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_i_34__0_n_0;
  wire tmp_product_i_36__0_n_0;
  wire tmp_product_i_37__0_n_0;
  wire tmp_product_i_38__0_n_0;
  wire tmp_product_i_39__0_n_0;
  wire tmp_product_i_40__0_n_0;
  wire tmp_product_i_41__0_n_0;
  wire tmp_product_i_42__0_n_0;
  wire tmp_product_i_43__0_n_0;
  wire tmp_product_i_44__0_n_0;
  wire tmp_product_i_45__0_n_0;
  wire tmp_product_i_46__0_n_0;
  wire tmp_product_i_47__0_n_0;
  wire tmp_product_i_48__0_n_0;
  wire tmp_product_i_49__0_n_0;
  wire tmp_product_i_50__0_n_0;
  wire tmp_product_i_51__0_n_0;
  wire tmp_product_i_52__0_n_0;
  wire tmp_product_i_53__0_n_0;
  wire tmp_product_i_54__0_n_0;
  wire tmp_product_i_55__0_n_0;
  wire tmp_product_i_56__0_n_0;
  wire tmp_product_i_57__0_n_0;
  wire tmp_product_i_58__0_n_0;
  wire tmp_product_i_59__0_n_0;
  wire tmp_product_i_60__0_n_0;
  wire tmp_product_i_61__0_n_0;
  wire tmp_product_i_62__0_n_0;
  wire tmp_product_i_63__0_n_0;
  wire tmp_product_i_64__0_n_0;
  wire tmp_product_i_65_n_0;
  wire tmp_product_i_66_n_0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_reg_542_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_514_p1[31],grp_fu_514_p1[31],grp_fu_514_p1[31],grp_fu_514_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_510_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_105),
        .Q(buff0_reg_0[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_95),
        .Q(buff0_reg_0[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_94),
        .Q(buff0_reg_0[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_93),
        .Q(buff0_reg_0[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_92),
        .Q(buff0_reg_0[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_91),
        .Q(buff0_reg_0[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_90),
        .Q(buff0_reg_0[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_104),
        .Q(buff0_reg_0[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_103),
        .Q(buff0_reg_0[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_102),
        .Q(buff0_reg_0[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_101),
        .Q(buff0_reg_0[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_100),
        .Q(buff0_reg_0[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_99),
        .Q(buff0_reg_0[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_98),
        .Q(buff0_reg_0[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_97),
        .Q(buff0_reg_0[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_96),
        .Q(buff0_reg_0[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    buff0_reg_i_10__1
       (.I0(buff0_reg_i_25__0_n_0),
        .I1(Q[22]),
        .I2(tmp_product_0),
        .I3(buff0_reg_4),
        .I4(tmp_product__0_3),
        .I5(buff0_reg_1[22]),
        .O(grp_fu_514_p1[22]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    buff0_reg_i_11__1
       (.I0(buff0_reg_i_26__0_n_0),
        .I1(Q[21]),
        .I2(tmp_product_0),
        .I3(buff0_reg_4),
        .I4(tmp_product__0_3),
        .I5(buff0_reg_1[21]),
        .O(grp_fu_514_p1[21]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    buff0_reg_i_12__1
       (.I0(buff0_reg_i_27__0_n_0),
        .I1(Q[20]),
        .I2(tmp_product_0),
        .I3(buff0_reg_4),
        .I4(tmp_product__0_3),
        .I5(buff0_reg_1[20]),
        .O(grp_fu_514_p1[20]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    buff0_reg_i_13__1
       (.I0(buff0_reg_i_28__0_n_0),
        .I1(Q[19]),
        .I2(tmp_product_0),
        .I3(buff0_reg_4),
        .I4(tmp_product__0_3),
        .I5(buff0_reg_1[19]),
        .O(grp_fu_514_p1[19]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    buff0_reg_i_14__1
       (.I0(buff0_reg_i_29__0_n_0),
        .I1(Q[18]),
        .I2(tmp_product_0),
        .I3(buff0_reg_4),
        .I4(tmp_product__0_3),
        .I5(buff0_reg_1[18]),
        .O(grp_fu_514_p1[18]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    buff0_reg_i_15__1
       (.I0(buff0_reg_i_30__0_n_0),
        .I1(Q[17]),
        .I2(tmp_product_0),
        .I3(buff0_reg_4),
        .I4(tmp_product__0_3),
        .I5(buff0_reg_1[17]),
        .O(grp_fu_514_p1[17]));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    buff0_reg_i_16__0
       (.I0(buff0_reg_2[31]),
        .I1(buff0_reg_3[31]),
        .I2(tmp_product__0_3),
        .I3(tmp_product_0),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_4),
        .O(buff0_reg_i_16__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    buff0_reg_i_17__0
       (.I0(buff0_reg_2[30]),
        .I1(buff0_reg_3[30]),
        .I2(tmp_product__0_3),
        .I3(tmp_product_0),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_4),
        .O(buff0_reg_i_17__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    buff0_reg_i_18__0
       (.I0(buff0_reg_2[29]),
        .I1(buff0_reg_3[29]),
        .I2(tmp_product__0_3),
        .I3(tmp_product_0),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_4),
        .O(buff0_reg_i_18__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    buff0_reg_i_19__0
       (.I0(buff0_reg_2[28]),
        .I1(buff0_reg_3[28]),
        .I2(tmp_product__0_3),
        .I3(tmp_product_0),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_4),
        .O(buff0_reg_i_19__0_n_0));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    buff0_reg_i_1__1
       (.I0(buff0_reg_i_16__0_n_0),
        .I1(Q[31]),
        .I2(tmp_product_0),
        .I3(buff0_reg_4),
        .I4(tmp_product__0_3),
        .I5(buff0_reg_1[31]),
        .O(grp_fu_514_p1[31]));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    buff0_reg_i_20__0
       (.I0(buff0_reg_2[27]),
        .I1(buff0_reg_3[27]),
        .I2(tmp_product__0_3),
        .I3(tmp_product_0),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_4),
        .O(buff0_reg_i_20__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    buff0_reg_i_21__0
       (.I0(buff0_reg_2[26]),
        .I1(buff0_reg_3[26]),
        .I2(tmp_product__0_3),
        .I3(tmp_product_0),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_4),
        .O(buff0_reg_i_21__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    buff0_reg_i_22__0
       (.I0(buff0_reg_2[25]),
        .I1(buff0_reg_3[25]),
        .I2(tmp_product__0_3),
        .I3(tmp_product_0),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_4),
        .O(buff0_reg_i_22__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    buff0_reg_i_23__0
       (.I0(buff0_reg_2[24]),
        .I1(buff0_reg_3[24]),
        .I2(tmp_product__0_3),
        .I3(tmp_product_0),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_4),
        .O(buff0_reg_i_23__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    buff0_reg_i_24__0
       (.I0(buff0_reg_2[23]),
        .I1(buff0_reg_3[23]),
        .I2(tmp_product__0_3),
        .I3(tmp_product_0),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_4),
        .O(buff0_reg_i_24__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    buff0_reg_i_25__0
       (.I0(buff0_reg_2[22]),
        .I1(buff0_reg_3[22]),
        .I2(tmp_product__0_3),
        .I3(tmp_product_0),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_4),
        .O(buff0_reg_i_25__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    buff0_reg_i_26__0
       (.I0(buff0_reg_2[21]),
        .I1(buff0_reg_3[21]),
        .I2(tmp_product__0_3),
        .I3(tmp_product_0),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_4),
        .O(buff0_reg_i_26__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    buff0_reg_i_27__0
       (.I0(buff0_reg_2[20]),
        .I1(buff0_reg_3[20]),
        .I2(tmp_product__0_3),
        .I3(tmp_product_0),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_4),
        .O(buff0_reg_i_27__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    buff0_reg_i_28__0
       (.I0(buff0_reg_2[19]),
        .I1(buff0_reg_3[19]),
        .I2(tmp_product__0_3),
        .I3(tmp_product_0),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_4),
        .O(buff0_reg_i_28__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    buff0_reg_i_29__0
       (.I0(buff0_reg_2[18]),
        .I1(buff0_reg_3[18]),
        .I2(tmp_product__0_3),
        .I3(tmp_product_0),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_4),
        .O(buff0_reg_i_29__0_n_0));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    buff0_reg_i_2__1
       (.I0(buff0_reg_i_17__0_n_0),
        .I1(Q[30]),
        .I2(tmp_product_0),
        .I3(buff0_reg_4),
        .I4(tmp_product__0_3),
        .I5(buff0_reg_1[30]),
        .O(grp_fu_514_p1[30]));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    buff0_reg_i_30__0
       (.I0(buff0_reg_2[17]),
        .I1(buff0_reg_3[17]),
        .I2(tmp_product__0_3),
        .I3(tmp_product_0),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_4),
        .O(buff0_reg_i_30__0_n_0));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    buff0_reg_i_3__1
       (.I0(buff0_reg_i_18__0_n_0),
        .I1(Q[29]),
        .I2(tmp_product_0),
        .I3(buff0_reg_4),
        .I4(tmp_product__0_3),
        .I5(buff0_reg_1[29]),
        .O(grp_fu_514_p1[29]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    buff0_reg_i_4__1
       (.I0(buff0_reg_i_19__0_n_0),
        .I1(Q[28]),
        .I2(tmp_product_0),
        .I3(buff0_reg_4),
        .I4(tmp_product__0_3),
        .I5(buff0_reg_1[28]),
        .O(grp_fu_514_p1[28]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    buff0_reg_i_5__1
       (.I0(buff0_reg_i_20__0_n_0),
        .I1(Q[27]),
        .I2(tmp_product_0),
        .I3(buff0_reg_4),
        .I4(tmp_product__0_3),
        .I5(buff0_reg_1[27]),
        .O(grp_fu_514_p1[27]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    buff0_reg_i_6__1
       (.I0(buff0_reg_i_21__0_n_0),
        .I1(Q[26]),
        .I2(tmp_product_0),
        .I3(buff0_reg_4),
        .I4(tmp_product__0_3),
        .I5(buff0_reg_1[26]),
        .O(grp_fu_514_p1[26]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    buff0_reg_i_7__1
       (.I0(buff0_reg_i_22__0_n_0),
        .I1(Q[25]),
        .I2(tmp_product_0),
        .I3(buff0_reg_4),
        .I4(tmp_product__0_3),
        .I5(buff0_reg_1[25]),
        .O(grp_fu_514_p1[25]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    buff0_reg_i_8__1
       (.I0(buff0_reg_i_23__0_n_0),
        .I1(Q[24]),
        .I2(tmp_product_0),
        .I3(buff0_reg_4),
        .I4(tmp_product__0_3),
        .I5(buff0_reg_1[24]),
        .O(grp_fu_514_p1[24]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    buff0_reg_i_9__1
       (.I0(buff0_reg_i_24__0_n_0),
        .I1(Q[23]),
        .I2(tmp_product_0),
        .I3(buff0_reg_4),
        .I4(tmp_product__0_3),
        .I5(buff0_reg_1[23]),
        .O(grp_fu_514_p1[23]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_542[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\reg_542[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_542[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\reg_542[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_542[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\reg_542[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_542[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\reg_542[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_542[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\reg_542[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_542[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\reg_542[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_542[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\reg_542[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_542[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\reg_542[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_542[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\reg_542[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_542[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\reg_542[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_542[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\reg_542[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_542[31]_i_3 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\reg_542[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_542[31]_i_4 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\reg_542[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_542[31]_i_5 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\reg_542[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_542[31]_i_6 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\reg_542[31]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_542_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\reg_542_reg[19]_i_1_n_0 ,\reg_542_reg[19]_i_1_n_1 ,\reg_542_reg[19]_i_1_n_2 ,\reg_542_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(buff0_reg_0[19:16]),
        .S({\reg_542[19]_i_2_n_0 ,\reg_542[19]_i_3_n_0 ,\reg_542[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_542_reg[23]_i_1 
       (.CI(\reg_542_reg[19]_i_1_n_0 ),
        .CO({\reg_542_reg[23]_i_1_n_0 ,\reg_542_reg[23]_i_1_n_1 ,\reg_542_reg[23]_i_1_n_2 ,\reg_542_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(buff0_reg_0[23:20]),
        .S({\reg_542[23]_i_2_n_0 ,\reg_542[23]_i_3_n_0 ,\reg_542[23]_i_4_n_0 ,\reg_542[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_542_reg[27]_i_1 
       (.CI(\reg_542_reg[23]_i_1_n_0 ),
        .CO({\reg_542_reg[27]_i_1_n_0 ,\reg_542_reg[27]_i_1_n_1 ,\reg_542_reg[27]_i_1_n_2 ,\reg_542_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(buff0_reg_0[27:24]),
        .S({\reg_542[27]_i_2_n_0 ,\reg_542[27]_i_3_n_0 ,\reg_542[27]_i_4_n_0 ,\reg_542[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_542_reg[31]_i_2 
       (.CI(\reg_542_reg[27]_i_1_n_0 ),
        .CO({\NLW_reg_542_reg[31]_i_2_CO_UNCONNECTED [3],\reg_542_reg[31]_i_2_n_1 ,\reg_542_reg[31]_i_2_n_2 ,\reg_542_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(buff0_reg_0[31:28]),
        .S({\reg_542[31]_i_3_n_0 ,\reg_542[31]_i_4_n_0 ,\reg_542[31]_i_5_n_0 ,\reg_542[31]_i_6_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_bw_0_1[31]_i_3 
       (.I0(tmp_product__0_4),
        .I1(tmp_product__0_5),
        .O(ap_enable_reg_pp0_iter3_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_514_p1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_514_p0[31],grp_fu_514_p0[31],grp_fu_514_p0[31],grp_fu_514_p0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_510_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_514_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_fu_514_p1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product__0_i_10__1
       (.I0(tmp_product__0_i_27__0_n_0),
        .I1(tmp_product_1[7]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(tmp_product_2[7]),
        .O(grp_fu_514_p0[7]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product__0_i_11__1
       (.I0(tmp_product__0_i_28__0_n_0),
        .I1(tmp_product_1[6]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(tmp_product_2[6]),
        .O(grp_fu_514_p0[6]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product__0_i_12__1
       (.I0(tmp_product__0_i_29__0_n_0),
        .I1(tmp_product_1[5]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(tmp_product_2[5]),
        .O(grp_fu_514_p0[5]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product__0_i_13__1
       (.I0(tmp_product__0_i_30__0_n_0),
        .I1(tmp_product_1[4]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(tmp_product_2[4]),
        .O(grp_fu_514_p0[4]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product__0_i_14__1
       (.I0(tmp_product__0_i_31__0_n_0),
        .I1(tmp_product_1[3]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(tmp_product_2[3]),
        .O(grp_fu_514_p0[3]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product__0_i_15__1
       (.I0(tmp_product__0_i_32__0_n_0),
        .I1(tmp_product_1[2]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(tmp_product_2[2]),
        .O(grp_fu_514_p0[2]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product__0_i_16__1
       (.I0(tmp_product__0_i_33__0_n_0),
        .I1(tmp_product_1[1]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(tmp_product_2[1]),
        .O(grp_fu_514_p0[1]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product__0_i_17__1
       (.I0(tmp_product__0_i_34__0_n_0),
        .I1(tmp_product_1[0]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(tmp_product_2[0]),
        .O(grp_fu_514_p0[0]));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product__0_i_18__0
       (.I0(tmp_product_3[16]),
        .I1(D[16]),
        .I2(tmp_product__0_3),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product__0_i_18__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product__0_i_19__0
       (.I0(tmp_product_3[15]),
        .I1(D[15]),
        .I2(tmp_product__0_3),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product__0_i_19__0_n_0));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product__0_i_1__1
       (.I0(tmp_product__0_i_18__0_n_0),
        .I1(tmp_product_1[16]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_3),
        .I5(tmp_product_2[16]),
        .O(grp_fu_514_p0[16]));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product__0_i_20__0
       (.I0(tmp_product_3[14]),
        .I1(D[14]),
        .I2(tmp_product__0_3),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product__0_i_20__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product__0_i_21__0
       (.I0(tmp_product_3[13]),
        .I1(D[13]),
        .I2(tmp_product__0_3),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product__0_i_21__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product__0_i_22__0
       (.I0(tmp_product_3[12]),
        .I1(D[12]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product__0_i_22__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product__0_i_23__0
       (.I0(tmp_product_3[11]),
        .I1(D[11]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product__0_i_23__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product__0_i_24__0
       (.I0(tmp_product_3[10]),
        .I1(D[10]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product__0_i_24__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product__0_i_25__0
       (.I0(tmp_product_3[9]),
        .I1(D[9]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product__0_i_25__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product__0_i_26__0
       (.I0(tmp_product_3[8]),
        .I1(D[8]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product__0_i_26__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product__0_i_27__0
       (.I0(tmp_product_3[7]),
        .I1(D[7]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product__0_i_27__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product__0_i_28__0
       (.I0(tmp_product_3[6]),
        .I1(D[6]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product__0_i_28__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product__0_i_29__0
       (.I0(tmp_product_3[5]),
        .I1(D[5]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product__0_i_29__0_n_0));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product__0_i_2__1
       (.I0(tmp_product__0_i_19__0_n_0),
        .I1(tmp_product_1[15]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_3),
        .I5(tmp_product_2[15]),
        .O(grp_fu_514_p0[15]));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product__0_i_30__0
       (.I0(tmp_product_3[4]),
        .I1(D[4]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product__0_i_30__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product__0_i_31__0
       (.I0(tmp_product_3[3]),
        .I1(D[3]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product__0_i_31__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product__0_i_32__0
       (.I0(tmp_product_3[2]),
        .I1(D[2]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product__0_i_32__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product__0_i_33__0
       (.I0(tmp_product_3[1]),
        .I1(D[1]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product__0_i_33__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product__0_i_34__0
       (.I0(tmp_product_3[0]),
        .I1(D[0]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product__0_i_34__0_n_0));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product__0_i_3__1
       (.I0(tmp_product__0_i_20__0_n_0),
        .I1(tmp_product_1[14]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_3),
        .I5(tmp_product_2[14]),
        .O(grp_fu_514_p0[14]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product__0_i_4__1
       (.I0(tmp_product__0_i_21__0_n_0),
        .I1(tmp_product_1[13]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_3),
        .I5(tmp_product_2[13]),
        .O(grp_fu_514_p0[13]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product__0_i_5__1
       (.I0(tmp_product__0_i_22__0_n_0),
        .I1(tmp_product_1[12]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(tmp_product_2[12]),
        .O(grp_fu_514_p0[12]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product__0_i_6__1
       (.I0(tmp_product__0_i_23__0_n_0),
        .I1(tmp_product_1[11]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(tmp_product_2[11]),
        .O(grp_fu_514_p0[11]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product__0_i_7__1
       (.I0(tmp_product__0_i_24__0_n_0),
        .I1(tmp_product_1[10]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(tmp_product_2[10]),
        .O(grp_fu_514_p0[10]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product__0_i_8__1
       (.I0(tmp_product__0_i_25__0_n_0),
        .I1(tmp_product_1[9]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(tmp_product_2[9]),
        .O(grp_fu_514_p0[9]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product__0_i_9__1
       (.I0(tmp_product__0_i_26__0_n_0),
        .I1(tmp_product_1[8]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(tmp_product_2[8]),
        .O(grp_fu_514_p0[8]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_10__1
       (.I0(tmp_product_i_43__0_n_0),
        .I1(tmp_product_1[23]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_3),
        .I5(tmp_product_2[23]),
        .O(grp_fu_514_p0[23]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_11__1
       (.I0(tmp_product_i_44__0_n_0),
        .I1(tmp_product_1[22]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_3),
        .I5(tmp_product_2[22]),
        .O(grp_fu_514_p0[22]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_12__1
       (.I0(tmp_product_i_45__0_n_0),
        .I1(tmp_product_1[21]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_3),
        .I5(tmp_product_2[21]),
        .O(grp_fu_514_p0[21]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_13__1
       (.I0(tmp_product_i_46__0_n_0),
        .I1(tmp_product_1[20]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_3),
        .I5(tmp_product_2[20]),
        .O(grp_fu_514_p0[20]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_14__1
       (.I0(tmp_product_i_47__0_n_0),
        .I1(tmp_product_1[19]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_3),
        .I5(tmp_product_2[19]),
        .O(grp_fu_514_p0[19]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_15__1
       (.I0(tmp_product_i_48__0_n_0),
        .I1(tmp_product_1[18]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_3),
        .I5(tmp_product_2[18]),
        .O(grp_fu_514_p0[18]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_16__1
       (.I0(tmp_product_i_49__0_n_0),
        .I1(tmp_product_1[17]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_3),
        .I5(tmp_product_2[17]),
        .O(grp_fu_514_p0[17]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_17__1
       (.I0(tmp_product_i_50__0_n_0),
        .I1(Q[16]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(buff0_reg_1[16]),
        .O(grp_fu_514_p1[16]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_18__1
       (.I0(tmp_product_i_51__0_n_0),
        .I1(Q[15]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(buff0_reg_1[15]),
        .O(grp_fu_514_p1[15]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_19__1
       (.I0(tmp_product_i_52__0_n_0),
        .I1(Q[14]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(buff0_reg_1[14]),
        .O(grp_fu_514_p1[14]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_20__1
       (.I0(tmp_product_i_53__0_n_0),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(buff0_reg_1[13]),
        .O(grp_fu_514_p1[13]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_21__1
       (.I0(tmp_product_i_54__0_n_0),
        .I1(Q[12]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(buff0_reg_1[12]),
        .O(grp_fu_514_p1[12]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_22__1
       (.I0(tmp_product_i_55__0_n_0),
        .I1(Q[11]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(buff0_reg_1[11]),
        .O(grp_fu_514_p1[11]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_23__1
       (.I0(tmp_product_i_56__0_n_0),
        .I1(Q[10]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(buff0_reg_1[10]),
        .O(grp_fu_514_p1[10]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_24__1
       (.I0(tmp_product_i_57__0_n_0),
        .I1(Q[9]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(buff0_reg_1[9]),
        .O(grp_fu_514_p1[9]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_25__1
       (.I0(tmp_product_i_58__0_n_0),
        .I1(Q[8]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(buff0_reg_1[8]),
        .O(grp_fu_514_p1[8]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_26__1
       (.I0(tmp_product_i_59__0_n_0),
        .I1(Q[7]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(buff0_reg_1[7]),
        .O(grp_fu_514_p1[7]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_27__1
       (.I0(tmp_product_i_60__0_n_0),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(buff0_reg_1[6]),
        .O(grp_fu_514_p1[6]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_28__1
       (.I0(tmp_product_i_61__0_n_0),
        .I1(Q[5]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(buff0_reg_1[5]),
        .O(grp_fu_514_p1[5]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_29__1
       (.I0(tmp_product_i_62__0_n_0),
        .I1(Q[4]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(buff0_reg_1[4]),
        .O(grp_fu_514_p1[4]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_2__1
       (.I0(tmp_product_i_34__0_n_0),
        .I1(tmp_product_1[31]),
        .I2(tmp_product_0),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_3),
        .I5(tmp_product_2[31]),
        .O(grp_fu_514_p0[31]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_30__1
       (.I0(tmp_product_i_63__0_n_0),
        .I1(Q[3]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(buff0_reg_1[3]),
        .O(grp_fu_514_p1[3]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_31__1
       (.I0(tmp_product_i_64__0_n_0),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(buff0_reg_1[2]),
        .O(grp_fu_514_p1[2]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_32__1
       (.I0(tmp_product_i_65_n_0),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(buff0_reg_1[1]),
        .O(grp_fu_514_p1[1]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_33__0
       (.I0(tmp_product_i_66_n_0),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_1),
        .I5(buff0_reg_1[0]),
        .O(grp_fu_514_p1[0]));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_34__0
       (.I0(tmp_product_3[31]),
        .I1(D[31]),
        .I2(tmp_product__0_3),
        .I3(tmp_product_0),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_34__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_36__0
       (.I0(tmp_product_3[30]),
        .I1(D[30]),
        .I2(tmp_product__0_3),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_36__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_37__0
       (.I0(tmp_product_3[29]),
        .I1(D[29]),
        .I2(tmp_product__0_3),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_37__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_38__0
       (.I0(tmp_product_3[28]),
        .I1(D[28]),
        .I2(tmp_product__0_3),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_38__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_39__0
       (.I0(tmp_product_3[27]),
        .I1(D[27]),
        .I2(tmp_product__0_3),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_39__0_n_0));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_3__1
       (.I0(tmp_product_i_36__0_n_0),
        .I1(tmp_product_1[30]),
        .I2(tmp_product_0),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_3),
        .I5(tmp_product_2[30]),
        .O(grp_fu_514_p0[30]));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_40__0
       (.I0(tmp_product_3[26]),
        .I1(D[26]),
        .I2(tmp_product__0_3),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_40__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_41__0
       (.I0(tmp_product_3[25]),
        .I1(D[25]),
        .I2(tmp_product__0_3),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_41__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_42__0
       (.I0(tmp_product_3[24]),
        .I1(D[24]),
        .I2(tmp_product__0_3),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_42__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_43__0
       (.I0(tmp_product_3[23]),
        .I1(D[23]),
        .I2(tmp_product__0_3),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_43__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_44__0
       (.I0(tmp_product_3[22]),
        .I1(D[22]),
        .I2(tmp_product__0_3),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_44__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_45__0
       (.I0(tmp_product_3[21]),
        .I1(D[21]),
        .I2(tmp_product__0_3),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_45__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_46__0
       (.I0(tmp_product_3[20]),
        .I1(D[20]),
        .I2(tmp_product__0_3),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_46__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_47__0
       (.I0(tmp_product_3[19]),
        .I1(D[19]),
        .I2(tmp_product__0_3),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_47__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_48__0
       (.I0(tmp_product_3[18]),
        .I1(D[18]),
        .I2(tmp_product__0_3),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_48__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_49__0
       (.I0(tmp_product_3[17]),
        .I1(D[17]),
        .I2(tmp_product__0_3),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_49__0_n_0));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_4__1
       (.I0(tmp_product_i_37__0_n_0),
        .I1(tmp_product_1[29]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_3),
        .I5(tmp_product_2[29]),
        .O(grp_fu_514_p0[29]));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_50__0
       (.I0(buff0_reg_2[16]),
        .I1(buff0_reg_3[16]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_50__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_51__0
       (.I0(buff0_reg_2[15]),
        .I1(buff0_reg_3[15]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_51__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_52__0
       (.I0(buff0_reg_2[14]),
        .I1(buff0_reg_3[14]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_52__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_53__0
       (.I0(buff0_reg_2[13]),
        .I1(buff0_reg_3[13]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_53__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_54__0
       (.I0(buff0_reg_2[12]),
        .I1(buff0_reg_3[12]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_54__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_55__0
       (.I0(buff0_reg_2[11]),
        .I1(buff0_reg_3[11]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_55__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_56__0
       (.I0(buff0_reg_2[10]),
        .I1(buff0_reg_3[10]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_56__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_57__0
       (.I0(buff0_reg_2[9]),
        .I1(buff0_reg_3[9]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_57__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_58__0
       (.I0(buff0_reg_2[8]),
        .I1(buff0_reg_3[8]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_58__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_59__0
       (.I0(buff0_reg_2[7]),
        .I1(buff0_reg_3[7]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_59__0_n_0));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_5__1
       (.I0(tmp_product_i_38__0_n_0),
        .I1(tmp_product_1[28]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_3),
        .I5(tmp_product_2[28]),
        .O(grp_fu_514_p0[28]));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_60__0
       (.I0(buff0_reg_2[6]),
        .I1(buff0_reg_3[6]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_60__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_61__0
       (.I0(buff0_reg_2[5]),
        .I1(buff0_reg_3[5]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_61__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_62__0
       (.I0(buff0_reg_2[4]),
        .I1(buff0_reg_3[4]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_62__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_63__0
       (.I0(buff0_reg_2[3]),
        .I1(buff0_reg_3[3]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_63__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_64__0
       (.I0(buff0_reg_2[2]),
        .I1(buff0_reg_3[2]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_64__0_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_65
       (.I0(buff0_reg_2[1]),
        .I1(buff0_reg_3[1]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_65_n_0));
  LUT6 #(
    .INIT(64'h000C000A00AA00AA)) 
    tmp_product_i_66
       (.I0(buff0_reg_2[0]),
        .I1(buff0_reg_3[0]),
        .I2(tmp_product__0_1),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_0),
        .O(tmp_product_i_66_n_0));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_6__1
       (.I0(tmp_product_i_39__0_n_0),
        .I1(tmp_product_1[27]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_3),
        .I5(tmp_product_2[27]),
        .O(grp_fu_514_p0[27]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_7__1
       (.I0(tmp_product_i_40__0_n_0),
        .I1(tmp_product_1[26]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_3),
        .I5(tmp_product_2[26]),
        .O(grp_fu_514_p0[26]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_8__1
       (.I0(tmp_product_i_41__0_n_0),
        .I1(tmp_product_1[25]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_3),
        .I5(tmp_product_2[25]),
        .O(grp_fu_514_p0[25]));
  LUT6 #(
    .INIT(64'hEFEAEAEAEAEAEAEA)) 
    tmp_product_i_9__1
       (.I0(tmp_product_i_42__0_n_0),
        .I1(tmp_product_1[24]),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(tmp_product__0_0),
        .I4(tmp_product__0_3),
        .I5(tmp_product_2[24]),
        .O(grp_fu_514_p0[24]));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_13
   (ap_enable_reg_pp0_iter3_reg,
    buff0_reg_0,
    grp_fu_510_ce,
    ap_clk,
    tmp_product__0_0,
    buff0_reg_1,
    Q,
    D,
    buff0_reg_2,
    tmp_product_0,
    tmp_product_1,
    tmp_product_2,
    tmp_product__0_1,
    tmp_product__0_2);
  output ap_enable_reg_pp0_iter3_reg;
  output [31:0]buff0_reg_0;
  input grp_fu_510_ce;
  input ap_clk;
  input tmp_product__0_0;
  input buff0_reg_1;
  input [31:0]Q;
  input [31:0]D;
  input [31:0]buff0_reg_2;
  input [31:0]tmp_product_0;
  input [31:0]tmp_product_1;
  input [31:0]tmp_product_2;
  input tmp_product__0_1;
  input [0:0]tmp_product__0_2;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3_reg;
  wire \buff0_reg[16]__0_n_0 ;
  wire [31:0]buff0_reg_0;
  wire buff0_reg_1;
  wire [31:0]buff0_reg_2;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire grp_fu_510_ce;
  wire [31:0]grp_fu_518_p0;
  wire [31:0]grp_fu_518_p1;
  wire \reg_546[19]_i_2_n_0 ;
  wire \reg_546[19]_i_3_n_0 ;
  wire \reg_546[19]_i_4_n_0 ;
  wire \reg_546[23]_i_2_n_0 ;
  wire \reg_546[23]_i_3_n_0 ;
  wire \reg_546[23]_i_4_n_0 ;
  wire \reg_546[23]_i_5_n_0 ;
  wire \reg_546[27]_i_2_n_0 ;
  wire \reg_546[27]_i_3_n_0 ;
  wire \reg_546[27]_i_4_n_0 ;
  wire \reg_546[27]_i_5_n_0 ;
  wire \reg_546[31]_i_4_n_0 ;
  wire \reg_546[31]_i_5_n_0 ;
  wire \reg_546[31]_i_6_n_0 ;
  wire \reg_546[31]_i_7_n_0 ;
  wire \reg_546_reg[19]_i_1_n_0 ;
  wire \reg_546_reg[19]_i_1_n_1 ;
  wire \reg_546_reg[19]_i_1_n_2 ;
  wire \reg_546_reg[19]_i_1_n_3 ;
  wire \reg_546_reg[23]_i_1_n_0 ;
  wire \reg_546_reg[23]_i_1_n_1 ;
  wire \reg_546_reg[23]_i_1_n_2 ;
  wire \reg_546_reg[23]_i_1_n_3 ;
  wire \reg_546_reg[27]_i_1_n_0 ;
  wire \reg_546_reg[27]_i_1_n_1 ;
  wire \reg_546_reg[27]_i_1_n_2 ;
  wire \reg_546_reg[27]_i_1_n_3 ;
  wire \reg_546_reg[31]_i_2_n_1 ;
  wire \reg_546_reg[31]_i_2_n_2 ;
  wire \reg_546_reg[31]_i_2_n_3 ;
  wire [31:0]tmp_product_0;
  wire [31:0]tmp_product_1;
  wire [31:0]tmp_product_2;
  wire tmp_product__0_0;
  wire tmp_product__0_1;
  wire [0:0]tmp_product__0_2;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_reg_546_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_518_p1[31],grp_fu_518_p1[31],grp_fu_518_p1[31],grp_fu_518_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_510_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_105),
        .Q(buff0_reg_0[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_95),
        .Q(buff0_reg_0[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_94),
        .Q(buff0_reg_0[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_93),
        .Q(buff0_reg_0[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_92),
        .Q(buff0_reg_0[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_91),
        .Q(buff0_reg_0[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_90),
        .Q(buff0_reg_0[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_104),
        .Q(buff0_reg_0[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_103),
        .Q(buff0_reg_0[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_102),
        .Q(buff0_reg_0[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_101),
        .Q(buff0_reg_0[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_100),
        .Q(buff0_reg_0[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_99),
        .Q(buff0_reg_0[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_98),
        .Q(buff0_reg_0[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_97),
        .Q(buff0_reg_0[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_96),
        .Q(buff0_reg_0[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_1
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[31]),
        .I3(D[31]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[31]),
        .O(grp_fu_518_p1[31]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_10
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[22]),
        .I3(D[22]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[22]),
        .O(grp_fu_518_p1[22]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_11
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[21]),
        .I3(D[21]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[21]),
        .O(grp_fu_518_p1[21]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_12
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[20]),
        .I3(D[20]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[20]),
        .O(grp_fu_518_p1[20]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_13
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[19]),
        .I3(D[19]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[19]),
        .O(grp_fu_518_p1[19]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_14
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[18]),
        .I3(D[18]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[18]),
        .O(grp_fu_518_p1[18]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_15
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[17]),
        .I3(D[17]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[17]),
        .O(grp_fu_518_p1[17]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_2
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[30]),
        .I3(D[30]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[30]),
        .O(grp_fu_518_p1[30]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_3
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[29]),
        .I3(D[29]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[29]),
        .O(grp_fu_518_p1[29]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_4
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[28]),
        .I3(D[28]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[28]),
        .O(grp_fu_518_p1[28]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_5
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[27]),
        .I3(D[27]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[27]),
        .O(grp_fu_518_p1[27]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_6
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[26]),
        .I3(D[26]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[26]),
        .O(grp_fu_518_p1[26]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_7
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[25]),
        .I3(D[25]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[25]),
        .O(grp_fu_518_p1[25]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_8
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[24]),
        .I3(D[24]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[24]),
        .O(grp_fu_518_p1[24]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_9
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[23]),
        .I3(D[23]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[23]),
        .O(grp_fu_518_p1[23]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_546[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\reg_546[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_546[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\reg_546[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_546[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\reg_546[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_546[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\reg_546[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_546[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\reg_546[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_546[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\reg_546[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_546[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\reg_546[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_546[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\reg_546[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_546[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\reg_546[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_546[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\reg_546[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_546[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\reg_546[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_546[31]_i_4 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\reg_546[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_546[31]_i_5 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\reg_546[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_546[31]_i_6 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\reg_546[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_546[31]_i_7 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\reg_546[31]_i_7_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_546_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\reg_546_reg[19]_i_1_n_0 ,\reg_546_reg[19]_i_1_n_1 ,\reg_546_reg[19]_i_1_n_2 ,\reg_546_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(buff0_reg_0[19:16]),
        .S({\reg_546[19]_i_2_n_0 ,\reg_546[19]_i_3_n_0 ,\reg_546[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_546_reg[23]_i_1 
       (.CI(\reg_546_reg[19]_i_1_n_0 ),
        .CO({\reg_546_reg[23]_i_1_n_0 ,\reg_546_reg[23]_i_1_n_1 ,\reg_546_reg[23]_i_1_n_2 ,\reg_546_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(buff0_reg_0[23:20]),
        .S({\reg_546[23]_i_2_n_0 ,\reg_546[23]_i_3_n_0 ,\reg_546[23]_i_4_n_0 ,\reg_546[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_546_reg[27]_i_1 
       (.CI(\reg_546_reg[23]_i_1_n_0 ),
        .CO({\reg_546_reg[27]_i_1_n_0 ,\reg_546_reg[27]_i_1_n_1 ,\reg_546_reg[27]_i_1_n_2 ,\reg_546_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(buff0_reg_0[27:24]),
        .S({\reg_546[27]_i_2_n_0 ,\reg_546[27]_i_3_n_0 ,\reg_546[27]_i_4_n_0 ,\reg_546[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_546_reg[31]_i_2 
       (.CI(\reg_546_reg[27]_i_1_n_0 ),
        .CO({\NLW_reg_546_reg[31]_i_2_CO_UNCONNECTED [3],\reg_546_reg[31]_i_2_n_1 ,\reg_546_reg[31]_i_2_n_2 ,\reg_546_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(buff0_reg_0[31:28]),
        .S({\reg_546[31]_i_4_n_0 ,\reg_546[31]_i_5_n_0 ,\reg_546[31]_i_6_n_0 ,\reg_546[31]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_518_p1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_518_p0[31],grp_fu_518_p0[31],grp_fu_518_p0[31],grp_fu_518_p0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_510_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_518_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_fu_518_p1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_1
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[16]),
        .I3(tmp_product_1[16]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[16]),
        .O(grp_fu_518_p0[16]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_10
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[7]),
        .I3(tmp_product_1[7]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[7]),
        .O(grp_fu_518_p0[7]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_11
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[6]),
        .I3(tmp_product_1[6]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[6]),
        .O(grp_fu_518_p0[6]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_12
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[5]),
        .I3(tmp_product_1[5]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[5]),
        .O(grp_fu_518_p0[5]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_13
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[4]),
        .I3(tmp_product_1[4]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[4]),
        .O(grp_fu_518_p0[4]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_14
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[3]),
        .I3(tmp_product_1[3]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[3]),
        .O(grp_fu_518_p0[3]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_15
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[2]),
        .I3(tmp_product_1[2]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[2]),
        .O(grp_fu_518_p0[2]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_16
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[1]),
        .I3(tmp_product_1[1]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[1]),
        .O(grp_fu_518_p0[1]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_17
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[0]),
        .I3(tmp_product_1[0]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[0]),
        .O(grp_fu_518_p0[0]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_2
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[15]),
        .I3(tmp_product_1[15]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[15]),
        .O(grp_fu_518_p0[15]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_3
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[14]),
        .I3(tmp_product_1[14]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[14]),
        .O(grp_fu_518_p0[14]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_4
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[13]),
        .I3(tmp_product_1[13]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[13]),
        .O(grp_fu_518_p0[13]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_5
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[12]),
        .I3(tmp_product_1[12]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[12]),
        .O(grp_fu_518_p0[12]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_6
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[11]),
        .I3(tmp_product_1[11]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[11]),
        .O(grp_fu_518_p0[11]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_7
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[10]),
        .I3(tmp_product_1[10]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[10]),
        .O(grp_fu_518_p0[10]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_8
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[9]),
        .I3(tmp_product_1[9]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[9]),
        .O(grp_fu_518_p0[9]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_9
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[8]),
        .I3(tmp_product_1[8]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[8]),
        .O(grp_fu_518_p0[8]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_10
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[22]),
        .I3(tmp_product_1[22]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[22]),
        .O(grp_fu_518_p0[22]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_11
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[21]),
        .I3(tmp_product_1[21]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[21]),
        .O(grp_fu_518_p0[21]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_12
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[20]),
        .I3(tmp_product_1[20]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[20]),
        .O(grp_fu_518_p0[20]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_13
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[19]),
        .I3(tmp_product_1[19]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[19]),
        .O(grp_fu_518_p0[19]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_14
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[18]),
        .I3(tmp_product_1[18]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[18]),
        .O(grp_fu_518_p0[18]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_15
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[17]),
        .I3(tmp_product_1[17]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[17]),
        .O(grp_fu_518_p0[17]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_16
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[16]),
        .I3(D[16]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[16]),
        .O(grp_fu_518_p1[16]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_17
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[15]),
        .I3(D[15]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[15]),
        .O(grp_fu_518_p1[15]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_18
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[14]),
        .I3(D[14]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[14]),
        .O(grp_fu_518_p1[14]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_19
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[13]),
        .I3(D[13]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[13]),
        .O(grp_fu_518_p1[13]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_1__1
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[31]),
        .I3(tmp_product_1[31]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[31]),
        .O(grp_fu_518_p0[31]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_2
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[30]),
        .I3(tmp_product_1[30]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[30]),
        .O(grp_fu_518_p0[30]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_20
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[12]),
        .I3(D[12]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[12]),
        .O(grp_fu_518_p1[12]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_21
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[11]),
        .I3(D[11]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[11]),
        .O(grp_fu_518_p1[11]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_22
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[10]),
        .I3(D[10]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[10]),
        .O(grp_fu_518_p1[10]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_23
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[9]),
        .I3(D[9]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[9]),
        .O(grp_fu_518_p1[9]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_24
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[8]),
        .I3(D[8]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[8]),
        .O(grp_fu_518_p1[8]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_25
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[7]),
        .I3(D[7]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[7]),
        .O(grp_fu_518_p1[7]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_26
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[6]),
        .I3(D[6]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[6]),
        .O(grp_fu_518_p1[6]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_27
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[5]),
        .I3(D[5]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[5]),
        .O(grp_fu_518_p1[5]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_28
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[4]),
        .I3(D[4]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[4]),
        .O(grp_fu_518_p1[4]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_29
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[3]),
        .I3(D[3]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[3]),
        .O(grp_fu_518_p1[3]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_3
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[29]),
        .I3(tmp_product_1[29]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[29]),
        .O(grp_fu_518_p0[29]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_30
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[2]),
        .I3(D[2]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[2]),
        .O(grp_fu_518_p1[2]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_31
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[1]),
        .O(grp_fu_518_p1[1]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_32
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(Q[0]),
        .I3(D[0]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(buff0_reg_2[0]),
        .O(grp_fu_518_p1[0]));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_35__0
       (.I0(tmp_product__0_1),
        .I1(tmp_product__0_2),
        .O(ap_enable_reg_pp0_iter3_reg));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_4
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[28]),
        .I3(tmp_product_1[28]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[28]),
        .O(grp_fu_518_p0[28]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_5
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[27]),
        .I3(tmp_product_1[27]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[27]),
        .O(grp_fu_518_p0[27]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_6
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[26]),
        .I3(tmp_product_1[26]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[26]),
        .O(grp_fu_518_p0[26]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_7
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[25]),
        .I3(tmp_product_1[25]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[25]),
        .O(grp_fu_518_p0[25]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_8
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[24]),
        .I3(tmp_product_1[24]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[24]),
        .O(grp_fu_518_p0[24]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_9
       (.I0(tmp_product__0_0),
        .I1(buff0_reg_1),
        .I2(tmp_product_0[23]),
        .I3(tmp_product_1[23]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(tmp_product_2[23]),
        .O(grp_fu_518_p0[23]));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_14
   (grp_fu_525_p0123_out,
    D,
    grp_fu_510_ce,
    ap_clk,
    tmp_product__0_0,
    tmp_product_0,
    tmp_product__0_1,
    tmp_product__0_2,
    tmp_product__0_3,
    tmp_product__0_4,
    tmp_product__0_5,
    tmp_product__0_6,
    tmp_product__0_7,
    tmp_product__0_8,
    tmp_product__0_9,
    tmp_product__0_10,
    tmp_product__0_11,
    tmp_product__0_12,
    tmp_product__0_13,
    tmp_product__0_14,
    tmp_product__0_15,
    tmp_product__0_16,
    tmp_product__0_17,
    tmp_product__0_18,
    tmp_product__0_19,
    tmp_product__0_20,
    tmp_product__0_21,
    tmp_product__0_22,
    tmp_product__0_23,
    tmp_product__0_24,
    tmp_product__0_25,
    tmp_product__0_26,
    tmp_product__0_27,
    tmp_product__0_28,
    tmp_product__0_29,
    tmp_product__0_30,
    tmp_product__0_31,
    tmp_product__0_32,
    tmp_product__0_33,
    tmp_product__0_34,
    tmp_product__0_35,
    tmp_product__0_36,
    tmp_product__0_37,
    tmp_product__0_38,
    tmp_product__0_39,
    tmp_product__0_40,
    tmp_product__0_41,
    tmp_product__0_42,
    tmp_product__0_43,
    tmp_product__0_44,
    tmp_product__0_45,
    tmp_product__0_46,
    tmp_product__0_47,
    tmp_product__0_48,
    tmp_product__0_49,
    tmp_product__0_50,
    tmp_product__0_51,
    tmp_product__0_52,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    buff0_reg_3,
    buff0_reg_4,
    buff0_reg_5,
    buff0_reg_6,
    buff0_reg_7,
    buff0_reg_8,
    buff0_reg_9,
    buff0_reg_10,
    buff0_reg_11,
    buff0_reg_12,
    buff0_reg_13,
    buff0_reg_14,
    buff0_reg_15,
    buff0_reg_16,
    buff0_reg_17,
    buff0_reg_18,
    buff0_reg_19,
    buff0_reg_20,
    buff0_reg_21,
    buff0_reg_22,
    buff0_reg_23,
    buff0_reg_24,
    buff0_reg_25,
    buff0_reg_26,
    buff0_reg_27,
    buff0_reg_28,
    buff0_reg_29,
    buff0_reg_30,
    buff0_reg_31,
    buff0_reg_32,
    buff0_reg_33,
    buff0_reg_34,
    buff0_reg_35,
    buff0_reg_36,
    buff0_reg_37,
    buff0_reg_38,
    buff0_reg_39,
    buff0_reg_40,
    buff0_reg_41,
    buff0_reg_42,
    buff0_reg_43,
    buff0_reg_44,
    Q,
    tmp_product_1,
    tmp_product_2,
    tmp_product__0_53,
    ap_enable_reg_pp0_iter4);
  output grp_fu_525_p0123_out;
  output [31:0]D;
  input grp_fu_510_ce;
  input ap_clk;
  input tmp_product__0_0;
  input tmp_product_0;
  input tmp_product__0_1;
  input tmp_product__0_2;
  input tmp_product__0_3;
  input tmp_product__0_4;
  input tmp_product__0_5;
  input tmp_product__0_6;
  input tmp_product__0_7;
  input tmp_product__0_8;
  input tmp_product__0_9;
  input tmp_product__0_10;
  input tmp_product__0_11;
  input tmp_product__0_12;
  input tmp_product__0_13;
  input tmp_product__0_14;
  input tmp_product__0_15;
  input tmp_product__0_16;
  input tmp_product__0_17;
  input tmp_product__0_18;
  input tmp_product__0_19;
  input tmp_product__0_20;
  input tmp_product__0_21;
  input tmp_product__0_22;
  input tmp_product__0_23;
  input tmp_product__0_24;
  input tmp_product__0_25;
  input tmp_product__0_26;
  input tmp_product__0_27;
  input tmp_product__0_28;
  input tmp_product__0_29;
  input tmp_product__0_30;
  input tmp_product__0_31;
  input tmp_product__0_32;
  input tmp_product__0_33;
  input tmp_product__0_34;
  input tmp_product__0_35;
  input tmp_product__0_36;
  input tmp_product__0_37;
  input tmp_product__0_38;
  input tmp_product__0_39;
  input tmp_product__0_40;
  input tmp_product__0_41;
  input tmp_product__0_42;
  input tmp_product__0_43;
  input tmp_product__0_44;
  input tmp_product__0_45;
  input tmp_product__0_46;
  input tmp_product__0_47;
  input tmp_product__0_48;
  input tmp_product__0_49;
  input tmp_product__0_50;
  input tmp_product__0_51;
  input tmp_product__0_52;
  input buff0_reg_0;
  input buff0_reg_1;
  input buff0_reg_2;
  input buff0_reg_3;
  input buff0_reg_4;
  input buff0_reg_5;
  input buff0_reg_6;
  input buff0_reg_7;
  input buff0_reg_8;
  input buff0_reg_9;
  input buff0_reg_10;
  input buff0_reg_11;
  input buff0_reg_12;
  input buff0_reg_13;
  input buff0_reg_14;
  input buff0_reg_15;
  input buff0_reg_16;
  input buff0_reg_17;
  input buff0_reg_18;
  input buff0_reg_19;
  input buff0_reg_20;
  input buff0_reg_21;
  input buff0_reg_22;
  input buff0_reg_23;
  input buff0_reg_24;
  input buff0_reg_25;
  input buff0_reg_26;
  input buff0_reg_27;
  input buff0_reg_28;
  input buff0_reg_29;
  input buff0_reg_30;
  input buff0_reg_31;
  input buff0_reg_32;
  input buff0_reg_33;
  input buff0_reg_34;
  input buff0_reg_35;
  input buff0_reg_36;
  input buff0_reg_37;
  input buff0_reg_38;
  input buff0_reg_39;
  input buff0_reg_40;
  input buff0_reg_41;
  input buff0_reg_42;
  input buff0_reg_43;
  input buff0_reg_44;
  input [31:0]Q;
  input [31:0]tmp_product_1;
  input [31:0]tmp_product_2;
  input [0:0]tmp_product__0_53;
  input ap_enable_reg_pp0_iter4;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_10;
  wire buff0_reg_11;
  wire buff0_reg_12;
  wire buff0_reg_13;
  wire buff0_reg_14;
  wire buff0_reg_15;
  wire buff0_reg_16;
  wire buff0_reg_17;
  wire buff0_reg_18;
  wire buff0_reg_19;
  wire buff0_reg_2;
  wire buff0_reg_20;
  wire buff0_reg_21;
  wire buff0_reg_22;
  wire buff0_reg_23;
  wire buff0_reg_24;
  wire buff0_reg_25;
  wire buff0_reg_26;
  wire buff0_reg_27;
  wire buff0_reg_28;
  wire buff0_reg_29;
  wire buff0_reg_3;
  wire buff0_reg_30;
  wire buff0_reg_31;
  wire buff0_reg_32;
  wire buff0_reg_33;
  wire buff0_reg_34;
  wire buff0_reg_35;
  wire buff0_reg_36;
  wire buff0_reg_37;
  wire buff0_reg_38;
  wire buff0_reg_39;
  wire buff0_reg_4;
  wire buff0_reg_40;
  wire buff0_reg_41;
  wire buff0_reg_42;
  wire buff0_reg_43;
  wire buff0_reg_44;
  wire buff0_reg_5;
  wire buff0_reg_6;
  wire buff0_reg_7;
  wire buff0_reg_8;
  wire buff0_reg_9;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire grp_fu_510_ce;
  wire [31:0]grp_fu_525_p0;
  wire grp_fu_525_p0123_out;
  wire [31:0]grp_fu_525_p1;
  wire \reg_550[19]_i_2_n_0 ;
  wire \reg_550[19]_i_3_n_0 ;
  wire \reg_550[19]_i_4_n_0 ;
  wire \reg_550[23]_i_2_n_0 ;
  wire \reg_550[23]_i_3_n_0 ;
  wire \reg_550[23]_i_4_n_0 ;
  wire \reg_550[23]_i_5_n_0 ;
  wire \reg_550[27]_i_2_n_0 ;
  wire \reg_550[27]_i_3_n_0 ;
  wire \reg_550[27]_i_4_n_0 ;
  wire \reg_550[27]_i_5_n_0 ;
  wire \reg_550[31]_i_3_n_0 ;
  wire \reg_550[31]_i_4_n_0 ;
  wire \reg_550[31]_i_5_n_0 ;
  wire \reg_550[31]_i_6_n_0 ;
  wire \reg_550_reg[19]_i_1_n_0 ;
  wire \reg_550_reg[19]_i_1_n_1 ;
  wire \reg_550_reg[19]_i_1_n_2 ;
  wire \reg_550_reg[19]_i_1_n_3 ;
  wire \reg_550_reg[23]_i_1_n_0 ;
  wire \reg_550_reg[23]_i_1_n_1 ;
  wire \reg_550_reg[23]_i_1_n_2 ;
  wire \reg_550_reg[23]_i_1_n_3 ;
  wire \reg_550_reg[27]_i_1_n_0 ;
  wire \reg_550_reg[27]_i_1_n_1 ;
  wire \reg_550_reg[27]_i_1_n_2 ;
  wire \reg_550_reg[27]_i_1_n_3 ;
  wire \reg_550_reg[31]_i_2_n_1 ;
  wire \reg_550_reg[31]_i_2_n_2 ;
  wire \reg_550_reg[31]_i_2_n_3 ;
  wire tmp_product_0;
  wire [31:0]tmp_product_1;
  wire [31:0]tmp_product_2;
  wire tmp_product__0_0;
  wire tmp_product__0_1;
  wire tmp_product__0_10;
  wire tmp_product__0_11;
  wire tmp_product__0_12;
  wire tmp_product__0_13;
  wire tmp_product__0_14;
  wire tmp_product__0_15;
  wire tmp_product__0_16;
  wire tmp_product__0_17;
  wire tmp_product__0_18;
  wire tmp_product__0_19;
  wire tmp_product__0_2;
  wire tmp_product__0_20;
  wire tmp_product__0_21;
  wire tmp_product__0_22;
  wire tmp_product__0_23;
  wire tmp_product__0_24;
  wire tmp_product__0_25;
  wire tmp_product__0_26;
  wire tmp_product__0_27;
  wire tmp_product__0_28;
  wire tmp_product__0_29;
  wire tmp_product__0_3;
  wire tmp_product__0_30;
  wire tmp_product__0_31;
  wire tmp_product__0_32;
  wire tmp_product__0_33;
  wire tmp_product__0_34;
  wire tmp_product__0_35;
  wire tmp_product__0_36;
  wire tmp_product__0_37;
  wire tmp_product__0_38;
  wire tmp_product__0_39;
  wire tmp_product__0_4;
  wire tmp_product__0_40;
  wire tmp_product__0_41;
  wire tmp_product__0_42;
  wire tmp_product__0_43;
  wire tmp_product__0_44;
  wire tmp_product__0_45;
  wire tmp_product__0_46;
  wire tmp_product__0_47;
  wire tmp_product__0_48;
  wire tmp_product__0_49;
  wire tmp_product__0_5;
  wire tmp_product__0_50;
  wire tmp_product__0_51;
  wire tmp_product__0_52;
  wire [0:0]tmp_product__0_53;
  wire tmp_product__0_6;
  wire tmp_product__0_7;
  wire tmp_product__0_8;
  wire tmp_product__0_9;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_reg_550_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_525_p1[31],grp_fu_525_p1[31],grp_fu_525_p1[31],grp_fu_525_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_510_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_510_ce),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_10__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(buff0_reg_15),
        .I3(buff0_reg_16),
        .I4(grp_fu_525_p0123_out),
        .I5(buff0_reg_17),
        .O(grp_fu_525_p1[22]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_11__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(buff0_reg_12),
        .I3(buff0_reg_13),
        .I4(grp_fu_525_p0123_out),
        .I5(buff0_reg_14),
        .O(grp_fu_525_p1[21]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_12__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(buff0_reg_9),
        .I3(buff0_reg_10),
        .I4(grp_fu_525_p0123_out),
        .I5(buff0_reg_11),
        .O(grp_fu_525_p1[20]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_13__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(buff0_reg_6),
        .I3(buff0_reg_7),
        .I4(grp_fu_525_p0123_out),
        .I5(buff0_reg_8),
        .O(grp_fu_525_p1[19]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_14__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(buff0_reg_3),
        .I3(buff0_reg_4),
        .I4(grp_fu_525_p0123_out),
        .I5(buff0_reg_5),
        .O(grp_fu_525_p1[18]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_15__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(buff0_reg_0),
        .I3(buff0_reg_1),
        .I4(grp_fu_525_p0123_out),
        .I5(buff0_reg_2),
        .O(grp_fu_525_p1[17]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_1__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(buff0_reg_42),
        .I3(buff0_reg_43),
        .I4(grp_fu_525_p0123_out),
        .I5(buff0_reg_44),
        .O(grp_fu_525_p1[31]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_2__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(buff0_reg_39),
        .I3(buff0_reg_40),
        .I4(grp_fu_525_p0123_out),
        .I5(buff0_reg_41),
        .O(grp_fu_525_p1[30]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_3__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(buff0_reg_36),
        .I3(buff0_reg_37),
        .I4(grp_fu_525_p0123_out),
        .I5(buff0_reg_38),
        .O(grp_fu_525_p1[29]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_4__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(buff0_reg_33),
        .I3(buff0_reg_34),
        .I4(grp_fu_525_p0123_out),
        .I5(buff0_reg_35),
        .O(grp_fu_525_p1[28]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_5__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(buff0_reg_30),
        .I3(buff0_reg_31),
        .I4(grp_fu_525_p0123_out),
        .I5(buff0_reg_32),
        .O(grp_fu_525_p1[27]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_6__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(buff0_reg_27),
        .I3(buff0_reg_28),
        .I4(grp_fu_525_p0123_out),
        .I5(buff0_reg_29),
        .O(grp_fu_525_p1[26]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_7__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(buff0_reg_24),
        .I3(buff0_reg_25),
        .I4(grp_fu_525_p0123_out),
        .I5(buff0_reg_26),
        .O(grp_fu_525_p1[25]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_8__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(buff0_reg_21),
        .I3(buff0_reg_22),
        .I4(grp_fu_525_p0123_out),
        .I5(buff0_reg_23),
        .O(grp_fu_525_p1[24]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    buff0_reg_i_9__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(buff0_reg_18),
        .I3(buff0_reg_19),
        .I4(grp_fu_525_p0123_out),
        .I5(buff0_reg_20),
        .O(grp_fu_525_p1[23]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_550[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\reg_550[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_550[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\reg_550[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_550[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\reg_550[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_550[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\reg_550[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_550[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\reg_550[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_550[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\reg_550[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_550[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\reg_550[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_550[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\reg_550[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_550[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\reg_550[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_550[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\reg_550[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_550[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\reg_550[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_550[31]_i_3 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\reg_550[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_550[31]_i_4 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\reg_550[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_550[31]_i_5 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\reg_550[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_550[31]_i_6 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\reg_550[31]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_550_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\reg_550_reg[19]_i_1_n_0 ,\reg_550_reg[19]_i_1_n_1 ,\reg_550_reg[19]_i_1_n_2 ,\reg_550_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\reg_550[19]_i_2_n_0 ,\reg_550[19]_i_3_n_0 ,\reg_550[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_550_reg[23]_i_1 
       (.CI(\reg_550_reg[19]_i_1_n_0 ),
        .CO({\reg_550_reg[23]_i_1_n_0 ,\reg_550_reg[23]_i_1_n_1 ,\reg_550_reg[23]_i_1_n_2 ,\reg_550_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\reg_550[23]_i_2_n_0 ,\reg_550[23]_i_3_n_0 ,\reg_550[23]_i_4_n_0 ,\reg_550[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_550_reg[27]_i_1 
       (.CI(\reg_550_reg[23]_i_1_n_0 ),
        .CO({\reg_550_reg[27]_i_1_n_0 ,\reg_550_reg[27]_i_1_n_1 ,\reg_550_reg[27]_i_1_n_2 ,\reg_550_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\reg_550[27]_i_2_n_0 ,\reg_550[27]_i_3_n_0 ,\reg_550[27]_i_4_n_0 ,\reg_550[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_550_reg[31]_i_2 
       (.CI(\reg_550_reg[27]_i_1_n_0 ),
        .CO({\NLW_reg_550_reg[31]_i_2_CO_UNCONNECTED [3],\reg_550_reg[31]_i_2_n_1 ,\reg_550_reg[31]_i_2_n_2 ,\reg_550_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\reg_550[31]_i_3_n_0 ,\reg_550[31]_i_4_n_0 ,\reg_550[31]_i_5_n_0 ,\reg_550[31]_i_6_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ri_0_2[31]_i_2 
       (.I0(tmp_product__0_53),
        .I1(ap_enable_reg_pp0_iter4),
        .O(grp_fu_525_p0123_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_525_p1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_525_p0[31],grp_fu_525_p0[31],grp_fu_525_p0[31],grp_fu_525_p0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_510_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_525_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_fu_525_p1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_10__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[7]),
        .I3(tmp_product_1[7]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[7]),
        .O(grp_fu_525_p0[7]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_11__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[6]),
        .I3(tmp_product_1[6]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[6]),
        .O(grp_fu_525_p0[6]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_12__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[5]),
        .I3(tmp_product_1[5]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[5]),
        .O(grp_fu_525_p0[5]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_13__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[4]),
        .I3(tmp_product_1[4]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[4]),
        .O(grp_fu_525_p0[4]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_14__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[3]),
        .I3(tmp_product_1[3]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[3]),
        .O(grp_fu_525_p0[3]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_15__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[2]),
        .I3(tmp_product_1[2]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[2]),
        .O(grp_fu_525_p0[2]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_16__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[1]),
        .I3(tmp_product_1[1]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[1]),
        .O(grp_fu_525_p0[1]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_17__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[0]),
        .I3(tmp_product_1[0]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[0]),
        .O(grp_fu_525_p0[0]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_1__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[16]),
        .I3(tmp_product_1[16]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[16]),
        .O(grp_fu_525_p0[16]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_2__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[15]),
        .I3(tmp_product_1[15]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[15]),
        .O(grp_fu_525_p0[15]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_3__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[14]),
        .I3(tmp_product_1[14]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[14]),
        .O(grp_fu_525_p0[14]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_4__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[13]),
        .I3(tmp_product_1[13]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[13]),
        .O(grp_fu_525_p0[13]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_5__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[12]),
        .I3(tmp_product_1[12]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[12]),
        .O(grp_fu_525_p0[12]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_6__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[11]),
        .I3(tmp_product_1[11]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[11]),
        .O(grp_fu_525_p0[11]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_7__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[10]),
        .I3(tmp_product_1[10]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[10]),
        .O(grp_fu_525_p0[10]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_8__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[9]),
        .I3(tmp_product_1[9]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[9]),
        .O(grp_fu_525_p0[9]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product__0_i_9__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[8]),
        .I3(tmp_product_1[8]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[8]),
        .O(grp_fu_525_p0[8]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_10__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[22]),
        .I3(tmp_product_1[22]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[22]),
        .O(grp_fu_525_p0[22]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_11__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[21]),
        .I3(tmp_product_1[21]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[21]),
        .O(grp_fu_525_p0[21]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_12__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[20]),
        .I3(tmp_product_1[20]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[20]),
        .O(grp_fu_525_p0[20]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_13__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[19]),
        .I3(tmp_product_1[19]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[19]),
        .O(grp_fu_525_p0[19]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_14__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[18]),
        .I3(tmp_product_1[18]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[18]),
        .O(grp_fu_525_p0[18]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_15__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[17]),
        .I3(tmp_product_1[17]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[17]),
        .O(grp_fu_525_p0[17]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_16__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(tmp_product__0_50),
        .I3(tmp_product__0_51),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product__0_52),
        .O(grp_fu_525_p1[16]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_17__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(tmp_product__0_47),
        .I3(tmp_product__0_48),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product__0_49),
        .O(grp_fu_525_p1[15]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_18__2
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0),
        .I2(tmp_product__0_43),
        .I3(tmp_product__0_44),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product__0_45),
        .O(grp_fu_525_p1[14]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_19__2
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0),
        .I2(tmp_product__0_40),
        .I3(tmp_product__0_41),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product__0_42),
        .O(grp_fu_525_p1[13]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_1__3
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[31]),
        .I3(tmp_product_1[31]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[31]),
        .O(grp_fu_525_p0[31]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_20__2
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0),
        .I2(tmp_product__0_37),
        .I3(tmp_product__0_38),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product__0_39),
        .O(grp_fu_525_p1[12]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_21__2
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0),
        .I2(tmp_product__0_34),
        .I3(tmp_product__0_35),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product__0_36),
        .O(grp_fu_525_p1[11]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_22__2
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0),
        .I2(tmp_product__0_31),
        .I3(tmp_product__0_32),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product__0_33),
        .O(grp_fu_525_p1[10]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_23__2
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0),
        .I2(tmp_product__0_28),
        .I3(tmp_product__0_29),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product__0_30),
        .O(grp_fu_525_p1[9]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_24__2
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0),
        .I2(tmp_product__0_25),
        .I3(tmp_product__0_26),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product__0_27),
        .O(grp_fu_525_p1[8]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_25__2
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0),
        .I2(tmp_product__0_22),
        .I3(tmp_product__0_23),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product__0_24),
        .O(grp_fu_525_p1[7]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_26__2
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0),
        .I2(tmp_product__0_19),
        .I3(tmp_product__0_20),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product__0_21),
        .O(grp_fu_525_p1[6]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_27__2
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0),
        .I2(tmp_product__0_16),
        .I3(tmp_product__0_17),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product__0_18),
        .O(grp_fu_525_p1[5]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_28__2
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0),
        .I2(tmp_product__0_13),
        .I3(tmp_product__0_14),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product__0_15),
        .O(grp_fu_525_p1[4]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_29__2
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0),
        .I2(tmp_product__0_10),
        .I3(tmp_product__0_11),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product__0_12),
        .O(grp_fu_525_p1[3]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_2__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[30]),
        .I3(tmp_product_1[30]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[30]),
        .O(grp_fu_525_p0[30]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_30__2
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0),
        .I2(tmp_product__0_7),
        .I3(tmp_product__0_8),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product__0_9),
        .O(grp_fu_525_p1[2]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_31__2
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0),
        .I2(tmp_product__0_4),
        .I3(tmp_product__0_5),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product__0_6),
        .O(grp_fu_525_p1[1]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_32__2
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product__0_2),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product__0_3),
        .O(grp_fu_525_p1[0]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_3__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[29]),
        .I3(tmp_product_1[29]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[29]),
        .O(grp_fu_525_p0[29]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_4__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[28]),
        .I3(tmp_product_1[28]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[28]),
        .O(grp_fu_525_p0[28]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_5__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[27]),
        .I3(tmp_product_1[27]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[27]),
        .O(grp_fu_525_p0[27]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_6__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[26]),
        .I3(tmp_product_1[26]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[26]),
        .O(grp_fu_525_p0[26]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_7__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[25]),
        .I3(tmp_product_1[25]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[25]),
        .O(grp_fu_525_p0[25]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_8__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[24]),
        .I3(tmp_product_1[24]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[24]),
        .O(grp_fu_525_p0[24]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    tmp_product_i_9__2
       (.I0(tmp_product__0_46),
        .I1(tmp_product_0),
        .I2(Q[23]),
        .I3(tmp_product_1[23]),
        .I4(grp_fu_525_p0123_out),
        .I5(tmp_product_2[23]),
        .O(grp_fu_525_p0[23]));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_15
   (D,
    ap_clk,
    E,
    t_fu_2181,
    tmp_product_0,
    Q,
    tmp_product_1,
    tmp_product_2,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    buff0_reg_3,
    buff0_reg_4,
    buff0_reg_5,
    buff0_reg_6,
    buff0_reg_7,
    buff0_reg_8,
    buff0_reg_9,
    buff0_reg_10,
    buff0_reg_11,
    buff0_reg_12,
    buff0_reg_13,
    buff0_reg_14,
    buff0_reg_15,
    tmp_product__0_0,
    tmp_product__0_1,
    tmp_product__0_2,
    tmp_product__0_3,
    tmp_product__0_4,
    tmp_product__0_5,
    tmp_product__0_6,
    tmp_product__0_7,
    tmp_product__0_8,
    tmp_product__0_9,
    tmp_product__0_10,
    tmp_product__0_11,
    tmp_product__0_12,
    tmp_product__0_13,
    tmp_product__0_14,
    tmp_product__0_15,
    tmp_product__0_16);
  output [31:0]D;
  input ap_clk;
  input [0:0]E;
  input t_fu_2181;
  input [0:0]tmp_product_0;
  input [31:0]Q;
  input tmp_product_1;
  input [31:0]tmp_product_2;
  input buff0_reg_0;
  input [31:0]buff0_reg_1;
  input buff0_reg_2;
  input buff0_reg_3;
  input buff0_reg_4;
  input buff0_reg_5;
  input buff0_reg_6;
  input buff0_reg_7;
  input buff0_reg_8;
  input buff0_reg_9;
  input buff0_reg_10;
  input buff0_reg_11;
  input buff0_reg_12;
  input buff0_reg_13;
  input buff0_reg_14;
  input buff0_reg_15;
  input tmp_product__0_0;
  input tmp_product__0_1;
  input tmp_product__0_2;
  input tmp_product__0_3;
  input tmp_product__0_4;
  input tmp_product__0_5;
  input tmp_product__0_6;
  input tmp_product__0_7;
  input tmp_product__0_8;
  input tmp_product__0_9;
  input tmp_product__0_10;
  input tmp_product__0_11;
  input tmp_product__0_12;
  input tmp_product__0_13;
  input tmp_product__0_14;
  input tmp_product__0_15;
  input tmp_product__0_16;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_0;
  wire [31:0]buff0_reg_1;
  wire buff0_reg_10;
  wire buff0_reg_11;
  wire buff0_reg_12;
  wire buff0_reg_13;
  wire buff0_reg_14;
  wire buff0_reg_15;
  wire buff0_reg_2;
  wire buff0_reg_3;
  wire buff0_reg_4;
  wire buff0_reg_5;
  wire buff0_reg_6;
  wire buff0_reg_7;
  wire buff0_reg_8;
  wire buff0_reg_9;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire grp_fu_530_ce;
  wire [31:0]grp_fu_530_p0;
  wire [31:0]grp_fu_530_p1;
  wire \reg_554[19]_i_2_n_0 ;
  wire \reg_554[19]_i_3_n_0 ;
  wire \reg_554[19]_i_4_n_0 ;
  wire \reg_554[23]_i_2_n_0 ;
  wire \reg_554[23]_i_3_n_0 ;
  wire \reg_554[23]_i_4_n_0 ;
  wire \reg_554[23]_i_5_n_0 ;
  wire \reg_554[27]_i_2_n_0 ;
  wire \reg_554[27]_i_3_n_0 ;
  wire \reg_554[27]_i_4_n_0 ;
  wire \reg_554[27]_i_5_n_0 ;
  wire \reg_554[31]_i_3_n_0 ;
  wire \reg_554[31]_i_4_n_0 ;
  wire \reg_554[31]_i_5_n_0 ;
  wire \reg_554[31]_i_6_n_0 ;
  wire \reg_554_reg[19]_i_1_n_0 ;
  wire \reg_554_reg[19]_i_1_n_1 ;
  wire \reg_554_reg[19]_i_1_n_2 ;
  wire \reg_554_reg[19]_i_1_n_3 ;
  wire \reg_554_reg[23]_i_1_n_0 ;
  wire \reg_554_reg[23]_i_1_n_1 ;
  wire \reg_554_reg[23]_i_1_n_2 ;
  wire \reg_554_reg[23]_i_1_n_3 ;
  wire \reg_554_reg[27]_i_1_n_0 ;
  wire \reg_554_reg[27]_i_1_n_1 ;
  wire \reg_554_reg[27]_i_1_n_2 ;
  wire \reg_554_reg[27]_i_1_n_3 ;
  wire \reg_554_reg[31]_i_2_n_1 ;
  wire \reg_554_reg[31]_i_2_n_2 ;
  wire \reg_554_reg[31]_i_2_n_3 ;
  wire t_fu_2181;
  wire [0:0]tmp_product_0;
  wire tmp_product_1;
  wire [31:0]tmp_product_2;
  wire tmp_product__0_0;
  wire tmp_product__0_1;
  wire tmp_product__0_10;
  wire tmp_product__0_11;
  wire tmp_product__0_12;
  wire tmp_product__0_13;
  wire tmp_product__0_14;
  wire tmp_product__0_15;
  wire tmp_product__0_16;
  wire tmp_product__0_2;
  wire tmp_product__0_3;
  wire tmp_product__0_4;
  wire tmp_product__0_5;
  wire tmp_product__0_6;
  wire tmp_product__0_7;
  wire tmp_product__0_8;
  wire tmp_product__0_9;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_reg_554_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_530_p1[31],grp_fu_530_p1[31],grp_fu_530_p1[31],grp_fu_530_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_530_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_530_ce),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_530_ce),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_530_ce),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_530_ce),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_530_ce),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_530_ce),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_530_ce),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_530_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_530_ce),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_530_ce),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_530_ce),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_530_ce),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_530_ce),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_530_ce),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_530_ce),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_530_ce),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_530_ce),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_10__3
       (.I0(buff0_reg_10),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[22]),
        .O(grp_fu_530_p1[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_11__3
       (.I0(buff0_reg_11),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[21]),
        .O(grp_fu_530_p1[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_12__3
       (.I0(buff0_reg_12),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[20]),
        .O(grp_fu_530_p1[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_13__3
       (.I0(buff0_reg_13),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[19]),
        .O(grp_fu_530_p1[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_14__3
       (.I0(buff0_reg_14),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[18]),
        .O(grp_fu_530_p1[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_15__3
       (.I0(buff0_reg_15),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[17]),
        .O(grp_fu_530_p1[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_1__3
       (.I0(buff0_reg_0),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[31]),
        .O(grp_fu_530_p1[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_2__3
       (.I0(buff0_reg_2),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[30]),
        .O(grp_fu_530_p1[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_3__3
       (.I0(buff0_reg_3),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[29]),
        .O(grp_fu_530_p1[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_4__3
       (.I0(buff0_reg_4),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[28]),
        .O(grp_fu_530_p1[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_5__3
       (.I0(buff0_reg_5),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[27]),
        .O(grp_fu_530_p1[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_6__3
       (.I0(buff0_reg_6),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[26]),
        .O(grp_fu_530_p1[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_7__3
       (.I0(buff0_reg_7),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[25]),
        .O(grp_fu_530_p1[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_8__3
       (.I0(buff0_reg_8),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[24]),
        .O(grp_fu_530_p1[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_9__3
       (.I0(buff0_reg_9),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[23]),
        .O(grp_fu_530_p1[23]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_554[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\reg_554[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_554[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\reg_554[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_554[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\reg_554[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_554[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\reg_554[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_554[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\reg_554[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_554[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\reg_554[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_554[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\reg_554[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_554[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\reg_554[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_554[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\reg_554[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_554[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\reg_554[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_554[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\reg_554[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_554[31]_i_3 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\reg_554[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_554[31]_i_4 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\reg_554[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_554[31]_i_5 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\reg_554[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_554[31]_i_6 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\reg_554[31]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_554_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\reg_554_reg[19]_i_1_n_0 ,\reg_554_reg[19]_i_1_n_1 ,\reg_554_reg[19]_i_1_n_2 ,\reg_554_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\reg_554[19]_i_2_n_0 ,\reg_554[19]_i_3_n_0 ,\reg_554[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_554_reg[23]_i_1 
       (.CI(\reg_554_reg[19]_i_1_n_0 ),
        .CO({\reg_554_reg[23]_i_1_n_0 ,\reg_554_reg[23]_i_1_n_1 ,\reg_554_reg[23]_i_1_n_2 ,\reg_554_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\reg_554[23]_i_2_n_0 ,\reg_554[23]_i_3_n_0 ,\reg_554[23]_i_4_n_0 ,\reg_554[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_554_reg[27]_i_1 
       (.CI(\reg_554_reg[23]_i_1_n_0 ),
        .CO({\reg_554_reg[27]_i_1_n_0 ,\reg_554_reg[27]_i_1_n_1 ,\reg_554_reg[27]_i_1_n_2 ,\reg_554_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\reg_554[27]_i_2_n_0 ,\reg_554[27]_i_3_n_0 ,\reg_554[27]_i_4_n_0 ,\reg_554[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_554_reg[31]_i_2 
       (.CI(\reg_554_reg[27]_i_1_n_0 ),
        .CO({\NLW_reg_554_reg[31]_i_2_CO_UNCONNECTED [3],\reg_554_reg[31]_i_2_n_1 ,\reg_554_reg[31]_i_2_n_2 ,\reg_554_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\reg_554[31]_i_3_n_0 ,\reg_554[31]_i_4_n_0 ,\reg_554[31]_i_5_n_0 ,\reg_554[31]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_530_p1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_530_p0[31],grp_fu_530_p0[31],grp_fu_530_p0[31],grp_fu_530_p0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_530_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_530_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_fu_530_p1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_10__3
       (.I0(Q[7]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[7]),
        .O(grp_fu_530_p0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_11__3
       (.I0(Q[6]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[6]),
        .O(grp_fu_530_p0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_12__3
       (.I0(Q[5]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[5]),
        .O(grp_fu_530_p0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_13__3
       (.I0(Q[4]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[4]),
        .O(grp_fu_530_p0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_14__3
       (.I0(Q[3]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[3]),
        .O(grp_fu_530_p0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_15__3
       (.I0(Q[2]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[2]),
        .O(grp_fu_530_p0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_16__3
       (.I0(Q[1]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[1]),
        .O(grp_fu_530_p0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_17__3
       (.I0(Q[0]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[0]),
        .O(grp_fu_530_p0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_1__3
       (.I0(Q[16]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[16]),
        .O(grp_fu_530_p0[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_2__3
       (.I0(Q[15]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[15]),
        .O(grp_fu_530_p0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_3__3
       (.I0(Q[14]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[14]),
        .O(grp_fu_530_p0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_4__3
       (.I0(Q[13]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[13]),
        .O(grp_fu_530_p0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_5__3
       (.I0(Q[12]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[12]),
        .O(grp_fu_530_p0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_6__3
       (.I0(Q[11]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[11]),
        .O(grp_fu_530_p0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_7__3
       (.I0(Q[10]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[10]),
        .O(grp_fu_530_p0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_8__3
       (.I0(Q[9]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[9]),
        .O(grp_fu_530_p0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_9__3
       (.I0(Q[8]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[8]),
        .O(grp_fu_530_p0[8]));
  LUT3 #(
    .INIT(8'hFE)) 
    tmp_product_i_1
       (.I0(E),
        .I1(t_fu_2181),
        .I2(tmp_product_0),
        .O(grp_fu_530_ce));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10__3
       (.I0(Q[23]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[23]),
        .O(grp_fu_530_p0[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11__3
       (.I0(Q[22]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[22]),
        .O(grp_fu_530_p0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12__3
       (.I0(Q[21]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[21]),
        .O(grp_fu_530_p0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_13__3
       (.I0(Q[20]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[20]),
        .O(grp_fu_530_p0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_14__3
       (.I0(Q[19]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[19]),
        .O(grp_fu_530_p0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_15__3
       (.I0(Q[18]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[18]),
        .O(grp_fu_530_p0[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_16__3
       (.I0(Q[17]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[17]),
        .O(grp_fu_530_p0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_17__3
       (.I0(tmp_product__0_0),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[16]),
        .O(grp_fu_530_p1[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_18__3
       (.I0(tmp_product__0_1),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[15]),
        .O(grp_fu_530_p1[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_19__3
       (.I0(tmp_product__0_2),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[14]),
        .O(grp_fu_530_p1[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_20__3
       (.I0(tmp_product__0_3),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[13]),
        .O(grp_fu_530_p1[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_21__3
       (.I0(tmp_product__0_4),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[12]),
        .O(grp_fu_530_p1[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_22__3
       (.I0(tmp_product__0_5),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[11]),
        .O(grp_fu_530_p1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_23__3
       (.I0(tmp_product__0_6),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[10]),
        .O(grp_fu_530_p1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_24__3
       (.I0(tmp_product__0_7),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[9]),
        .O(grp_fu_530_p1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_25__3
       (.I0(tmp_product__0_8),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[8]),
        .O(grp_fu_530_p1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_26__3
       (.I0(tmp_product__0_9),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[7]),
        .O(grp_fu_530_p1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_27__3
       (.I0(tmp_product__0_10),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[6]),
        .O(grp_fu_530_p1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_28__3
       (.I0(tmp_product__0_11),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[5]),
        .O(grp_fu_530_p1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_29__3
       (.I0(tmp_product__0_12),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[4]),
        .O(grp_fu_530_p1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_2__3
       (.I0(Q[31]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[31]),
        .O(grp_fu_530_p0[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_30__3
       (.I0(tmp_product__0_13),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[3]),
        .O(grp_fu_530_p1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_31__3
       (.I0(tmp_product__0_14),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[2]),
        .O(grp_fu_530_p1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_32__3
       (.I0(tmp_product__0_15),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[1]),
        .O(grp_fu_530_p1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_33__1
       (.I0(tmp_product__0_16),
        .I1(tmp_product_1),
        .I2(buff0_reg_1[0]),
        .O(grp_fu_530_p1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_3__3
       (.I0(Q[30]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[30]),
        .O(grp_fu_530_p0[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_4__3
       (.I0(Q[29]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[29]),
        .O(grp_fu_530_p0[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_5__3
       (.I0(Q[28]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[28]),
        .O(grp_fu_530_p0[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_6__3
       (.I0(Q[27]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[27]),
        .O(grp_fu_530_p0[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7__3
       (.I0(Q[26]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[26]),
        .O(grp_fu_530_p0[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8__3
       (.I0(Q[25]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[25]),
        .O(grp_fu_530_p0[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9__3
       (.I0(Q[24]),
        .I1(tmp_product_1),
        .I2(tmp_product_2[24]),
        .O(grp_fu_530_p0[24]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_6ns_6ns_12_1_1
   (D,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][5]_1 ,
    DI,
    S,
    \bound_reg_719_reg[6] ,
    \bound_reg_719_reg[6]_0 ,
    tmp_product__50_carry__0_i_4,
    tmp_product__50_carry__0_i_4_0,
    \bound_reg_719_reg[10] ,
    \bound_reg_719_reg[10]_0 ,
    \bound_reg_719_reg[10]_1 ,
    \bound_reg_719_reg[10]_2 ,
    \bound_reg_719_reg[11] ,
    \bound_reg_719_reg[10]_3 );
  output [11:0]D;
  output [0:0]\SRL_SIG_reg[0][5] ;
  output [0:0]\SRL_SIG_reg[0][5]_0 ;
  output [1:0]\SRL_SIG_reg[0][5]_1 ;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]\bound_reg_719_reg[6] ;
  input [3:0]\bound_reg_719_reg[6]_0 ;
  input [0:0]tmp_product__50_carry__0_i_4;
  input [0:0]tmp_product__50_carry__0_i_4_0;
  input [2:0]\bound_reg_719_reg[10] ;
  input [3:0]\bound_reg_719_reg[10]_0 ;
  input [3:0]\bound_reg_719_reg[10]_1 ;
  input [3:0]\bound_reg_719_reg[10]_2 ;
  input [0:0]\bound_reg_719_reg[11] ;
  input [0:0]\bound_reg_719_reg[10]_3 ;

  wire [11:0]D;
  wire [2:0]DI;
  wire [3:0]S;
  wire [0:0]\SRL_SIG_reg[0][5] ;
  wire [0:0]\SRL_SIG_reg[0][5]_0 ;
  wire [1:0]\SRL_SIG_reg[0][5]_1 ;
  wire [2:0]\bound_reg_719_reg[10] ;
  wire [3:0]\bound_reg_719_reg[10]_0 ;
  wire [3:0]\bound_reg_719_reg[10]_1 ;
  wire [3:0]\bound_reg_719_reg[10]_2 ;
  wire [0:0]\bound_reg_719_reg[10]_3 ;
  wire [0:0]\bound_reg_719_reg[11] ;
  wire [3:0]\bound_reg_719_reg[6] ;
  wire [3:0]\bound_reg_719_reg[6]_0 ;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry__0_n_4;
  wire tmp_product__0_carry__0_n_5;
  wire tmp_product__0_carry__0_n_6;
  wire tmp_product__0_carry__0_n_7;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire tmp_product__26_carry__0_n_0;
  wire tmp_product__26_carry__0_n_1;
  wire tmp_product__26_carry__0_n_2;
  wire tmp_product__26_carry__0_n_3;
  wire tmp_product__26_carry__0_n_4;
  wire tmp_product__26_carry__0_n_7;
  wire tmp_product__26_carry__1_n_7;
  wire tmp_product__26_carry_n_0;
  wire tmp_product__26_carry_n_1;
  wire tmp_product__26_carry_n_2;
  wire tmp_product__26_carry_n_3;
  wire tmp_product__26_carry_n_4;
  wire tmp_product__26_carry_n_5;
  wire tmp_product__26_carry_n_6;
  wire tmp_product__26_carry_n_7;
  wire tmp_product__50_carry__0_i_1_n_0;
  wire tmp_product__50_carry__0_i_2_n_0;
  wire tmp_product__50_carry__0_i_3_n_0;
  wire [0:0]tmp_product__50_carry__0_i_4;
  wire [0:0]tmp_product__50_carry__0_i_4_0;
  wire tmp_product__50_carry__0_i_5_n_0;
  wire tmp_product__50_carry__0_i_6_n_0;
  wire tmp_product__50_carry__0_n_0;
  wire tmp_product__50_carry__0_n_1;
  wire tmp_product__50_carry__0_n_2;
  wire tmp_product__50_carry__0_n_3;
  wire tmp_product__50_carry_i_1_n_0;
  wire tmp_product__50_carry_i_2_n_0;
  wire tmp_product__50_carry_i_3_n_0;
  wire tmp_product__50_carry_i_4_n_0;
  wire tmp_product__50_carry_n_0;
  wire tmp_product__50_carry_n_1;
  wire tmp_product__50_carry_n_2;
  wire tmp_product__50_carry_n_3;
  wire [3:0]NLW_tmp_product__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__26_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__26_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__50_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__50_carry__1_O_UNCONNECTED;

  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O({tmp_product__0_carry_n_4,D[2:0]}),
        .S(S));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\bound_reg_719_reg[6] ),
        .O({tmp_product__0_carry__0_n_4,tmp_product__0_carry__0_n_5,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7}),
        .S(\bound_reg_719_reg[6]_0 ));
  CARRY4 tmp_product__0_carry__1
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_tmp_product__0_carry__1_CO_UNCONNECTED[3:2],\SRL_SIG_reg[0][5] ,NLW_tmp_product__0_carry__1_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_product__50_carry__0_i_4}),
        .O({NLW_tmp_product__0_carry__1_O_UNCONNECTED[3:1],\SRL_SIG_reg[0][5]_0 }),
        .S({1'b0,1'b0,1'b1,tmp_product__50_carry__0_i_4_0}));
  CARRY4 tmp_product__26_carry
       (.CI(1'b0),
        .CO({tmp_product__26_carry_n_0,tmp_product__26_carry_n_1,tmp_product__26_carry_n_2,tmp_product__26_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\bound_reg_719_reg[10] ,1'b0}),
        .O({tmp_product__26_carry_n_4,tmp_product__26_carry_n_5,tmp_product__26_carry_n_6,tmp_product__26_carry_n_7}),
        .S(\bound_reg_719_reg[10]_0 ));
  CARRY4 tmp_product__26_carry__0
       (.CI(tmp_product__26_carry_n_0),
        .CO({tmp_product__26_carry__0_n_0,tmp_product__26_carry__0_n_1,tmp_product__26_carry__0_n_2,tmp_product__26_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\bound_reg_719_reg[10]_1 ),
        .O({tmp_product__26_carry__0_n_4,\SRL_SIG_reg[0][5]_1 ,tmp_product__26_carry__0_n_7}),
        .S(\bound_reg_719_reg[10]_2 ));
  CARRY4 tmp_product__26_carry__1
       (.CI(tmp_product__26_carry__0_n_0),
        .CO(NLW_tmp_product__26_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__26_carry__1_O_UNCONNECTED[3:1],tmp_product__26_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,\bound_reg_719_reg[11] }));
  CARRY4 tmp_product__50_carry
       (.CI(1'b0),
        .CO({tmp_product__50_carry_n_0,tmp_product__50_carry_n_1,tmp_product__50_carry_n_2,tmp_product__50_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry__0_n_5,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7,tmp_product__0_carry_n_4}),
        .O(D[6:3]),
        .S({tmp_product__50_carry_i_1_n_0,tmp_product__50_carry_i_2_n_0,tmp_product__50_carry_i_3_n_0,tmp_product__50_carry_i_4_n_0}));
  CARRY4 tmp_product__50_carry__0
       (.CI(tmp_product__50_carry_n_0),
        .CO({tmp_product__50_carry__0_n_0,tmp_product__50_carry__0_n_1,tmp_product__50_carry__0_n_2,tmp_product__50_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__26_carry__0_n_4,tmp_product__50_carry__0_i_1_n_0,tmp_product__50_carry__0_i_2_n_0,tmp_product__26_carry_n_4}),
        .O(D[10:7]),
        .S({tmp_product__50_carry__0_i_3_n_0,\bound_reg_719_reg[10]_3 ,tmp_product__50_carry__0_i_5_n_0,tmp_product__50_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__50_carry__0_i_1
       (.I0(\SRL_SIG_reg[0][5]_1 [0]),
        .I1(\SRL_SIG_reg[0][5]_0 ),
        .O(tmp_product__50_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__50_carry__0_i_2
       (.I0(tmp_product__26_carry__0_n_7),
        .I1(tmp_product__0_carry__0_n_4),
        .O(tmp_product__50_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    tmp_product__50_carry__0_i_3
       (.I0(\SRL_SIG_reg[0][5] ),
        .I1(\SRL_SIG_reg[0][5]_1 [1]),
        .I2(tmp_product__26_carry__0_n_4),
        .O(tmp_product__50_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__50_carry__0_i_5
       (.I0(tmp_product__0_carry__0_n_4),
        .I1(tmp_product__26_carry__0_n_7),
        .I2(\SRL_SIG_reg[0][5]_1 [0]),
        .I3(\SRL_SIG_reg[0][5]_0 ),
        .O(tmp_product__50_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__50_carry__0_i_6
       (.I0(tmp_product__26_carry_n_4),
        .I1(tmp_product__26_carry__0_n_7),
        .I2(tmp_product__0_carry__0_n_4),
        .O(tmp_product__50_carry__0_i_6_n_0));
  CARRY4 tmp_product__50_carry__1
       (.CI(tmp_product__50_carry__0_n_0),
        .CO(NLW_tmp_product__50_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__50_carry__1_O_UNCONNECTED[3:1],D[11]}),
        .S({1'b0,1'b0,1'b0,tmp_product__26_carry__1_n_7}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__50_carry_i_1
       (.I0(tmp_product__26_carry_n_4),
        .I1(tmp_product__0_carry__0_n_5),
        .O(tmp_product__50_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__50_carry_i_2
       (.I0(tmp_product__0_carry__0_n_6),
        .I1(tmp_product__26_carry_n_5),
        .O(tmp_product__50_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__50_carry_i_3
       (.I0(tmp_product__0_carry__0_n_7),
        .I1(tmp_product__26_carry_n_6),
        .O(tmp_product__50_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__50_carry_i_4
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__26_carry_n_7),
        .O(tmp_product__50_carry_i_4_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_sa_store_1
   (grp_sa_store_1_fu_386_ap_start_reg_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    push_2,
    pop_3,
    push_4,
    din,
    \ap_CS_fsm_reg[14]_0 ,
    \trunc_ln1_reg_610_reg[29]_0 ,
    D,
    ap_NS_fsm4__1,
    Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY,
    \ap_CS_fsm_reg[16] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    ca_AWREADY,
    ap_NS_fsm2,
    m_axi_ca_AWVALID1__21,
    ca_BVALID,
    \mOutPtr_reg[2] ,
    ca_WREADY,
    ap_rst_n,
    shell_top_sa_pe_ba_3_3,
    shell_top_sa_pe_ba_3_0,
    shell_top_sa_pe_ba_3_1,
    shell_top_sa_pe_ba_3_2,
    grp_sa_store_1_fu_386_ap_start_reg,
    shell_top_sa_pe_ba_1_2,
    shell_top_sa_pe_ba_1_3,
    shell_top_sa_pe_ba_2_0,
    shell_top_sa_pe_ba_2_1,
    shell_top_sa_pe_ba_2_2,
    shell_top_sa_pe_ba_2_3,
    shell_top_sa_pe_ba_0_3,
    shell_top_sa_pe_ba_1_0,
    shell_top_sa_pe_ba_1_1,
    shell_top_sa_pe_ba_0_0,
    shell_top_sa_pe_ba_0_1,
    shell_top_sa_pe_ba_0_2,
    \ap_CS_fsm_reg[39] ,
    ap_CS_fsm_state36,
    \ap_CS_fsm_reg[14]_1 ,
    \idx_read_reg_573_reg[15]_0 ,
    \ap_port_reg_b0_q_reg[7]_0 );
  output grp_sa_store_1_fu_386_ap_start_reg_reg;
  output ap_enable_reg_pp0_iter1_reg_0;
  output push_2;
  output pop_3;
  output push_4;
  output [31:0]din;
  output [3:0]\ap_CS_fsm_reg[14]_0 ;
  output [29:0]\trunc_ln1_reg_610_reg[29]_0 ;
  output [3:0]D;
  output ap_NS_fsm4__1;
  output Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY;
  output \ap_CS_fsm_reg[16] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [30:0]Q;
  input ca_AWREADY;
  input ap_NS_fsm2;
  input m_axi_ca_AWVALID1__21;
  input ca_BVALID;
  input \mOutPtr_reg[2] ;
  input ca_WREADY;
  input ap_rst_n;
  input [31:0]shell_top_sa_pe_ba_3_3;
  input [31:0]shell_top_sa_pe_ba_3_0;
  input [31:0]shell_top_sa_pe_ba_3_1;
  input [31:0]shell_top_sa_pe_ba_3_2;
  input grp_sa_store_1_fu_386_ap_start_reg;
  input [31:0]shell_top_sa_pe_ba_1_2;
  input [31:0]shell_top_sa_pe_ba_1_3;
  input [31:0]shell_top_sa_pe_ba_2_0;
  input [31:0]shell_top_sa_pe_ba_2_1;
  input [31:0]shell_top_sa_pe_ba_2_2;
  input [31:0]shell_top_sa_pe_ba_2_3;
  input [31:0]shell_top_sa_pe_ba_0_3;
  input [31:0]shell_top_sa_pe_ba_1_0;
  input [31:0]shell_top_sa_pe_ba_1_1;
  input [31:0]shell_top_sa_pe_ba_0_0;
  input [31:0]shell_top_sa_pe_ba_0_1;
  input [31:0]shell_top_sa_pe_ba_0_2;
  input [4:0]\ap_CS_fsm_reg[39] ;
  input ap_CS_fsm_state36;
  input [1:0]\ap_CS_fsm_reg[14]_1 ;
  input [13:0]\idx_read_reg_573_reg[15]_0 ;
  input [7:0]\ap_port_reg_b0_q_reg[7]_0 ;

  wire [3:0]D;
  wire Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY;
  wire [30:0]Q;
  wire [16:2]add_ln93_1_fu_345_p2;
  wire [31:2]add_ln93_2_fu_363_p2;
  wire [16:2]add_ln93_3_fu_390_p2;
  wire [31:3]add_ln93_4_fu_408_p2;
  wire [16:2]add_ln93_5_fu_445_p2;
  wire [31:2]add_ln93_6_fu_463_p2;
  wire \ap_CS_fsm[0]_i_2__0_n_0 ;
  wire \ap_CS_fsm[2]_i_2__0_n_0 ;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm[35]_i_2_n_0 ;
  wire \ap_CS_fsm[35]_i_3_n_0 ;
  wire \ap_CS_fsm[35]_i_6_n_0 ;
  wire \ap_CS_fsm[35]_i_7_n_0 ;
  wire \ap_CS_fsm[35]_i_8_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire [3:0]\ap_CS_fsm_reg[14]_0 ;
  wire [1:0]\ap_CS_fsm_reg[14]_1 ;
  wire \ap_CS_fsm_reg[16] ;
  wire [4:0]\ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state36;
  wire [15:0]ap_NS_fsm;
  wire ap_NS_fsm2;
  wire ap_NS_fsm4__1;
  wire ap_block_pp0_stage2_11001;
  wire ap_block_pp0_stage9_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_port_reg_b0_q0;
  wire [7:0]\ap_port_reg_b0_q_reg[7]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ca_AWREADY;
  wire ca_BVALID;
  wire ca_WREADY;
  wire ca_blk_n_W1;
  wire [31:0]din;
  wire grp_sa_store_1_fu_386_ap_start_reg;
  wire grp_sa_store_1_fu_386_ap_start_reg_reg;
  wire grp_sa_store_1_fu_386_ca_blk_n_AW;
  wire [15:2]idx_read_reg_573;
  wire idx_read_reg_5730;
  wire [13:0]\idx_read_reg_573_reg[15]_0 ;
  wire \mOutPtr[2]_i_4_n_0 ;
  wire \mOutPtr_reg[2] ;
  wire m_axi_ca_AWVALID1__21;
  wire m_axi_ca_AWVALID436_out;
  wire m_axi_ca_WVALID16;
  wire m_axi_ca_WVALID1610_out;
  wire m_axi_ca_WVALID8;
  wire \mem_reg[2][0]_srl3_i_10_n_0 ;
  wire \mem_reg[2][0]_srl3_i_11_n_0 ;
  wire \mem_reg[2][0]_srl3_i_12_n_0 ;
  wire \mem_reg[2][0]_srl3_i_4_n_0 ;
  wire \mem_reg[2][0]_srl3_i_6_n_0 ;
  wire \mem_reg[2][0]_srl3_i_7_n_0 ;
  wire \mem_reg[2][10]_srl3_i_2_n_0 ;
  wire \mem_reg[2][11]_srl3_i_2_n_0 ;
  wire \mem_reg[2][12]_srl3_i_2_n_0 ;
  wire \mem_reg[2][13]_srl3_i_2_n_0 ;
  wire \mem_reg[2][14]_srl3_i_2_n_0 ;
  wire \mem_reg[2][15]_srl3_i_2_n_0 ;
  wire \mem_reg[2][16]_srl3_i_2_n_0 ;
  wire \mem_reg[2][17]_srl3_i_2_n_0 ;
  wire \mem_reg[2][18]_srl3_i_2_n_0 ;
  wire \mem_reg[2][19]_srl3_i_2_n_0 ;
  wire \mem_reg[2][1]_srl3_i_2_n_0 ;
  wire \mem_reg[2][20]_srl3_i_2_n_0 ;
  wire \mem_reg[2][21]_srl3_i_2_n_0 ;
  wire \mem_reg[2][22]_srl3_i_2_n_0 ;
  wire \mem_reg[2][23]_srl3_i_2_n_0 ;
  wire \mem_reg[2][24]_srl3_i_2_n_0 ;
  wire \mem_reg[2][25]_srl3_i_2_n_0 ;
  wire \mem_reg[2][26]_srl3_i_2_n_0 ;
  wire \mem_reg[2][27]_srl3_i_2_n_0 ;
  wire \mem_reg[2][28]_srl3_i_2_n_0 ;
  wire \mem_reg[2][29]_srl3_i_2_n_0 ;
  wire \mem_reg[2][2]_srl3_i_2_n_0 ;
  wire \mem_reg[2][3]_srl3_i_2_n_0 ;
  wire \mem_reg[2][4]_srl3_i_2_n_0 ;
  wire \mem_reg[2][5]_srl3_i_2_n_0 ;
  wire \mem_reg[2][6]_srl3_i_2_n_0 ;
  wire \mem_reg[2][7]_srl3_i_2_n_0 ;
  wire \mem_reg[2][8]_srl3_i_2_n_0 ;
  wire \mem_reg[2][9]_srl3_i_2_n_0 ;
  wire mem_reg_i_100_n_0;
  wire mem_reg_i_101_n_0;
  wire mem_reg_i_102_n_0;
  wire mem_reg_i_103_n_0;
  wire mem_reg_i_104_n_0;
  wire mem_reg_i_105_n_0;
  wire mem_reg_i_106_n_0;
  wire mem_reg_i_107_n_0;
  wire mem_reg_i_108_n_0;
  wire mem_reg_i_109_n_0;
  wire mem_reg_i_110_n_0;
  wire mem_reg_i_111_n_0;
  wire mem_reg_i_112_n_0;
  wire mem_reg_i_113_n_0;
  wire mem_reg_i_114_n_0;
  wire mem_reg_i_116_n_0;
  wire mem_reg_i_117_n_0;
  wire mem_reg_i_118_n_0;
  wire mem_reg_i_119_n_0;
  wire mem_reg_i_120_n_0;
  wire mem_reg_i_121_n_0;
  wire mem_reg_i_122_n_0;
  wire mem_reg_i_123_n_0;
  wire mem_reg_i_124_n_0;
  wire mem_reg_i_125_n_0;
  wire mem_reg_i_126_n_0;
  wire mem_reg_i_127_n_0;
  wire mem_reg_i_128_n_0;
  wire mem_reg_i_129_n_0;
  wire mem_reg_i_130_n_0;
  wire mem_reg_i_131_n_0;
  wire mem_reg_i_132_n_0;
  wire mem_reg_i_133_n_0;
  wire mem_reg_i_134_n_0;
  wire mem_reg_i_135_n_0;
  wire mem_reg_i_136_n_0;
  wire mem_reg_i_137_n_0;
  wire mem_reg_i_138_n_0;
  wire mem_reg_i_139_n_0;
  wire mem_reg_i_140_n_0;
  wire mem_reg_i_141_n_0;
  wire mem_reg_i_142_n_0;
  wire mem_reg_i_143_n_0;
  wire mem_reg_i_144_n_0;
  wire mem_reg_i_145_n_0;
  wire mem_reg_i_146_n_0;
  wire mem_reg_i_147_n_0;
  wire mem_reg_i_148_n_0;
  wire mem_reg_i_149_n_0;
  wire mem_reg_i_150_n_0;
  wire mem_reg_i_151_n_0;
  wire mem_reg_i_152_n_0;
  wire mem_reg_i_153_n_0;
  wire mem_reg_i_154_n_0;
  wire mem_reg_i_155_n_0;
  wire mem_reg_i_156_n_0;
  wire mem_reg_i_157_n_0;
  wire mem_reg_i_158_n_0;
  wire mem_reg_i_159_n_0;
  wire mem_reg_i_160_n_0;
  wire mem_reg_i_161_n_0;
  wire mem_reg_i_162_n_0;
  wire mem_reg_i_163_n_0;
  wire mem_reg_i_164_n_0;
  wire mem_reg_i_165_n_0;
  wire mem_reg_i_166_n_0;
  wire mem_reg_i_167_n_0;
  wire mem_reg_i_168_n_0;
  wire mem_reg_i_169_n_0;
  wire mem_reg_i_170_n_0;
  wire mem_reg_i_171_n_0;
  wire mem_reg_i_172_n_0;
  wire mem_reg_i_173_n_0;
  wire mem_reg_i_174_n_0;
  wire mem_reg_i_175_n_0;
  wire mem_reg_i_176_n_0;
  wire mem_reg_i_177_n_0;
  wire mem_reg_i_178_n_0;
  wire mem_reg_i_179_n_0;
  wire mem_reg_i_180_n_0;
  wire mem_reg_i_181_n_0;
  wire mem_reg_i_182_n_0;
  wire mem_reg_i_183_n_0;
  wire mem_reg_i_184_n_0;
  wire mem_reg_i_185_n_0;
  wire mem_reg_i_186_n_0;
  wire mem_reg_i_187_n_0;
  wire mem_reg_i_188_n_0;
  wire mem_reg_i_189_n_0;
  wire mem_reg_i_190_n_0;
  wire mem_reg_i_191_n_0;
  wire mem_reg_i_192_n_0;
  wire mem_reg_i_193_n_0;
  wire mem_reg_i_194_n_0;
  wire mem_reg_i_195_n_0;
  wire mem_reg_i_196_n_0;
  wire mem_reg_i_197_n_0;
  wire mem_reg_i_198_n_0;
  wire mem_reg_i_199_n_0;
  wire mem_reg_i_200_n_0;
  wire mem_reg_i_201_n_0;
  wire mem_reg_i_202_n_0;
  wire mem_reg_i_203_n_0;
  wire mem_reg_i_204_n_0;
  wire mem_reg_i_205_n_0;
  wire mem_reg_i_206_n_0;
  wire mem_reg_i_207_n_0;
  wire mem_reg_i_208_n_0;
  wire mem_reg_i_209_n_0;
  wire mem_reg_i_210_n_0;
  wire mem_reg_i_211_n_0;
  wire mem_reg_i_212_n_0;
  wire mem_reg_i_213_n_0;
  wire mem_reg_i_214_n_0;
  wire mem_reg_i_215_n_0;
  wire mem_reg_i_216_n_0;
  wire mem_reg_i_217_n_0;
  wire mem_reg_i_218_n_0;
  wire mem_reg_i_219_n_0;
  wire mem_reg_i_220_n_0;
  wire mem_reg_i_221_n_0;
  wire mem_reg_i_222_n_0;
  wire mem_reg_i_223_n_0;
  wire mem_reg_i_224_n_0;
  wire mem_reg_i_225_n_0;
  wire mem_reg_i_226_n_0;
  wire mem_reg_i_227_n_0;
  wire mem_reg_i_228_n_0;
  wire mem_reg_i_229_n_0;
  wire mem_reg_i_230_n_0;
  wire mem_reg_i_231_n_0;
  wire mem_reg_i_232_n_0;
  wire mem_reg_i_233_n_0;
  wire mem_reg_i_234_n_0;
  wire mem_reg_i_235_n_0;
  wire mem_reg_i_236_n_0;
  wire mem_reg_i_237_n_0;
  wire mem_reg_i_238_n_0;
  wire mem_reg_i_239_n_0;
  wire mem_reg_i_240_n_0;
  wire mem_reg_i_241_n_0;
  wire mem_reg_i_242_n_0;
  wire mem_reg_i_243_n_0;
  wire mem_reg_i_244_n_0;
  wire mem_reg_i_245_n_0;
  wire mem_reg_i_246_n_0;
  wire mem_reg_i_247_n_0;
  wire mem_reg_i_248_n_0;
  wire mem_reg_i_249_n_0;
  wire mem_reg_i_250_n_0;
  wire mem_reg_i_251_n_0;
  wire mem_reg_i_252_n_0;
  wire mem_reg_i_253_n_0;
  wire mem_reg_i_254_n_0;
  wire mem_reg_i_255_n_0;
  wire mem_reg_i_256_n_0;
  wire mem_reg_i_257_n_0;
  wire mem_reg_i_258_n_0;
  wire mem_reg_i_259_n_0;
  wire mem_reg_i_260_n_0;
  wire mem_reg_i_261_n_0;
  wire mem_reg_i_262_n_0;
  wire mem_reg_i_263_n_0;
  wire mem_reg_i_264_n_0;
  wire mem_reg_i_265_n_0;
  wire mem_reg_i_266_n_0;
  wire mem_reg_i_267_n_0;
  wire mem_reg_i_268_n_0;
  wire mem_reg_i_269_n_0;
  wire mem_reg_i_270_n_0;
  wire mem_reg_i_271_n_0;
  wire mem_reg_i_272_n_0;
  wire mem_reg_i_274_n_0;
  wire mem_reg_i_275_n_0;
  wire mem_reg_i_276_n_0;
  wire mem_reg_i_278_n_0;
  wire mem_reg_i_279_n_0;
  wire mem_reg_i_280_n_0;
  wire mem_reg_i_281_n_0;
  wire mem_reg_i_283_n_0;
  wire mem_reg_i_284_n_0;
  wire mem_reg_i_37_n_0;
  wire mem_reg_i_38_n_0;
  wire mem_reg_i_39_n_0;
  wire mem_reg_i_40_n_0;
  wire mem_reg_i_41_n_0;
  wire mem_reg_i_42_n_0;
  wire mem_reg_i_43_n_0;
  wire mem_reg_i_44_n_0;
  wire mem_reg_i_45_n_0;
  wire mem_reg_i_46_n_0;
  wire mem_reg_i_47_n_0;
  wire mem_reg_i_48_n_0;
  wire mem_reg_i_49_n_0;
  wire mem_reg_i_50_n_0;
  wire mem_reg_i_51_n_0;
  wire mem_reg_i_52_n_0;
  wire mem_reg_i_53_n_0;
  wire mem_reg_i_54_n_0;
  wire mem_reg_i_55_n_0;
  wire mem_reg_i_56_n_0;
  wire mem_reg_i_57_n_0;
  wire mem_reg_i_58_n_0;
  wire mem_reg_i_59_n_0;
  wire mem_reg_i_60_n_0;
  wire mem_reg_i_61_n_0;
  wire mem_reg_i_62_n_0;
  wire mem_reg_i_63_n_0;
  wire mem_reg_i_64_n_0;
  wire mem_reg_i_65_n_0;
  wire mem_reg_i_66_n_0;
  wire mem_reg_i_67_n_0;
  wire mem_reg_i_68_n_0;
  wire mem_reg_i_69_n_0;
  wire mem_reg_i_70_n_0;
  wire mem_reg_i_71_n_0;
  wire mem_reg_i_72_n_0;
  wire mem_reg_i_73_n_0;
  wire mem_reg_i_74_n_0;
  wire mem_reg_i_75_n_0;
  wire mem_reg_i_76_n_0;
  wire mem_reg_i_77_n_0;
  wire mem_reg_i_78_n_0;
  wire mem_reg_i_79_n_0;
  wire mem_reg_i_80_n_0;
  wire mem_reg_i_81_n_0;
  wire mem_reg_i_82_n_0;
  wire mem_reg_i_83_n_0;
  wire mem_reg_i_84_n_0;
  wire mem_reg_i_85_n_0;
  wire mem_reg_i_86_n_0;
  wire mem_reg_i_87_n_0;
  wire mem_reg_i_88_n_0;
  wire mem_reg_i_89_n_0;
  wire mem_reg_i_90_n_0;
  wire mem_reg_i_91_n_0;
  wire mem_reg_i_92_n_0;
  wire mem_reg_i_93_n_0;
  wire mem_reg_i_94_n_0;
  wire mem_reg_i_95_n_0;
  wire mem_reg_i_96_n_0;
  wire mem_reg_i_97_n_0;
  wire mem_reg_i_98_n_0;
  wire mem_reg_i_99_n_0;
  wire [31:1]out_read_reg_579;
  wire [29:2]p_0_in;
  wire [29:0]p_cast3_i_reg_605;
  wire p_cast3_i_reg_6050;
  wire \p_cast3_i_reg_605[12]_i_3_n_0 ;
  wire \p_cast3_i_reg_605[12]_i_4_n_0 ;
  wire \p_cast3_i_reg_605[12]_i_5_n_0 ;
  wire \p_cast3_i_reg_605[12]_i_6_n_0 ;
  wire \p_cast3_i_reg_605[12]_i_7_n_0 ;
  wire \p_cast3_i_reg_605[12]_i_8_n_0 ;
  wire \p_cast3_i_reg_605[12]_i_9_n_0 ;
  wire \p_cast3_i_reg_605[16]_i_4_n_0 ;
  wire \p_cast3_i_reg_605[16]_i_5_n_0 ;
  wire \p_cast3_i_reg_605[16]_i_6_n_0 ;
  wire \p_cast3_i_reg_605[16]_i_7_n_0 ;
  wire \p_cast3_i_reg_605[4]_i_2_n_0 ;
  wire \p_cast3_i_reg_605[4]_i_3_n_0 ;
  wire \p_cast3_i_reg_605[4]_i_4_n_0 ;
  wire \p_cast3_i_reg_605[4]_i_5_n_0 ;
  wire \p_cast3_i_reg_605[8]_i_10_n_0 ;
  wire \p_cast3_i_reg_605[8]_i_3_n_0 ;
  wire \p_cast3_i_reg_605[8]_i_4_n_0 ;
  wire \p_cast3_i_reg_605[8]_i_5_n_0 ;
  wire \p_cast3_i_reg_605[8]_i_6_n_0 ;
  wire \p_cast3_i_reg_605[8]_i_7_n_0 ;
  wire \p_cast3_i_reg_605[8]_i_8_n_0 ;
  wire \p_cast3_i_reg_605[8]_i_9_n_0 ;
  wire \p_cast3_i_reg_605_reg[12]_i_1_n_0 ;
  wire \p_cast3_i_reg_605_reg[12]_i_1_n_1 ;
  wire \p_cast3_i_reg_605_reg[12]_i_1_n_2 ;
  wire \p_cast3_i_reg_605_reg[12]_i_1_n_3 ;
  wire \p_cast3_i_reg_605_reg[12]_i_2_n_0 ;
  wire \p_cast3_i_reg_605_reg[12]_i_2_n_1 ;
  wire \p_cast3_i_reg_605_reg[12]_i_2_n_2 ;
  wire \p_cast3_i_reg_605_reg[12]_i_2_n_3 ;
  wire \p_cast3_i_reg_605_reg[16]_i_1_n_0 ;
  wire \p_cast3_i_reg_605_reg[16]_i_1_n_1 ;
  wire \p_cast3_i_reg_605_reg[16]_i_1_n_2 ;
  wire \p_cast3_i_reg_605_reg[16]_i_1_n_3 ;
  wire \p_cast3_i_reg_605_reg[16]_i_2_n_3 ;
  wire \p_cast3_i_reg_605_reg[16]_i_3_n_0 ;
  wire \p_cast3_i_reg_605_reg[16]_i_3_n_1 ;
  wire \p_cast3_i_reg_605_reg[16]_i_3_n_2 ;
  wire \p_cast3_i_reg_605_reg[16]_i_3_n_3 ;
  wire \p_cast3_i_reg_605_reg[20]_i_1_n_0 ;
  wire \p_cast3_i_reg_605_reg[20]_i_1_n_1 ;
  wire \p_cast3_i_reg_605_reg[20]_i_1_n_2 ;
  wire \p_cast3_i_reg_605_reg[20]_i_1_n_3 ;
  wire \p_cast3_i_reg_605_reg[24]_i_1_n_0 ;
  wire \p_cast3_i_reg_605_reg[24]_i_1_n_1 ;
  wire \p_cast3_i_reg_605_reg[24]_i_1_n_2 ;
  wire \p_cast3_i_reg_605_reg[24]_i_1_n_3 ;
  wire \p_cast3_i_reg_605_reg[28]_i_1_n_0 ;
  wire \p_cast3_i_reg_605_reg[28]_i_1_n_1 ;
  wire \p_cast3_i_reg_605_reg[28]_i_1_n_2 ;
  wire \p_cast3_i_reg_605_reg[28]_i_1_n_3 ;
  wire \p_cast3_i_reg_605_reg[4]_i_1_n_0 ;
  wire \p_cast3_i_reg_605_reg[4]_i_1_n_1 ;
  wire \p_cast3_i_reg_605_reg[4]_i_1_n_2 ;
  wire \p_cast3_i_reg_605_reg[4]_i_1_n_3 ;
  wire \p_cast3_i_reg_605_reg[8]_i_1_n_0 ;
  wire \p_cast3_i_reg_605_reg[8]_i_1_n_1 ;
  wire \p_cast3_i_reg_605_reg[8]_i_1_n_2 ;
  wire \p_cast3_i_reg_605_reg[8]_i_1_n_3 ;
  wire \p_cast3_i_reg_605_reg[8]_i_2_n_0 ;
  wire \p_cast3_i_reg_605_reg[8]_i_2_n_1 ;
  wire \p_cast3_i_reg_605_reg[8]_i_2_n_2 ;
  wire \p_cast3_i_reg_605_reg[8]_i_2_n_3 ;
  wire [29:0]p_cast_i_reg_600;
  wire \p_cast_i_reg_600[10]_i_3_n_0 ;
  wire \p_cast_i_reg_600[10]_i_4_n_0 ;
  wire \p_cast_i_reg_600[10]_i_5_n_0 ;
  wire \p_cast_i_reg_600[10]_i_6_n_0 ;
  wire \p_cast_i_reg_600[10]_i_7_n_0 ;
  wire \p_cast_i_reg_600[10]_i_8_n_0 ;
  wire \p_cast_i_reg_600[14]_i_3_n_0 ;
  wire \p_cast_i_reg_600[14]_i_4_n_0 ;
  wire \p_cast_i_reg_600[14]_i_5_n_0 ;
  wire \p_cast_i_reg_600[14]_i_6_n_0 ;
  wire \p_cast_i_reg_600[18]_i_3_n_0 ;
  wire \p_cast_i_reg_600[18]_i_4_n_0 ;
  wire \p_cast_i_reg_600[2]_i_2_n_0 ;
  wire \p_cast_i_reg_600[2]_i_3_n_0 ;
  wire \p_cast_i_reg_600[2]_i_4_n_0 ;
  wire \p_cast_i_reg_600[6]_i_10_n_0 ;
  wire \p_cast_i_reg_600[6]_i_3_n_0 ;
  wire \p_cast_i_reg_600[6]_i_4_n_0 ;
  wire \p_cast_i_reg_600[6]_i_5_n_0 ;
  wire \p_cast_i_reg_600[6]_i_6_n_0 ;
  wire \p_cast_i_reg_600[6]_i_7_n_0 ;
  wire \p_cast_i_reg_600[6]_i_8_n_0 ;
  wire \p_cast_i_reg_600[6]_i_9_n_0 ;
  wire \p_cast_i_reg_600_reg[10]_i_1_n_0 ;
  wire \p_cast_i_reg_600_reg[10]_i_1_n_1 ;
  wire \p_cast_i_reg_600_reg[10]_i_1_n_2 ;
  wire \p_cast_i_reg_600_reg[10]_i_1_n_3 ;
  wire \p_cast_i_reg_600_reg[10]_i_2_n_0 ;
  wire \p_cast_i_reg_600_reg[10]_i_2_n_1 ;
  wire \p_cast_i_reg_600_reg[10]_i_2_n_2 ;
  wire \p_cast_i_reg_600_reg[10]_i_2_n_3 ;
  wire \p_cast_i_reg_600_reg[14]_i_1_n_0 ;
  wire \p_cast_i_reg_600_reg[14]_i_1_n_1 ;
  wire \p_cast_i_reg_600_reg[14]_i_1_n_2 ;
  wire \p_cast_i_reg_600_reg[14]_i_1_n_3 ;
  wire \p_cast_i_reg_600_reg[14]_i_2_n_0 ;
  wire \p_cast_i_reg_600_reg[14]_i_2_n_1 ;
  wire \p_cast_i_reg_600_reg[14]_i_2_n_2 ;
  wire \p_cast_i_reg_600_reg[14]_i_2_n_3 ;
  wire \p_cast_i_reg_600_reg[18]_i_1_n_0 ;
  wire \p_cast_i_reg_600_reg[18]_i_1_n_1 ;
  wire \p_cast_i_reg_600_reg[18]_i_1_n_2 ;
  wire \p_cast_i_reg_600_reg[18]_i_1_n_3 ;
  wire \p_cast_i_reg_600_reg[18]_i_2_n_3 ;
  wire \p_cast_i_reg_600_reg[22]_i_1_n_0 ;
  wire \p_cast_i_reg_600_reg[22]_i_1_n_1 ;
  wire \p_cast_i_reg_600_reg[22]_i_1_n_2 ;
  wire \p_cast_i_reg_600_reg[22]_i_1_n_3 ;
  wire \p_cast_i_reg_600_reg[26]_i_1_n_0 ;
  wire \p_cast_i_reg_600_reg[26]_i_1_n_1 ;
  wire \p_cast_i_reg_600_reg[26]_i_1_n_2 ;
  wire \p_cast_i_reg_600_reg[26]_i_1_n_3 ;
  wire \p_cast_i_reg_600_reg[29]_i_2_n_2 ;
  wire \p_cast_i_reg_600_reg[29]_i_2_n_3 ;
  wire \p_cast_i_reg_600_reg[2]_i_1_n_0 ;
  wire \p_cast_i_reg_600_reg[2]_i_1_n_1 ;
  wire \p_cast_i_reg_600_reg[2]_i_1_n_2 ;
  wire \p_cast_i_reg_600_reg[2]_i_1_n_3 ;
  wire \p_cast_i_reg_600_reg[6]_i_1_n_0 ;
  wire \p_cast_i_reg_600_reg[6]_i_1_n_1 ;
  wire \p_cast_i_reg_600_reg[6]_i_1_n_2 ;
  wire \p_cast_i_reg_600_reg[6]_i_1_n_3 ;
  wire \p_cast_i_reg_600_reg[6]_i_2_n_0 ;
  wire \p_cast_i_reg_600_reg[6]_i_2_n_1 ;
  wire \p_cast_i_reg_600_reg[6]_i_2_n_2 ;
  wire \p_cast_i_reg_600_reg[6]_i_2_n_3 ;
  wire pop_3;
  wire push_2;
  wire push_4;
  wire [31:0]shell_top_sa_pe_ba_0_0;
  wire [31:0]shell_top_sa_pe_ba_0_1;
  wire [31:0]shell_top_sa_pe_ba_0_2;
  wire [31:0]shell_top_sa_pe_ba_0_3;
  wire [31:0]shell_top_sa_pe_ba_1_0;
  wire [31:0]shell_top_sa_pe_ba_1_1;
  wire [31:0]shell_top_sa_pe_ba_1_2;
  wire [31:0]shell_top_sa_pe_ba_1_3;
  wire [31:0]shell_top_sa_pe_ba_2_0;
  wire [31:0]shell_top_sa_pe_ba_2_1;
  wire [31:0]shell_top_sa_pe_ba_2_2;
  wire [31:0]shell_top_sa_pe_ba_2_3;
  wire [31:0]shell_top_sa_pe_ba_3_0;
  wire [31:0]shell_top_sa_pe_ba_3_1;
  wire [31:0]shell_top_sa_pe_ba_3_2;
  wire [31:0]shell_top_sa_pe_ba_3_3;
  wire [9:1]sub_ln93_fu_435_p2;
  wire [29:0]trunc_ln1_reg_610;
  wire \trunc_ln1_reg_610[10]_i_10_n_0 ;
  wire \trunc_ln1_reg_610[10]_i_3_n_0 ;
  wire \trunc_ln1_reg_610[10]_i_4_n_0 ;
  wire \trunc_ln1_reg_610[10]_i_5_n_0 ;
  wire \trunc_ln1_reg_610[10]_i_6_n_0 ;
  wire \trunc_ln1_reg_610[10]_i_7_n_0 ;
  wire \trunc_ln1_reg_610[10]_i_8_n_0 ;
  wire \trunc_ln1_reg_610[10]_i_9_n_0 ;
  wire \trunc_ln1_reg_610[14]_i_10_n_0 ;
  wire \trunc_ln1_reg_610[14]_i_11_n_0 ;
  wire \trunc_ln1_reg_610[14]_i_13_n_0 ;
  wire \trunc_ln1_reg_610[14]_i_14_n_0 ;
  wire \trunc_ln1_reg_610[14]_i_15_n_0 ;
  wire \trunc_ln1_reg_610[14]_i_16_n_0 ;
  wire \trunc_ln1_reg_610[14]_i_17_n_0 ;
  wire \trunc_ln1_reg_610[14]_i_3_n_0 ;
  wire \trunc_ln1_reg_610[14]_i_4_n_0 ;
  wire \trunc_ln1_reg_610[14]_i_5_n_0 ;
  wire \trunc_ln1_reg_610[14]_i_6_n_0 ;
  wire \trunc_ln1_reg_610[14]_i_8_n_0 ;
  wire \trunc_ln1_reg_610[14]_i_9_n_0 ;
  wire \trunc_ln1_reg_610[18]_i_3_n_0 ;
  wire \trunc_ln1_reg_610[18]_i_4_n_0 ;
  wire \trunc_ln1_reg_610[18]_i_5_n_0 ;
  wire \trunc_ln1_reg_610[18]_i_6_n_0 ;
  wire \trunc_ln1_reg_610[18]_i_7_n_0 ;
  wire \trunc_ln1_reg_610[18]_i_8_n_0 ;
  wire \trunc_ln1_reg_610[18]_i_9_n_0 ;
  wire \trunc_ln1_reg_610[22]_i_2_n_0 ;
  wire \trunc_ln1_reg_610[22]_i_3_n_0 ;
  wire \trunc_ln1_reg_610[22]_i_4_n_0 ;
  wire \trunc_ln1_reg_610[22]_i_5_n_0 ;
  wire \trunc_ln1_reg_610[26]_i_2_n_0 ;
  wire \trunc_ln1_reg_610[26]_i_3_n_0 ;
  wire \trunc_ln1_reg_610[26]_i_4_n_0 ;
  wire \trunc_ln1_reg_610[26]_i_5_n_0 ;
  wire \trunc_ln1_reg_610[29]_i_2_n_0 ;
  wire \trunc_ln1_reg_610[29]_i_3_n_0 ;
  wire \trunc_ln1_reg_610[29]_i_4_n_0 ;
  wire \trunc_ln1_reg_610[2]_i_10_n_0 ;
  wire \trunc_ln1_reg_610[2]_i_3_n_0 ;
  wire \trunc_ln1_reg_610[2]_i_4_n_0 ;
  wire \trunc_ln1_reg_610[2]_i_5_n_0 ;
  wire \trunc_ln1_reg_610[2]_i_6_n_0 ;
  wire \trunc_ln1_reg_610[2]_i_7_n_0 ;
  wire \trunc_ln1_reg_610[2]_i_8_n_0 ;
  wire \trunc_ln1_reg_610[2]_i_9_n_0 ;
  wire \trunc_ln1_reg_610[6]_i_10_n_0 ;
  wire \trunc_ln1_reg_610[6]_i_3_n_0 ;
  wire \trunc_ln1_reg_610[6]_i_4_n_0 ;
  wire \trunc_ln1_reg_610[6]_i_5_n_0 ;
  wire \trunc_ln1_reg_610[6]_i_6_n_0 ;
  wire \trunc_ln1_reg_610[6]_i_7_n_0 ;
  wire \trunc_ln1_reg_610[6]_i_8_n_0 ;
  wire \trunc_ln1_reg_610[6]_i_9_n_0 ;
  wire \trunc_ln1_reg_610_reg[10]_i_1_n_0 ;
  wire \trunc_ln1_reg_610_reg[10]_i_1_n_1 ;
  wire \trunc_ln1_reg_610_reg[10]_i_1_n_2 ;
  wire \trunc_ln1_reg_610_reg[10]_i_1_n_3 ;
  wire \trunc_ln1_reg_610_reg[10]_i_2_n_0 ;
  wire \trunc_ln1_reg_610_reg[10]_i_2_n_1 ;
  wire \trunc_ln1_reg_610_reg[10]_i_2_n_2 ;
  wire \trunc_ln1_reg_610_reg[10]_i_2_n_3 ;
  wire \trunc_ln1_reg_610_reg[14]_i_12_n_0 ;
  wire \trunc_ln1_reg_610_reg[14]_i_12_n_1 ;
  wire \trunc_ln1_reg_610_reg[14]_i_12_n_2 ;
  wire \trunc_ln1_reg_610_reg[14]_i_12_n_3 ;
  wire \trunc_ln1_reg_610_reg[14]_i_1_n_0 ;
  wire \trunc_ln1_reg_610_reg[14]_i_1_n_1 ;
  wire \trunc_ln1_reg_610_reg[14]_i_1_n_2 ;
  wire \trunc_ln1_reg_610_reg[14]_i_1_n_3 ;
  wire \trunc_ln1_reg_610_reg[14]_i_2_n_0 ;
  wire \trunc_ln1_reg_610_reg[14]_i_2_n_1 ;
  wire \trunc_ln1_reg_610_reg[14]_i_2_n_2 ;
  wire \trunc_ln1_reg_610_reg[14]_i_2_n_3 ;
  wire \trunc_ln1_reg_610_reg[14]_i_7_n_2 ;
  wire \trunc_ln1_reg_610_reg[18]_i_1_n_0 ;
  wire \trunc_ln1_reg_610_reg[18]_i_1_n_1 ;
  wire \trunc_ln1_reg_610_reg[18]_i_1_n_2 ;
  wire \trunc_ln1_reg_610_reg[18]_i_1_n_3 ;
  wire \trunc_ln1_reg_610_reg[18]_i_2_n_0 ;
  wire \trunc_ln1_reg_610_reg[18]_i_2_n_2 ;
  wire \trunc_ln1_reg_610_reg[18]_i_2_n_3 ;
  wire \trunc_ln1_reg_610_reg[22]_i_1_n_0 ;
  wire \trunc_ln1_reg_610_reg[22]_i_1_n_1 ;
  wire \trunc_ln1_reg_610_reg[22]_i_1_n_2 ;
  wire \trunc_ln1_reg_610_reg[22]_i_1_n_3 ;
  wire \trunc_ln1_reg_610_reg[26]_i_1_n_0 ;
  wire \trunc_ln1_reg_610_reg[26]_i_1_n_1 ;
  wire \trunc_ln1_reg_610_reg[26]_i_1_n_2 ;
  wire \trunc_ln1_reg_610_reg[26]_i_1_n_3 ;
  wire [29:0]\trunc_ln1_reg_610_reg[29]_0 ;
  wire \trunc_ln1_reg_610_reg[29]_i_1_n_2 ;
  wire \trunc_ln1_reg_610_reg[29]_i_1_n_3 ;
  wire \trunc_ln1_reg_610_reg[2]_i_1_n_0 ;
  wire \trunc_ln1_reg_610_reg[2]_i_1_n_1 ;
  wire \trunc_ln1_reg_610_reg[2]_i_1_n_2 ;
  wire \trunc_ln1_reg_610_reg[2]_i_1_n_3 ;
  wire \trunc_ln1_reg_610_reg[2]_i_2_n_0 ;
  wire \trunc_ln1_reg_610_reg[2]_i_2_n_1 ;
  wire \trunc_ln1_reg_610_reg[2]_i_2_n_2 ;
  wire \trunc_ln1_reg_610_reg[2]_i_2_n_3 ;
  wire \trunc_ln1_reg_610_reg[6]_i_1_n_0 ;
  wire \trunc_ln1_reg_610_reg[6]_i_1_n_1 ;
  wire \trunc_ln1_reg_610_reg[6]_i_1_n_2 ;
  wire \trunc_ln1_reg_610_reg[6]_i_1_n_3 ;
  wire \trunc_ln1_reg_610_reg[6]_i_2_n_0 ;
  wire \trunc_ln1_reg_610_reg[6]_i_2_n_1 ;
  wire \trunc_ln1_reg_610_reg[6]_i_2_n_2 ;
  wire \trunc_ln1_reg_610_reg[6]_i_2_n_3 ;
  wire [29:0]trunc_ln_reg_586;
  wire \trunc_ln_reg_586[13]_i_2_n_0 ;
  wire \trunc_ln_reg_586[13]_i_3_n_0 ;
  wire \trunc_ln_reg_586[13]_i_4_n_0 ;
  wire \trunc_ln_reg_586[13]_i_5_n_0 ;
  wire \trunc_ln_reg_586[17]_i_2_n_0 ;
  wire \trunc_ln_reg_586[17]_i_3_n_0 ;
  wire \trunc_ln_reg_586[5]_i_2_n_0 ;
  wire \trunc_ln_reg_586[5]_i_3_n_0 ;
  wire \trunc_ln_reg_586[5]_i_4_n_0 ;
  wire \trunc_ln_reg_586[5]_i_5_n_0 ;
  wire \trunc_ln_reg_586[9]_i_2_n_0 ;
  wire \trunc_ln_reg_586[9]_i_3_n_0 ;
  wire \trunc_ln_reg_586[9]_i_4_n_0 ;
  wire \trunc_ln_reg_586[9]_i_5_n_0 ;
  wire \trunc_ln_reg_586_reg[13]_i_1_n_0 ;
  wire \trunc_ln_reg_586_reg[13]_i_1_n_1 ;
  wire \trunc_ln_reg_586_reg[13]_i_1_n_2 ;
  wire \trunc_ln_reg_586_reg[13]_i_1_n_3 ;
  wire \trunc_ln_reg_586_reg[17]_i_1_n_0 ;
  wire \trunc_ln_reg_586_reg[17]_i_1_n_1 ;
  wire \trunc_ln_reg_586_reg[17]_i_1_n_2 ;
  wire \trunc_ln_reg_586_reg[17]_i_1_n_3 ;
  wire \trunc_ln_reg_586_reg[21]_i_1_n_0 ;
  wire \trunc_ln_reg_586_reg[21]_i_1_n_1 ;
  wire \trunc_ln_reg_586_reg[21]_i_1_n_2 ;
  wire \trunc_ln_reg_586_reg[21]_i_1_n_3 ;
  wire \trunc_ln_reg_586_reg[25]_i_1_n_0 ;
  wire \trunc_ln_reg_586_reg[25]_i_1_n_1 ;
  wire \trunc_ln_reg_586_reg[25]_i_1_n_2 ;
  wire \trunc_ln_reg_586_reg[25]_i_1_n_3 ;
  wire \trunc_ln_reg_586_reg[29]_i_2_n_1 ;
  wire \trunc_ln_reg_586_reg[29]_i_2_n_2 ;
  wire \trunc_ln_reg_586_reg[29]_i_2_n_3 ;
  wire \trunc_ln_reg_586_reg[5]_i_1_n_0 ;
  wire \trunc_ln_reg_586_reg[5]_i_1_n_1 ;
  wire \trunc_ln_reg_586_reg[5]_i_1_n_2 ;
  wire \trunc_ln_reg_586_reg[5]_i_1_n_3 ;
  wire \trunc_ln_reg_586_reg[9]_i_1_n_0 ;
  wire \trunc_ln_reg_586_reg[9]_i_1_n_1 ;
  wire \trunc_ln_reg_586_reg[9]_i_1_n_2 ;
  wire \trunc_ln_reg_586_reg[9]_i_1_n_3 ;
  wire [8:1]zext_ln93_6_fu_386_p1;
  wire [3:1]\NLW_p_cast3_i_reg_605_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_cast3_i_reg_605_reg[16]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_p_cast3_i_reg_605_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_cast3_i_reg_605_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_p_cast_i_reg_600_reg[18]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_cast_i_reg_600_reg[18]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_p_cast_i_reg_600_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_cast_i_reg_600_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_p_cast_i_reg_600_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln1_reg_610_reg[14]_i_7_CO_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln1_reg_610_reg[14]_i_7_O_UNCONNECTED ;
  wire [2:2]\NLW_trunc_ln1_reg_610_reg[18]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln1_reg_610_reg[18]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln1_reg_610_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln1_reg_610_reg[29]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln1_reg_610_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln_reg_586_reg[29]_i_2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAAAABABBAAAAAAAA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I1(grp_sa_store_1_fu_386_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_block_pp0_stage2_11001),
        .I5(ap_CS_fsm_pp0_stage6),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hCCFFCF0FCC44CC44)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(grp_sa_store_1_fu_386_ap_start_reg),
        .I3(ca_WREADY),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\ap_CS_fsm[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hE2FF2200)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ca_WREADY),
        .I2(ca_BVALID),
        .I3(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I4(\ap_CS_fsm_reg[14]_0 [1]),
        .O(ap_NS_fsm[11]));
  LUT6 #(
    .INIT(64'hFFFFABFB0000A808)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_1_fu_386_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage11),
        .O(ap_NS_fsm[12]));
  LUT5 #(
    .INIT(32'hFFCF40C0)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(ca_AWREADY),
        .I1(\ap_CS_fsm_reg[14]_0 [2]),
        .I2(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I3(ca_WREADY),
        .I4(ap_CS_fsm_pp0_stage12),
        .O(ap_NS_fsm[13]));
  LUT5 #(
    .INIT(32'hE2FF2200)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ca_WREADY),
        .I2(ca_BVALID),
        .I3(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I4(\ap_CS_fsm_reg[14]_0 [3]),
        .O(ap_NS_fsm[15]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(ap_NS_fsm4__1),
        .I1(\ap_CS_fsm_reg[39] [2]),
        .I2(\ap_CS_fsm_reg[39] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm[2]_i_3_n_0 ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(grp_sa_store_1_fu_386_ap_start_reg),
        .I3(ca_WREADY),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hF400FFFFF400F400)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ca_BVALID),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\ap_CS_fsm[2]_i_2__0_n_0 ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\ap_CS_fsm[2]_i_3_n_0 ),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_1_fu_386_ap_start_reg),
        .I3(ca_WREADY),
        .O(\ap_CS_fsm[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h45404540FFFF4540)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ca_AWREADY),
        .I1(grp_sa_store_1_fu_386_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(ca_WREADY),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAB00AB000000AB00)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(ca_BVALID),
        .I1(\ap_CS_fsm[35]_i_2_n_0 ),
        .I2(\ap_CS_fsm[35]_i_3_n_0 ),
        .I3(grp_sa_store_1_fu_386_ca_blk_n_AW),
        .I4(ca_blk_n_W1),
        .I5(ca_WREADY),
        .O(ap_NS_fsm4__1));
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    \ap_CS_fsm[35]_i_2 
       (.I0(\ap_CS_fsm_reg[14]_0 [3]),
        .I1(grp_sa_store_1_fu_386_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg[14]_0 [1]),
        .O(\ap_CS_fsm[35]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[35]_i_3 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .O(\ap_CS_fsm[35]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00FF01FF)) 
    \ap_CS_fsm[35]_i_4 
       (.I0(\ap_CS_fsm_reg[14]_0 [2]),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(\ap_CS_fsm_reg[14]_0 [0]),
        .I3(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ca_AWREADY),
        .O(grp_sa_store_1_fu_386_ca_blk_n_AW));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[35]_i_5 
       (.I0(\ap_CS_fsm[35]_i_6_n_0 ),
        .I1(\ap_CS_fsm[35]_i_2_n_0 ),
        .I2(\ap_CS_fsm[35]_i_7_n_0 ),
        .I3(\ap_CS_fsm[35]_i_8_n_0 ),
        .I4(mem_reg_i_103_n_0),
        .I5(m_axi_ca_WVALID16),
        .O(ca_blk_n_W1));
  LUT5 #(
    .INIT(32'hE0EEE000)) 
    \ap_CS_fsm[35]_i_6 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(grp_sa_store_1_fu_386_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(\ap_CS_fsm[35]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEACCEA00)) 
    \ap_CS_fsm[35]_i_7 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(grp_sa_store_1_fu_386_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(\ap_CS_fsm[35]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FEFEFE000000)) 
    \ap_CS_fsm[35]_i_8 
       (.I0(\ap_CS_fsm_reg[14]_0 [2]),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(\ap_CS_fsm_reg[14]_0 [0]),
        .I3(grp_sa_store_1_fu_386_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\ap_CS_fsm[35]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(ap_NS_fsm4__1),
        .I1(ap_CS_fsm_state36),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[39]_i_1 
       (.I0(ap_NS_fsm4__1),
        .I1(\ap_CS_fsm_reg[39] [4]),
        .I2(\ap_CS_fsm_reg[39] [3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hCFAACFCF00AA0000)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ca_BVALID),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ca_WREADY),
        .I4(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[40]_i_1 
       (.I0(ap_NS_fsm4__1),
        .I1(\ap_CS_fsm_reg[39] [4]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFABFB0000A808)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_1_fu_386_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'hBFAA88AA)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ca_WREADY),
        .I2(ca_AWREADY),
        .I3(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage5),
        .O(ap_NS_fsm[5]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_block_pp0_stage2_11001),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ap_block_pp0_stage9_11001),
        .I3(ap_CS_fsm_pp0_stage5),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h70777000)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(ca_WREADY),
        .I1(ca_AWREADY),
        .I2(grp_sa_store_1_fu_386_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(ap_block_pp0_stage9_11001));
  LUT6 #(
    .INIT(64'h4400FFF044004400)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ca_WREADY),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(grp_sa_store_1_fu_386_ap_start_reg),
        .I3(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I4(ap_block_pp0_stage2_11001),
        .I5(ap_CS_fsm_pp0_stage6),
        .O(ap_NS_fsm[7]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(ca_BVALID),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ca_WREADY),
        .I3(grp_sa_store_1_fu_386_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ap_block_pp0_stage2_11001));
  LUT6 #(
    .INIT(64'hFFFFABFB0000A808)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_1_fu_386_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(ap_NS_fsm[8]));
  LUT5 #(
    .INIT(32'hFFCF40C0)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ca_AWREADY),
        .I1(\ap_CS_fsm_reg[14]_0 [0]),
        .I2(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I3(ca_WREADY),
        .I4(ap_CS_fsm_pp0_stage8),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[14]_1 [0]),
        .Q(\ap_CS_fsm_reg[14]_0 [1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(\ap_CS_fsm_reg[14]_0 [2]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[14]_1 [1]),
        .Q(\ap_CS_fsm_reg[14]_0 [3]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(\ap_CS_fsm_reg[14]_0 [0]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1__0
       (.I0(grp_sa_store_1_fu_386_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(grp_sa_store_1_fu_386_ap_start_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD0D0808000D08080)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(ap_block_pp0_stage2_11001),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h8A888AAA)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ca_WREADY),
        .I2(grp_sa_store_1_fu_386_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter10));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8808)) 
    \ap_port_reg_b0_q[7]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_sa_store_1_fu_386_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ca_WREADY),
        .O(ap_port_reg_b0_q0));
  FDRE \ap_port_reg_b0_q_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_b0_q0),
        .D(\ap_port_reg_b0_q_reg[7]_0 [0]),
        .Q(zext_ln93_6_fu_386_p1[1]),
        .R(1'b0));
  FDRE \ap_port_reg_b0_q_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_b0_q0),
        .D(\ap_port_reg_b0_q_reg[7]_0 [1]),
        .Q(zext_ln93_6_fu_386_p1[2]),
        .R(1'b0));
  FDRE \ap_port_reg_b0_q_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_b0_q0),
        .D(\ap_port_reg_b0_q_reg[7]_0 [2]),
        .Q(zext_ln93_6_fu_386_p1[3]),
        .R(1'b0));
  FDRE \ap_port_reg_b0_q_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_b0_q0),
        .D(\ap_port_reg_b0_q_reg[7]_0 [3]),
        .Q(zext_ln93_6_fu_386_p1[4]),
        .R(1'b0));
  FDRE \ap_port_reg_b0_q_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_b0_q0),
        .D(\ap_port_reg_b0_q_reg[7]_0 [4]),
        .Q(zext_ln93_6_fu_386_p1[5]),
        .R(1'b0));
  FDRE \ap_port_reg_b0_q_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_b0_q0),
        .D(\ap_port_reg_b0_q_reg[7]_0 [5]),
        .Q(zext_ln93_6_fu_386_p1[6]),
        .R(1'b0));
  FDRE \ap_port_reg_b0_q_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_b0_q0),
        .D(\ap_port_reg_b0_q_reg[7]_0 [6]),
        .Q(zext_ln93_6_fu_386_p1[7]),
        .R(1'b0));
  FDRE \ap_port_reg_b0_q_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_b0_q0),
        .D(\ap_port_reg_b0_q_reg[7]_0 [7]),
        .Q(zext_ln93_6_fu_386_p1[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88888888A8A8A888)) 
    dout_vld_i_2__1
       (.I0(m_axi_ca_AWVALID1__21),
        .I1(\mOutPtr[2]_i_4_n_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_block_pp0_stage2_11001),
        .O(Loop_VITIS_LOOP_139_1_proc_U0_m_axi_ca_BREADY));
  LUT6 #(
    .INIT(64'hABAAFFAAFFAAFFAA)) 
    grp_sa_store_1_fu_386_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[39] [0]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_1_fu_386_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage15),
        .O(\ap_CS_fsm_reg[16] ));
  FDRE \idx_read_reg_573_reg[10] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(\idx_read_reg_573_reg[15]_0 [8]),
        .Q(idx_read_reg_573[10]),
        .R(1'b0));
  FDRE \idx_read_reg_573_reg[11] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(\idx_read_reg_573_reg[15]_0 [9]),
        .Q(idx_read_reg_573[11]),
        .R(1'b0));
  FDRE \idx_read_reg_573_reg[12] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(\idx_read_reg_573_reg[15]_0 [10]),
        .Q(idx_read_reg_573[12]),
        .R(1'b0));
  FDRE \idx_read_reg_573_reg[13] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(\idx_read_reg_573_reg[15]_0 [11]),
        .Q(idx_read_reg_573[13]),
        .R(1'b0));
  FDRE \idx_read_reg_573_reg[14] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(\idx_read_reg_573_reg[15]_0 [12]),
        .Q(idx_read_reg_573[14]),
        .R(1'b0));
  FDRE \idx_read_reg_573_reg[15] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(\idx_read_reg_573_reg[15]_0 [13]),
        .Q(idx_read_reg_573[15]),
        .R(1'b0));
  FDRE \idx_read_reg_573_reg[2] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(\idx_read_reg_573_reg[15]_0 [0]),
        .Q(idx_read_reg_573[2]),
        .R(1'b0));
  FDRE \idx_read_reg_573_reg[3] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(\idx_read_reg_573_reg[15]_0 [1]),
        .Q(idx_read_reg_573[3]),
        .R(1'b0));
  FDRE \idx_read_reg_573_reg[4] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(\idx_read_reg_573_reg[15]_0 [2]),
        .Q(idx_read_reg_573[4]),
        .R(1'b0));
  FDRE \idx_read_reg_573_reg[5] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(\idx_read_reg_573_reg[15]_0 [3]),
        .Q(idx_read_reg_573[5]),
        .R(1'b0));
  FDRE \idx_read_reg_573_reg[6] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(\idx_read_reg_573_reg[15]_0 [4]),
        .Q(idx_read_reg_573[6]),
        .R(1'b0));
  FDRE \idx_read_reg_573_reg[7] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(\idx_read_reg_573_reg[15]_0 [5]),
        .Q(idx_read_reg_573[7]),
        .R(1'b0));
  FDRE \idx_read_reg_573_reg[8] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(\idx_read_reg_573_reg[15]_0 [6]),
        .Q(idx_read_reg_573[8]),
        .R(1'b0));
  FDRE \idx_read_reg_573_reg[9] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(\idx_read_reg_573_reg[15]_0 [7]),
        .Q(idx_read_reg_573[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88A8FFFF00000000)) 
    \mOutPtr[2]_i_3 
       (.I0(m_axi_ca_AWVALID1__21),
        .I1(\mOutPtr[2]_i_4_n_0 ),
        .I2(\ap_CS_fsm[35]_i_3_n_0 ),
        .I3(ap_block_pp0_stage2_11001),
        .I4(ca_BVALID),
        .I5(\mOutPtr_reg[2] ),
        .O(pop_3));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \mOutPtr[2]_i_4 
       (.I0(\ap_CS_fsm_reg[14]_0 [1]),
        .I1(\ap_CS_fsm_reg[14]_0 [3]),
        .I2(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I3(ca_BVALID),
        .I4(ca_WREADY),
        .O(\mOutPtr[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA800000000000)) 
    \mem_reg[2][0]_srl3_i_1 
       (.I0(ca_AWREADY),
        .I1(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I2(ap_NS_fsm2),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\mem_reg[2][0]_srl3_i_4_n_0 ),
        .I5(m_axi_ca_AWVALID1__21),
        .O(push_2));
  LUT5 #(
    .INIT(32'h3F007F55)) 
    \mem_reg[2][0]_srl3_i_10 
       (.I0(\ap_CS_fsm_reg[14]_0 [0]),
        .I1(ca_WREADY),
        .I2(ca_AWREADY),
        .I3(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage5),
        .O(\mem_reg[2][0]_srl3_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h000080AA)) 
    \mem_reg[2][0]_srl3_i_11 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ca_WREADY),
        .I2(ca_AWREADY),
        .I3(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I4(\ap_CS_fsm_reg[14]_0 [0]),
        .O(\mem_reg[2][0]_srl3_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA02A202A202A2)) 
    \mem_reg[2][0]_srl3_i_12 
       (.I0(\ap_CS_fsm_reg[14]_0 [0]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_1_fu_386_ap_start_reg),
        .I4(ca_AWREADY),
        .I5(ca_WREADY),
        .O(\mem_reg[2][0]_srl3_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][0]_srl3_i_2 
       (.I0(trunc_ln1_reg_610[0]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [0]));
  LUT6 #(
    .INIT(64'hFE00000000000000)) 
    \mem_reg[2][0]_srl3_i_4 
       (.I0(\ap_CS_fsm_reg[14]_0 [0]),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(\ap_CS_fsm_reg[14]_0 [2]),
        .I3(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I4(ca_AWREADY),
        .I5(ca_WREADY),
        .O(\mem_reg[2][0]_srl3_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA02A202A202A2)) 
    \mem_reg[2][0]_srl3_i_6 
       (.I0(\ap_CS_fsm_reg[14]_0 [2]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_1_fu_386_ap_start_reg),
        .I4(ca_AWREADY),
        .I5(ca_WREADY),
        .O(\mem_reg[2][0]_srl3_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][0]_srl3_i_7 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[0]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[0]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[0]),
        .O(\mem_reg[2][0]_srl3_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][10]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[10]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][10]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][10]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[10]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[10]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[10]),
        .O(\mem_reg[2][10]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][11]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[11]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][11]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][11]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[11]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[11]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[11]),
        .O(\mem_reg[2][11]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][12]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[12]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][12]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][12]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[12]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[12]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[12]),
        .O(\mem_reg[2][12]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][13]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[13]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][13]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][13]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[13]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[13]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[13]),
        .O(\mem_reg[2][13]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][14]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[14]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][14]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][14]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[14]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[14]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[14]),
        .O(\mem_reg[2][14]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][15]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[15]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][15]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][15]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[15]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[15]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[15]),
        .O(\mem_reg[2][15]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][16]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[16]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][16]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][16]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[16]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[16]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[16]),
        .O(\mem_reg[2][16]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][17]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[17]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][17]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][17]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[17]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[17]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[17]),
        .O(\mem_reg[2][17]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][18]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[18]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][18]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][18]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[18]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[18]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[18]),
        .O(\mem_reg[2][18]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][19]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[19]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][19]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][19]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[19]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[19]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[19]),
        .O(\mem_reg[2][19]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][1]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[1]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][1]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][1]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[1]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[1]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[1]),
        .O(\mem_reg[2][1]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][20]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[20]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][20]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][20]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[20]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[20]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[20]),
        .O(\mem_reg[2][20]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][21]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[21]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][21]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][21]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[21]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[21]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[21]),
        .O(\mem_reg[2][21]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][22]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[22]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][22]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][22]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[22]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[22]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[22]),
        .O(\mem_reg[2][22]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][23]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[23]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][23]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][23]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[23]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[23]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[23]),
        .O(\mem_reg[2][23]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][24]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[24]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][24]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][24]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[24]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[24]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[24]),
        .O(\mem_reg[2][24]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][25]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[25]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][25]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][25]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[25]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[25]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[25]),
        .O(\mem_reg[2][25]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][26]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[26]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][26]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][26]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[26]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[26]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[26]),
        .O(\mem_reg[2][26]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][27]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[27]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][27]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][27]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[27]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[27]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[27]),
        .O(\mem_reg[2][27]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][28]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[28]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][28]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][28]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[28]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[28]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[28]),
        .O(\mem_reg[2][28]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][29]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[29]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][29]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][29]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[29]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[29]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[29]),
        .O(\mem_reg[2][29]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][2]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[2]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][2]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][2]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[2]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[2]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[2]),
        .O(\mem_reg[2][2]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][3]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[3]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][3]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][3]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[3]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[3]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[3]),
        .O(\mem_reg[2][3]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][4]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[4]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][4]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][4]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[4]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[4]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[4]),
        .O(\mem_reg[2][4]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][5]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[5]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][5]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][5]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[5]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[5]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[5]),
        .O(\mem_reg[2][5]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][6]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[6]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][6]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][6]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[6]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[6]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[6]),
        .O(\mem_reg[2][6]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][7]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[7]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][7]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][7]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[7]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[7]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[7]),
        .O(\mem_reg[2][7]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][8]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[8]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][8]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][8]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[8]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[8]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[8]),
        .O(\mem_reg[2][8]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][9]_srl3_i_1 
       (.I0(trunc_ln1_reg_610[9]),
        .I1(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I2(\mem_reg[2][9]_srl3_i_2_n_0 ),
        .O(\trunc_ln1_reg_610_reg[29]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[2][9]_srl3_i_2 
       (.I0(\mem_reg[2][0]_srl3_i_10_n_0 ),
        .I1(trunc_ln_reg_586[9]),
        .I2(\mem_reg[2][0]_srl3_i_11_n_0 ),
        .I3(p_cast_i_reg_600[9]),
        .I4(\mem_reg[2][0]_srl3_i_12_n_0 ),
        .I5(p_cast3_i_reg_605[9]),
        .O(\mem_reg[2][9]_srl3_i_2_n_0 ));
  MUXF7 mem_reg_i_10
       (.I0(mem_reg_i_50_n_0),
        .I1(mem_reg_i_51_n_0),
        .O(din[9]),
        .S(mem_reg_i_37_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_100
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_266_n_0),
        .I3(mem_reg_i_267_n_0),
        .I4(mem_reg_i_268_n_0),
        .O(mem_reg_i_100_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_101
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_269_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_270_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[16]),
        .O(mem_reg_i_101_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEFEFEFEEE)) 
    mem_reg_i_102
       (.I0(mem_reg_i_271_n_0),
        .I1(\mem_reg[2][0]_srl3_i_4_n_0 ),
        .I2(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_block_pp0_stage2_11001),
        .O(mem_reg_i_102_n_0));
  LUT6 #(
    .INIT(64'hFFFFAAAAFFFEAAAA)) 
    mem_reg_i_103
       (.I0(mem_reg_i_272_n_0),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(ap_CS_fsm_pp0_stage11),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I5(ap_CS_fsm_pp0_stage12),
        .O(mem_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'hF080FFFF80808080)) 
    mem_reg_i_104
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ca_WREADY),
        .I3(ca_BVALID),
        .I4(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I5(\ap_CS_fsm[35]_i_2_n_0 ),
        .O(mem_reg_i_104_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF0FF80)) 
    mem_reg_i_105
       (.I0(\ap_CS_fsm_reg[14]_0 [3]),
        .I1(ca_BVALID),
        .I2(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I3(m_axi_ca_WVALID1610_out),
        .I4(ap_CS_fsm_pp0_stage15),
        .I5(m_axi_ca_WVALID16),
        .O(mem_reg_i_105_n_0));
  LUT6 #(
    .INIT(64'hFCFFFCCCECEEECCC)) 
    mem_reg_i_106
       (.I0(\ap_CS_fsm_reg[14]_0 [0]),
        .I1(mem_reg_i_274_n_0),
        .I2(grp_sa_store_1_fu_386_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage8),
        .O(mem_reg_i_106_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000EAEE0000)) 
    mem_reg_i_107
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ca_BVALID),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I5(ap_CS_fsm_pp0_stage5),
        .O(mem_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_108
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[15]),
        .I2(shell_top_sa_pe_ba_0_1[15]),
        .I3(shell_top_sa_pe_ba_0_2[15]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_108_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_109
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[15]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[15]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[15]),
        .O(mem_reg_i_109_n_0));
  MUXF7 mem_reg_i_11
       (.I0(mem_reg_i_52_n_0),
        .I1(mem_reg_i_53_n_0),
        .O(din[8]),
        .S(mem_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_110
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[15]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[15]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[15]),
        .O(mem_reg_i_110_n_0));
  LUT5 #(
    .INIT(32'h0000AAA8)) 
    mem_reg_i_111
       (.I0(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_CS_fsm_pp0_stage12),
        .I3(\ap_CS_fsm_reg[14]_0 [2]),
        .I4(mem_reg_i_105_n_0),
        .O(mem_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_112
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[15]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[15]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[15]),
        .O(mem_reg_i_112_n_0));
  LUT6 #(
    .INIT(64'h00000000FFF0FF80)) 
    mem_reg_i_113
       (.I0(\ap_CS_fsm_reg[14]_0 [3]),
        .I1(ca_BVALID),
        .I2(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I3(m_axi_ca_WVALID1610_out),
        .I4(ap_CS_fsm_pp0_stage15),
        .I5(m_axi_ca_WVALID16),
        .O(mem_reg_i_113_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_114
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[15]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[15]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[15]),
        .O(mem_reg_i_114_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_115
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(m_axi_ca_WVALID16));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_116
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[14]),
        .I2(shell_top_sa_pe_ba_0_1[14]),
        .I3(shell_top_sa_pe_ba_0_2[14]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_116_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_117
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[14]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[14]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[14]),
        .O(mem_reg_i_117_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_118
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[14]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[14]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[14]),
        .O(mem_reg_i_118_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_119
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[14]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[14]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[14]),
        .O(mem_reg_i_119_n_0));
  MUXF7 mem_reg_i_12
       (.I0(mem_reg_i_54_n_0),
        .I1(mem_reg_i_55_n_0),
        .O(din[7]),
        .S(mem_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_120
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[14]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[14]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[14]),
        .O(mem_reg_i_120_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_121
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[13]),
        .I2(shell_top_sa_pe_ba_0_1[13]),
        .I3(shell_top_sa_pe_ba_0_2[13]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_121_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_122
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[13]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[13]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[13]),
        .O(mem_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_123
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[13]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[13]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[13]),
        .O(mem_reg_i_123_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_124
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[13]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[13]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[13]),
        .O(mem_reg_i_124_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_125
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[13]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[13]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[13]),
        .O(mem_reg_i_125_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_126
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[12]),
        .I2(shell_top_sa_pe_ba_0_1[12]),
        .I3(shell_top_sa_pe_ba_0_2[12]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_126_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_127
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[12]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[12]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[12]),
        .O(mem_reg_i_127_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_128
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[12]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[12]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[12]),
        .O(mem_reg_i_128_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_129
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[12]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[12]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[12]),
        .O(mem_reg_i_129_n_0));
  MUXF7 mem_reg_i_13
       (.I0(mem_reg_i_56_n_0),
        .I1(mem_reg_i_57_n_0),
        .O(din[6]),
        .S(mem_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_130
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[12]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[12]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[12]),
        .O(mem_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_131
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[11]),
        .I2(shell_top_sa_pe_ba_0_1[11]),
        .I3(shell_top_sa_pe_ba_0_2[11]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_131_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_132
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[11]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[11]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[11]),
        .O(mem_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_133
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[11]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[11]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[11]),
        .O(mem_reg_i_133_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_134
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[11]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[11]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[11]),
        .O(mem_reg_i_134_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_135
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[11]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[11]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[11]),
        .O(mem_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_136
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[10]),
        .I2(shell_top_sa_pe_ba_0_1[10]),
        .I3(shell_top_sa_pe_ba_0_2[10]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_136_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_137
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[10]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[10]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[10]),
        .O(mem_reg_i_137_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_138
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[10]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[10]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[10]),
        .O(mem_reg_i_138_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_139
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[10]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[10]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[10]),
        .O(mem_reg_i_139_n_0));
  MUXF7 mem_reg_i_14
       (.I0(mem_reg_i_58_n_0),
        .I1(mem_reg_i_59_n_0),
        .O(din[5]),
        .S(mem_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_140
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[10]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[10]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[10]),
        .O(mem_reg_i_140_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_141
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[9]),
        .I2(shell_top_sa_pe_ba_0_1[9]),
        .I3(shell_top_sa_pe_ba_0_2[9]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_141_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_142
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[9]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[9]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[9]),
        .O(mem_reg_i_142_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_143
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[9]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[9]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[9]),
        .O(mem_reg_i_143_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_144
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[9]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[9]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[9]),
        .O(mem_reg_i_144_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_145
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[9]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[9]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[9]),
        .O(mem_reg_i_145_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_146
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[8]),
        .I2(shell_top_sa_pe_ba_0_1[8]),
        .I3(shell_top_sa_pe_ba_0_2[8]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_146_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_147
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[8]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[8]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[8]),
        .O(mem_reg_i_147_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_148
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[8]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[8]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[8]),
        .O(mem_reg_i_148_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_149
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[8]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[8]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[8]),
        .O(mem_reg_i_149_n_0));
  MUXF7 mem_reg_i_15
       (.I0(mem_reg_i_60_n_0),
        .I1(mem_reg_i_61_n_0),
        .O(din[4]),
        .S(mem_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_150
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[8]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[8]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[8]),
        .O(mem_reg_i_150_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_151
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[7]),
        .I2(shell_top_sa_pe_ba_0_1[7]),
        .I3(shell_top_sa_pe_ba_0_2[7]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_151_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_152
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[7]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[7]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[7]),
        .O(mem_reg_i_152_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_153
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[7]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[7]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[7]),
        .O(mem_reg_i_153_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_154
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[7]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[7]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[7]),
        .O(mem_reg_i_154_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_155
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[7]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[7]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[7]),
        .O(mem_reg_i_155_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_156
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[6]),
        .I2(shell_top_sa_pe_ba_0_1[6]),
        .I3(shell_top_sa_pe_ba_0_2[6]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_156_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_157
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[6]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[6]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[6]),
        .O(mem_reg_i_157_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_158
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[6]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[6]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[6]),
        .O(mem_reg_i_158_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_159
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[6]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[6]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[6]),
        .O(mem_reg_i_159_n_0));
  MUXF7 mem_reg_i_16
       (.I0(mem_reg_i_62_n_0),
        .I1(mem_reg_i_63_n_0),
        .O(din[3]),
        .S(mem_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_160
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[6]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[6]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[6]),
        .O(mem_reg_i_160_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_161
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[5]),
        .I2(shell_top_sa_pe_ba_0_1[5]),
        .I3(shell_top_sa_pe_ba_0_2[5]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_161_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_162
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[5]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[5]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[5]),
        .O(mem_reg_i_162_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_163
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[5]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[5]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[5]),
        .O(mem_reg_i_163_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_164
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[5]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[5]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[5]),
        .O(mem_reg_i_164_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_165
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[5]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[5]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[5]),
        .O(mem_reg_i_165_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_166
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[4]),
        .I2(shell_top_sa_pe_ba_0_1[4]),
        .I3(shell_top_sa_pe_ba_0_2[4]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_166_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_167
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[4]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[4]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[4]),
        .O(mem_reg_i_167_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_168
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[4]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[4]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[4]),
        .O(mem_reg_i_168_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_169
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[4]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[4]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[4]),
        .O(mem_reg_i_169_n_0));
  MUXF7 mem_reg_i_17
       (.I0(mem_reg_i_64_n_0),
        .I1(mem_reg_i_65_n_0),
        .O(din[2]),
        .S(mem_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_170
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[4]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[4]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[4]),
        .O(mem_reg_i_170_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_171
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[3]),
        .I2(shell_top_sa_pe_ba_0_1[3]),
        .I3(shell_top_sa_pe_ba_0_2[3]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_171_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_172
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[3]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[3]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[3]),
        .O(mem_reg_i_172_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_173
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[3]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[3]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[3]),
        .O(mem_reg_i_173_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_174
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[3]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[3]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[3]),
        .O(mem_reg_i_174_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_175
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[3]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[3]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[3]),
        .O(mem_reg_i_175_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_176
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[2]),
        .I2(shell_top_sa_pe_ba_0_1[2]),
        .I3(shell_top_sa_pe_ba_0_2[2]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_176_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_177
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[2]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[2]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[2]),
        .O(mem_reg_i_177_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_178
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[2]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[2]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[2]),
        .O(mem_reg_i_178_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_179
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[2]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[2]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[2]),
        .O(mem_reg_i_179_n_0));
  MUXF7 mem_reg_i_18
       (.I0(mem_reg_i_66_n_0),
        .I1(mem_reg_i_67_n_0),
        .O(din[1]),
        .S(mem_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_180
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[2]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[2]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[2]),
        .O(mem_reg_i_180_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_181
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[1]),
        .I2(shell_top_sa_pe_ba_0_1[1]),
        .I3(shell_top_sa_pe_ba_0_2[1]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_181_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_182
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[1]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[1]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[1]),
        .O(mem_reg_i_182_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_183
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[1]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[1]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[1]),
        .O(mem_reg_i_183_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_184
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[1]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[1]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[1]),
        .O(mem_reg_i_184_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_185
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[1]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[1]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[1]),
        .O(mem_reg_i_185_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_186
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[0]),
        .I2(shell_top_sa_pe_ba_0_1[0]),
        .I3(shell_top_sa_pe_ba_0_2[0]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_186_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_187
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[0]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[0]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[0]),
        .O(mem_reg_i_187_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_188
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[0]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[0]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[0]),
        .O(mem_reg_i_188_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_189
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[0]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[0]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[0]),
        .O(mem_reg_i_189_n_0));
  MUXF7 mem_reg_i_19
       (.I0(mem_reg_i_68_n_0),
        .I1(mem_reg_i_69_n_0),
        .O(din[0]),
        .S(mem_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_190
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[0]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[0]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[0]),
        .O(mem_reg_i_190_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_191
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[31]),
        .I2(shell_top_sa_pe_ba_0_1[31]),
        .I3(shell_top_sa_pe_ba_0_2[31]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_191_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_192
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[31]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[31]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[31]),
        .O(mem_reg_i_192_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_193
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[31]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[31]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[31]),
        .O(mem_reg_i_193_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_194
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[31]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[31]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[31]),
        .O(mem_reg_i_194_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_195
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[31]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[31]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[31]),
        .O(mem_reg_i_195_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_196
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[30]),
        .I2(shell_top_sa_pe_ba_0_1[30]),
        .I3(shell_top_sa_pe_ba_0_2[30]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_196_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_197
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[30]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[30]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[30]),
        .O(mem_reg_i_197_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_198
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[30]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[30]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[30]),
        .O(mem_reg_i_198_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_199
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[30]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[30]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[30]),
        .O(mem_reg_i_199_n_0));
  MUXF7 mem_reg_i_20
       (.I0(mem_reg_i_70_n_0),
        .I1(mem_reg_i_71_n_0),
        .O(din[31]),
        .S(mem_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_200
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[30]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[30]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[30]),
        .O(mem_reg_i_200_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_201
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[29]),
        .I2(shell_top_sa_pe_ba_0_1[29]),
        .I3(shell_top_sa_pe_ba_0_2[29]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_201_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_202
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[29]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[29]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[29]),
        .O(mem_reg_i_202_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_203
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[29]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[29]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[29]),
        .O(mem_reg_i_203_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_204
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[29]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[29]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[29]),
        .O(mem_reg_i_204_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_205
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[29]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[29]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[29]),
        .O(mem_reg_i_205_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_206
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[28]),
        .I2(shell_top_sa_pe_ba_0_1[28]),
        .I3(shell_top_sa_pe_ba_0_2[28]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_206_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_207
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[28]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[28]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[28]),
        .O(mem_reg_i_207_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_208
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[28]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[28]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[28]),
        .O(mem_reg_i_208_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_209
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[28]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[28]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[28]),
        .O(mem_reg_i_209_n_0));
  MUXF7 mem_reg_i_21
       (.I0(mem_reg_i_72_n_0),
        .I1(mem_reg_i_73_n_0),
        .O(din[30]),
        .S(mem_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_210
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[28]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[28]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[28]),
        .O(mem_reg_i_210_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_211
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[27]),
        .I2(shell_top_sa_pe_ba_0_1[27]),
        .I3(shell_top_sa_pe_ba_0_2[27]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_211_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_212
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[27]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[27]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[27]),
        .O(mem_reg_i_212_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_213
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[27]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[27]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[27]),
        .O(mem_reg_i_213_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_214
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[27]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[27]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[27]),
        .O(mem_reg_i_214_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_215
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[27]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[27]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[27]),
        .O(mem_reg_i_215_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_216
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[26]),
        .I2(shell_top_sa_pe_ba_0_1[26]),
        .I3(shell_top_sa_pe_ba_0_2[26]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_216_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_217
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[26]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[26]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[26]),
        .O(mem_reg_i_217_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_218
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[26]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[26]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[26]),
        .O(mem_reg_i_218_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_219
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[26]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[26]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[26]),
        .O(mem_reg_i_219_n_0));
  MUXF7 mem_reg_i_22
       (.I0(mem_reg_i_74_n_0),
        .I1(mem_reg_i_75_n_0),
        .O(din[29]),
        .S(mem_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_220
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[26]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[26]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[26]),
        .O(mem_reg_i_220_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_221
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[25]),
        .I2(shell_top_sa_pe_ba_0_1[25]),
        .I3(shell_top_sa_pe_ba_0_2[25]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_221_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_222
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[25]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[25]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[25]),
        .O(mem_reg_i_222_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_223
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[25]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[25]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[25]),
        .O(mem_reg_i_223_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_224
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[25]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[25]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[25]),
        .O(mem_reg_i_224_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_225
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[25]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[25]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[25]),
        .O(mem_reg_i_225_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_226
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[24]),
        .I2(shell_top_sa_pe_ba_0_1[24]),
        .I3(shell_top_sa_pe_ba_0_2[24]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_226_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_227
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[24]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[24]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[24]),
        .O(mem_reg_i_227_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_228
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[24]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[24]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[24]),
        .O(mem_reg_i_228_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_229
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[24]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[24]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[24]),
        .O(mem_reg_i_229_n_0));
  MUXF7 mem_reg_i_23
       (.I0(mem_reg_i_76_n_0),
        .I1(mem_reg_i_77_n_0),
        .O(din[28]),
        .S(mem_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_230
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[24]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[24]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[24]),
        .O(mem_reg_i_230_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_231
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[23]),
        .I2(shell_top_sa_pe_ba_0_1[23]),
        .I3(shell_top_sa_pe_ba_0_2[23]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_231_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_232
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[23]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[23]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[23]),
        .O(mem_reg_i_232_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_233
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[23]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[23]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[23]),
        .O(mem_reg_i_233_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_234
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[23]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[23]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[23]),
        .O(mem_reg_i_234_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_235
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[23]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[23]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[23]),
        .O(mem_reg_i_235_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_236
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[22]),
        .I2(shell_top_sa_pe_ba_0_1[22]),
        .I3(shell_top_sa_pe_ba_0_2[22]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_236_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_237
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[22]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[22]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[22]),
        .O(mem_reg_i_237_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_238
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[22]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[22]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[22]),
        .O(mem_reg_i_238_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_239
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[22]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[22]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[22]),
        .O(mem_reg_i_239_n_0));
  MUXF7 mem_reg_i_24
       (.I0(mem_reg_i_78_n_0),
        .I1(mem_reg_i_79_n_0),
        .O(din[27]),
        .S(mem_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_240
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[22]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[22]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[22]),
        .O(mem_reg_i_240_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_241
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[21]),
        .I2(shell_top_sa_pe_ba_0_1[21]),
        .I3(shell_top_sa_pe_ba_0_2[21]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_241_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_242
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[21]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[21]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[21]),
        .O(mem_reg_i_242_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_243
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[21]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[21]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[21]),
        .O(mem_reg_i_243_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_244
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[21]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[21]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[21]),
        .O(mem_reg_i_244_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_245
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[21]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[21]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[21]),
        .O(mem_reg_i_245_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_246
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[20]),
        .I2(shell_top_sa_pe_ba_0_1[20]),
        .I3(shell_top_sa_pe_ba_0_2[20]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_246_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_247
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[20]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[20]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[20]),
        .O(mem_reg_i_247_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_248
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[20]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[20]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[20]),
        .O(mem_reg_i_248_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_249
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[20]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[20]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[20]),
        .O(mem_reg_i_249_n_0));
  MUXF7 mem_reg_i_25
       (.I0(mem_reg_i_80_n_0),
        .I1(mem_reg_i_81_n_0),
        .O(din[26]),
        .S(mem_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_250
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[20]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[20]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[20]),
        .O(mem_reg_i_250_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_251
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[19]),
        .I2(shell_top_sa_pe_ba_0_1[19]),
        .I3(shell_top_sa_pe_ba_0_2[19]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_251_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_252
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[19]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[19]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[19]),
        .O(mem_reg_i_252_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_253
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[19]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[19]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[19]),
        .O(mem_reg_i_253_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_254
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[19]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[19]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[19]),
        .O(mem_reg_i_254_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_255
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[19]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[19]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[19]),
        .O(mem_reg_i_255_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_256
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[18]),
        .I2(shell_top_sa_pe_ba_0_1[18]),
        .I3(shell_top_sa_pe_ba_0_2[18]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_256_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_257
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[18]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[18]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[18]),
        .O(mem_reg_i_257_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_258
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[18]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[18]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[18]),
        .O(mem_reg_i_258_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_259
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[18]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[18]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[18]),
        .O(mem_reg_i_259_n_0));
  MUXF7 mem_reg_i_26
       (.I0(mem_reg_i_82_n_0),
        .I1(mem_reg_i_83_n_0),
        .O(din[25]),
        .S(mem_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_260
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[18]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[18]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[18]),
        .O(mem_reg_i_260_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_261
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[17]),
        .I2(shell_top_sa_pe_ba_0_1[17]),
        .I3(shell_top_sa_pe_ba_0_2[17]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_261_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_262
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[17]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[17]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[17]),
        .O(mem_reg_i_262_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_263
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[17]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[17]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[17]),
        .O(mem_reg_i_263_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_264
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[17]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[17]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[17]),
        .O(mem_reg_i_264_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_265
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[17]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[17]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[17]),
        .O(mem_reg_i_265_n_0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    mem_reg_i_266
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(shell_top_sa_pe_ba_0_0[16]),
        .I2(shell_top_sa_pe_ba_0_1[16]),
        .I3(shell_top_sa_pe_ba_0_2[16]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .O(mem_reg_i_266_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_267
       (.I0(mem_reg_i_275_n_0),
        .I1(shell_top_sa_pe_ba_0_3[16]),
        .I2(mem_reg_i_276_n_0),
        .I3(shell_top_sa_pe_ba_1_0[16]),
        .I4(m_axi_ca_WVALID8),
        .I5(shell_top_sa_pe_ba_1_1[16]),
        .O(mem_reg_i_267_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_268
       (.I0(mem_reg_i_278_n_0),
        .I1(shell_top_sa_pe_ba_1_2[16]),
        .I2(mem_reg_i_279_n_0),
        .I3(shell_top_sa_pe_ba_1_3[16]),
        .I4(mem_reg_i_274_n_0),
        .I5(shell_top_sa_pe_ba_2_0[16]),
        .O(mem_reg_i_268_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_269
       (.I0(mem_reg_i_280_n_0),
        .I1(shell_top_sa_pe_ba_2_1[16]),
        .I2(mem_reg_i_281_n_0),
        .I3(shell_top_sa_pe_ba_2_2[16]),
        .I4(m_axi_ca_AWVALID436_out),
        .I5(shell_top_sa_pe_ba_2_3[16]),
        .O(mem_reg_i_269_n_0));
  MUXF7 mem_reg_i_27
       (.I0(mem_reg_i_84_n_0),
        .I1(mem_reg_i_85_n_0),
        .O(din[24]),
        .S(mem_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_270
       (.I0(mem_reg_i_283_n_0),
        .I1(shell_top_sa_pe_ba_3_0[16]),
        .I2(mem_reg_i_284_n_0),
        .I3(shell_top_sa_pe_ba_3_1[16]),
        .I4(m_axi_ca_WVALID1610_out),
        .I5(shell_top_sa_pe_ba_3_2[16]),
        .O(mem_reg_i_270_n_0));
  LUT6 #(
    .INIT(64'hEFA00000A0A00000)) 
    mem_reg_i_271
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ca_AWREADY),
        .I2(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ca_WREADY),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(mem_reg_i_271_n_0));
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    mem_reg_i_272
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(grp_sa_store_1_fu_386_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage4),
        .O(mem_reg_i_272_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_273
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(m_axi_ca_WVALID1610_out));
  LUT5 #(
    .INIT(32'h80888000)) 
    mem_reg_i_274
       (.I0(\ap_CS_fsm_reg[14]_0 [1]),
        .I1(ca_BVALID),
        .I2(grp_sa_store_1_fu_386_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(mem_reg_i_274_n_0));
  LUT6 #(
    .INIT(64'h0020202000200020)) 
    mem_reg_i_275
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(ca_BVALID),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(mem_reg_i_275_n_0));
  LUT5 #(
    .INIT(32'h0000D000)) 
    mem_reg_i_276
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ca_BVALID),
        .I2(ap_CS_fsm_pp0_stage6),
        .I3(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I4(ap_CS_fsm_pp0_stage7),
        .O(mem_reg_i_276_n_0));
  LUT4 #(
    .INIT(16'hA808)) 
    mem_reg_i_277
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_1_fu_386_ap_start_reg),
        .O(m_axi_ca_WVALID8));
  LUT6 #(
    .INIT(64'h000000000000A808)) 
    mem_reg_i_278
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_1_fu_386_ap_start_reg),
        .I4(\ap_CS_fsm_reg[14]_0 [0]),
        .I5(mem_reg_i_274_n_0),
        .O(mem_reg_i_278_n_0));
  LUT6 #(
    .INIT(64'h0000A808A808A808)) 
    mem_reg_i_279
       (.I0(\ap_CS_fsm_reg[14]_0 [0]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_1_fu_386_ap_start_reg),
        .I4(ca_BVALID),
        .I5(\ap_CS_fsm_reg[14]_0 [1]),
        .O(mem_reg_i_279_n_0));
  MUXF7 mem_reg_i_28
       (.I0(mem_reg_i_86_n_0),
        .I1(mem_reg_i_87_n_0),
        .O(din[23]),
        .S(mem_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'h0000000022200020)) 
    mem_reg_i_280
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(\ap_CS_fsm_reg[14]_0 [2]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_386_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage12),
        .O(mem_reg_i_280_n_0));
  LUT5 #(
    .INIT(32'h00008A80)) 
    mem_reg_i_281
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(grp_sa_store_1_fu_386_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg[14]_0 [2]),
        .O(mem_reg_i_281_n_0));
  LUT4 #(
    .INIT(16'hA808)) 
    mem_reg_i_282
       (.I0(\ap_CS_fsm_reg[14]_0 [2]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_1_fu_386_ap_start_reg),
        .O(m_axi_ca_AWVALID436_out));
  LUT6 #(
    .INIT(64'h0000008000800080)) 
    mem_reg_i_283
       (.I0(ca_BVALID),
        .I1(\ap_CS_fsm_reg[14]_0 [3]),
        .I2(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(mem_reg_i_283_n_0));
  LUT5 #(
    .INIT(32'h00A088A0)) 
    mem_reg_i_284
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(grp_sa_store_1_fu_386_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(mem_reg_i_284_n_0));
  MUXF7 mem_reg_i_29
       (.I0(mem_reg_i_88_n_0),
        .I1(mem_reg_i_89_n_0),
        .O(din[22]),
        .S(mem_reg_i_37_n_0));
  MUXF7 mem_reg_i_30
       (.I0(mem_reg_i_90_n_0),
        .I1(mem_reg_i_91_n_0),
        .O(din[21]),
        .S(mem_reg_i_37_n_0));
  MUXF7 mem_reg_i_31
       (.I0(mem_reg_i_92_n_0),
        .I1(mem_reg_i_93_n_0),
        .O(din[20]),
        .S(mem_reg_i_37_n_0));
  MUXF7 mem_reg_i_32
       (.I0(mem_reg_i_94_n_0),
        .I1(mem_reg_i_95_n_0),
        .O(din[19]),
        .S(mem_reg_i_37_n_0));
  MUXF7 mem_reg_i_33
       (.I0(mem_reg_i_96_n_0),
        .I1(mem_reg_i_97_n_0),
        .O(din[18]),
        .S(mem_reg_i_37_n_0));
  MUXF7 mem_reg_i_34
       (.I0(mem_reg_i_98_n_0),
        .I1(mem_reg_i_99_n_0),
        .O(din[17]),
        .S(mem_reg_i_37_n_0));
  MUXF7 mem_reg_i_35
       (.I0(mem_reg_i_100_n_0),
        .I1(mem_reg_i_101_n_0),
        .O(din[16]),
        .S(mem_reg_i_37_n_0));
  LUT5 #(
    .INIT(32'hF0E00000)) 
    mem_reg_i_36
       (.I0(mem_reg_i_102_n_0),
        .I1(mem_reg_i_103_n_0),
        .I2(ca_WREADY),
        .I3(mem_reg_i_104_n_0),
        .I4(m_axi_ca_AWVALID1__21),
        .O(push_4));
  LUT5 #(
    .INIT(32'hEEEEEEEA)) 
    mem_reg_i_37
       (.I0(mem_reg_i_105_n_0),
        .I1(grp_sa_store_1_fu_386_ap_start_reg_reg),
        .I2(ap_CS_fsm_pp0_stage11),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(\ap_CS_fsm_reg[14]_0 [2]),
        .O(mem_reg_i_37_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_38
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_108_n_0),
        .I3(mem_reg_i_109_n_0),
        .I4(mem_reg_i_110_n_0),
        .O(mem_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_39
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_112_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_114_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[15]),
        .O(mem_reg_i_39_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_40
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_116_n_0),
        .I3(mem_reg_i_117_n_0),
        .I4(mem_reg_i_118_n_0),
        .O(mem_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_41
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_119_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_120_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[14]),
        .O(mem_reg_i_41_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_42
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_121_n_0),
        .I3(mem_reg_i_122_n_0),
        .I4(mem_reg_i_123_n_0),
        .O(mem_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_43
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_124_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_125_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[13]),
        .O(mem_reg_i_43_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_44
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_126_n_0),
        .I3(mem_reg_i_127_n_0),
        .I4(mem_reg_i_128_n_0),
        .O(mem_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_45
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_129_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_130_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[12]),
        .O(mem_reg_i_45_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_46
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_131_n_0),
        .I3(mem_reg_i_132_n_0),
        .I4(mem_reg_i_133_n_0),
        .O(mem_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_47
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_134_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_135_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[11]),
        .O(mem_reg_i_47_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_48
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_136_n_0),
        .I3(mem_reg_i_137_n_0),
        .I4(mem_reg_i_138_n_0),
        .O(mem_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_49
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_139_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_140_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[10]),
        .O(mem_reg_i_49_n_0));
  MUXF7 mem_reg_i_4__1
       (.I0(mem_reg_i_38_n_0),
        .I1(mem_reg_i_39_n_0),
        .O(din[15]),
        .S(mem_reg_i_37_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_50
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_141_n_0),
        .I3(mem_reg_i_142_n_0),
        .I4(mem_reg_i_143_n_0),
        .O(mem_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_51
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_144_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_145_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[9]),
        .O(mem_reg_i_51_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_52
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_146_n_0),
        .I3(mem_reg_i_147_n_0),
        .I4(mem_reg_i_148_n_0),
        .O(mem_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_53
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_149_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_150_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[8]),
        .O(mem_reg_i_53_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_54
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_151_n_0),
        .I3(mem_reg_i_152_n_0),
        .I4(mem_reg_i_153_n_0),
        .O(mem_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_55
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_154_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_155_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[7]),
        .O(mem_reg_i_55_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_56
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_156_n_0),
        .I3(mem_reg_i_157_n_0),
        .I4(mem_reg_i_158_n_0),
        .O(mem_reg_i_56_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_57
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_159_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_160_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[6]),
        .O(mem_reg_i_57_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_58
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_161_n_0),
        .I3(mem_reg_i_162_n_0),
        .I4(mem_reg_i_163_n_0),
        .O(mem_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_59
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_164_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_165_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[5]),
        .O(mem_reg_i_59_n_0));
  MUXF7 mem_reg_i_5__0
       (.I0(mem_reg_i_40_n_0),
        .I1(mem_reg_i_41_n_0),
        .O(din[14]),
        .S(mem_reg_i_37_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_60
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_166_n_0),
        .I3(mem_reg_i_167_n_0),
        .I4(mem_reg_i_168_n_0),
        .O(mem_reg_i_60_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_61
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_170_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[4]),
        .O(mem_reg_i_61_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_62
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_171_n_0),
        .I3(mem_reg_i_172_n_0),
        .I4(mem_reg_i_173_n_0),
        .O(mem_reg_i_62_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_63
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[3]),
        .O(mem_reg_i_63_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_64
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_176_n_0),
        .I3(mem_reg_i_177_n_0),
        .I4(mem_reg_i_178_n_0),
        .O(mem_reg_i_64_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_65
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_179_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_180_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[2]),
        .O(mem_reg_i_65_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_66
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_181_n_0),
        .I3(mem_reg_i_182_n_0),
        .I4(mem_reg_i_183_n_0),
        .O(mem_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_67
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_184_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_185_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[1]),
        .O(mem_reg_i_67_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_68
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_186_n_0),
        .I3(mem_reg_i_187_n_0),
        .I4(mem_reg_i_188_n_0),
        .O(mem_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_69
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_189_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_190_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[0]),
        .O(mem_reg_i_69_n_0));
  MUXF7 mem_reg_i_6__0
       (.I0(mem_reg_i_42_n_0),
        .I1(mem_reg_i_43_n_0),
        .O(din[13]),
        .S(mem_reg_i_37_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_70
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_191_n_0),
        .I3(mem_reg_i_192_n_0),
        .I4(mem_reg_i_193_n_0),
        .O(mem_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_71
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_194_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_195_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[31]),
        .O(mem_reg_i_71_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_72
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_196_n_0),
        .I3(mem_reg_i_197_n_0),
        .I4(mem_reg_i_198_n_0),
        .O(mem_reg_i_72_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_73
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_199_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_200_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[30]),
        .O(mem_reg_i_73_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_74
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_201_n_0),
        .I3(mem_reg_i_202_n_0),
        .I4(mem_reg_i_203_n_0),
        .O(mem_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_75
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_204_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_205_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[29]),
        .O(mem_reg_i_75_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_76
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_206_n_0),
        .I3(mem_reg_i_207_n_0),
        .I4(mem_reg_i_208_n_0),
        .O(mem_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_77
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_209_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_210_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[28]),
        .O(mem_reg_i_77_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_78
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_211_n_0),
        .I3(mem_reg_i_212_n_0),
        .I4(mem_reg_i_213_n_0),
        .O(mem_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_79
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_214_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_215_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[27]),
        .O(mem_reg_i_79_n_0));
  MUXF7 mem_reg_i_7__0
       (.I0(mem_reg_i_44_n_0),
        .I1(mem_reg_i_45_n_0),
        .O(din[12]),
        .S(mem_reg_i_37_n_0));
  MUXF7 mem_reg_i_8
       (.I0(mem_reg_i_46_n_0),
        .I1(mem_reg_i_47_n_0),
        .O(din[11]),
        .S(mem_reg_i_37_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_80
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_216_n_0),
        .I3(mem_reg_i_217_n_0),
        .I4(mem_reg_i_218_n_0),
        .O(mem_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_81
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_219_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_220_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[26]),
        .O(mem_reg_i_81_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_82
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_221_n_0),
        .I3(mem_reg_i_222_n_0),
        .I4(mem_reg_i_223_n_0),
        .O(mem_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_83
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_224_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_225_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[25]),
        .O(mem_reg_i_83_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_84
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_226_n_0),
        .I3(mem_reg_i_227_n_0),
        .I4(mem_reg_i_228_n_0),
        .O(mem_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_85
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_229_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_230_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[24]),
        .O(mem_reg_i_85_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_86
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_231_n_0),
        .I3(mem_reg_i_232_n_0),
        .I4(mem_reg_i_233_n_0),
        .O(mem_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_87
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_234_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_235_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[23]),
        .O(mem_reg_i_87_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_88
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_236_n_0),
        .I3(mem_reg_i_237_n_0),
        .I4(mem_reg_i_238_n_0),
        .O(mem_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_89
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_239_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_240_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[22]),
        .O(mem_reg_i_89_n_0));
  MUXF7 mem_reg_i_9
       (.I0(mem_reg_i_48_n_0),
        .I1(mem_reg_i_49_n_0),
        .O(din[10]),
        .S(mem_reg_i_37_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_90
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_241_n_0),
        .I3(mem_reg_i_242_n_0),
        .I4(mem_reg_i_243_n_0),
        .O(mem_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_91
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_244_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_245_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[21]),
        .O(mem_reg_i_91_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_92
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_246_n_0),
        .I3(mem_reg_i_247_n_0),
        .I4(mem_reg_i_248_n_0),
        .O(mem_reg_i_92_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_93
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_249_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_250_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[20]),
        .O(mem_reg_i_93_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_94
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_251_n_0),
        .I3(mem_reg_i_252_n_0),
        .I4(mem_reg_i_253_n_0),
        .O(mem_reg_i_94_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_95
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_254_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_255_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[19]),
        .O(mem_reg_i_95_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_96
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_256_n_0),
        .I3(mem_reg_i_257_n_0),
        .I4(mem_reg_i_258_n_0),
        .O(mem_reg_i_96_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_97
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_259_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_260_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[18]),
        .O(mem_reg_i_97_n_0));
  LUT5 #(
    .INIT(32'hEFAB4501)) 
    mem_reg_i_98
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(mem_reg_i_261_n_0),
        .I3(mem_reg_i_262_n_0),
        .I4(mem_reg_i_263_n_0),
        .O(mem_reg_i_98_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_99
       (.I0(mem_reg_i_111_n_0),
        .I1(mem_reg_i_264_n_0),
        .I2(mem_reg_i_113_n_0),
        .I3(mem_reg_i_265_n_0),
        .I4(m_axi_ca_WVALID16),
        .I5(shell_top_sa_pe_ba_3_3[17]),
        .O(mem_reg_i_99_n_0));
  FDRE \out_read_reg_579_reg[10] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[9]),
        .Q(out_read_reg_579[10]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[11] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[10]),
        .Q(out_read_reg_579[11]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[12] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[11]),
        .Q(out_read_reg_579[12]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[13] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[12]),
        .Q(out_read_reg_579[13]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[14] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[13]),
        .Q(out_read_reg_579[14]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[15] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[14]),
        .Q(out_read_reg_579[15]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[16] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[15]),
        .Q(out_read_reg_579[16]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[17] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[16]),
        .Q(out_read_reg_579[17]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[18] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[17]),
        .Q(out_read_reg_579[18]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[19] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[18]),
        .Q(out_read_reg_579[19]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[1] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[0]),
        .Q(out_read_reg_579[1]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[20] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[19]),
        .Q(out_read_reg_579[20]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[21] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[20]),
        .Q(out_read_reg_579[21]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[22] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[21]),
        .Q(out_read_reg_579[22]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[23] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[22]),
        .Q(out_read_reg_579[23]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[24] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[23]),
        .Q(out_read_reg_579[24]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[25] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[24]),
        .Q(out_read_reg_579[25]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[26] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[25]),
        .Q(out_read_reg_579[26]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[27] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[26]),
        .Q(out_read_reg_579[27]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[28] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[27]),
        .Q(out_read_reg_579[28]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[29] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[28]),
        .Q(out_read_reg_579[29]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[30] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[29]),
        .Q(out_read_reg_579[30]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[31] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[30]),
        .Q(out_read_reg_579[31]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[4] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[3]),
        .Q(out_read_reg_579[4]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[5] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[4]),
        .Q(out_read_reg_579[5]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[6] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[5]),
        .Q(out_read_reg_579[6]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[7] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[6]),
        .Q(out_read_reg_579[7]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[8] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[7]),
        .Q(out_read_reg_579[8]),
        .R(1'b0));
  FDRE \out_read_reg_579_reg[9] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[8]),
        .Q(out_read_reg_579[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[12]_i_3 
       (.I0(add_ln93_3_fu_390_p2[12]),
        .I1(out_read_reg_579[14]),
        .O(\p_cast3_i_reg_605[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[12]_i_4 
       (.I0(add_ln93_3_fu_390_p2[11]),
        .I1(out_read_reg_579[13]),
        .O(\p_cast3_i_reg_605[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[12]_i_5 
       (.I0(add_ln93_3_fu_390_p2[10]),
        .I1(out_read_reg_579[12]),
        .O(\p_cast3_i_reg_605[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[12]_i_6 
       (.I0(add_ln93_3_fu_390_p2[9]),
        .I1(out_read_reg_579[11]),
        .O(\p_cast3_i_reg_605[12]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[12]_i_7 
       (.I0(idx_read_reg_573[8]),
        .I1(zext_ln93_6_fu_386_p1[8]),
        .O(\p_cast3_i_reg_605[12]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[12]_i_8 
       (.I0(idx_read_reg_573[7]),
        .I1(zext_ln93_6_fu_386_p1[7]),
        .O(\p_cast3_i_reg_605[12]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[12]_i_9 
       (.I0(idx_read_reg_573[6]),
        .I1(zext_ln93_6_fu_386_p1[6]),
        .O(\p_cast3_i_reg_605[12]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[16]_i_4 
       (.I0(add_ln93_3_fu_390_p2[16]),
        .I1(out_read_reg_579[18]),
        .O(\p_cast3_i_reg_605[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[16]_i_5 
       (.I0(add_ln93_3_fu_390_p2[15]),
        .I1(out_read_reg_579[17]),
        .O(\p_cast3_i_reg_605[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[16]_i_6 
       (.I0(add_ln93_3_fu_390_p2[14]),
        .I1(out_read_reg_579[16]),
        .O(\p_cast3_i_reg_605[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[16]_i_7 
       (.I0(add_ln93_3_fu_390_p2[13]),
        .I1(out_read_reg_579[15]),
        .O(\p_cast3_i_reg_605[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[4]_i_2 
       (.I0(add_ln93_3_fu_390_p2[4]),
        .I1(out_read_reg_579[6]),
        .O(\p_cast3_i_reg_605[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[4]_i_3 
       (.I0(add_ln93_3_fu_390_p2[3]),
        .I1(out_read_reg_579[5]),
        .O(\p_cast3_i_reg_605[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[4]_i_4 
       (.I0(add_ln93_3_fu_390_p2[2]),
        .I1(out_read_reg_579[4]),
        .O(\p_cast3_i_reg_605[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[4]_i_5 
       (.I0(zext_ln93_6_fu_386_p1[1]),
        .I1(trunc_ln_reg_586[1]),
        .O(\p_cast3_i_reg_605[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[8]_i_10 
       (.I0(idx_read_reg_573[2]),
        .I1(zext_ln93_6_fu_386_p1[2]),
        .O(\p_cast3_i_reg_605[8]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[8]_i_3 
       (.I0(add_ln93_3_fu_390_p2[8]),
        .I1(out_read_reg_579[10]),
        .O(\p_cast3_i_reg_605[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[8]_i_4 
       (.I0(add_ln93_3_fu_390_p2[7]),
        .I1(out_read_reg_579[9]),
        .O(\p_cast3_i_reg_605[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[8]_i_5 
       (.I0(add_ln93_3_fu_390_p2[6]),
        .I1(out_read_reg_579[8]),
        .O(\p_cast3_i_reg_605[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[8]_i_6 
       (.I0(add_ln93_3_fu_390_p2[5]),
        .I1(out_read_reg_579[7]),
        .O(\p_cast3_i_reg_605[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[8]_i_7 
       (.I0(idx_read_reg_573[5]),
        .I1(zext_ln93_6_fu_386_p1[5]),
        .O(\p_cast3_i_reg_605[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[8]_i_8 
       (.I0(idx_read_reg_573[4]),
        .I1(zext_ln93_6_fu_386_p1[4]),
        .O(\p_cast3_i_reg_605[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast3_i_reg_605[8]_i_9 
       (.I0(idx_read_reg_573[3]),
        .I1(zext_ln93_6_fu_386_p1[3]),
        .O(\p_cast3_i_reg_605[8]_i_9_n_0 ));
  FDRE \p_cast3_i_reg_605_reg[0] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(trunc_ln_reg_586[0]),
        .Q(p_cast3_i_reg_605[0]),
        .R(1'b0));
  FDRE \p_cast3_i_reg_605_reg[10] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[12]),
        .Q(p_cast3_i_reg_605[10]),
        .R(1'b0));
  FDRE \p_cast3_i_reg_605_reg[11] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[13]),
        .Q(p_cast3_i_reg_605[11]),
        .R(1'b0));
  FDRE \p_cast3_i_reg_605_reg[12] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[14]),
        .Q(p_cast3_i_reg_605[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast3_i_reg_605_reg[12]_i_1 
       (.CI(\p_cast3_i_reg_605_reg[8]_i_1_n_0 ),
        .CO({\p_cast3_i_reg_605_reg[12]_i_1_n_0 ,\p_cast3_i_reg_605_reg[12]_i_1_n_1 ,\p_cast3_i_reg_605_reg[12]_i_1_n_2 ,\p_cast3_i_reg_605_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln93_3_fu_390_p2[12:9]),
        .O(add_ln93_4_fu_408_p2[14:11]),
        .S({\p_cast3_i_reg_605[12]_i_3_n_0 ,\p_cast3_i_reg_605[12]_i_4_n_0 ,\p_cast3_i_reg_605[12]_i_5_n_0 ,\p_cast3_i_reg_605[12]_i_6_n_0 }));
  CARRY4 \p_cast3_i_reg_605_reg[12]_i_2 
       (.CI(\p_cast3_i_reg_605_reg[8]_i_2_n_0 ),
        .CO({\p_cast3_i_reg_605_reg[12]_i_2_n_0 ,\p_cast3_i_reg_605_reg[12]_i_2_n_1 ,\p_cast3_i_reg_605_reg[12]_i_2_n_2 ,\p_cast3_i_reg_605_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,idx_read_reg_573[8:6]}),
        .O(add_ln93_3_fu_390_p2[9:6]),
        .S({idx_read_reg_573[9],\p_cast3_i_reg_605[12]_i_7_n_0 ,\p_cast3_i_reg_605[12]_i_8_n_0 ,\p_cast3_i_reg_605[12]_i_9_n_0 }));
  FDRE \p_cast3_i_reg_605_reg[13] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[15]),
        .Q(p_cast3_i_reg_605[13]),
        .R(1'b0));
  FDRE \p_cast3_i_reg_605_reg[14] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[16]),
        .Q(p_cast3_i_reg_605[14]),
        .R(1'b0));
  FDRE \p_cast3_i_reg_605_reg[15] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[17]),
        .Q(p_cast3_i_reg_605[15]),
        .R(1'b0));
  FDRE \p_cast3_i_reg_605_reg[16] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[18]),
        .Q(p_cast3_i_reg_605[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast3_i_reg_605_reg[16]_i_1 
       (.CI(\p_cast3_i_reg_605_reg[12]_i_1_n_0 ),
        .CO({\p_cast3_i_reg_605_reg[16]_i_1_n_0 ,\p_cast3_i_reg_605_reg[16]_i_1_n_1 ,\p_cast3_i_reg_605_reg[16]_i_1_n_2 ,\p_cast3_i_reg_605_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln93_3_fu_390_p2[16:13]),
        .O(add_ln93_4_fu_408_p2[18:15]),
        .S({\p_cast3_i_reg_605[16]_i_4_n_0 ,\p_cast3_i_reg_605[16]_i_5_n_0 ,\p_cast3_i_reg_605[16]_i_6_n_0 ,\p_cast3_i_reg_605[16]_i_7_n_0 }));
  CARRY4 \p_cast3_i_reg_605_reg[16]_i_2 
       (.CI(\p_cast3_i_reg_605_reg[16]_i_3_n_0 ),
        .CO({\NLW_p_cast3_i_reg_605_reg[16]_i_2_CO_UNCONNECTED [3],add_ln93_3_fu_390_p2[16],\NLW_p_cast3_i_reg_605_reg[16]_i_2_CO_UNCONNECTED [1],\p_cast3_i_reg_605_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_cast3_i_reg_605_reg[16]_i_2_O_UNCONNECTED [3:2],add_ln93_3_fu_390_p2[15:14]}),
        .S({1'b0,1'b1,idx_read_reg_573[15:14]}));
  CARRY4 \p_cast3_i_reg_605_reg[16]_i_3 
       (.CI(\p_cast3_i_reg_605_reg[12]_i_2_n_0 ),
        .CO({\p_cast3_i_reg_605_reg[16]_i_3_n_0 ,\p_cast3_i_reg_605_reg[16]_i_3_n_1 ,\p_cast3_i_reg_605_reg[16]_i_3_n_2 ,\p_cast3_i_reg_605_reg[16]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln93_3_fu_390_p2[13:10]),
        .S(idx_read_reg_573[13:10]));
  FDRE \p_cast3_i_reg_605_reg[17] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[19]),
        .Q(p_cast3_i_reg_605[17]),
        .R(1'b0));
  FDRE \p_cast3_i_reg_605_reg[18] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[20]),
        .Q(p_cast3_i_reg_605[18]),
        .R(1'b0));
  FDRE \p_cast3_i_reg_605_reg[19] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[21]),
        .Q(p_cast3_i_reg_605[19]),
        .R(1'b0));
  FDRE \p_cast3_i_reg_605_reg[1] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[3]),
        .Q(p_cast3_i_reg_605[1]),
        .R(1'b0));
  FDRE \p_cast3_i_reg_605_reg[20] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[22]),
        .Q(p_cast3_i_reg_605[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast3_i_reg_605_reg[20]_i_1 
       (.CI(\p_cast3_i_reg_605_reg[16]_i_1_n_0 ),
        .CO({\p_cast3_i_reg_605_reg[20]_i_1_n_0 ,\p_cast3_i_reg_605_reg[20]_i_1_n_1 ,\p_cast3_i_reg_605_reg[20]_i_1_n_2 ,\p_cast3_i_reg_605_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln93_4_fu_408_p2[22:19]),
        .S(out_read_reg_579[22:19]));
  FDRE \p_cast3_i_reg_605_reg[21] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[23]),
        .Q(p_cast3_i_reg_605[21]),
        .R(1'b0));
  FDRE \p_cast3_i_reg_605_reg[22] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[24]),
        .Q(p_cast3_i_reg_605[22]),
        .R(1'b0));
  FDRE \p_cast3_i_reg_605_reg[23] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[25]),
        .Q(p_cast3_i_reg_605[23]),
        .R(1'b0));
  FDRE \p_cast3_i_reg_605_reg[24] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[26]),
        .Q(p_cast3_i_reg_605[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast3_i_reg_605_reg[24]_i_1 
       (.CI(\p_cast3_i_reg_605_reg[20]_i_1_n_0 ),
        .CO({\p_cast3_i_reg_605_reg[24]_i_1_n_0 ,\p_cast3_i_reg_605_reg[24]_i_1_n_1 ,\p_cast3_i_reg_605_reg[24]_i_1_n_2 ,\p_cast3_i_reg_605_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln93_4_fu_408_p2[26:23]),
        .S(out_read_reg_579[26:23]));
  FDRE \p_cast3_i_reg_605_reg[25] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[27]),
        .Q(p_cast3_i_reg_605[25]),
        .R(1'b0));
  FDRE \p_cast3_i_reg_605_reg[26] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[28]),
        .Q(p_cast3_i_reg_605[26]),
        .R(1'b0));
  FDRE \p_cast3_i_reg_605_reg[27] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[29]),
        .Q(p_cast3_i_reg_605[27]),
        .R(1'b0));
  FDRE \p_cast3_i_reg_605_reg[28] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[30]),
        .Q(p_cast3_i_reg_605[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast3_i_reg_605_reg[28]_i_1 
       (.CI(\p_cast3_i_reg_605_reg[24]_i_1_n_0 ),
        .CO({\p_cast3_i_reg_605_reg[28]_i_1_n_0 ,\p_cast3_i_reg_605_reg[28]_i_1_n_1 ,\p_cast3_i_reg_605_reg[28]_i_1_n_2 ,\p_cast3_i_reg_605_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln93_4_fu_408_p2[30:27]),
        .S(out_read_reg_579[30:27]));
  FDRE \p_cast3_i_reg_605_reg[29] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[31]),
        .Q(p_cast3_i_reg_605[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast3_i_reg_605_reg[29]_i_1 
       (.CI(\p_cast3_i_reg_605_reg[28]_i_1_n_0 ),
        .CO(\NLW_p_cast3_i_reg_605_reg[29]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_cast3_i_reg_605_reg[29]_i_1_O_UNCONNECTED [3:1],add_ln93_4_fu_408_p2[31]}),
        .S({1'b0,1'b0,1'b0,out_read_reg_579[31]}));
  FDRE \p_cast3_i_reg_605_reg[2] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[4]),
        .Q(p_cast3_i_reg_605[2]),
        .R(1'b0));
  FDRE \p_cast3_i_reg_605_reg[3] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[5]),
        .Q(p_cast3_i_reg_605[3]),
        .R(1'b0));
  FDRE \p_cast3_i_reg_605_reg[4] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[6]),
        .Q(p_cast3_i_reg_605[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast3_i_reg_605_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\p_cast3_i_reg_605_reg[4]_i_1_n_0 ,\p_cast3_i_reg_605_reg[4]_i_1_n_1 ,\p_cast3_i_reg_605_reg[4]_i_1_n_2 ,\p_cast3_i_reg_605_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln93_3_fu_390_p2[4:2],zext_ln93_6_fu_386_p1[1]}),
        .O(add_ln93_4_fu_408_p2[6:3]),
        .S({\p_cast3_i_reg_605[4]_i_2_n_0 ,\p_cast3_i_reg_605[4]_i_3_n_0 ,\p_cast3_i_reg_605[4]_i_4_n_0 ,\p_cast3_i_reg_605[4]_i_5_n_0 }));
  FDRE \p_cast3_i_reg_605_reg[5] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[7]),
        .Q(p_cast3_i_reg_605[5]),
        .R(1'b0));
  FDRE \p_cast3_i_reg_605_reg[6] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[8]),
        .Q(p_cast3_i_reg_605[6]),
        .R(1'b0));
  FDRE \p_cast3_i_reg_605_reg[7] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[9]),
        .Q(p_cast3_i_reg_605[7]),
        .R(1'b0));
  FDRE \p_cast3_i_reg_605_reg[8] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[10]),
        .Q(p_cast3_i_reg_605[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast3_i_reg_605_reg[8]_i_1 
       (.CI(\p_cast3_i_reg_605_reg[4]_i_1_n_0 ),
        .CO({\p_cast3_i_reg_605_reg[8]_i_1_n_0 ,\p_cast3_i_reg_605_reg[8]_i_1_n_1 ,\p_cast3_i_reg_605_reg[8]_i_1_n_2 ,\p_cast3_i_reg_605_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln93_3_fu_390_p2[8:5]),
        .O(add_ln93_4_fu_408_p2[10:7]),
        .S({\p_cast3_i_reg_605[8]_i_3_n_0 ,\p_cast3_i_reg_605[8]_i_4_n_0 ,\p_cast3_i_reg_605[8]_i_5_n_0 ,\p_cast3_i_reg_605[8]_i_6_n_0 }));
  CARRY4 \p_cast3_i_reg_605_reg[8]_i_2 
       (.CI(1'b0),
        .CO({\p_cast3_i_reg_605_reg[8]_i_2_n_0 ,\p_cast3_i_reg_605_reg[8]_i_2_n_1 ,\p_cast3_i_reg_605_reg[8]_i_2_n_2 ,\p_cast3_i_reg_605_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(idx_read_reg_573[5:2]),
        .O(add_ln93_3_fu_390_p2[5:2]),
        .S({\p_cast3_i_reg_605[8]_i_7_n_0 ,\p_cast3_i_reg_605[8]_i_8_n_0 ,\p_cast3_i_reg_605[8]_i_9_n_0 ,\p_cast3_i_reg_605[8]_i_10_n_0 }));
  FDRE \p_cast3_i_reg_605_reg[9] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_4_fu_408_p2[11]),
        .Q(p_cast3_i_reg_605[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[10]_i_3 
       (.I0(add_ln93_1_fu_345_p2[10]),
        .I1(out_read_reg_579[12]),
        .O(\p_cast_i_reg_600[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[10]_i_4 
       (.I0(add_ln93_1_fu_345_p2[9]),
        .I1(out_read_reg_579[11]),
        .O(\p_cast_i_reg_600[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[10]_i_5 
       (.I0(add_ln93_1_fu_345_p2[8]),
        .I1(out_read_reg_579[10]),
        .O(\p_cast_i_reg_600[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[10]_i_6 
       (.I0(add_ln93_1_fu_345_p2[7]),
        .I1(out_read_reg_579[9]),
        .O(\p_cast_i_reg_600[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[10]_i_7 
       (.I0(idx_read_reg_573[7]),
        .I1(zext_ln93_6_fu_386_p1[8]),
        .O(\p_cast_i_reg_600[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[10]_i_8 
       (.I0(idx_read_reg_573[6]),
        .I1(zext_ln93_6_fu_386_p1[7]),
        .O(\p_cast_i_reg_600[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[14]_i_3 
       (.I0(add_ln93_1_fu_345_p2[14]),
        .I1(out_read_reg_579[16]),
        .O(\p_cast_i_reg_600[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[14]_i_4 
       (.I0(add_ln93_1_fu_345_p2[13]),
        .I1(out_read_reg_579[15]),
        .O(\p_cast_i_reg_600[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[14]_i_5 
       (.I0(add_ln93_1_fu_345_p2[12]),
        .I1(out_read_reg_579[14]),
        .O(\p_cast_i_reg_600[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[14]_i_6 
       (.I0(add_ln93_1_fu_345_p2[11]),
        .I1(out_read_reg_579[13]),
        .O(\p_cast_i_reg_600[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[18]_i_3 
       (.I0(add_ln93_1_fu_345_p2[16]),
        .I1(out_read_reg_579[18]),
        .O(\p_cast_i_reg_600[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[18]_i_4 
       (.I0(add_ln93_1_fu_345_p2[15]),
        .I1(out_read_reg_579[17]),
        .O(\p_cast_i_reg_600[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h8A888AAA)) 
    \p_cast_i_reg_600[29]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ca_WREADY),
        .I2(grp_sa_store_1_fu_386_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(p_cast3_i_reg_6050));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[2]_i_2 
       (.I0(add_ln93_1_fu_345_p2[2]),
        .I1(out_read_reg_579[4]),
        .O(\p_cast_i_reg_600[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[2]_i_3 
       (.I0(zext_ln93_6_fu_386_p1[2]),
        .I1(trunc_ln_reg_586[1]),
        .O(\p_cast_i_reg_600[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[2]_i_4 
       (.I0(zext_ln93_6_fu_386_p1[1]),
        .I1(trunc_ln_reg_586[0]),
        .O(\p_cast_i_reg_600[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[6]_i_10 
       (.I0(idx_read_reg_573[2]),
        .I1(zext_ln93_6_fu_386_p1[3]),
        .O(\p_cast_i_reg_600[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[6]_i_3 
       (.I0(add_ln93_1_fu_345_p2[6]),
        .I1(out_read_reg_579[8]),
        .O(\p_cast_i_reg_600[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[6]_i_4 
       (.I0(add_ln93_1_fu_345_p2[5]),
        .I1(out_read_reg_579[7]),
        .O(\p_cast_i_reg_600[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[6]_i_5 
       (.I0(add_ln93_1_fu_345_p2[4]),
        .I1(out_read_reg_579[6]),
        .O(\p_cast_i_reg_600[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[6]_i_6 
       (.I0(add_ln93_1_fu_345_p2[3]),
        .I1(out_read_reg_579[5]),
        .O(\p_cast_i_reg_600[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[6]_i_7 
       (.I0(idx_read_reg_573[5]),
        .I1(zext_ln93_6_fu_386_p1[6]),
        .O(\p_cast_i_reg_600[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[6]_i_8 
       (.I0(idx_read_reg_573[4]),
        .I1(zext_ln93_6_fu_386_p1[5]),
        .O(\p_cast_i_reg_600[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_i_reg_600[6]_i_9 
       (.I0(idx_read_reg_573[3]),
        .I1(zext_ln93_6_fu_386_p1[4]),
        .O(\p_cast_i_reg_600[6]_i_9_n_0 ));
  FDRE \p_cast_i_reg_600_reg[0] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[2]),
        .Q(p_cast_i_reg_600[0]),
        .R(1'b0));
  FDRE \p_cast_i_reg_600_reg[10] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[12]),
        .Q(p_cast_i_reg_600[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_i_reg_600_reg[10]_i_1 
       (.CI(\p_cast_i_reg_600_reg[6]_i_1_n_0 ),
        .CO({\p_cast_i_reg_600_reg[10]_i_1_n_0 ,\p_cast_i_reg_600_reg[10]_i_1_n_1 ,\p_cast_i_reg_600_reg[10]_i_1_n_2 ,\p_cast_i_reg_600_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln93_1_fu_345_p2[10:7]),
        .O(add_ln93_2_fu_363_p2[12:9]),
        .S({\p_cast_i_reg_600[10]_i_3_n_0 ,\p_cast_i_reg_600[10]_i_4_n_0 ,\p_cast_i_reg_600[10]_i_5_n_0 ,\p_cast_i_reg_600[10]_i_6_n_0 }));
  CARRY4 \p_cast_i_reg_600_reg[10]_i_2 
       (.CI(\p_cast_i_reg_600_reg[6]_i_2_n_0 ),
        .CO({\p_cast_i_reg_600_reg[10]_i_2_n_0 ,\p_cast_i_reg_600_reg[10]_i_2_n_1 ,\p_cast_i_reg_600_reg[10]_i_2_n_2 ,\p_cast_i_reg_600_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,idx_read_reg_573[7:6]}),
        .O(add_ln93_1_fu_345_p2[9:6]),
        .S({idx_read_reg_573[9:8],\p_cast_i_reg_600[10]_i_7_n_0 ,\p_cast_i_reg_600[10]_i_8_n_0 }));
  FDRE \p_cast_i_reg_600_reg[11] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[13]),
        .Q(p_cast_i_reg_600[11]),
        .R(1'b0));
  FDRE \p_cast_i_reg_600_reg[12] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[14]),
        .Q(p_cast_i_reg_600[12]),
        .R(1'b0));
  FDRE \p_cast_i_reg_600_reg[13] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[15]),
        .Q(p_cast_i_reg_600[13]),
        .R(1'b0));
  FDRE \p_cast_i_reg_600_reg[14] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[16]),
        .Q(p_cast_i_reg_600[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_i_reg_600_reg[14]_i_1 
       (.CI(\p_cast_i_reg_600_reg[10]_i_1_n_0 ),
        .CO({\p_cast_i_reg_600_reg[14]_i_1_n_0 ,\p_cast_i_reg_600_reg[14]_i_1_n_1 ,\p_cast_i_reg_600_reg[14]_i_1_n_2 ,\p_cast_i_reg_600_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln93_1_fu_345_p2[14:11]),
        .O(add_ln93_2_fu_363_p2[16:13]),
        .S({\p_cast_i_reg_600[14]_i_3_n_0 ,\p_cast_i_reg_600[14]_i_4_n_0 ,\p_cast_i_reg_600[14]_i_5_n_0 ,\p_cast_i_reg_600[14]_i_6_n_0 }));
  CARRY4 \p_cast_i_reg_600_reg[14]_i_2 
       (.CI(\p_cast_i_reg_600_reg[10]_i_2_n_0 ),
        .CO({\p_cast_i_reg_600_reg[14]_i_2_n_0 ,\p_cast_i_reg_600_reg[14]_i_2_n_1 ,\p_cast_i_reg_600_reg[14]_i_2_n_2 ,\p_cast_i_reg_600_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln93_1_fu_345_p2[13:10]),
        .S(idx_read_reg_573[13:10]));
  FDRE \p_cast_i_reg_600_reg[15] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[17]),
        .Q(p_cast_i_reg_600[15]),
        .R(1'b0));
  FDRE \p_cast_i_reg_600_reg[16] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[18]),
        .Q(p_cast_i_reg_600[16]),
        .R(1'b0));
  FDRE \p_cast_i_reg_600_reg[17] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[19]),
        .Q(p_cast_i_reg_600[17]),
        .R(1'b0));
  FDRE \p_cast_i_reg_600_reg[18] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[20]),
        .Q(p_cast_i_reg_600[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_i_reg_600_reg[18]_i_1 
       (.CI(\p_cast_i_reg_600_reg[14]_i_1_n_0 ),
        .CO({\p_cast_i_reg_600_reg[18]_i_1_n_0 ,\p_cast_i_reg_600_reg[18]_i_1_n_1 ,\p_cast_i_reg_600_reg[18]_i_1_n_2 ,\p_cast_i_reg_600_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln93_1_fu_345_p2[16:15]}),
        .O(add_ln93_2_fu_363_p2[20:17]),
        .S({out_read_reg_579[20:19],\p_cast_i_reg_600[18]_i_3_n_0 ,\p_cast_i_reg_600[18]_i_4_n_0 }));
  CARRY4 \p_cast_i_reg_600_reg[18]_i_2 
       (.CI(\p_cast_i_reg_600_reg[14]_i_2_n_0 ),
        .CO({\NLW_p_cast_i_reg_600_reg[18]_i_2_CO_UNCONNECTED [3],add_ln93_1_fu_345_p2[16],\NLW_p_cast_i_reg_600_reg[18]_i_2_CO_UNCONNECTED [1],\p_cast_i_reg_600_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_cast_i_reg_600_reg[18]_i_2_O_UNCONNECTED [3:2],add_ln93_1_fu_345_p2[15:14]}),
        .S({1'b0,1'b1,idx_read_reg_573[15:14]}));
  FDRE \p_cast_i_reg_600_reg[19] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[21]),
        .Q(p_cast_i_reg_600[19]),
        .R(1'b0));
  FDRE \p_cast_i_reg_600_reg[1] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[3]),
        .Q(p_cast_i_reg_600[1]),
        .R(1'b0));
  FDRE \p_cast_i_reg_600_reg[20] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[22]),
        .Q(p_cast_i_reg_600[20]),
        .R(1'b0));
  FDRE \p_cast_i_reg_600_reg[21] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[23]),
        .Q(p_cast_i_reg_600[21]),
        .R(1'b0));
  FDRE \p_cast_i_reg_600_reg[22] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[24]),
        .Q(p_cast_i_reg_600[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_i_reg_600_reg[22]_i_1 
       (.CI(\p_cast_i_reg_600_reg[18]_i_1_n_0 ),
        .CO({\p_cast_i_reg_600_reg[22]_i_1_n_0 ,\p_cast_i_reg_600_reg[22]_i_1_n_1 ,\p_cast_i_reg_600_reg[22]_i_1_n_2 ,\p_cast_i_reg_600_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln93_2_fu_363_p2[24:21]),
        .S(out_read_reg_579[24:21]));
  FDRE \p_cast_i_reg_600_reg[23] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[25]),
        .Q(p_cast_i_reg_600[23]),
        .R(1'b0));
  FDRE \p_cast_i_reg_600_reg[24] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[26]),
        .Q(p_cast_i_reg_600[24]),
        .R(1'b0));
  FDRE \p_cast_i_reg_600_reg[25] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[27]),
        .Q(p_cast_i_reg_600[25]),
        .R(1'b0));
  FDRE \p_cast_i_reg_600_reg[26] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[28]),
        .Q(p_cast_i_reg_600[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_i_reg_600_reg[26]_i_1 
       (.CI(\p_cast_i_reg_600_reg[22]_i_1_n_0 ),
        .CO({\p_cast_i_reg_600_reg[26]_i_1_n_0 ,\p_cast_i_reg_600_reg[26]_i_1_n_1 ,\p_cast_i_reg_600_reg[26]_i_1_n_2 ,\p_cast_i_reg_600_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln93_2_fu_363_p2[28:25]),
        .S(out_read_reg_579[28:25]));
  FDRE \p_cast_i_reg_600_reg[27] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[29]),
        .Q(p_cast_i_reg_600[27]),
        .R(1'b0));
  FDRE \p_cast_i_reg_600_reg[28] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[30]),
        .Q(p_cast_i_reg_600[28]),
        .R(1'b0));
  FDRE \p_cast_i_reg_600_reg[29] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[31]),
        .Q(p_cast_i_reg_600[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_i_reg_600_reg[29]_i_2 
       (.CI(\p_cast_i_reg_600_reg[26]_i_1_n_0 ),
        .CO({\NLW_p_cast_i_reg_600_reg[29]_i_2_CO_UNCONNECTED [3:2],\p_cast_i_reg_600_reg[29]_i_2_n_2 ,\p_cast_i_reg_600_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_cast_i_reg_600_reg[29]_i_2_O_UNCONNECTED [3],add_ln93_2_fu_363_p2[31:29]}),
        .S({1'b0,out_read_reg_579[31:29]}));
  FDRE \p_cast_i_reg_600_reg[2] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[4]),
        .Q(p_cast_i_reg_600[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_i_reg_600_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\p_cast_i_reg_600_reg[2]_i_1_n_0 ,\p_cast_i_reg_600_reg[2]_i_1_n_1 ,\p_cast_i_reg_600_reg[2]_i_1_n_2 ,\p_cast_i_reg_600_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln93_1_fu_345_p2[2],zext_ln93_6_fu_386_p1[2:1],1'b0}),
        .O({add_ln93_2_fu_363_p2[4:2],\NLW_p_cast_i_reg_600_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\p_cast_i_reg_600[2]_i_2_n_0 ,\p_cast_i_reg_600[2]_i_3_n_0 ,\p_cast_i_reg_600[2]_i_4_n_0 ,out_read_reg_579[1]}));
  FDRE \p_cast_i_reg_600_reg[3] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[5]),
        .Q(p_cast_i_reg_600[3]),
        .R(1'b0));
  FDRE \p_cast_i_reg_600_reg[4] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[6]),
        .Q(p_cast_i_reg_600[4]),
        .R(1'b0));
  FDRE \p_cast_i_reg_600_reg[5] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[7]),
        .Q(p_cast_i_reg_600[5]),
        .R(1'b0));
  FDRE \p_cast_i_reg_600_reg[6] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[8]),
        .Q(p_cast_i_reg_600[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_i_reg_600_reg[6]_i_1 
       (.CI(\p_cast_i_reg_600_reg[2]_i_1_n_0 ),
        .CO({\p_cast_i_reg_600_reg[6]_i_1_n_0 ,\p_cast_i_reg_600_reg[6]_i_1_n_1 ,\p_cast_i_reg_600_reg[6]_i_1_n_2 ,\p_cast_i_reg_600_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln93_1_fu_345_p2[6:3]),
        .O(add_ln93_2_fu_363_p2[8:5]),
        .S({\p_cast_i_reg_600[6]_i_3_n_0 ,\p_cast_i_reg_600[6]_i_4_n_0 ,\p_cast_i_reg_600[6]_i_5_n_0 ,\p_cast_i_reg_600[6]_i_6_n_0 }));
  CARRY4 \p_cast_i_reg_600_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\p_cast_i_reg_600_reg[6]_i_2_n_0 ,\p_cast_i_reg_600_reg[6]_i_2_n_1 ,\p_cast_i_reg_600_reg[6]_i_2_n_2 ,\p_cast_i_reg_600_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(idx_read_reg_573[5:2]),
        .O(add_ln93_1_fu_345_p2[5:2]),
        .S({\p_cast_i_reg_600[6]_i_7_n_0 ,\p_cast_i_reg_600[6]_i_8_n_0 ,\p_cast_i_reg_600[6]_i_9_n_0 ,\p_cast_i_reg_600[6]_i_10_n_0 }));
  FDRE \p_cast_i_reg_600_reg[7] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[9]),
        .Q(p_cast_i_reg_600[7]),
        .R(1'b0));
  FDRE \p_cast_i_reg_600_reg[8] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[10]),
        .Q(p_cast_i_reg_600[8]),
        .R(1'b0));
  FDRE \p_cast_i_reg_600_reg[9] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_2_fu_363_p2[11]),
        .Q(p_cast_i_reg_600[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[10]_i_10 
       (.I0(idx_read_reg_573[6]),
        .I1(sub_ln93_fu_435_p2[6]),
        .O(\trunc_ln1_reg_610[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[10]_i_3 
       (.I0(add_ln93_5_fu_445_p2[10]),
        .I1(out_read_reg_579[12]),
        .O(\trunc_ln1_reg_610[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[10]_i_4 
       (.I0(add_ln93_5_fu_445_p2[9]),
        .I1(out_read_reg_579[11]),
        .O(\trunc_ln1_reg_610[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[10]_i_5 
       (.I0(add_ln93_5_fu_445_p2[8]),
        .I1(out_read_reg_579[10]),
        .O(\trunc_ln1_reg_610[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[10]_i_6 
       (.I0(add_ln93_5_fu_445_p2[7]),
        .I1(out_read_reg_579[9]),
        .O(\trunc_ln1_reg_610[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[10]_i_7 
       (.I0(idx_read_reg_573[9]),
        .I1(sub_ln93_fu_435_p2[9]),
        .O(\trunc_ln1_reg_610[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[10]_i_8 
       (.I0(idx_read_reg_573[8]),
        .I1(sub_ln93_fu_435_p2[8]),
        .O(\trunc_ln1_reg_610[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[10]_i_9 
       (.I0(idx_read_reg_573[7]),
        .I1(sub_ln93_fu_435_p2[7]),
        .O(\trunc_ln1_reg_610[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[14]_i_10 
       (.I0(\trunc_ln1_reg_610_reg[14]_i_7_n_2 ),
        .I1(idx_read_reg_573[11]),
        .O(\trunc_ln1_reg_610[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[14]_i_11 
       (.I0(\trunc_ln1_reg_610_reg[14]_i_7_n_2 ),
        .I1(idx_read_reg_573[10]),
        .O(\trunc_ln1_reg_610[14]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1_reg_610[14]_i_13 
       (.I0(zext_ln93_6_fu_386_p1[8]),
        .O(\trunc_ln1_reg_610[14]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1_reg_610[14]_i_14 
       (.I0(zext_ln93_6_fu_386_p1[7]),
        .O(\trunc_ln1_reg_610[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[14]_i_15 
       (.I0(zext_ln93_6_fu_386_p1[6]),
        .I1(zext_ln93_6_fu_386_p1[8]),
        .O(\trunc_ln1_reg_610[14]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[14]_i_16 
       (.I0(zext_ln93_6_fu_386_p1[5]),
        .I1(zext_ln93_6_fu_386_p1[7]),
        .O(\trunc_ln1_reg_610[14]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[14]_i_17 
       (.I0(zext_ln93_6_fu_386_p1[4]),
        .I1(zext_ln93_6_fu_386_p1[6]),
        .O(\trunc_ln1_reg_610[14]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[14]_i_3 
       (.I0(add_ln93_5_fu_445_p2[14]),
        .I1(out_read_reg_579[16]),
        .O(\trunc_ln1_reg_610[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[14]_i_4 
       (.I0(add_ln93_5_fu_445_p2[13]),
        .I1(out_read_reg_579[15]),
        .O(\trunc_ln1_reg_610[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[14]_i_5 
       (.I0(add_ln93_5_fu_445_p2[12]),
        .I1(out_read_reg_579[14]),
        .O(\trunc_ln1_reg_610[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[14]_i_6 
       (.I0(add_ln93_5_fu_445_p2[11]),
        .I1(out_read_reg_579[13]),
        .O(\trunc_ln1_reg_610[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[14]_i_8 
       (.I0(idx_read_reg_573[12]),
        .I1(idx_read_reg_573[13]),
        .O(\trunc_ln1_reg_610[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[14]_i_9 
       (.I0(idx_read_reg_573[11]),
        .I1(idx_read_reg_573[12]),
        .O(\trunc_ln1_reg_610[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[18]_i_3 
       (.I0(out_read_reg_579[19]),
        .I1(out_read_reg_579[20]),
        .O(\trunc_ln1_reg_610[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[18]_i_4 
       (.I0(out_read_reg_579[19]),
        .I1(\trunc_ln1_reg_610_reg[18]_i_2_n_0 ),
        .O(\trunc_ln1_reg_610[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[18]_i_5 
       (.I0(add_ln93_5_fu_445_p2[16]),
        .I1(out_read_reg_579[18]),
        .O(\trunc_ln1_reg_610[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[18]_i_6 
       (.I0(add_ln93_5_fu_445_p2[15]),
        .I1(out_read_reg_579[17]),
        .O(\trunc_ln1_reg_610[18]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1_reg_610[18]_i_7 
       (.I0(idx_read_reg_573[15]),
        .O(\trunc_ln1_reg_610[18]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[18]_i_8 
       (.I0(idx_read_reg_573[14]),
        .I1(idx_read_reg_573[15]),
        .O(\trunc_ln1_reg_610[18]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[18]_i_9 
       (.I0(idx_read_reg_573[13]),
        .I1(idx_read_reg_573[14]),
        .O(\trunc_ln1_reg_610[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[22]_i_2 
       (.I0(out_read_reg_579[23]),
        .I1(out_read_reg_579[24]),
        .O(\trunc_ln1_reg_610[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[22]_i_3 
       (.I0(out_read_reg_579[22]),
        .I1(out_read_reg_579[23]),
        .O(\trunc_ln1_reg_610[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[22]_i_4 
       (.I0(out_read_reg_579[21]),
        .I1(out_read_reg_579[22]),
        .O(\trunc_ln1_reg_610[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[22]_i_5 
       (.I0(out_read_reg_579[20]),
        .I1(out_read_reg_579[21]),
        .O(\trunc_ln1_reg_610[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[26]_i_2 
       (.I0(out_read_reg_579[27]),
        .I1(out_read_reg_579[28]),
        .O(\trunc_ln1_reg_610[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[26]_i_3 
       (.I0(out_read_reg_579[26]),
        .I1(out_read_reg_579[27]),
        .O(\trunc_ln1_reg_610[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[26]_i_4 
       (.I0(out_read_reg_579[25]),
        .I1(out_read_reg_579[26]),
        .O(\trunc_ln1_reg_610[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[26]_i_5 
       (.I0(out_read_reg_579[24]),
        .I1(out_read_reg_579[25]),
        .O(\trunc_ln1_reg_610[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[29]_i_2 
       (.I0(out_read_reg_579[30]),
        .I1(out_read_reg_579[31]),
        .O(\trunc_ln1_reg_610[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[29]_i_3 
       (.I0(out_read_reg_579[29]),
        .I1(out_read_reg_579[30]),
        .O(\trunc_ln1_reg_610[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[29]_i_4 
       (.I0(out_read_reg_579[28]),
        .I1(out_read_reg_579[29]),
        .O(\trunc_ln1_reg_610[29]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1_reg_610[2]_i_10 
       (.I0(zext_ln93_6_fu_386_p1[2]),
        .O(\trunc_ln1_reg_610[2]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[2]_i_3 
       (.I0(add_ln93_5_fu_445_p2[2]),
        .I1(out_read_reg_579[4]),
        .O(\trunc_ln1_reg_610[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[2]_i_4 
       (.I0(sub_ln93_fu_435_p2[1]),
        .I1(trunc_ln_reg_586[1]),
        .O(\trunc_ln1_reg_610[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[2]_i_5 
       (.I0(zext_ln93_6_fu_386_p1[1]),
        .I1(trunc_ln_reg_586[0]),
        .O(\trunc_ln1_reg_610[2]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1_reg_610[2]_i_6 
       (.I0(zext_ln93_6_fu_386_p1[1]),
        .O(\trunc_ln1_reg_610[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[2]_i_7 
       (.I0(zext_ln93_6_fu_386_p1[3]),
        .I1(zext_ln93_6_fu_386_p1[5]),
        .O(\trunc_ln1_reg_610[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[2]_i_8 
       (.I0(zext_ln93_6_fu_386_p1[2]),
        .I1(zext_ln93_6_fu_386_p1[4]),
        .O(\trunc_ln1_reg_610[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1_reg_610[2]_i_9 
       (.I0(zext_ln93_6_fu_386_p1[1]),
        .I1(zext_ln93_6_fu_386_p1[3]),
        .O(\trunc_ln1_reg_610[2]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[6]_i_10 
       (.I0(idx_read_reg_573[2]),
        .I1(sub_ln93_fu_435_p2[2]),
        .O(\trunc_ln1_reg_610[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[6]_i_3 
       (.I0(add_ln93_5_fu_445_p2[6]),
        .I1(out_read_reg_579[8]),
        .O(\trunc_ln1_reg_610[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[6]_i_4 
       (.I0(add_ln93_5_fu_445_p2[5]),
        .I1(out_read_reg_579[7]),
        .O(\trunc_ln1_reg_610[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[6]_i_5 
       (.I0(add_ln93_5_fu_445_p2[4]),
        .I1(out_read_reg_579[6]),
        .O(\trunc_ln1_reg_610[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[6]_i_6 
       (.I0(add_ln93_5_fu_445_p2[3]),
        .I1(out_read_reg_579[5]),
        .O(\trunc_ln1_reg_610[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[6]_i_7 
       (.I0(idx_read_reg_573[5]),
        .I1(sub_ln93_fu_435_p2[5]),
        .O(\trunc_ln1_reg_610[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[6]_i_8 
       (.I0(idx_read_reg_573[4]),
        .I1(sub_ln93_fu_435_p2[4]),
        .O(\trunc_ln1_reg_610[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_610[6]_i_9 
       (.I0(idx_read_reg_573[3]),
        .I1(sub_ln93_fu_435_p2[3]),
        .O(\trunc_ln1_reg_610[6]_i_9_n_0 ));
  FDRE \trunc_ln1_reg_610_reg[0] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[2]),
        .Q(trunc_ln1_reg_610[0]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_610_reg[10] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[12]),
        .Q(trunc_ln1_reg_610[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_610_reg[10]_i_1 
       (.CI(\trunc_ln1_reg_610_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_610_reg[10]_i_1_n_0 ,\trunc_ln1_reg_610_reg[10]_i_1_n_1 ,\trunc_ln1_reg_610_reg[10]_i_1_n_2 ,\trunc_ln1_reg_610_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln93_5_fu_445_p2[10:7]),
        .O(add_ln93_6_fu_463_p2[12:9]),
        .S({\trunc_ln1_reg_610[10]_i_3_n_0 ,\trunc_ln1_reg_610[10]_i_4_n_0 ,\trunc_ln1_reg_610[10]_i_5_n_0 ,\trunc_ln1_reg_610[10]_i_6_n_0 }));
  CARRY4 \trunc_ln1_reg_610_reg[10]_i_2 
       (.CI(\trunc_ln1_reg_610_reg[6]_i_2_n_0 ),
        .CO({\trunc_ln1_reg_610_reg[10]_i_2_n_0 ,\trunc_ln1_reg_610_reg[10]_i_2_n_1 ,\trunc_ln1_reg_610_reg[10]_i_2_n_2 ,\trunc_ln1_reg_610_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(idx_read_reg_573[9:6]),
        .O(add_ln93_5_fu_445_p2[9:6]),
        .S({\trunc_ln1_reg_610[10]_i_7_n_0 ,\trunc_ln1_reg_610[10]_i_8_n_0 ,\trunc_ln1_reg_610[10]_i_9_n_0 ,\trunc_ln1_reg_610[10]_i_10_n_0 }));
  FDRE \trunc_ln1_reg_610_reg[11] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[13]),
        .Q(trunc_ln1_reg_610[11]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_610_reg[12] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[14]),
        .Q(trunc_ln1_reg_610[12]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_610_reg[13] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[15]),
        .Q(trunc_ln1_reg_610[13]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_610_reg[14] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[16]),
        .Q(trunc_ln1_reg_610[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_610_reg[14]_i_1 
       (.CI(\trunc_ln1_reg_610_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_610_reg[14]_i_1_n_0 ,\trunc_ln1_reg_610_reg[14]_i_1_n_1 ,\trunc_ln1_reg_610_reg[14]_i_1_n_2 ,\trunc_ln1_reg_610_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln93_5_fu_445_p2[14:11]),
        .O(add_ln93_6_fu_463_p2[16:13]),
        .S({\trunc_ln1_reg_610[14]_i_3_n_0 ,\trunc_ln1_reg_610[14]_i_4_n_0 ,\trunc_ln1_reg_610[14]_i_5_n_0 ,\trunc_ln1_reg_610[14]_i_6_n_0 }));
  CARRY4 \trunc_ln1_reg_610_reg[14]_i_12 
       (.CI(\trunc_ln1_reg_610_reg[2]_i_2_n_0 ),
        .CO({\trunc_ln1_reg_610_reg[14]_i_12_n_0 ,\trunc_ln1_reg_610_reg[14]_i_12_n_1 ,\trunc_ln1_reg_610_reg[14]_i_12_n_2 ,\trunc_ln1_reg_610_reg[14]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln93_6_fu_386_p1[7:4]),
        .O(sub_ln93_fu_435_p2[8:5]),
        .S({\trunc_ln1_reg_610[14]_i_14_n_0 ,\trunc_ln1_reg_610[14]_i_15_n_0 ,\trunc_ln1_reg_610[14]_i_16_n_0 ,\trunc_ln1_reg_610[14]_i_17_n_0 }));
  CARRY4 \trunc_ln1_reg_610_reg[14]_i_2 
       (.CI(\trunc_ln1_reg_610_reg[10]_i_2_n_0 ),
        .CO({\trunc_ln1_reg_610_reg[14]_i_2_n_0 ,\trunc_ln1_reg_610_reg[14]_i_2_n_1 ,\trunc_ln1_reg_610_reg[14]_i_2_n_2 ,\trunc_ln1_reg_610_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({idx_read_reg_573[12:11],\trunc_ln1_reg_610_reg[14]_i_7_n_2 ,idx_read_reg_573[10]}),
        .O(add_ln93_5_fu_445_p2[13:10]),
        .S({\trunc_ln1_reg_610[14]_i_8_n_0 ,\trunc_ln1_reg_610[14]_i_9_n_0 ,\trunc_ln1_reg_610[14]_i_10_n_0 ,\trunc_ln1_reg_610[14]_i_11_n_0 }));
  CARRY4 \trunc_ln1_reg_610_reg[14]_i_7 
       (.CI(\trunc_ln1_reg_610_reg[14]_i_12_n_0 ),
        .CO({\NLW_trunc_ln1_reg_610_reg[14]_i_7_CO_UNCONNECTED [3:2],\trunc_ln1_reg_610_reg[14]_i_7_n_2 ,\NLW_trunc_ln1_reg_610_reg[14]_i_7_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln93_6_fu_386_p1[8]}),
        .O({\NLW_trunc_ln1_reg_610_reg[14]_i_7_O_UNCONNECTED [3:1],sub_ln93_fu_435_p2[9]}),
        .S({1'b0,1'b0,1'b1,\trunc_ln1_reg_610[14]_i_13_n_0 }));
  FDRE \trunc_ln1_reg_610_reg[15] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[17]),
        .Q(trunc_ln1_reg_610[15]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_610_reg[16] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[18]),
        .Q(trunc_ln1_reg_610[16]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_610_reg[17] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[19]),
        .Q(trunc_ln1_reg_610[17]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_610_reg[18] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[20]),
        .Q(trunc_ln1_reg_610[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_610_reg[18]_i_1 
       (.CI(\trunc_ln1_reg_610_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_610_reg[18]_i_1_n_0 ,\trunc_ln1_reg_610_reg[18]_i_1_n_1 ,\trunc_ln1_reg_610_reg[18]_i_1_n_2 ,\trunc_ln1_reg_610_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({out_read_reg_579[19],\trunc_ln1_reg_610_reg[18]_i_2_n_0 ,add_ln93_5_fu_445_p2[16:15]}),
        .O(add_ln93_6_fu_463_p2[20:17]),
        .S({\trunc_ln1_reg_610[18]_i_3_n_0 ,\trunc_ln1_reg_610[18]_i_4_n_0 ,\trunc_ln1_reg_610[18]_i_5_n_0 ,\trunc_ln1_reg_610[18]_i_6_n_0 }));
  CARRY4 \trunc_ln1_reg_610_reg[18]_i_2 
       (.CI(\trunc_ln1_reg_610_reg[14]_i_2_n_0 ),
        .CO({\trunc_ln1_reg_610_reg[18]_i_2_n_0 ,\NLW_trunc_ln1_reg_610_reg[18]_i_2_CO_UNCONNECTED [2],\trunc_ln1_reg_610_reg[18]_i_2_n_2 ,\trunc_ln1_reg_610_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,idx_read_reg_573[15:13]}),
        .O({\NLW_trunc_ln1_reg_610_reg[18]_i_2_O_UNCONNECTED [3],add_ln93_5_fu_445_p2[16:14]}),
        .S({1'b1,\trunc_ln1_reg_610[18]_i_7_n_0 ,\trunc_ln1_reg_610[18]_i_8_n_0 ,\trunc_ln1_reg_610[18]_i_9_n_0 }));
  FDRE \trunc_ln1_reg_610_reg[19] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[21]),
        .Q(trunc_ln1_reg_610[19]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_610_reg[1] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[3]),
        .Q(trunc_ln1_reg_610[1]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_610_reg[20] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[22]),
        .Q(trunc_ln1_reg_610[20]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_610_reg[21] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[23]),
        .Q(trunc_ln1_reg_610[21]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_610_reg[22] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[24]),
        .Q(trunc_ln1_reg_610[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_610_reg[22]_i_1 
       (.CI(\trunc_ln1_reg_610_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_610_reg[22]_i_1_n_0 ,\trunc_ln1_reg_610_reg[22]_i_1_n_1 ,\trunc_ln1_reg_610_reg[22]_i_1_n_2 ,\trunc_ln1_reg_610_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_read_reg_579[23:20]),
        .O(add_ln93_6_fu_463_p2[24:21]),
        .S({\trunc_ln1_reg_610[22]_i_2_n_0 ,\trunc_ln1_reg_610[22]_i_3_n_0 ,\trunc_ln1_reg_610[22]_i_4_n_0 ,\trunc_ln1_reg_610[22]_i_5_n_0 }));
  FDRE \trunc_ln1_reg_610_reg[23] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[25]),
        .Q(trunc_ln1_reg_610[23]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_610_reg[24] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[26]),
        .Q(trunc_ln1_reg_610[24]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_610_reg[25] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[27]),
        .Q(trunc_ln1_reg_610[25]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_610_reg[26] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[28]),
        .Q(trunc_ln1_reg_610[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_610_reg[26]_i_1 
       (.CI(\trunc_ln1_reg_610_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_610_reg[26]_i_1_n_0 ,\trunc_ln1_reg_610_reg[26]_i_1_n_1 ,\trunc_ln1_reg_610_reg[26]_i_1_n_2 ,\trunc_ln1_reg_610_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_read_reg_579[27:24]),
        .O(add_ln93_6_fu_463_p2[28:25]),
        .S({\trunc_ln1_reg_610[26]_i_2_n_0 ,\trunc_ln1_reg_610[26]_i_3_n_0 ,\trunc_ln1_reg_610[26]_i_4_n_0 ,\trunc_ln1_reg_610[26]_i_5_n_0 }));
  FDRE \trunc_ln1_reg_610_reg[27] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[29]),
        .Q(trunc_ln1_reg_610[27]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_610_reg[28] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[30]),
        .Q(trunc_ln1_reg_610[28]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_610_reg[29] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[31]),
        .Q(trunc_ln1_reg_610[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_610_reg[29]_i_1 
       (.CI(\trunc_ln1_reg_610_reg[26]_i_1_n_0 ),
        .CO({\NLW_trunc_ln1_reg_610_reg[29]_i_1_CO_UNCONNECTED [3:2],\trunc_ln1_reg_610_reg[29]_i_1_n_2 ,\trunc_ln1_reg_610_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_read_reg_579[29:28]}),
        .O({\NLW_trunc_ln1_reg_610_reg[29]_i_1_O_UNCONNECTED [3],add_ln93_6_fu_463_p2[31:29]}),
        .S({1'b0,\trunc_ln1_reg_610[29]_i_2_n_0 ,\trunc_ln1_reg_610[29]_i_3_n_0 ,\trunc_ln1_reg_610[29]_i_4_n_0 }));
  FDRE \trunc_ln1_reg_610_reg[2] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[4]),
        .Q(trunc_ln1_reg_610[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_610_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln1_reg_610_reg[2]_i_1_n_0 ,\trunc_ln1_reg_610_reg[2]_i_1_n_1 ,\trunc_ln1_reg_610_reg[2]_i_1_n_2 ,\trunc_ln1_reg_610_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln93_5_fu_445_p2[2],sub_ln93_fu_435_p2[1],zext_ln93_6_fu_386_p1[1],1'b0}),
        .O({add_ln93_6_fu_463_p2[4:2],\NLW_trunc_ln1_reg_610_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln1_reg_610[2]_i_3_n_0 ,\trunc_ln1_reg_610[2]_i_4_n_0 ,\trunc_ln1_reg_610[2]_i_5_n_0 ,out_read_reg_579[1]}));
  CARRY4 \trunc_ln1_reg_610_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln1_reg_610_reg[2]_i_2_n_0 ,\trunc_ln1_reg_610_reg[2]_i_2_n_1 ,\trunc_ln1_reg_610_reg[2]_i_2_n_2 ,\trunc_ln1_reg_610_reg[2]_i_2_n_3 }),
        .CYINIT(\trunc_ln1_reg_610[2]_i_6_n_0 ),
        .DI({zext_ln93_6_fu_386_p1[3:1],1'b0}),
        .O(sub_ln93_fu_435_p2[4:1]),
        .S({\trunc_ln1_reg_610[2]_i_7_n_0 ,\trunc_ln1_reg_610[2]_i_8_n_0 ,\trunc_ln1_reg_610[2]_i_9_n_0 ,\trunc_ln1_reg_610[2]_i_10_n_0 }));
  FDRE \trunc_ln1_reg_610_reg[3] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[5]),
        .Q(trunc_ln1_reg_610[3]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_610_reg[4] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[6]),
        .Q(trunc_ln1_reg_610[4]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_610_reg[5] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[7]),
        .Q(trunc_ln1_reg_610[5]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_610_reg[6] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[8]),
        .Q(trunc_ln1_reg_610[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_610_reg[6]_i_1 
       (.CI(\trunc_ln1_reg_610_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln1_reg_610_reg[6]_i_1_n_0 ,\trunc_ln1_reg_610_reg[6]_i_1_n_1 ,\trunc_ln1_reg_610_reg[6]_i_1_n_2 ,\trunc_ln1_reg_610_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln93_5_fu_445_p2[6:3]),
        .O(add_ln93_6_fu_463_p2[8:5]),
        .S({\trunc_ln1_reg_610[6]_i_3_n_0 ,\trunc_ln1_reg_610[6]_i_4_n_0 ,\trunc_ln1_reg_610[6]_i_5_n_0 ,\trunc_ln1_reg_610[6]_i_6_n_0 }));
  CARRY4 \trunc_ln1_reg_610_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln1_reg_610_reg[6]_i_2_n_0 ,\trunc_ln1_reg_610_reg[6]_i_2_n_1 ,\trunc_ln1_reg_610_reg[6]_i_2_n_2 ,\trunc_ln1_reg_610_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(idx_read_reg_573[5:2]),
        .O(add_ln93_5_fu_445_p2[5:2]),
        .S({\trunc_ln1_reg_610[6]_i_7_n_0 ,\trunc_ln1_reg_610[6]_i_8_n_0 ,\trunc_ln1_reg_610[6]_i_9_n_0 ,\trunc_ln1_reg_610[6]_i_10_n_0 }));
  FDRE \trunc_ln1_reg_610_reg[7] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[9]),
        .Q(trunc_ln1_reg_610[7]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_610_reg[8] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[10]),
        .Q(trunc_ln1_reg_610[8]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_610_reg[9] 
       (.C(ap_clk),
        .CE(p_cast3_i_reg_6050),
        .D(add_ln93_6_fu_463_p2[11]),
        .Q(trunc_ln1_reg_610[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_586[13]_i_2 
       (.I0(\idx_read_reg_573_reg[15]_0 [11]),
        .I1(Q[14]),
        .O(\trunc_ln_reg_586[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_586[13]_i_3 
       (.I0(\idx_read_reg_573_reg[15]_0 [10]),
        .I1(Q[13]),
        .O(\trunc_ln_reg_586[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_586[13]_i_4 
       (.I0(\idx_read_reg_573_reg[15]_0 [9]),
        .I1(Q[12]),
        .O(\trunc_ln_reg_586[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_586[13]_i_5 
       (.I0(\idx_read_reg_573_reg[15]_0 [8]),
        .I1(Q[11]),
        .O(\trunc_ln_reg_586[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_586[17]_i_2 
       (.I0(\idx_read_reg_573_reg[15]_0 [13]),
        .I1(Q[16]),
        .O(\trunc_ln_reg_586[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_586[17]_i_3 
       (.I0(\idx_read_reg_573_reg[15]_0 [12]),
        .I1(Q[15]),
        .O(\trunc_ln_reg_586[17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \trunc_ln_reg_586[29]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ca_WREADY),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(idx_read_reg_5730));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_586[5]_i_2 
       (.I0(\idx_read_reg_573_reg[15]_0 [3]),
        .I1(Q[6]),
        .O(\trunc_ln_reg_586[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_586[5]_i_3 
       (.I0(\idx_read_reg_573_reg[15]_0 [2]),
        .I1(Q[5]),
        .O(\trunc_ln_reg_586[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_586[5]_i_4 
       (.I0(\idx_read_reg_573_reg[15]_0 [1]),
        .I1(Q[4]),
        .O(\trunc_ln_reg_586[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_586[5]_i_5 
       (.I0(\idx_read_reg_573_reg[15]_0 [0]),
        .I1(Q[3]),
        .O(\trunc_ln_reg_586[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_586[9]_i_2 
       (.I0(\idx_read_reg_573_reg[15]_0 [7]),
        .I1(Q[10]),
        .O(\trunc_ln_reg_586[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_586[9]_i_3 
       (.I0(\idx_read_reg_573_reg[15]_0 [6]),
        .I1(Q[9]),
        .O(\trunc_ln_reg_586[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_586[9]_i_4 
       (.I0(\idx_read_reg_573_reg[15]_0 [5]),
        .I1(Q[8]),
        .O(\trunc_ln_reg_586[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_586[9]_i_5 
       (.I0(\idx_read_reg_573_reg[15]_0 [4]),
        .I1(Q[7]),
        .O(\trunc_ln_reg_586[9]_i_5_n_0 ));
  FDRE \trunc_ln_reg_586_reg[0] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[1]),
        .Q(trunc_ln_reg_586[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[10] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[10]),
        .Q(trunc_ln_reg_586[10]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[11] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[11]),
        .Q(trunc_ln_reg_586[11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[12] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[12]),
        .Q(trunc_ln_reg_586[12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[13] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[13]),
        .Q(trunc_ln_reg_586[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_586_reg[13]_i_1 
       (.CI(\trunc_ln_reg_586_reg[9]_i_1_n_0 ),
        .CO({\trunc_ln_reg_586_reg[13]_i_1_n_0 ,\trunc_ln_reg_586_reg[13]_i_1_n_1 ,\trunc_ln_reg_586_reg[13]_i_1_n_2 ,\trunc_ln_reg_586_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\idx_read_reg_573_reg[15]_0 [11:8]),
        .O(p_0_in[13:10]),
        .S({\trunc_ln_reg_586[13]_i_2_n_0 ,\trunc_ln_reg_586[13]_i_3_n_0 ,\trunc_ln_reg_586[13]_i_4_n_0 ,\trunc_ln_reg_586[13]_i_5_n_0 }));
  FDRE \trunc_ln_reg_586_reg[14] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[14]),
        .Q(trunc_ln_reg_586[14]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[15] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[15]),
        .Q(trunc_ln_reg_586[15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[16] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[16]),
        .Q(trunc_ln_reg_586[16]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[17] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[17]),
        .Q(trunc_ln_reg_586[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_586_reg[17]_i_1 
       (.CI(\trunc_ln_reg_586_reg[13]_i_1_n_0 ),
        .CO({\trunc_ln_reg_586_reg[17]_i_1_n_0 ,\trunc_ln_reg_586_reg[17]_i_1_n_1 ,\trunc_ln_reg_586_reg[17]_i_1_n_2 ,\trunc_ln_reg_586_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\idx_read_reg_573_reg[15]_0 [13:12]}),
        .O(p_0_in[17:14]),
        .S({Q[18:17],\trunc_ln_reg_586[17]_i_2_n_0 ,\trunc_ln_reg_586[17]_i_3_n_0 }));
  FDRE \trunc_ln_reg_586_reg[18] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[18]),
        .Q(trunc_ln_reg_586[18]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[19] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[19]),
        .Q(trunc_ln_reg_586[19]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[1] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(Q[2]),
        .Q(trunc_ln_reg_586[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[20] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[20]),
        .Q(trunc_ln_reg_586[20]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[21] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[21]),
        .Q(trunc_ln_reg_586[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_586_reg[21]_i_1 
       (.CI(\trunc_ln_reg_586_reg[17]_i_1_n_0 ),
        .CO({\trunc_ln_reg_586_reg[21]_i_1_n_0 ,\trunc_ln_reg_586_reg[21]_i_1_n_1 ,\trunc_ln_reg_586_reg[21]_i_1_n_2 ,\trunc_ln_reg_586_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[21:18]),
        .S(Q[22:19]));
  FDRE \trunc_ln_reg_586_reg[22] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[22]),
        .Q(trunc_ln_reg_586[22]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[23] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[23]),
        .Q(trunc_ln_reg_586[23]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[24] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[24]),
        .Q(trunc_ln_reg_586[24]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[25] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[25]),
        .Q(trunc_ln_reg_586[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_586_reg[25]_i_1 
       (.CI(\trunc_ln_reg_586_reg[21]_i_1_n_0 ),
        .CO({\trunc_ln_reg_586_reg[25]_i_1_n_0 ,\trunc_ln_reg_586_reg[25]_i_1_n_1 ,\trunc_ln_reg_586_reg[25]_i_1_n_2 ,\trunc_ln_reg_586_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[25:22]),
        .S(Q[26:23]));
  FDRE \trunc_ln_reg_586_reg[26] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[26]),
        .Q(trunc_ln_reg_586[26]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[27] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[27]),
        .Q(trunc_ln_reg_586[27]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[28] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[28]),
        .Q(trunc_ln_reg_586[28]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[29] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[29]),
        .Q(trunc_ln_reg_586[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_586_reg[29]_i_2 
       (.CI(\trunc_ln_reg_586_reg[25]_i_1_n_0 ),
        .CO({\NLW_trunc_ln_reg_586_reg[29]_i_2_CO_UNCONNECTED [3],\trunc_ln_reg_586_reg[29]_i_2_n_1 ,\trunc_ln_reg_586_reg[29]_i_2_n_2 ,\trunc_ln_reg_586_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[29:26]),
        .S(Q[30:27]));
  FDRE \trunc_ln_reg_586_reg[2] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[2]),
        .Q(trunc_ln_reg_586[2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[3] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[3]),
        .Q(trunc_ln_reg_586[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[4] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[4]),
        .Q(trunc_ln_reg_586[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[5] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[5]),
        .Q(trunc_ln_reg_586[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_586_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln_reg_586_reg[5]_i_1_n_0 ,\trunc_ln_reg_586_reg[5]_i_1_n_1 ,\trunc_ln_reg_586_reg[5]_i_1_n_2 ,\trunc_ln_reg_586_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\idx_read_reg_573_reg[15]_0 [3:0]),
        .O(p_0_in[5:2]),
        .S({\trunc_ln_reg_586[5]_i_2_n_0 ,\trunc_ln_reg_586[5]_i_3_n_0 ,\trunc_ln_reg_586[5]_i_4_n_0 ,\trunc_ln_reg_586[5]_i_5_n_0 }));
  FDRE \trunc_ln_reg_586_reg[6] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[6]),
        .Q(trunc_ln_reg_586[6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[7] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[7]),
        .Q(trunc_ln_reg_586[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[8] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[8]),
        .Q(trunc_ln_reg_586[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_586_reg[9] 
       (.C(ap_clk),
        .CE(idx_read_reg_5730),
        .D(p_0_in[9]),
        .Q(trunc_ln_reg_586[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_586_reg[9]_i_1 
       (.CI(\trunc_ln_reg_586_reg[5]_i_1_n_0 ),
        .CO({\trunc_ln_reg_586_reg[9]_i_1_n_0 ,\trunc_ln_reg_586_reg[9]_i_1_n_1 ,\trunc_ln_reg_586_reg[9]_i_1_n_2 ,\trunc_ln_reg_586_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\idx_read_reg_573_reg[15]_0 [7:4]),
        .O(p_0_in[9:6]),
        .S({\trunc_ln_reg_586[9]_i_2_n_0 ,\trunc_ln_reg_586[9]_i_3_n_0 ,\trunc_ln_reg_586[9]_i_4_n_0 ,\trunc_ln_reg_586[9]_i_5_n_0 }));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
