#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000101ebe0 .scope module, "alu_tb" "alu_tb" 2 2;
 .timescale 0 0;
v0000000001076ef0_0 .var "A", 31 0;
v0000000001076090_0 .var "B", 31 0;
v00000000010766d0_0 .var "opcode", 3 0;
v00000000010755f0_0 .net "result", 31 0, L_0000000001076450;  1 drivers
v0000000001075370_0 .net "zero", 0 0, L_0000000001076310;  1 drivers
S_0000000001007d10 .scope module, "inst1" "alu" 2 31, 3 8 0, S_000000000101ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
v000000000100b2f0_0 .net "A", 31 0, v0000000001076ef0_0;  1 drivers
v000000000100acb0_0 .net "B", 31 0, v0000000001076090_0;  1 drivers
v000000000100a8f0_0 .net *"_s10", 1 0, L_0000000001075a50;  1 drivers
L_0000000001077018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000100a7b0_0 .net/2u *"_s2", 31 0, L_0000000001077018;  1 drivers
v000000000100a990_0 .net *"_s4", 0 0, L_0000000001076630;  1 drivers
L_0000000001077060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000000000100b430_0 .net/2s *"_s6", 1 0, L_0000000001077060;  1 drivers
L_00000000010770a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000100a710_0 .net/2s *"_s8", 1 0, L_00000000010770a8;  1 drivers
v000000000100aa30_0 .net "opcode", 3 0, v00000000010766d0_0;  1 drivers
v0000000001076bd0_0 .net "outArithmetic", 31 0, v000000000100b110_0;  1 drivers
v0000000001075af0_0 .net "outLogic", 31 0, v000000000100ac10_0;  1 drivers
v0000000001076770_0 .net "result", 31 0, L_0000000001076450;  alias, 1 drivers
v0000000001076e50_0 .net "zero", 0 0, L_0000000001076310;  alias, 1 drivers
L_00000000010761d0 .part v00000000010766d0_0, 2, 1;
L_0000000001076630 .cmp/eq 32, L_0000000001076450, L_0000000001077018;
L_0000000001075a50 .functor MUXZ 2, L_00000000010770a8, L_0000000001077060, L_0000000001076630, C4<>;
L_0000000001076310 .part L_0000000001075a50, 0, 1;
S_000000000101cb90 .scope module, "ari" "arithmetic" 3 16, 4 1 0, S_0000000001007d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 32 "out";
P_000000000100e770 .param/l "add" 0 4 7, C4<0000>;
P_000000000100e7a8 .param/l "slt" 0 4 7, C4<1010>;
P_000000000100e7e0 .param/l "sub" 0 4 7, C4<0010>;
v000000000100a670_0 .net "A", 31 0, v0000000001076ef0_0;  alias, 1 drivers
v000000000100b070_0 .net "B", 31 0, v0000000001076090_0;  alias, 1 drivers
v000000000100a850_0 .net "opcode", 3 0, v00000000010766d0_0;  alias, 1 drivers
v000000000100b110_0 .var "out", 31 0;
E_00000000001f8310 .event edge, v000000000100a850_0, v000000000100b070_0, v000000000100a670_0;
S_000000000101cd20 .scope module, "log" "logicUnit" 3 15, 5 1 0, S_0000000001007d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 32 "out";
P_000000000101ceb0 .param/l "and_" 0 5 7, C4<0100>;
P_000000000101cee8 .param/l "nor_" 0 5 7, C4<0111>;
P_000000000101cf20 .param/l "or_" 0 5 7, C4<0101>;
P_000000000101cf58 .param/l "xor_" 0 5 7, C4<0110>;
v000000000100b1b0_0 .net "A", 31 0, v0000000001076ef0_0;  alias, 1 drivers
v000000000100b570_0 .net "B", 31 0, v0000000001076090_0;  alias, 1 drivers
v000000000100ab70_0 .net "opcode", 3 0, v00000000010766d0_0;  alias, 1 drivers
v000000000100ac10_0 .var "out", 31 0;
S_00000000001fd500 .scope module, "mux" "twoxone" 3 17, 3 1 0, S_0000000001007d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v000000000100af30_0 .net "A", 31 0, v000000000100ac10_0;  alias, 1 drivers
v000000000100aad0_0 .net "B", 31 0, v000000000100b110_0;  alias, 1 drivers
v000000000100ad50_0 .net "out", 31 0, L_0000000001076450;  alias, 1 drivers
v000000000100b250_0 .net "sel", 0 0, L_00000000010761d0;  1 drivers
L_0000000001076450 .functor MUXZ 32, v000000000100b110_0, v000000000100ac10_0, L_00000000010761d0, C4<>;
    .scope S_000000000101cd20;
T_0 ;
    %wait E_00000000001f8310;
    %load/vec4 v000000000100ab70_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_0.3, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000100ac10_0, 0, 32;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v000000000100b1b0_0;
    %load/vec4 v000000000100b570_0;
    %and;
    %store/vec4 v000000000100ac10_0, 0, 32;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v000000000100b1b0_0;
    %load/vec4 v000000000100b570_0;
    %or;
    %store/vec4 v000000000100ac10_0, 0, 32;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v000000000100b1b0_0;
    %load/vec4 v000000000100b570_0;
    %xor;
    %store/vec4 v000000000100ac10_0, 0, 32;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v000000000100b1b0_0;
    %load/vec4 v000000000100b570_0;
    %or;
    %inv;
    %store/vec4 v000000000100ac10_0, 0, 32;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000101cb90;
T_1 ;
    %wait E_00000000001f8310;
    %load/vec4 v000000000100a850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000100b110_0, 0, 32;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v000000000100a670_0;
    %load/vec4 v000000000100b070_0;
    %add;
    %store/vec4 v000000000100b110_0, 0, 32;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v000000000100a670_0;
    %load/vec4 v000000000100b070_0;
    %sub;
    %store/vec4 v000000000100b110_0, 0, 32;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v000000000100a670_0;
    %load/vec4 v000000000100b070_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.6, 8;
T_1.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.6, 8;
 ; End of false expr.
    %blend;
T_1.6;
    %store/vec4 v000000000100b110_0, 0, 32;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000101ebe0;
T_2 ;
    %vpi_call 2 9 "$monitor", "A = %b, B =%b, opcode = %b, Result = %b, Zero = %b", v0000000001076ef0_0, v0000000001076090_0, v00000000010766d0_0, v00000000010755f0_0, v0000000001075370_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000000000101ebe0;
T_3 ;
    %delay 1, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000000001076ef0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000000001076090_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000010766d0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000010766d0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000000010766d0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000000010766d0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000010766d0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000000010766d0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000000010766d0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000000010766d0_0, 0, 4;
    %delay 18, 0;
    %vpi_call 2 26 "$stop" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000000000101ebe0;
T_4 ;
    %vpi_call 2 34 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "arithmetic.v";
    "logic.v";
