<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>6.562</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>6.562</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>6.562</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>3.438</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>3.438</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>3.438</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>3.438</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>9</BRAM>
    <CLB>0</CLB>
    <DSP>6</DSP>
    <FF>9732</FF>
    <LATCH>0</LATCH>
    <LUT>7368</LUT>
    <SRL>878</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="U0" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.vhd" ORIG_REF_NAME="ALU_sys_HDL" TOP_CELL="bd_0_i/hls_inst/U0">
    <SubModules count="6">Block_entry1_proc_U0 control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U gmem3_m_axi_U</SubModules>
    <Resources BRAM="9" DSP="6" FF="9732" LUT="7368" LogicLUT="6490" RAMB18="9" SRL="878"/>
    <LocalResources LUT="3" SRL="3"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0" DEPTH="1" FILE_NAME="ALU_sys_HDL.vhd" ORIG_REF_NAME="ALU_sys_HDL_Block_entry1_proc">
    <SubModules count="9">ALU_operation_MEM_U ALU_operation_fifo_U data_a_fifo_U data_b_fifo_U data_result_fifo_U grp_data_exe_wb_fu_142 grp_op_data_exe_wb_fu_112 grp_operation_fu_166 grp_reset_fu_178</SubModules>
    <Resources BRAM="5" DSP="6" FF="6232" LUT="4915" LogicLUT="4401" RAMB18="5" SRL="514"/>
    <LocalResources FF="6" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/ALU_operation_MEM_U" BINDMODULE="ALU_sys_HDL_Block_entry1_proc_ALU_operation_MEM_RAM_AUTO_1R1W" DEPTH="2" FILE_NAME="ALU_sys_HDL_Block_entry1_proc.vhd" ORIG_REF_NAME="ALU_sys_HDL_Block_entry1_proc_ALU_operation_MEM_RAM_AUTO_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/ALU_operation_fifo_U" BINDMODULE="ALU_sys_HDL_fifo_w32_d100_A" DEPTH="2" FILE_NAME="ALU_sys_HDL_Block_entry1_proc.vhd" ORIG_REF_NAME="ALU_sys_HDL_fifo_w32_d100_A">
    <Resources BRAM="1" FF="33" LUT="76" LogicLUT="76" RAMB18="1"/>
    <LocalResources FF="33" LUT="42" LogicLUT="42"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/data_a_fifo_U" BINDMODULE="ALU_sys_HDL_fifo_w32_d100_A" DEPTH="2" FILE_NAME="ALU_sys_HDL_Block_entry1_proc.vhd" ORIG_REF_NAME="ALU_sys_HDL_fifo_w32_d100_A">
    <Resources BRAM="1" FF="33" LUT="39" LogicLUT="39" RAMB18="1"/>
    <LocalResources FF="33" LUT="37" LogicLUT="37"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/data_b_fifo_U" BINDMODULE="ALU_sys_HDL_fifo_w32_d100_A" DEPTH="2" FILE_NAME="ALU_sys_HDL_Block_entry1_proc.vhd" ORIG_REF_NAME="ALU_sys_HDL_fifo_w32_d100_A">
    <Resources BRAM="1" FF="33" LUT="38" LogicLUT="38" RAMB18="1"/>
    <LocalResources FF="33" LUT="36" LogicLUT="36"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/data_result_fifo_U" BINDMODULE="ALU_sys_HDL_fifo_w32_d100_A" DEPTH="2" FILE_NAME="ALU_sys_HDL_Block_entry1_proc.vhd" ORIG_REF_NAME="ALU_sys_HDL_fifo_w32_d100_A">
    <Resources BRAM="1" FF="33" LUT="36" LogicLUT="36" RAMB18="1"/>
    <LocalResources FF="33" LUT="34" LogicLUT="34"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142" DEPTH="2" FILE_NAME="ALU_sys_HDL_Block_entry1_proc.vhd" ORIG_REF_NAME="ALU_sys_HDL_data_exe_wb">
    <SubModules count="4">grp_data_exe_wb_Pipeline_exe_fu_92 grp_data_exe_wb_Pipeline_l_data_a_fu_74 grp_data_exe_wb_Pipeline_l_data_b_fu_83 grp_data_exe_wb_Pipeline_write_back_fu_104</SubModules>
    <Resources DSP="3" FF="2896" LUT="2161" LogicLUT="1905" SRL="256"/>
    <LocalResources FF="16" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92" DEPTH="3" FILE_NAME="ALU_sys_HDL_data_exe_wb.vhd" ORIG_REF_NAME="ALU_sys_HDL_data_exe_wb_Pipeline_exe">
    <SubModules count="3">flow_control_loop_pipe_sequential_init_U mul_32s_32s_32_2_1_U42 sdiv_32s_32s_32_36_1_U43</SubModules>
    <Resources DSP="3" FF="2541" LUT="2072" LogicLUT="1819" SRL="253"/>
    <LocalResources FF="471" LUT="344" LogicLUT="151" SRL="193"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/flow_control_loop_pipe_sequential_init_U" BINDMODULE="ALU_sys_HDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="ALU_sys_HDL_data_exe_wb_Pipeline_exe.vhd" ORIG_REF_NAME="ALU_sys_HDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="17" LogicLUT="17"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mul_32s_32s_32_2_1_U42" BINDMODULE="ALU_sys_HDL_mul_32s_32s_32_2_1" DEPTH="4" FILE_NAME="ALU_sys_HDL_data_exe_wb_Pipeline_exe.vhd" ORIG_REF_NAME="ALU_sys_HDL_mul_32s_32s_32_2_1">
    <Resources DSP="3" FF="17" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43" BINDMODULE="ALU_sys_HDL_sdiv_32s_32s_32_36_1" DEPTH="4" FILE_NAME="ALU_sys_HDL_data_exe_wb_Pipeline_exe.vhd" ORIG_REF_NAME="ALU_sys_HDL_sdiv_32s_32s_32_36_1">
    <Resources FF="2051" LUT="1696" LogicLUT="1636" SRL="60"/>
    <LocalResources FF="32" LUT="1054" LogicLUT="1054"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_l_data_a_fu_74" DEPTH="3" FILE_NAME="ALU_sys_HDL_data_exe_wb.vhd" ORIG_REF_NAME="ALU_sys_HDL_data_exe_wb_Pipeline_l_data_a">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="114" LUT="26" LogicLUT="25" SRL="1"/>
    <LocalResources FF="112" LUT="10" LogicLUT="9" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_l_data_a_fu_74/flow_control_loop_pipe_sequential_init_U" BINDMODULE="ALU_sys_HDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="ALU_sys_HDL_data_exe_wb_Pipeline_l_data_a.vhd" ORIG_REF_NAME="ALU_sys_HDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="20" LogicLUT="20"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_l_data_b_fu_83" DEPTH="3" FILE_NAME="ALU_sys_HDL_data_exe_wb.vhd" ORIG_REF_NAME="ALU_sys_HDL_data_exe_wb_Pipeline_l_data_b">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="114" LUT="26" LogicLUT="25" SRL="1"/>
    <LocalResources FF="112" LUT="10" LogicLUT="9" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_l_data_b_fu_83/flow_control_loop_pipe_sequential_init_U" BINDMODULE="ALU_sys_HDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="ALU_sys_HDL_data_exe_wb_Pipeline_l_data_b.vhd" ORIG_REF_NAME="ALU_sys_HDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="20" LogicLUT="20"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_write_back_fu_104" DEPTH="3" FILE_NAME="ALU_sys_HDL_data_exe_wb.vhd" ORIG_REF_NAME="ALU_sys_HDL_data_exe_wb_Pipeline_write_back">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="111" LUT="34" LogicLUT="33" SRL="1"/>
    <LocalResources FF="109" LUT="14" LogicLUT="13" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_write_back_fu_104/flow_control_loop_pipe_sequential_init_U" BINDMODULE="ALU_sys_HDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="ALU_sys_HDL_data_exe_wb_Pipeline_write_back.vhd" ORIG_REF_NAME="ALU_sys_HDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112" DEPTH="2" FILE_NAME="ALU_sys_HDL_Block_entry1_proc.vhd" ORIG_REF_NAME="ALU_sys_HDL_op_data_exe_wb">
    <SubModules count="6">grp_op_data_exe_wb_Pipeline_exe_fu_127 grp_op_data_exe_wb_Pipeline_l_data_a_fu_101 grp_op_data_exe_wb_Pipeline_l_data_b_fu_110 grp_op_data_exe_wb_Pipeline_l_operation_fu_92 grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119 grp_op_data_exe_wb_Pipeline_write_back_fu_139</SubModules>
    <Resources DSP="3" FF="3035" LUT="2469" LogicLUT="2212" SRL="257"/>
    <LocalResources FF="24" LUT="7" LogicLUT="7"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127" DEPTH="3" FILE_NAME="ALU_sys_HDL_op_data_exe_wb.vhd" ORIG_REF_NAME="ALU_sys_HDL_op_data_exe_wb_Pipeline_exe">
    <SubModules count="3">flow_control_loop_pipe_sequential_init_U mul_32s_32s_32_2_1_U12 sdiv_32s_32s_32_36_1_U13</SubModules>
    <Resources DSP="3" FF="2541" LUT="2077" LogicLUT="1824" SRL="253"/>
    <LocalResources FF="471" LUT="349" LogicLUT="156" SRL="193"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/flow_control_loop_pipe_sequential_init_U" BINDMODULE="ALU_sys_HDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="ALU_sys_HDL_op_data_exe_wb_Pipeline_exe.vhd" ORIG_REF_NAME="ALU_sys_HDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="17" LogicLUT="17"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mul_32s_32s_32_2_1_U12" BINDMODULE="ALU_sys_HDL_mul_32s_32s_32_2_1" DEPTH="4" FILE_NAME="ALU_sys_HDL_op_data_exe_wb_Pipeline_exe.vhd" ORIG_REF_NAME="ALU_sys_HDL_mul_32s_32s_32_2_1">
    <Resources DSP="3" FF="17" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13" BINDMODULE="ALU_sys_HDL_sdiv_32s_32s_32_36_1" DEPTH="4" FILE_NAME="ALU_sys_HDL_op_data_exe_wb_Pipeline_exe.vhd" ORIG_REF_NAME="ALU_sys_HDL_sdiv_32s_32s_32_36_1">
    <Resources FF="2051" LUT="1696" LogicLUT="1636" SRL="60"/>
    <LocalResources FF="32" LUT="1054" LogicLUT="1054"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_data_a_fu_101" DEPTH="3" FILE_NAME="ALU_sys_HDL_op_data_exe_wb.vhd" ORIG_REF_NAME="ALU_sys_HDL_op_data_exe_wb_Pipeline_l_data_a">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="114" LUT="92" LogicLUT="91" SRL="1"/>
    <LocalResources FF="112" LUT="73" LogicLUT="72" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_data_a_fu_101/flow_control_loop_pipe_sequential_init_U" BINDMODULE="ALU_sys_HDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="ALU_sys_HDL_op_data_exe_wb_Pipeline_l_data_a.vhd" ORIG_REF_NAME="ALU_sys_HDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="20" LogicLUT="20"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_data_b_fu_110" DEPTH="3" FILE_NAME="ALU_sys_HDL_op_data_exe_wb.vhd" ORIG_REF_NAME="ALU_sys_HDL_op_data_exe_wb_Pipeline_l_data_b">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="114" LUT="92" LogicLUT="91" SRL="1"/>
    <LocalResources FF="112" LUT="73" LogicLUT="72" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_data_b_fu_110/flow_control_loop_pipe_sequential_init_U" BINDMODULE="ALU_sys_HDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="ALU_sys_HDL_op_data_exe_wb_Pipeline_l_data_b.vhd" ORIG_REF_NAME="ALU_sys_HDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="20" LogicLUT="20"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_operation_fu_92" DEPTH="3" FILE_NAME="ALU_sys_HDL_op_data_exe_wb.vhd" ORIG_REF_NAME="ALU_sys_HDL_op_data_exe_wb_Pipeline_l_operation">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="114" LUT="89" LogicLUT="88" SRL="1"/>
    <LocalResources FF="112" LUT="70" LogicLUT="69" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_operation_fu_92/flow_control_loop_pipe_sequential_init_U" BINDMODULE="ALU_sys_HDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="ALU_sys_HDL_op_data_exe_wb_Pipeline_l_operation.vhd" ORIG_REF_NAME="ALU_sys_HDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="20" LogicLUT="20"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119" DEPTH="3" FILE_NAME="ALU_sys_HDL_op_data_exe_wb.vhd" ORIG_REF_NAME="ALU_sys_HDL_op_data_exe_wb_Pipeline_s_operation_data_op">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="17" LUT="18" LogicLUT="18"/>
    <LocalResources FF="15" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/flow_control_loop_pipe_sequential_init_U" BINDMODULE="ALU_sys_HDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="ALU_sys_HDL_op_data_exe_wb_Pipeline_s_operation_data_op.vhd" ORIG_REF_NAME="ALU_sys_HDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_write_back_fu_139" DEPTH="3" FILE_NAME="ALU_sys_HDL_op_data_exe_wb.vhd" ORIG_REF_NAME="ALU_sys_HDL_op_data_exe_wb_Pipeline_write_back">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="111" LUT="94" LogicLUT="93" SRL="1"/>
    <LocalResources FF="109" LUT="73" LogicLUT="72" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_write_back_fu_139/flow_control_loop_pipe_sequential_init_U" BINDMODULE="ALU_sys_HDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="ALU_sys_HDL_op_data_exe_wb_Pipeline_write_back.vhd" ORIG_REF_NAME="ALU_sys_HDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="22" LogicLUT="22"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_operation_fu_166" DEPTH="2" FILE_NAME="ALU_sys_HDL_Block_entry1_proc.vhd" ORIG_REF_NAME="ALU_sys_HDL_operation">
    <SubModules count="2">grp_operation_Pipeline_l_operation_fu_42 grp_operation_Pipeline_s_operation_data_op_fu_51</SubModules>
    <Resources FF="139" LUT="58" LogicLUT="57" SRL="1"/>
    <LocalResources FF="8" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_operation_fu_166/grp_operation_Pipeline_l_operation_fu_42" DEPTH="3" FILE_NAME="ALU_sys_HDL_operation.vhd" ORIG_REF_NAME="ALU_sys_HDL_operation_Pipeline_l_operation">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="114" LUT="29" LogicLUT="28" SRL="1"/>
    <LocalResources FF="112" LUT="17" LogicLUT="16" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_operation_fu_166/grp_operation_Pipeline_l_operation_fu_42/flow_control_loop_pipe_sequential_init_U" BINDMODULE="ALU_sys_HDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="ALU_sys_HDL_operation_Pipeline_l_operation.vhd" ORIG_REF_NAME="ALU_sys_HDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_operation_fu_166/grp_operation_Pipeline_s_operation_data_op_fu_51" DEPTH="3" FILE_NAME="ALU_sys_HDL_operation.vhd" ORIG_REF_NAME="ALU_sys_HDL_operation_Pipeline_s_operation_data_op">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="17" LUT="27" LogicLUT="27"/>
    <LocalResources FF="15" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_operation_fu_166/grp_operation_Pipeline_s_operation_data_op_fu_51/flow_control_loop_pipe_sequential_init_U" BINDMODULE="ALU_sys_HDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="ALU_sys_HDL_operation_Pipeline_s_operation_data_op.vhd" ORIG_REF_NAME="ALU_sys_HDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_reset_fu_178" DEPTH="2" FILE_NAME="ALU_sys_HDL_Block_entry1_proc.vhd" ORIG_REF_NAME="ALU_sys_HDL_reset">
    <SubModules count="4">grp_reset_Pipeline_clear_ALU_op_fu_40 grp_reset_Pipeline_clear_FIFO_a_fu_28 grp_reset_Pipeline_clear_FIFO_b_fu_34 grp_reset_Pipeline_clear_RAM_op_fu_46</SubModules>
    <Resources FF="24" LUT="37" LogicLUT="37"/>
    <LocalResources FF="12" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_reset_fu_178/grp_reset_Pipeline_clear_ALU_op_fu_40" DEPTH="3" FILE_NAME="ALU_sys_HDL_reset.vhd" ORIG_REF_NAME="ALU_sys_HDL_reset_Pipeline_clear_ALU_op">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_reset_fu_178/grp_reset_Pipeline_clear_ALU_op_fu_40/flow_control_loop_pipe_sequential_init_U" BINDMODULE="ALU_sys_HDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="ALU_sys_HDL_reset_Pipeline_clear_ALU_op.vhd" ORIG_REF_NAME="ALU_sys_HDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_reset_fu_178/grp_reset_Pipeline_clear_FIFO_a_fu_28" DEPTH="3" FILE_NAME="ALU_sys_HDL_reset.vhd" ORIG_REF_NAME="ALU_sys_HDL_reset_Pipeline_clear_FIFO_a">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_reset_fu_178/grp_reset_Pipeline_clear_FIFO_a_fu_28/flow_control_loop_pipe_sequential_init_U" BINDMODULE="ALU_sys_HDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="ALU_sys_HDL_reset_Pipeline_clear_FIFO_a.vhd" ORIG_REF_NAME="ALU_sys_HDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_reset_fu_178/grp_reset_Pipeline_clear_FIFO_b_fu_34" DEPTH="3" FILE_NAME="ALU_sys_HDL_reset.vhd" ORIG_REF_NAME="ALU_sys_HDL_reset_Pipeline_clear_FIFO_b">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_reset_fu_178/grp_reset_Pipeline_clear_FIFO_b_fu_34/flow_control_loop_pipe_sequential_init_U" BINDMODULE="ALU_sys_HDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="ALU_sys_HDL_reset_Pipeline_clear_FIFO_b.vhd" ORIG_REF_NAME="ALU_sys_HDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_reset_fu_178/grp_reset_Pipeline_clear_RAM_op_fu_46" DEPTH="3" FILE_NAME="ALU_sys_HDL_reset.vhd" ORIG_REF_NAME="ALU_sys_HDL_reset_Pipeline_clear_RAM_op">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="9" LUT="23" LogicLUT="23"/>
    <LocalResources FF="7"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_reset_fu_178/grp_reset_Pipeline_clear_RAM_op_fu_46/flow_control_loop_pipe_sequential_init_U" BINDMODULE="ALU_sys_HDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="ALU_sys_HDL_reset_Pipeline_clear_RAM_op.vhd" ORIG_REF_NAME="ALU_sys_HDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="23" LogicLUT="23"/>
  </RtlModule>
  <RtlModule CELL="U0/control_s_axi_U" BINDMODULE="ALU_sys_HDL_control_s_axi" DEPTH="1" FILE_NAME="ALU_sys_HDL.vhd" ORIG_REF_NAME="ALU_sys_HDL_control_s_axi">
    <Resources FF="344" LUT="351" LogicLUT="351"/>
  </RtlModule>
  <RtlModule CELL="U0/gmem0_m_axi_U" BINDMODULE="ALU_sys_HDL_gmem0_m_axi" DEPTH="1" FILE_NAME="ALU_sys_HDL.vhd" ORIG_REF_NAME="ALU_sys_HDL_gmem0_m_axi">
    <Resources BRAM="1" FF="730" LUT="469" LogicLUT="406" RAMB18="1" SRL="63"/>
  </RtlModule>
  <RtlModule CELL="U0/gmem1_m_axi_U" BINDMODULE="ALU_sys_HDL_gmem1_m_axi" DEPTH="1" FILE_NAME="ALU_sys_HDL.vhd" ORIG_REF_NAME="ALU_sys_HDL_gmem1_m_axi">
    <Resources BRAM="1" FF="730" LUT="469" LogicLUT="406" RAMB18="1" SRL="63"/>
  </RtlModule>
  <RtlModule CELL="U0/gmem2_m_axi_U" BINDMODULE="ALU_sys_HDL_gmem2_m_axi" DEPTH="1" FILE_NAME="ALU_sys_HDL.vhd" ORIG_REF_NAME="ALU_sys_HDL_gmem2_m_axi">
    <Resources BRAM="1" FF="966" LUT="693" LogicLUT="521" RAMB18="1" SRL="172"/>
  </RtlModule>
  <RtlModule CELL="U0/gmem3_m_axi_U" BINDMODULE="ALU_sys_HDL_gmem3_m_axi" DEPTH="1" FILE_NAME="ALU_sys_HDL.vhd" ORIG_REF_NAME="ALU_sys_HDL_gmem3_m_axi">
    <Resources BRAM="1" FF="730" LUT="469" LogicLUT="406" RAMB18="1" SRL="63"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="6.587" DATAPATH_LOGIC_DELAY="2.275" DATAPATH_NET_DELAY="4.312" ENDPOINT_PIN="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/num_data_cnt_reg[6]/D" LOGIC_LEVELS="7" MAX_FANOUT="59" SLACK="3.438" STARTPOINT_PIN="bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="298"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/num_data_cnt[7]_i_3__0" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_reset_fu_178/mem_reg_i_35__1" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out__18_carry_i_5__1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="213"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out__18_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out__18_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/num_data_cnt_reg[6]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="156"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.586" DATAPATH_LOGIC_DELAY="2.283" DATAPATH_NET_DELAY="4.303" ENDPOINT_PIN="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/mOutPtr_reg[6]/D" LOGIC_LEVELS="7" MAX_FANOUT="19" SLACK="3.439" STARTPOINT_PIN="bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="298"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_39" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_36__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out_carry_i_5__1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="213"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/mOutPtr_reg[6]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="141"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.579" DATAPATH_LOGIC_DELAY="2.267" DATAPATH_NET_DELAY="4.312" ENDPOINT_PIN="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/mOutPtr_reg[6]/D" LOGIC_LEVELS="7" MAX_FANOUT="59" SLACK="3.446" STARTPOINT_PIN="bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="298"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/num_data_cnt[7]_i_3__0" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_reset_fu_178/mem_reg_i_35__0" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/p_0_out_carry_i_5__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="213"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/p_0_out_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/p_0_out_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/mOutPtr_reg[6]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="141"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.565" DATAPATH_LOGIC_DELAY="2.267" DATAPATH_NET_DELAY="4.298" ENDPOINT_PIN="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/mOutPtr_reg[6]/D" LOGIC_LEVELS="7" MAX_FANOUT="59" SLACK="3.460" STARTPOINT_PIN="bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="298"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/num_data_cnt[7]_i_3__0" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out_carry_i_6" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out_carry_i_5__2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="213"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/mOutPtr_reg[6]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="141"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.555" DATAPATH_LOGIC_DELAY="2.283" DATAPATH_NET_DELAY="4.272" ENDPOINT_PIN="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/num_data_cnt_reg[6]/D" LOGIC_LEVELS="7" MAX_FANOUT="19" SLACK="3.470" STARTPOINT_PIN="bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="298"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_39" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/num_data_cnt[7]_i_2__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out__18_carry_i_5__2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="213"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out__18_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out__18_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/num_data_cnt_reg[6]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="156"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="vhdl/report/ALU_sys_HDL_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="vhdl/report/ALU_sys_HDL_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="vhdl/report/ALU_sys_HDL_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="vhdl/report/ALU_sys_HDL_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="vhdl/report/ALU_sys_HDL_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="vhdl/report/ALU_sys_HDL_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
