Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu May  1 13:38:07 2025
| Host         : mayoarch running 64-bit Arch Linux
| Command      : report_methodology -file nes_methodology_drc_routed.rpt -pb nes_methodology_drc_routed.pb -rpx nes_methodology_drc_routed.rpx
| Design       : nes
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert | 1          |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[9]/CLR,
ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR,
ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR,
ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR,
ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR,
ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[0]/CLR,
ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[1]/CLR,
ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[2]/CLR,
ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[3]/CLR,
ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[4]/CLR,
ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[5]/CLR,
ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[6]/CLR,
ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[7]/CLR,
ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[8]/CLR,
ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[9]/CLR
 (the first 15 of 42 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


