
*** Running vivado
    with args -log module_ads7056_mdm_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source module_ads7056_mdm_1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source module_ads7056_mdm_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 326.813 ; gain = 77.688
INFO: [Synth 8-638] synthesizing module 'module_ads7056_mdm_1_0' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/synth/module_ads7056_mdm_1_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'MDM' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:13762]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (1#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:277]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (2#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:328]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:6642]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:450]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE' (3#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:450]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:3115]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:630]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (4#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:630]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:690]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (5#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:690]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E' (6#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized1' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized1' (6#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized3' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized3' (6#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized5' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized5' (6#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-638] synthesizing module 'MB_FDRSE' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:842]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRSE' (7#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:842]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:1771]
INFO: [Synth 8-638] synthesizing module 'MB_MUXCY_XORCY' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:943]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXCY_XORCY' (8#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:943]
INFO: [Synth 8-638] synthesizing module 'MB_XORCY' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:1037]
INFO: [Synth 8-256] done synthesizing module 'MB_XORCY' (9#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:1037]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized7' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized7' (9#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (10#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:1771]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (11#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:3115]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (12#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:6642]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (13#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (13#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (13#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (13#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (14#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (15#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (16#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'MDM' (17#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd:13762]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_mdm_1_0' (18#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/synth/module_ads7056_mdm_1_0.vhd:94]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 379.914 ; gain = 130.789
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 379.914 ; gain = 130.789
INFO: [Device 21-403] Loading part xc7a35tcsg324-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 675.934 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 675.934 ; gain = 426.809
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 675.934 ; gain = 426.809
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 675.934 ; gain = 426.809
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 675.934 ; gain = 426.809
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 675.934 ; gain = 426.809
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:20 . Memory (MB): peak = 675.934 ; gain = 426.809
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:21 . Memory (MB): peak = 675.934 ; gain = 426.809
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:21 . Memory (MB): peak = 675.934 ; gain = 426.809
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:23 . Memory (MB): peak = 675.934 ; gain = 426.809
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:23 . Memory (MB): peak = 675.934 ; gain = 426.809
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:23 . Memory (MB): peak = 675.934 ; gain = 426.809
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:23 . Memory (MB): peak = 675.934 ; gain = 426.809
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:23 . Memory (MB): peak = 675.934 ; gain = 426.809
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:23 . Memory (MB): peak = 675.934 ; gain = 426.809

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BSCANE2 |     1|
|2     |BUFG    |     1|
|3     |LUT1    |     4|
|4     |LUT2    |    19|
|5     |LUT3    |    35|
|6     |LUT4    |    29|
|7     |LUT5    |    38|
|8     |LUT6    |    53|
|9     |MUXCY_L |     6|
|10    |SRL16E  |    23|
|11    |XORCY   |     8|
|12    |FDCE    |   119|
|13    |FDC_1   |     1|
|14    |FDPE    |     7|
|15    |FDRE    |    48|
|16    |FDRE_1  |     1|
|17    |FDSE    |     2|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:23 . Memory (MB): peak = 675.934 ; gain = 426.809
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:27 . Memory (MB): peak = 675.934 ; gain = 427.680
