INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10/LAB10.srcs/TB_AddSubUnitBit_4/imports/sim_1/AddSubUnitBit_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AddSubUnitBit_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10/LAB10.srcs/TB_AddSubUnitBit_4/imports/LAB10/LAB10.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10/LAB10.srcs/TB_AddSubUnitBit_4/imports/LAB10/LAB10.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10/LAB10.srcs/TB_AddSubUnitBit_4/imports/LAB10/LAB10.sim/TB_AddSubUnitBit_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_AddSubUnitBit_4
