DECL|CecClockSelection|member|uint32_t CecClockSelection; /*!< CEC clock source
DECL|Clk48ClockSelection|member|uint32_t Clk48ClockSelection; /*!< Specifies 48Mhz clock source used by USB OTG FS, RNG and SDMMC
DECL|Dfsdm1AudioClockSelection|member|uint32_t Dfsdm1AudioClockSelection; /*!< DFSDM1 clock source
DECL|Dfsdm1ClockSelection|member|uint32_t Dfsdm1ClockSelection; /*!< DFSDM1 clock source
DECL|I2c1ClockSelection|member|uint32_t I2c1ClockSelection; /*!< I2C1 clock source
DECL|I2c2ClockSelection|member|uint32_t I2c2ClockSelection; /*!< I2C2 clock source
DECL|I2c3ClockSelection|member|uint32_t I2c3ClockSelection; /*!< I2C3 clock source
DECL|I2c4ClockSelection|member|uint32_t I2c4ClockSelection; /*!< I2C4 clock source
DECL|I2sClockSelection|member|uint32_t I2sClockSelection; /*!< Specifies I2S Clock source Selection.
DECL|IS_RCC_CECCLKSOURCE|macro|IS_RCC_CECCLKSOURCE
DECL|IS_RCC_CLK48SOURCE|macro|IS_RCC_CLK48SOURCE
DECL|IS_RCC_DFSDM1AUDIOCLKSOURCE|macro|IS_RCC_DFSDM1AUDIOCLKSOURCE
DECL|IS_RCC_DFSDM1CLKSOURCE|macro|IS_RCC_DFSDM1CLKSOURCE
DECL|IS_RCC_DSIBYTELANECLKSOURCE|macro|IS_RCC_DSIBYTELANECLKSOURCE
DECL|IS_RCC_I2C1CLKSOURCE|macro|IS_RCC_I2C1CLKSOURCE
DECL|IS_RCC_I2C2CLKSOURCE|macro|IS_RCC_I2C2CLKSOURCE
DECL|IS_RCC_I2C3CLKSOURCE|macro|IS_RCC_I2C3CLKSOURCE
DECL|IS_RCC_I2C4CLKSOURCE|macro|IS_RCC_I2C4CLKSOURCE
DECL|IS_RCC_I2SCLKSOURCE|macro|IS_RCC_I2SCLKSOURCE
DECL|IS_RCC_LPTIM1CLK|macro|IS_RCC_LPTIM1CLK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PLLI2SN_VALUE|macro|IS_RCC_PLLI2SN_VALUE
DECL|IS_RCC_PLLI2SP_VALUE|macro|IS_RCC_PLLI2SP_VALUE
DECL|IS_RCC_PLLI2SQ_VALUE|macro|IS_RCC_PLLI2SQ_VALUE
DECL|IS_RCC_PLLI2SR_VALUE|macro|IS_RCC_PLLI2SR_VALUE
DECL|IS_RCC_PLLI2S_DIVQ_VALUE|macro|IS_RCC_PLLI2S_DIVQ_VALUE
DECL|IS_RCC_PLLR_VALUE|macro|IS_RCC_PLLR_VALUE
DECL|IS_RCC_PLLSAIN_VALUE|macro|IS_RCC_PLLSAIN_VALUE
DECL|IS_RCC_PLLSAIP_VALUE|macro|IS_RCC_PLLSAIP_VALUE
DECL|IS_RCC_PLLSAIQ_VALUE|macro|IS_RCC_PLLSAIQ_VALUE
DECL|IS_RCC_PLLSAIR_VALUE|macro|IS_RCC_PLLSAIR_VALUE
DECL|IS_RCC_PLLSAI_DIVQ_VALUE|macro|IS_RCC_PLLSAI_DIVQ_VALUE
DECL|IS_RCC_PLLSAI_DIVR_VALUE|macro|IS_RCC_PLLSAI_DIVR_VALUE
DECL|IS_RCC_SAI1CLKSOURCE|macro|IS_RCC_SAI1CLKSOURCE
DECL|IS_RCC_SAI1CLKSOURCE|macro|IS_RCC_SAI1CLKSOURCE
DECL|IS_RCC_SAI2CLKSOURCE|macro|IS_RCC_SAI2CLKSOURCE
DECL|IS_RCC_SAI2CLKSOURCE|macro|IS_RCC_SAI2CLKSOURCE
DECL|IS_RCC_SDMMC1CLKSOURCE|macro|IS_RCC_SDMMC1CLKSOURCE
DECL|IS_RCC_SDMMC2CLKSOURCE|macro|IS_RCC_SDMMC2CLKSOURCE
DECL|IS_RCC_TIMPRES|macro|IS_RCC_TIMPRES
DECL|IS_RCC_UART4CLKSOURCE|macro|IS_RCC_UART4CLKSOURCE
DECL|IS_RCC_UART5CLKSOURCE|macro|IS_RCC_UART5CLKSOURCE
DECL|IS_RCC_UART7CLKSOURCE|macro|IS_RCC_UART7CLKSOURCE
DECL|IS_RCC_UART8CLKSOURCE|macro|IS_RCC_UART8CLKSOURCE
DECL|IS_RCC_USART1CLKSOURCE|macro|IS_RCC_USART1CLKSOURCE
DECL|IS_RCC_USART2CLKSOURCE|macro|IS_RCC_USART2CLKSOURCE
DECL|IS_RCC_USART3CLKSOURCE|macro|IS_RCC_USART3CLKSOURCE
DECL|IS_RCC_USART6CLKSOURCE|macro|IS_RCC_USART6CLKSOURCE
DECL|Lptim1ClockSelection|member|uint32_t Lptim1ClockSelection; /*!< Specifies LPTIM1 clock source
DECL|PLLI2SDivQ|member|uint32_t PLLI2SDivQ; /*!< Specifies the PLLI2S division factor for SAI1 clock.
DECL|PLLI2SN|member|uint32_t PLLI2SN; /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
DECL|PLLI2SP|member|uint32_t PLLI2SP; /*!< Specifies the division factor for SPDIF-RX clock.
DECL|PLLI2SQ|member|uint32_t PLLI2SQ; /*!< Specifies the division factor for SAI1 clock.
DECL|PLLI2SR|member|uint32_t PLLI2SR; /*!< Specifies the division factor for I2S clock.
DECL|PLLI2S|member|RCC_PLLI2SInitTypeDef PLLI2S; /*!< PLL I2S structure parameters.
DECL|PLLM|member|uint32_t PLLM; /*!< PLLM: Division factor for PLL VCO input clock.
DECL|PLLN|member|uint32_t PLLN; /*!< PLLN: Multiplication factor for PLL VCO output clock.
DECL|PLLP|member|uint32_t PLLP; /*!< PLLP: Division factor for main system clock (SYSCLK).
DECL|PLLQ|member|uint32_t PLLQ; /*!< PLLQ: Division factor for OTG FS, SDMMC and RNG clocks.
DECL|PLLR|member|uint32_t PLLR; /*!< PLLR: Division factor for DSI clock.
DECL|PLLSAIDivQ|member|uint32_t PLLSAIDivQ; /*!< Specifies the PLLI2S division factor for SAI1 clock.
DECL|PLLSAIDivR|member|uint32_t PLLSAIDivR; /*!< Specifies the PLLSAI division factor for LTDC clock.
DECL|PLLSAIN|member|uint32_t PLLSAIN; /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
DECL|PLLSAIP|member|uint32_t PLLSAIP; /*!< Specifies the division factor for 48MHz clock.
DECL|PLLSAIQ|member|uint32_t PLLSAIQ; /*!< Specifies the division factor for SAI1 clock.
DECL|PLLSAIR|member|uint32_t PLLSAIR; /*!< specifies the division factor for LTDC clock
DECL|PLLSAI|member|RCC_PLLSAIInitTypeDef PLLSAI; /*!< PLL SAI structure parameters.
DECL|PLLSource|member|uint32_t PLLSource; /*!< RCC_PLLSource: PLL entry clock source.
DECL|PLLState|member|uint32_t PLLState; /*!< The new state of the PLL.
DECL|PeriphClockSelection|member|uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
DECL|RCC_CECCLKSOURCE_HSI|macro|RCC_CECCLKSOURCE_HSI
DECL|RCC_CECCLKSOURCE_LSE|macro|RCC_CECCLKSOURCE_LSE
DECL|RCC_CLK48SOURCE_PLLSAIP|macro|RCC_CLK48SOURCE_PLLSAIP
DECL|RCC_CLK48SOURCE_PLL|macro|RCC_CLK48SOURCE_PLL
DECL|RCC_DFSDM1AUDIOCLKSOURCE_SAI1|macro|RCC_DFSDM1AUDIOCLKSOURCE_SAI1
DECL|RCC_DFSDM1AUDIOCLKSOURCE_SAI2|macro|RCC_DFSDM1AUDIOCLKSOURCE_SAI2
DECL|RCC_DFSDM1CLKSOURCE_PCLK|macro|RCC_DFSDM1CLKSOURCE_PCLK
DECL|RCC_DFSDM1CLKSOURCE_SYSCLK|macro|RCC_DFSDM1CLKSOURCE_SYSCLK
DECL|RCC_DSICLKSOURCE_DSIPHY|macro|RCC_DSICLKSOURCE_DSIPHY
DECL|RCC_DSICLKSOURCE_PLLR|macro|RCC_DSICLKSOURCE_PLLR
DECL|RCC_I2C1CLKSOURCE_HSI|macro|RCC_I2C1CLKSOURCE_HSI
DECL|RCC_I2C1CLKSOURCE_PCLK1|macro|RCC_I2C1CLKSOURCE_PCLK1
DECL|RCC_I2C1CLKSOURCE_SYSCLK|macro|RCC_I2C1CLKSOURCE_SYSCLK
DECL|RCC_I2C2CLKSOURCE_HSI|macro|RCC_I2C2CLKSOURCE_HSI
DECL|RCC_I2C2CLKSOURCE_PCLK1|macro|RCC_I2C2CLKSOURCE_PCLK1
DECL|RCC_I2C2CLKSOURCE_SYSCLK|macro|RCC_I2C2CLKSOURCE_SYSCLK
DECL|RCC_I2C3CLKSOURCE_HSI|macro|RCC_I2C3CLKSOURCE_HSI
DECL|RCC_I2C3CLKSOURCE_PCLK1|macro|RCC_I2C3CLKSOURCE_PCLK1
DECL|RCC_I2C3CLKSOURCE_SYSCLK|macro|RCC_I2C3CLKSOURCE_SYSCLK
DECL|RCC_I2C4CLKSOURCE_HSI|macro|RCC_I2C4CLKSOURCE_HSI
DECL|RCC_I2C4CLKSOURCE_PCLK1|macro|RCC_I2C4CLKSOURCE_PCLK1
DECL|RCC_I2C4CLKSOURCE_SYSCLK|macro|RCC_I2C4CLKSOURCE_SYSCLK
DECL|RCC_I2SCLKSOURCE_EXT|macro|RCC_I2SCLKSOURCE_EXT
DECL|RCC_I2SCLKSOURCE_PLLI2S|macro|RCC_I2SCLKSOURCE_PLLI2S
DECL|RCC_LPTIM1CLKSOURCE_HSI|macro|RCC_LPTIM1CLKSOURCE_HSI
DECL|RCC_LPTIM1CLKSOURCE_LSE|macro|RCC_LPTIM1CLKSOURCE_LSE
DECL|RCC_LPTIM1CLKSOURCE_LSI|macro|RCC_LPTIM1CLKSOURCE_LSI
DECL|RCC_LPTIM1CLKSOURCE_PCLK|macro|RCC_LPTIM1CLKSOURCE_PCLK
DECL|RCC_PERIPHCLK_CEC|macro|RCC_PERIPHCLK_CEC
DECL|RCC_PERIPHCLK_CLK48|macro|RCC_PERIPHCLK_CLK48
DECL|RCC_PERIPHCLK_DFSDM1_AUDIO|macro|RCC_PERIPHCLK_DFSDM1_AUDIO
DECL|RCC_PERIPHCLK_DFSDM1|macro|RCC_PERIPHCLK_DFSDM1
DECL|RCC_PERIPHCLK_I2C1|macro|RCC_PERIPHCLK_I2C1
DECL|RCC_PERIPHCLK_I2C2|macro|RCC_PERIPHCLK_I2C2
DECL|RCC_PERIPHCLK_I2C3|macro|RCC_PERIPHCLK_I2C3
DECL|RCC_PERIPHCLK_I2C4|macro|RCC_PERIPHCLK_I2C4
DECL|RCC_PERIPHCLK_I2S|macro|RCC_PERIPHCLK_I2S
DECL|RCC_PERIPHCLK_LPTIM1|macro|RCC_PERIPHCLK_LPTIM1
DECL|RCC_PERIPHCLK_LTDC|macro|RCC_PERIPHCLK_LTDC
DECL|RCC_PERIPHCLK_PLLI2S|macro|RCC_PERIPHCLK_PLLI2S
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_SAI1|macro|RCC_PERIPHCLK_SAI1
DECL|RCC_PERIPHCLK_SAI2|macro|RCC_PERIPHCLK_SAI2
DECL|RCC_PERIPHCLK_SDMMC1|macro|RCC_PERIPHCLK_SDMMC1
DECL|RCC_PERIPHCLK_SDMMC2|macro|RCC_PERIPHCLK_SDMMC2
DECL|RCC_PERIPHCLK_SPDIFRX|macro|RCC_PERIPHCLK_SPDIFRX
DECL|RCC_PERIPHCLK_TIM|macro|RCC_PERIPHCLK_TIM
DECL|RCC_PERIPHCLK_UART4|macro|RCC_PERIPHCLK_UART4
DECL|RCC_PERIPHCLK_UART5|macro|RCC_PERIPHCLK_UART5
DECL|RCC_PERIPHCLK_UART7|macro|RCC_PERIPHCLK_UART7
DECL|RCC_PERIPHCLK_UART8|macro|RCC_PERIPHCLK_UART8
DECL|RCC_PERIPHCLK_USART1|macro|RCC_PERIPHCLK_USART1
DECL|RCC_PERIPHCLK_USART2|macro|RCC_PERIPHCLK_USART2
DECL|RCC_PERIPHCLK_USART3|macro|RCC_PERIPHCLK_USART3
DECL|RCC_PERIPHCLK_USART6|macro|RCC_PERIPHCLK_USART6
DECL|RCC_PLLI2SInitTypeDef|typedef|}RCC_PLLI2SInitTypeDef;
DECL|RCC_PLLI2SP_DIV2|macro|RCC_PLLI2SP_DIV2
DECL|RCC_PLLI2SP_DIV4|macro|RCC_PLLI2SP_DIV4
DECL|RCC_PLLI2SP_DIV6|macro|RCC_PLLI2SP_DIV6
DECL|RCC_PLLI2SP_DIV8|macro|RCC_PLLI2SP_DIV8
DECL|RCC_PLLInitTypeDef|typedef|}RCC_PLLInitTypeDef;
DECL|RCC_PLLSAIDIVR_16|macro|RCC_PLLSAIDIVR_16
DECL|RCC_PLLSAIDIVR_2|macro|RCC_PLLSAIDIVR_2
DECL|RCC_PLLSAIDIVR_4|macro|RCC_PLLSAIDIVR_4
DECL|RCC_PLLSAIDIVR_8|macro|RCC_PLLSAIDIVR_8
DECL|RCC_PLLSAIInitTypeDef|typedef|}RCC_PLLSAIInitTypeDef;
DECL|RCC_PLLSAIP_DIV2|macro|RCC_PLLSAIP_DIV2
DECL|RCC_PLLSAIP_DIV4|macro|RCC_PLLSAIP_DIV4
DECL|RCC_PLLSAIP_DIV6|macro|RCC_PLLSAIP_DIV6
DECL|RCC_PLLSAIP_DIV8|macro|RCC_PLLSAIP_DIV8
DECL|RCC_PeriphCLKInitTypeDef|typedef|}RCC_PeriphCLKInitTypeDef;
DECL|RCC_SAI1CLKSOURCE_PIN|macro|RCC_SAI1CLKSOURCE_PIN
DECL|RCC_SAI1CLKSOURCE_PLLI2S|macro|RCC_SAI1CLKSOURCE_PLLI2S
DECL|RCC_SAI1CLKSOURCE_PLLSAI|macro|RCC_SAI1CLKSOURCE_PLLSAI
DECL|RCC_SAI1CLKSOURCE_PLLSRC|macro|RCC_SAI1CLKSOURCE_PLLSRC
DECL|RCC_SAI2CLKSOURCE_PIN|macro|RCC_SAI2CLKSOURCE_PIN
DECL|RCC_SAI2CLKSOURCE_PLLI2S|macro|RCC_SAI2CLKSOURCE_PLLI2S
DECL|RCC_SAI2CLKSOURCE_PLLSAI|macro|RCC_SAI2CLKSOURCE_PLLSAI
DECL|RCC_SAI2CLKSOURCE_PLLSRC|macro|RCC_SAI2CLKSOURCE_PLLSRC
DECL|RCC_SDMMC1CLKSOURCE_CLK48|macro|RCC_SDMMC1CLKSOURCE_CLK48
DECL|RCC_SDMMC1CLKSOURCE_SYSCLK|macro|RCC_SDMMC1CLKSOURCE_SYSCLK
DECL|RCC_SDMMC2CLKSOURCE_CLK48|macro|RCC_SDMMC2CLKSOURCE_CLK48
DECL|RCC_SDMMC2CLKSOURCE_SYSCLK|macro|RCC_SDMMC2CLKSOURCE_SYSCLK
DECL|RCC_TIMPRES_ACTIVATED|macro|RCC_TIMPRES_ACTIVATED
DECL|RCC_TIMPRES_DESACTIVATED|macro|RCC_TIMPRES_DESACTIVATED
DECL|RCC_UART4CLKSOURCE_HSI|macro|RCC_UART4CLKSOURCE_HSI
DECL|RCC_UART4CLKSOURCE_LSE|macro|RCC_UART4CLKSOURCE_LSE
DECL|RCC_UART4CLKSOURCE_PCLK1|macro|RCC_UART4CLKSOURCE_PCLK1
DECL|RCC_UART4CLKSOURCE_SYSCLK|macro|RCC_UART4CLKSOURCE_SYSCLK
DECL|RCC_UART5CLKSOURCE_HSI|macro|RCC_UART5CLKSOURCE_HSI
DECL|RCC_UART5CLKSOURCE_LSE|macro|RCC_UART5CLKSOURCE_LSE
DECL|RCC_UART5CLKSOURCE_PCLK1|macro|RCC_UART5CLKSOURCE_PCLK1
DECL|RCC_UART5CLKSOURCE_SYSCLK|macro|RCC_UART5CLKSOURCE_SYSCLK
DECL|RCC_UART7CLKSOURCE_HSI|macro|RCC_UART7CLKSOURCE_HSI
DECL|RCC_UART7CLKSOURCE_LSE|macro|RCC_UART7CLKSOURCE_LSE
DECL|RCC_UART7CLKSOURCE_PCLK1|macro|RCC_UART7CLKSOURCE_PCLK1
DECL|RCC_UART7CLKSOURCE_SYSCLK|macro|RCC_UART7CLKSOURCE_SYSCLK
DECL|RCC_UART8CLKSOURCE_HSI|macro|RCC_UART8CLKSOURCE_HSI
DECL|RCC_UART8CLKSOURCE_LSE|macro|RCC_UART8CLKSOURCE_LSE
DECL|RCC_UART8CLKSOURCE_PCLK1|macro|RCC_UART8CLKSOURCE_PCLK1
DECL|RCC_UART8CLKSOURCE_SYSCLK|macro|RCC_UART8CLKSOURCE_SYSCLK
DECL|RCC_USART1CLKSOURCE_HSI|macro|RCC_USART1CLKSOURCE_HSI
DECL|RCC_USART1CLKSOURCE_LSE|macro|RCC_USART1CLKSOURCE_LSE
DECL|RCC_USART1CLKSOURCE_PCLK2|macro|RCC_USART1CLKSOURCE_PCLK2
DECL|RCC_USART1CLKSOURCE_SYSCLK|macro|RCC_USART1CLKSOURCE_SYSCLK
DECL|RCC_USART2CLKSOURCE_HSI|macro|RCC_USART2CLKSOURCE_HSI
DECL|RCC_USART2CLKSOURCE_LSE|macro|RCC_USART2CLKSOURCE_LSE
DECL|RCC_USART2CLKSOURCE_PCLK1|macro|RCC_USART2CLKSOURCE_PCLK1
DECL|RCC_USART2CLKSOURCE_SYSCLK|macro|RCC_USART2CLKSOURCE_SYSCLK
DECL|RCC_USART3CLKSOURCE_HSI|macro|RCC_USART3CLKSOURCE_HSI
DECL|RCC_USART3CLKSOURCE_LSE|macro|RCC_USART3CLKSOURCE_LSE
DECL|RCC_USART3CLKSOURCE_PCLK1|macro|RCC_USART3CLKSOURCE_PCLK1
DECL|RCC_USART3CLKSOURCE_SYSCLK|macro|RCC_USART3CLKSOURCE_SYSCLK
DECL|RCC_USART6CLKSOURCE_HSI|macro|RCC_USART6CLKSOURCE_HSI
DECL|RCC_USART6CLKSOURCE_LSE|macro|RCC_USART6CLKSOURCE_LSE
DECL|RCC_USART6CLKSOURCE_PCLK2|macro|RCC_USART6CLKSOURCE_PCLK2
DECL|RCC_USART6CLKSOURCE_SYSCLK|macro|RCC_USART6CLKSOURCE_SYSCLK
DECL|RTCClockSelection|member|uint32_t RTCClockSelection; /*!< Specifies RTC Clock source Selection.
DECL|Sai1ClockSelection|member|uint32_t Sai1ClockSelection; /*!< Specifies SAI1 Clock Prescalers Selection
DECL|Sai2ClockSelection|member|uint32_t Sai2ClockSelection; /*!< Specifies SAI2 Clock Prescalers Selection
DECL|Sdmmc1ClockSelection|member|uint32_t Sdmmc1ClockSelection; /*!< SDMMC1 clock source
DECL|Sdmmc2ClockSelection|member|uint32_t Sdmmc2ClockSelection; /*!< SDMMC2 clock source
DECL|TIMPresSelection|member|uint32_t TIMPresSelection; /*!< Specifies TIM Clock Prescalers Selection.
DECL|Uart4ClockSelection|member|uint32_t Uart4ClockSelection; /*!< UART4 clock source
DECL|Uart5ClockSelection|member|uint32_t Uart5ClockSelection; /*!< UART5 clock source
DECL|Uart7ClockSelection|member|uint32_t Uart7ClockSelection; /*!< UART7 clock source
DECL|Uart8ClockSelection|member|uint32_t Uart8ClockSelection; /*!< UART8 clock source
DECL|Usart1ClockSelection|member|uint32_t Usart1ClockSelection; /*!< USART1 clock source
DECL|Usart2ClockSelection|member|uint32_t Usart2ClockSelection; /*!< USART2 clock source
DECL|Usart3ClockSelection|member|uint32_t Usart3ClockSelection; /*!< USART3 clock source
DECL|Usart6ClockSelection|member|uint32_t Usart6ClockSelection; /*!< USART6 clock source
DECL|__HAL_RCC_ADC1_CLK_DISABLE|macro|__HAL_RCC_ADC1_CLK_DISABLE
DECL|__HAL_RCC_ADC1_CLK_ENABLE|macro|__HAL_RCC_ADC1_CLK_ENABLE
DECL|__HAL_RCC_ADC1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ADC1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ADC1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ADC1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ADC1_IS_CLK_DISABLED|macro|__HAL_RCC_ADC1_IS_CLK_DISABLED
DECL|__HAL_RCC_ADC1_IS_CLK_ENABLED|macro|__HAL_RCC_ADC1_IS_CLK_ENABLED
DECL|__HAL_RCC_ADC1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_ADC1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_ADC1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_ADC1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_ADC2_CLK_DISABLE|macro|__HAL_RCC_ADC2_CLK_DISABLE
DECL|__HAL_RCC_ADC2_CLK_ENABLE|macro|__HAL_RCC_ADC2_CLK_ENABLE
DECL|__HAL_RCC_ADC2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ADC2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ADC2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ADC2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ADC2_IS_CLK_DISABLED|macro|__HAL_RCC_ADC2_IS_CLK_DISABLED
DECL|__HAL_RCC_ADC2_IS_CLK_ENABLED|macro|__HAL_RCC_ADC2_IS_CLK_ENABLED
DECL|__HAL_RCC_ADC2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_ADC2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_ADC2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_ADC2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_ADC3_CLK_DISABLE|macro|__HAL_RCC_ADC3_CLK_DISABLE
DECL|__HAL_RCC_ADC3_CLK_ENABLE|macro|__HAL_RCC_ADC3_CLK_ENABLE
DECL|__HAL_RCC_ADC3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ADC3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ADC3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ADC3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ADC3_IS_CLK_DISABLED|macro|__HAL_RCC_ADC3_IS_CLK_DISABLED
DECL|__HAL_RCC_ADC3_IS_CLK_ENABLED|macro|__HAL_RCC_ADC3_IS_CLK_ENABLED
DECL|__HAL_RCC_ADC3_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_ADC3_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_ADC3_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_ADC3_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_ADC_FORCE_RESET|macro|__HAL_RCC_ADC_FORCE_RESET
DECL|__HAL_RCC_ADC_RELEASE_RESET|macro|__HAL_RCC_ADC_RELEASE_RESET
DECL|__HAL_RCC_AHB2_FORCE_RESET|macro|__HAL_RCC_AHB2_FORCE_RESET
DECL|__HAL_RCC_AHB2_RELEASE_RESET|macro|__HAL_RCC_AHB2_RELEASE_RESET
DECL|__HAL_RCC_AHB3_FORCE_RESET|macro|__HAL_RCC_AHB3_FORCE_RESET
DECL|__HAL_RCC_AHB3_RELEASE_RESET|macro|__HAL_RCC_AHB3_RELEASE_RESET
DECL|__HAL_RCC_AXI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_AXI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_AXI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_AXI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_AXI_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_AXI_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_AXI_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_AXI_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_BKPSRAM_CLK_DISABLE|macro|__HAL_RCC_BKPSRAM_CLK_DISABLE
DECL|__HAL_RCC_BKPSRAM_CLK_ENABLE|macro|__HAL_RCC_BKPSRAM_CLK_ENABLE
DECL|__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE|macro|__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE|macro|__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_BKPSRAM_IS_CLK_DISABLED|macro|__HAL_RCC_BKPSRAM_IS_CLK_DISABLED
DECL|__HAL_RCC_BKPSRAM_IS_CLK_ENABLED|macro|__HAL_RCC_BKPSRAM_IS_CLK_ENABLED
DECL|__HAL_RCC_BKPSRAM_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_BKPSRAM_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_BKPSRAM_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_BKPSRAM_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_CAN1_CLK_DISABLE|macro|__HAL_RCC_CAN1_CLK_DISABLE
DECL|__HAL_RCC_CAN1_CLK_ENABLE|macro|__HAL_RCC_CAN1_CLK_ENABLE
DECL|__HAL_RCC_CAN1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CAN1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CAN1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CAN1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CAN1_FORCE_RESET|macro|__HAL_RCC_CAN1_FORCE_RESET
DECL|__HAL_RCC_CAN1_IS_CLK_DISABLED|macro|__HAL_RCC_CAN1_IS_CLK_DISABLED
DECL|__HAL_RCC_CAN1_IS_CLK_ENABLED|macro|__HAL_RCC_CAN1_IS_CLK_ENABLED
DECL|__HAL_RCC_CAN1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_CAN1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_CAN1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_CAN1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_CAN1_RELEASE_RESET|macro|__HAL_RCC_CAN1_RELEASE_RESET
DECL|__HAL_RCC_CAN2_CLK_DISABLE|macro|__HAL_RCC_CAN2_CLK_DISABLE
DECL|__HAL_RCC_CAN2_CLK_ENABLE|macro|__HAL_RCC_CAN2_CLK_ENABLE
DECL|__HAL_RCC_CAN2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CAN2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CAN2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CAN2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CAN2_FORCE_RESET|macro|__HAL_RCC_CAN2_FORCE_RESET
DECL|__HAL_RCC_CAN2_IS_CLK_DISABLED|macro|__HAL_RCC_CAN2_IS_CLK_DISABLED
DECL|__HAL_RCC_CAN2_IS_CLK_ENABLED|macro|__HAL_RCC_CAN2_IS_CLK_ENABLED
DECL|__HAL_RCC_CAN2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_CAN2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_CAN2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_CAN2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_CAN2_RELEASE_RESET|macro|__HAL_RCC_CAN2_RELEASE_RESET
DECL|__HAL_RCC_CAN3_CLK_DISABLE|macro|__HAL_RCC_CAN3_CLK_DISABLE
DECL|__HAL_RCC_CAN3_CLK_ENABLE|macro|__HAL_RCC_CAN3_CLK_ENABLE
DECL|__HAL_RCC_CAN3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CAN3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CAN3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CAN3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CAN3_FORCE_RESET|macro|__HAL_RCC_CAN3_FORCE_RESET
DECL|__HAL_RCC_CAN3_IS_CLK_DISABLED|macro|__HAL_RCC_CAN3_IS_CLK_DISABLED
DECL|__HAL_RCC_CAN3_IS_CLK_ENABLED|macro|__HAL_RCC_CAN3_IS_CLK_ENABLED
DECL|__HAL_RCC_CAN3_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_CAN3_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_CAN3_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_CAN3_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_CAN3_RELEASE_RESET|macro|__HAL_RCC_CAN3_RELEASE_RESET
DECL|__HAL_RCC_CEC_CLK_DISABLE|macro|__HAL_RCC_CEC_CLK_DISABLE
DECL|__HAL_RCC_CEC_CLK_ENABLE|macro|__HAL_RCC_CEC_CLK_ENABLE
DECL|__HAL_RCC_CEC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CEC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CEC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CEC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CEC_CONFIG|macro|__HAL_RCC_CEC_CONFIG
DECL|__HAL_RCC_CEC_FORCE_RESET|macro|__HAL_RCC_CEC_FORCE_RESET
DECL|__HAL_RCC_CEC_IS_CLK_DISABLED|macro|__HAL_RCC_CEC_IS_CLK_DISABLED
DECL|__HAL_RCC_CEC_IS_CLK_ENABLED|macro|__HAL_RCC_CEC_IS_CLK_ENABLED
DECL|__HAL_RCC_CEC_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_CEC_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_CEC_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_CEC_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_CEC_RELEASE_RESET|macro|__HAL_RCC_CEC_RELEASE_RESET
DECL|__HAL_RCC_CLK48_CONFIG|macro|__HAL_RCC_CLK48_CONFIG
DECL|__HAL_RCC_CRYP_CLK_DISABLE|macro|__HAL_RCC_CRYP_CLK_DISABLE
DECL|__HAL_RCC_CRYP_CLK_ENABLE|macro|__HAL_RCC_CRYP_CLK_ENABLE
DECL|__HAL_RCC_CRYP_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CRYP_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CRYP_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CRYP_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CRYP_FORCE_RESET|macro|__HAL_RCC_CRYP_FORCE_RESET
DECL|__HAL_RCC_CRYP_IS_CLK_DISABLED|macro|__HAL_RCC_CRYP_IS_CLK_DISABLED
DECL|__HAL_RCC_CRYP_IS_CLK_ENABLED|macro|__HAL_RCC_CRYP_IS_CLK_ENABLED
DECL|__HAL_RCC_CRYP_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_CRYP_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_CRYP_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_CRYP_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_CRYP_RELEASE_RESET|macro|__HAL_RCC_CRYP_RELEASE_RESET
DECL|__HAL_RCC_DAC_CLK_DISABLE|macro|__HAL_RCC_DAC_CLK_DISABLE
DECL|__HAL_RCC_DAC_CLK_ENABLE|macro|__HAL_RCC_DAC_CLK_ENABLE
DECL|__HAL_RCC_DAC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DAC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DAC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DAC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DAC_FORCE_RESET|macro|__HAL_RCC_DAC_FORCE_RESET
DECL|__HAL_RCC_DAC_IS_CLK_DISABLED|macro|__HAL_RCC_DAC_IS_CLK_DISABLED
DECL|__HAL_RCC_DAC_IS_CLK_ENABLED|macro|__HAL_RCC_DAC_IS_CLK_ENABLED
DECL|__HAL_RCC_DAC_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_DAC_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_DAC_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_DAC_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_DAC_RELEASE_RESET|macro|__HAL_RCC_DAC_RELEASE_RESET
DECL|__HAL_RCC_DCMI_CLK_DISABLE|macro|__HAL_RCC_DCMI_CLK_DISABLE
DECL|__HAL_RCC_DCMI_CLK_ENABLE|macro|__HAL_RCC_DCMI_CLK_ENABLE
DECL|__HAL_RCC_DCMI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DCMI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DCMI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DCMI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DCMI_FORCE_RESET|macro|__HAL_RCC_DCMI_FORCE_RESET
DECL|__HAL_RCC_DCMI_IS_CLK_DISABLED|macro|__HAL_RCC_DCMI_IS_CLK_DISABLED
DECL|__HAL_RCC_DCMI_IS_CLK_ENABLED|macro|__HAL_RCC_DCMI_IS_CLK_ENABLED
DECL|__HAL_RCC_DCMI_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_DCMI_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_DCMI_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_DCMI_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_DCMI_RELEASE_RESET|macro|__HAL_RCC_DCMI_RELEASE_RESET
DECL|__HAL_RCC_DFSDM1AUDIO_CONFIG|macro|__HAL_RCC_DFSDM1AUDIO_CONFIG
DECL|__HAL_RCC_DFSDM1_CLK_DISABLE|macro|__HAL_RCC_DFSDM1_CLK_DISABLE
DECL|__HAL_RCC_DFSDM1_CLK_ENABLE|macro|__HAL_RCC_DFSDM1_CLK_ENABLE
DECL|__HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DFSDM1_CONFIG|macro|__HAL_RCC_DFSDM1_CONFIG
DECL|__HAL_RCC_DFSDM1_FORCE_RESET|macro|__HAL_RCC_DFSDM1_FORCE_RESET
DECL|__HAL_RCC_DFSDM1_IS_CLK_DISABLED|macro|__HAL_RCC_DFSDM1_IS_CLK_DISABLED
DECL|__HAL_RCC_DFSDM1_IS_CLK_ENABLED|macro|__HAL_RCC_DFSDM1_IS_CLK_ENABLED
DECL|__HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_DFSDM1_RELEASE_RESET|macro|__HAL_RCC_DFSDM1_RELEASE_RESET
DECL|__HAL_RCC_DMA2D_CLK_DISABLE|macro|__HAL_RCC_DMA2D_CLK_DISABLE
DECL|__HAL_RCC_DMA2D_CLK_ENABLE|macro|__HAL_RCC_DMA2D_CLK_ENABLE
DECL|__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DMA2D_FORCE_RESET|macro|__HAL_RCC_DMA2D_FORCE_RESET
DECL|__HAL_RCC_DMA2D_IS_CLK_DISABLED|macro|__HAL_RCC_DMA2D_IS_CLK_DISABLED
DECL|__HAL_RCC_DMA2D_IS_CLK_ENABLED|macro|__HAL_RCC_DMA2D_IS_CLK_ENABLED
DECL|__HAL_RCC_DMA2D_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_DMA2D_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_DMA2D_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_DMA2D_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_DMA2D_RELEASE_RESET|macro|__HAL_RCC_DMA2D_RELEASE_RESET
DECL|__HAL_RCC_DMA2_CLK_DISABLE|macro|__HAL_RCC_DMA2_CLK_DISABLE
DECL|__HAL_RCC_DMA2_CLK_ENABLE|macro|__HAL_RCC_DMA2_CLK_ENABLE
DECL|__HAL_RCC_DMA2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DMA2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DMA2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DMA2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DMA2_FORCE_RESET|macro|__HAL_RCC_DMA2_FORCE_RESET
DECL|__HAL_RCC_DMA2_IS_CLK_DISABLED|macro|__HAL_RCC_DMA2_IS_CLK_DISABLED
DECL|__HAL_RCC_DMA2_IS_CLK_ENABLED|macro|__HAL_RCC_DMA2_IS_CLK_ENABLED
DECL|__HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_DMA2_RELEASE_RESET|macro|__HAL_RCC_DMA2_RELEASE_RESET
DECL|__HAL_RCC_DSI_CLK_DISABLE|macro|__HAL_RCC_DSI_CLK_DISABLE
DECL|__HAL_RCC_DSI_CLK_ENABLE|macro|__HAL_RCC_DSI_CLK_ENABLE
DECL|__HAL_RCC_DSI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DSI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DSI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DSI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DSI_CONFIG|macro|__HAL_RCC_DSI_CONFIG
DECL|__HAL_RCC_DSI_FORCE_RESET|macro|__HAL_RCC_DSI_FORCE_RESET
DECL|__HAL_RCC_DSI_IS_CLK_DISABLED|macro|__HAL_RCC_DSI_IS_CLK_DISABLED
DECL|__HAL_RCC_DSI_IS_CLK_ENABLED|macro|__HAL_RCC_DSI_IS_CLK_ENABLED
DECL|__HAL_RCC_DSI_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_DSI_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_DSI_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_DSI_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_DSI_RELEASE_RESET|macro|__HAL_RCC_DSI_RELEASE_RESET
DECL|__HAL_RCC_DTCMRAMEN_CLK_DISABLE|macro|__HAL_RCC_DTCMRAMEN_CLK_DISABLE
DECL|__HAL_RCC_DTCMRAMEN_CLK_ENABLE|macro|__HAL_RCC_DTCMRAMEN_CLK_ENABLE
DECL|__HAL_RCC_DTCMRAMEN_IS_CLK_DISABLED|macro|__HAL_RCC_DTCMRAMEN_IS_CLK_DISABLED
DECL|__HAL_RCC_DTCMRAMEN_IS_CLK_ENABLED|macro|__HAL_RCC_DTCMRAMEN_IS_CLK_ENABLED
DECL|__HAL_RCC_DTCM_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DTCM_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DTCM_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DTCM_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DTCM_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_DTCM_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_DTCM_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_DTCM_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_ETHMACPTP_CLK_DISABLE|macro|__HAL_RCC_ETHMACPTP_CLK_DISABLE
DECL|__HAL_RCC_ETHMACPTP_CLK_ENABLE|macro|__HAL_RCC_ETHMACPTP_CLK_ENABLE
DECL|__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ETHMACPTP_IS_CLK_DISABLED|macro|__HAL_RCC_ETHMACPTP_IS_CLK_DISABLED
DECL|__HAL_RCC_ETHMACPTP_IS_CLK_ENABLED|macro|__HAL_RCC_ETHMACPTP_IS_CLK_ENABLED
DECL|__HAL_RCC_ETHMACPTP_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_ETHMACPTP_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_ETHMACPTP_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_ETHMACPTP_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_ETHMACRX_CLK_DISABLE|macro|__HAL_RCC_ETHMACRX_CLK_DISABLE
DECL|__HAL_RCC_ETHMACRX_CLK_ENABLE|macro|__HAL_RCC_ETHMACRX_CLK_ENABLE
DECL|__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ETHMACRX_IS_CLK_DISABLED|macro|__HAL_RCC_ETHMACRX_IS_CLK_DISABLED
DECL|__HAL_RCC_ETHMACRX_IS_CLK_ENABLED|macro|__HAL_RCC_ETHMACRX_IS_CLK_ENABLED
DECL|__HAL_RCC_ETHMACRX_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_ETHMACRX_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_ETHMACRX_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_ETHMACRX_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_ETHMACTX_CLK_DISABLE|macro|__HAL_RCC_ETHMACTX_CLK_DISABLE
DECL|__HAL_RCC_ETHMACTX_CLK_ENABLE|macro|__HAL_RCC_ETHMACTX_CLK_ENABLE
DECL|__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ETHMACTX_IS_CLK_DISABLED|macro|__HAL_RCC_ETHMACTX_IS_CLK_DISABLED
DECL|__HAL_RCC_ETHMACTX_IS_CLK_ENABLED|macro|__HAL_RCC_ETHMACTX_IS_CLK_ENABLED
DECL|__HAL_RCC_ETHMACTX_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_ETHMACTX_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_ETHMACTX_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_ETHMACTX_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_ETHMAC_CLK_DISABLE|macro|__HAL_RCC_ETHMAC_CLK_DISABLE
DECL|__HAL_RCC_ETHMAC_CLK_ENABLE|macro|__HAL_RCC_ETHMAC_CLK_ENABLE
DECL|__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ETHMAC_FORCE_RESET|macro|__HAL_RCC_ETHMAC_FORCE_RESET
DECL|__HAL_RCC_ETHMAC_IS_CLK_DISABLED|macro|__HAL_RCC_ETHMAC_IS_CLK_DISABLED
DECL|__HAL_RCC_ETHMAC_IS_CLK_ENABLED|macro|__HAL_RCC_ETHMAC_IS_CLK_ENABLED
DECL|__HAL_RCC_ETHMAC_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_ETHMAC_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_ETHMAC_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_ETHMAC_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_ETHMAC_RELEASE_RESET|macro|__HAL_RCC_ETHMAC_RELEASE_RESET
DECL|__HAL_RCC_ETH_CLK_DISABLE|macro|__HAL_RCC_ETH_CLK_DISABLE
DECL|__HAL_RCC_ETH_CLK_ENABLE|macro|__HAL_RCC_ETH_CLK_ENABLE
DECL|__HAL_RCC_ETH_IS_CLK_DISABLED|macro|__HAL_RCC_ETH_IS_CLK_DISABLED
DECL|__HAL_RCC_ETH_IS_CLK_ENABLED|macro|__HAL_RCC_ETH_IS_CLK_ENABLED
DECL|__HAL_RCC_FLITF_CLK_SLEEP_DISABLE|macro|__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_FLITF_CLK_SLEEP_ENABLE|macro|__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_FLITF_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_FLITF_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_FLITF_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_FLITF_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_FMC_CLK_DISABLE|macro|__HAL_RCC_FMC_CLK_DISABLE
DECL|__HAL_RCC_FMC_CLK_ENABLE|macro|__HAL_RCC_FMC_CLK_ENABLE
DECL|__HAL_RCC_FMC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_FMC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_FMC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_FMC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_FMC_FORCE_RESET|macro|__HAL_RCC_FMC_FORCE_RESET
DECL|__HAL_RCC_FMC_IS_CLK_DISABLED|macro|__HAL_RCC_FMC_IS_CLK_DISABLED
DECL|__HAL_RCC_FMC_IS_CLK_ENABLED|macro|__HAL_RCC_FMC_IS_CLK_ENABLED
DECL|__HAL_RCC_FMC_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_FMC_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_FMC_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_FMC_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_FMC_RELEASE_RESET|macro|__HAL_RCC_FMC_RELEASE_RESET
DECL|__HAL_RCC_GET_CEC_SOURCE|macro|__HAL_RCC_GET_CEC_SOURCE
DECL|__HAL_RCC_GET_CLK48_SOURCE|macro|__HAL_RCC_GET_CLK48_SOURCE
DECL|__HAL_RCC_GET_DFSDM1AUDIO_SOURCE|macro|__HAL_RCC_GET_DFSDM1AUDIO_SOURCE
DECL|__HAL_RCC_GET_DFSDM1_SOURCE|macro|__HAL_RCC_GET_DFSDM1_SOURCE
DECL|__HAL_RCC_GET_DSI_SOURCE|macro|__HAL_RCC_GET_DSI_SOURCE
DECL|__HAL_RCC_GET_I2C1_SOURCE|macro|__HAL_RCC_GET_I2C1_SOURCE
DECL|__HAL_RCC_GET_I2C2_SOURCE|macro|__HAL_RCC_GET_I2C2_SOURCE
DECL|__HAL_RCC_GET_I2C3_SOURCE|macro|__HAL_RCC_GET_I2C3_SOURCE
DECL|__HAL_RCC_GET_I2C4_SOURCE|macro|__HAL_RCC_GET_I2C4_SOURCE
DECL|__HAL_RCC_GET_I2SCLKSOURCE|macro|__HAL_RCC_GET_I2SCLKSOURCE
DECL|__HAL_RCC_GET_LPTIM1_SOURCE|macro|__HAL_RCC_GET_LPTIM1_SOURCE
DECL|__HAL_RCC_GET_SAI1_SOURCE|macro|__HAL_RCC_GET_SAI1_SOURCE
DECL|__HAL_RCC_GET_SAI2_SOURCE|macro|__HAL_RCC_GET_SAI2_SOURCE
DECL|__HAL_RCC_GET_SDMMC1_SOURCE|macro|__HAL_RCC_GET_SDMMC1_SOURCE
DECL|__HAL_RCC_GET_SDMMC2_SOURCE|macro|__HAL_RCC_GET_SDMMC2_SOURCE
DECL|__HAL_RCC_GET_UART4_SOURCE|macro|__HAL_RCC_GET_UART4_SOURCE
DECL|__HAL_RCC_GET_UART5_SOURCE|macro|__HAL_RCC_GET_UART5_SOURCE
DECL|__HAL_RCC_GET_UART7_SOURCE|macro|__HAL_RCC_GET_UART7_SOURCE
DECL|__HAL_RCC_GET_UART8_SOURCE|macro|__HAL_RCC_GET_UART8_SOURCE
DECL|__HAL_RCC_GET_USART1_SOURCE|macro|__HAL_RCC_GET_USART1_SOURCE
DECL|__HAL_RCC_GET_USART2_SOURCE|macro|__HAL_RCC_GET_USART2_SOURCE
DECL|__HAL_RCC_GET_USART3_SOURCE|macro|__HAL_RCC_GET_USART3_SOURCE
DECL|__HAL_RCC_GET_USART6_SOURCE|macro|__HAL_RCC_GET_USART6_SOURCE
DECL|__HAL_RCC_GPIOA_CLK_DISABLE|macro|__HAL_RCC_GPIOA_CLK_DISABLE
DECL|__HAL_RCC_GPIOA_CLK_ENABLE|macro|__HAL_RCC_GPIOA_CLK_ENABLE
DECL|__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOA_FORCE_RESET|macro|__HAL_RCC_GPIOA_FORCE_RESET
DECL|__HAL_RCC_GPIOA_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOA_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOA_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOA_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GPIOA_RELEASE_RESET|macro|__HAL_RCC_GPIOA_RELEASE_RESET
DECL|__HAL_RCC_GPIOB_CLK_DISABLE|macro|__HAL_RCC_GPIOB_CLK_DISABLE
DECL|__HAL_RCC_GPIOB_CLK_ENABLE|macro|__HAL_RCC_GPIOB_CLK_ENABLE
DECL|__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOB_FORCE_RESET|macro|__HAL_RCC_GPIOB_FORCE_RESET
DECL|__HAL_RCC_GPIOB_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOB_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOB_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOB_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GPIOB_RELEASE_RESET|macro|__HAL_RCC_GPIOB_RELEASE_RESET
DECL|__HAL_RCC_GPIOC_CLK_DISABLE|macro|__HAL_RCC_GPIOC_CLK_DISABLE
DECL|__HAL_RCC_GPIOC_CLK_ENABLE|macro|__HAL_RCC_GPIOC_CLK_ENABLE
DECL|__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOC_FORCE_RESET|macro|__HAL_RCC_GPIOC_FORCE_RESET
DECL|__HAL_RCC_GPIOC_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOC_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOC_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOC_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GPIOC_RELEASE_RESET|macro|__HAL_RCC_GPIOC_RELEASE_RESET
DECL|__HAL_RCC_GPIOD_CLK_DISABLE|macro|__HAL_RCC_GPIOD_CLK_DISABLE
DECL|__HAL_RCC_GPIOD_CLK_ENABLE|macro|__HAL_RCC_GPIOD_CLK_ENABLE
DECL|__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOD_FORCE_RESET|macro|__HAL_RCC_GPIOD_FORCE_RESET
DECL|__HAL_RCC_GPIOD_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOD_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOD_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOD_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GPIOD_RELEASE_RESET|macro|__HAL_RCC_GPIOD_RELEASE_RESET
DECL|__HAL_RCC_GPIOE_CLK_DISABLE|macro|__HAL_RCC_GPIOE_CLK_DISABLE
DECL|__HAL_RCC_GPIOE_CLK_ENABLE|macro|__HAL_RCC_GPIOE_CLK_ENABLE
DECL|__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOE_FORCE_RESET|macro|__HAL_RCC_GPIOE_FORCE_RESET
DECL|__HAL_RCC_GPIOE_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOE_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOE_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GPIOE_RELEASE_RESET|macro|__HAL_RCC_GPIOE_RELEASE_RESET
DECL|__HAL_RCC_GPIOF_CLK_DISABLE|macro|__HAL_RCC_GPIOF_CLK_DISABLE
DECL|__HAL_RCC_GPIOF_CLK_ENABLE|macro|__HAL_RCC_GPIOF_CLK_ENABLE
DECL|__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOF_FORCE_RESET|macro|__HAL_RCC_GPIOF_FORCE_RESET
DECL|__HAL_RCC_GPIOF_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOF_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOF_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOF_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOF_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GPIOF_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GPIOF_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GPIOF_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GPIOF_RELEASE_RESET|macro|__HAL_RCC_GPIOF_RELEASE_RESET
DECL|__HAL_RCC_GPIOG_CLK_DISABLE|macro|__HAL_RCC_GPIOG_CLK_DISABLE
DECL|__HAL_RCC_GPIOG_CLK_ENABLE|macro|__HAL_RCC_GPIOG_CLK_ENABLE
DECL|__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOG_FORCE_RESET|macro|__HAL_RCC_GPIOG_FORCE_RESET
DECL|__HAL_RCC_GPIOG_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOG_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOG_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOG_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOG_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GPIOG_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GPIOG_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GPIOG_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GPIOG_RELEASE_RESET|macro|__HAL_RCC_GPIOG_RELEASE_RESET
DECL|__HAL_RCC_GPIOH_CLK_DISABLE|macro|__HAL_RCC_GPIOH_CLK_DISABLE
DECL|__HAL_RCC_GPIOH_CLK_ENABLE|macro|__HAL_RCC_GPIOH_CLK_ENABLE
DECL|__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOH_FORCE_RESET|macro|__HAL_RCC_GPIOH_FORCE_RESET
DECL|__HAL_RCC_GPIOH_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOH_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOH_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOH_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GPIOH_RELEASE_RESET|macro|__HAL_RCC_GPIOH_RELEASE_RESET
DECL|__HAL_RCC_GPIOI_CLK_DISABLE|macro|__HAL_RCC_GPIOI_CLK_DISABLE
DECL|__HAL_RCC_GPIOI_CLK_ENABLE|macro|__HAL_RCC_GPIOI_CLK_ENABLE
DECL|__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOI_FORCE_RESET|macro|__HAL_RCC_GPIOI_FORCE_RESET
DECL|__HAL_RCC_GPIOI_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOI_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOI_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOI_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOI_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GPIOI_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GPIOI_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GPIOI_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GPIOI_RELEASE_RESET|macro|__HAL_RCC_GPIOI_RELEASE_RESET
DECL|__HAL_RCC_GPIOJ_CLK_DISABLE|macro|__HAL_RCC_GPIOJ_CLK_DISABLE
DECL|__HAL_RCC_GPIOJ_CLK_ENABLE|macro|__HAL_RCC_GPIOJ_CLK_ENABLE
DECL|__HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOJ_FORCE_RESET|macro|__HAL_RCC_GPIOJ_FORCE_RESET
DECL|__HAL_RCC_GPIOJ_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOJ_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOJ_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOJ_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOJ_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GPIOJ_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GPIOJ_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GPIOJ_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GPIOJ_RELEASE_RESET|macro|__HAL_RCC_GPIOJ_RELEASE_RESET
DECL|__HAL_RCC_GPIOK_CLK_DISABLE|macro|__HAL_RCC_GPIOK_CLK_DISABLE
DECL|__HAL_RCC_GPIOK_CLK_ENABLE|macro|__HAL_RCC_GPIOK_CLK_ENABLE
DECL|__HAL_RCC_GPIOK_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOK_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOK_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOK_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOK_FORCE_RESET|macro|__HAL_RCC_GPIOK_FORCE_RESET
DECL|__HAL_RCC_GPIOK_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOK_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOK_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOK_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOK_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_GPIOK_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_GPIOK_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_GPIOK_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_GPIOK_RELEASE_RESET|macro|__HAL_RCC_GPIOK_RELEASE_RESET
DECL|__HAL_RCC_HASH_CLK_DISABLE|macro|__HAL_RCC_HASH_CLK_DISABLE
DECL|__HAL_RCC_HASH_CLK_ENABLE|macro|__HAL_RCC_HASH_CLK_ENABLE
DECL|__HAL_RCC_HASH_CLK_SLEEP_DISABLE|macro|__HAL_RCC_HASH_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_HASH_CLK_SLEEP_ENABLE|macro|__HAL_RCC_HASH_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_HASH_FORCE_RESET|macro|__HAL_RCC_HASH_FORCE_RESET
DECL|__HAL_RCC_HASH_IS_CLK_DISABLED|macro|__HAL_RCC_HASH_IS_CLK_DISABLED
DECL|__HAL_RCC_HASH_IS_CLK_ENABLED|macro|__HAL_RCC_HASH_IS_CLK_ENABLED
DECL|__HAL_RCC_HASH_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_HASH_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_HASH_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_HASH_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_HASH_RELEASE_RESET|macro|__HAL_RCC_HASH_RELEASE_RESET
DECL|__HAL_RCC_I2C1_CLK_DISABLE|macro|__HAL_RCC_I2C1_CLK_DISABLE
DECL|__HAL_RCC_I2C1_CLK_ENABLE|macro|__HAL_RCC_I2C1_CLK_ENABLE
DECL|__HAL_RCC_I2C1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_I2C1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_I2C1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_I2C1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_I2C1_CONFIG|macro|__HAL_RCC_I2C1_CONFIG
DECL|__HAL_RCC_I2C1_FORCE_RESET|macro|__HAL_RCC_I2C1_FORCE_RESET
DECL|__HAL_RCC_I2C1_IS_CLK_DISABLED|macro|__HAL_RCC_I2C1_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C1_IS_CLK_ENABLED|macro|__HAL_RCC_I2C1_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_I2C1_RELEASE_RESET|macro|__HAL_RCC_I2C1_RELEASE_RESET
DECL|__HAL_RCC_I2C2_CLK_DISABLE|macro|__HAL_RCC_I2C2_CLK_DISABLE
DECL|__HAL_RCC_I2C2_CLK_ENABLE|macro|__HAL_RCC_I2C2_CLK_ENABLE
DECL|__HAL_RCC_I2C2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_I2C2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_I2C2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_I2C2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_I2C2_CONFIG|macro|__HAL_RCC_I2C2_CONFIG
DECL|__HAL_RCC_I2C2_FORCE_RESET|macro|__HAL_RCC_I2C2_FORCE_RESET
DECL|__HAL_RCC_I2C2_IS_CLK_DISABLED|macro|__HAL_RCC_I2C2_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C2_IS_CLK_ENABLED|macro|__HAL_RCC_I2C2_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_I2C2_RELEASE_RESET|macro|__HAL_RCC_I2C2_RELEASE_RESET
DECL|__HAL_RCC_I2C3_CLK_DISABLE|macro|__HAL_RCC_I2C3_CLK_DISABLE
DECL|__HAL_RCC_I2C3_CLK_ENABLE|macro|__HAL_RCC_I2C3_CLK_ENABLE
DECL|__HAL_RCC_I2C3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_I2C3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_I2C3_CONFIG|macro|__HAL_RCC_I2C3_CONFIG
DECL|__HAL_RCC_I2C3_FORCE_RESET|macro|__HAL_RCC_I2C3_FORCE_RESET
DECL|__HAL_RCC_I2C3_IS_CLK_DISABLED|macro|__HAL_RCC_I2C3_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C3_IS_CLK_ENABLED|macro|__HAL_RCC_I2C3_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_I2C3_RELEASE_RESET|macro|__HAL_RCC_I2C3_RELEASE_RESET
DECL|__HAL_RCC_I2C4_CLK_DISABLE|macro|__HAL_RCC_I2C4_CLK_DISABLE
DECL|__HAL_RCC_I2C4_CLK_ENABLE|macro|__HAL_RCC_I2C4_CLK_ENABLE
DECL|__HAL_RCC_I2C4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_I2C4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_I2C4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_I2C4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_I2C4_CONFIG|macro|__HAL_RCC_I2C4_CONFIG
DECL|__HAL_RCC_I2C4_FORCE_RESET|macro|__HAL_RCC_I2C4_FORCE_RESET
DECL|__HAL_RCC_I2C4_IS_CLK_DISABLED|macro|__HAL_RCC_I2C4_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C4_IS_CLK_ENABLED|macro|__HAL_RCC_I2C4_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C4_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_I2C4_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_I2C4_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_I2C4_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_I2C4_RELEASE_RESET|macro|__HAL_RCC_I2C4_RELEASE_RESET
DECL|__HAL_RCC_JPEG_CLK_DISABLE|macro|__HAL_RCC_JPEG_CLK_DISABLE
DECL|__HAL_RCC_JPEG_CLK_ENABLE|macro|__HAL_RCC_JPEG_CLK_ENABLE
DECL|__HAL_RCC_JPEG_CLK_SLEEP_DISABLE|macro|__HAL_RCC_JPEG_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_JPEG_CLK_SLEEP_ENABLE|macro|__HAL_RCC_JPEG_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_JPEG_FORCE_RESET|macro|__HAL_RCC_JPEG_FORCE_RESET
DECL|__HAL_RCC_JPEG_IS_CLK_DISABLED|macro|__HAL_RCC_JPEG_IS_CLK_DISABLED
DECL|__HAL_RCC_JPEG_IS_CLK_ENABLED|macro|__HAL_RCC_JPEG_IS_CLK_ENABLED
DECL|__HAL_RCC_JPEG_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_JPEG_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_JPEG_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_JPEG_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_JPEG_RELEASE_RESET|macro|__HAL_RCC_JPEG_RELEASE_RESET
DECL|__HAL_RCC_LPTIM1_CLK_DISABLE|macro|__HAL_RCC_LPTIM1_CLK_DISABLE
DECL|__HAL_RCC_LPTIM1_CLK_ENABLE|macro|__HAL_RCC_LPTIM1_CLK_ENABLE
DECL|__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_LPTIM1_CONFIG|macro|__HAL_RCC_LPTIM1_CONFIG
DECL|__HAL_RCC_LPTIM1_FORCE_RESET|macro|__HAL_RCC_LPTIM1_FORCE_RESET
DECL|__HAL_RCC_LPTIM1_IS_CLK_DISABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_DISABLED
DECL|__HAL_RCC_LPTIM1_IS_CLK_ENABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_ENABLED
DECL|__HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_LPTIM1_RELEASE_RESET|macro|__HAL_RCC_LPTIM1_RELEASE_RESET
DECL|__HAL_RCC_LTDC_CLK_DISABLE|macro|__HAL_RCC_LTDC_CLK_DISABLE
DECL|__HAL_RCC_LTDC_CLK_ENABLE|macro|__HAL_RCC_LTDC_CLK_ENABLE
DECL|__HAL_RCC_LTDC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_LTDC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_LTDC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_LTDC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_LTDC_FORCE_RESET|macro|__HAL_RCC_LTDC_FORCE_RESET
DECL|__HAL_RCC_LTDC_IS_CLK_DISABLED|macro|__HAL_RCC_LTDC_IS_CLK_DISABLED
DECL|__HAL_RCC_LTDC_IS_CLK_ENABLED|macro|__HAL_RCC_LTDC_IS_CLK_ENABLED
DECL|__HAL_RCC_LTDC_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_LTDC_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_LTDC_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_LTDC_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_LTDC_RELEASE_RESET|macro|__HAL_RCC_LTDC_RELEASE_RESET
DECL|__HAL_RCC_MDIO_CLK_DISABLE|macro|__HAL_RCC_MDIO_CLK_DISABLE
DECL|__HAL_RCC_MDIO_CLK_ENABLE|macro|__HAL_RCC_MDIO_CLK_ENABLE
DECL|__HAL_RCC_MDIO_CLK_SLEEP_DISABLE|macro|__HAL_RCC_MDIO_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_MDIO_CLK_SLEEP_ENABLE|macro|__HAL_RCC_MDIO_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_MDIO_FORCE_RESET|macro|__HAL_RCC_MDIO_FORCE_RESET
DECL|__HAL_RCC_MDIO_IS_CLK_DISABLED|macro|__HAL_RCC_MDIO_IS_CLK_DISABLED
DECL|__HAL_RCC_MDIO_IS_CLK_ENABLED|macro|__HAL_RCC_MDIO_IS_CLK_ENABLED
DECL|__HAL_RCC_MDIO_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_MDIO_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_MDIO_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_MDIO_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_MDIO_RELEASE_RESET|macro|__HAL_RCC_MDIO_RELEASE_RESET
DECL|__HAL_RCC_PLLI2S_CONFIG|macro|__HAL_RCC_PLLI2S_CONFIG
DECL|__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG|macro|__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG
DECL|__HAL_RCC_PLLSAI_CLEAR_IT|macro|__HAL_RCC_PLLSAI_CLEAR_IT
DECL|__HAL_RCC_PLLSAI_CONFIG|macro|__HAL_RCC_PLLSAI_CONFIG
DECL|__HAL_RCC_PLLSAI_DISABLE_IT|macro|__HAL_RCC_PLLSAI_DISABLE_IT
DECL|__HAL_RCC_PLLSAI_DISABLE|macro|__HAL_RCC_PLLSAI_DISABLE
DECL|__HAL_RCC_PLLSAI_ENABLE_IT|macro|__HAL_RCC_PLLSAI_ENABLE_IT
DECL|__HAL_RCC_PLLSAI_ENABLE|macro|__HAL_RCC_PLLSAI_ENABLE
DECL|__HAL_RCC_PLLSAI_GET_FLAG|macro|__HAL_RCC_PLLSAI_GET_FLAG
DECL|__HAL_RCC_PLLSAI_GET_IT|macro|__HAL_RCC_PLLSAI_GET_IT
DECL|__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG|macro|__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG
DECL|__HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG|macro|__HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG
DECL|__HAL_RCC_PLL_CONFIG|macro|__HAL_RCC_PLL_CONFIG
DECL|__HAL_RCC_PLL_CONFIG|macro|__HAL_RCC_PLL_CONFIG
DECL|__HAL_RCC_QSPI_CLK_DISABLE|macro|__HAL_RCC_QSPI_CLK_DISABLE
DECL|__HAL_RCC_QSPI_CLK_ENABLE|macro|__HAL_RCC_QSPI_CLK_ENABLE
DECL|__HAL_RCC_QSPI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_QSPI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_QSPI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_QSPI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_QSPI_FORCE_RESET|macro|__HAL_RCC_QSPI_FORCE_RESET
DECL|__HAL_RCC_QSPI_IS_CLK_DISABLED|macro|__HAL_RCC_QSPI_IS_CLK_DISABLED
DECL|__HAL_RCC_QSPI_IS_CLK_ENABLED|macro|__HAL_RCC_QSPI_IS_CLK_ENABLED
DECL|__HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_QSPI_RELEASE_RESET|macro|__HAL_RCC_QSPI_RELEASE_RESET
DECL|__HAL_RCC_RNG_CLK_DISABLE|macro|__HAL_RCC_RNG_CLK_DISABLE
DECL|__HAL_RCC_RNG_CLK_ENABLE|macro|__HAL_RCC_RNG_CLK_ENABLE
DECL|__HAL_RCC_RNG_CLK_SLEEP_DISABLE|macro|__HAL_RCC_RNG_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_RNG_CLK_SLEEP_ENABLE|macro|__HAL_RCC_RNG_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_RNG_FORCE_RESET|macro|__HAL_RCC_RNG_FORCE_RESET
DECL|__HAL_RCC_RNG_IS_CLK_DISABLED|macro|__HAL_RCC_RNG_IS_CLK_DISABLED
DECL|__HAL_RCC_RNG_IS_CLK_ENABLED|macro|__HAL_RCC_RNG_IS_CLK_ENABLED
DECL|__HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_RNG_RELEASE_RESET|macro|__HAL_RCC_RNG_RELEASE_RESET
DECL|__HAL_RCC_RTC_CLK_DISABLE|macro|__HAL_RCC_RTC_CLK_DISABLE
DECL|__HAL_RCC_RTC_CLK_ENABLE|macro|__HAL_RCC_RTC_CLK_ENABLE
DECL|__HAL_RCC_RTC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_RTC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_RTC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_RTC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_RTC_IS_CLK_DISABLED|macro|__HAL_RCC_RTC_IS_CLK_DISABLED
DECL|__HAL_RCC_RTC_IS_CLK_ENABLED|macro|__HAL_RCC_RTC_IS_CLK_ENABLED
DECL|__HAL_RCC_RTC_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_RTC_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_RTC_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_RTC_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SAI1_CLK_DISABLE|macro|__HAL_RCC_SAI1_CLK_DISABLE
DECL|__HAL_RCC_SAI1_CLK_ENABLE|macro|__HAL_RCC_SAI1_CLK_ENABLE
DECL|__HAL_RCC_SAI1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SAI1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SAI1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SAI1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SAI1_CONFIG|macro|__HAL_RCC_SAI1_CONFIG
DECL|__HAL_RCC_SAI1_FORCE_RESET|macro|__HAL_RCC_SAI1_FORCE_RESET
DECL|__HAL_RCC_SAI1_IS_CLK_DISABLED|macro|__HAL_RCC_SAI1_IS_CLK_DISABLED
DECL|__HAL_RCC_SAI1_IS_CLK_ENABLED|macro|__HAL_RCC_SAI1_IS_CLK_ENABLED
DECL|__HAL_RCC_SAI1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SAI1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SAI1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SAI1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SAI1_RELEASE_RESET|macro|__HAL_RCC_SAI1_RELEASE_RESET
DECL|__HAL_RCC_SAI2_CLK_DISABLE|macro|__HAL_RCC_SAI2_CLK_DISABLE
DECL|__HAL_RCC_SAI2_CLK_ENABLE|macro|__HAL_RCC_SAI2_CLK_ENABLE
DECL|__HAL_RCC_SAI2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SAI2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SAI2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SAI2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SAI2_CONFIG|macro|__HAL_RCC_SAI2_CONFIG
DECL|__HAL_RCC_SAI2_FORCE_RESET|macro|__HAL_RCC_SAI2_FORCE_RESET
DECL|__HAL_RCC_SAI2_IS_CLK_DISABLED|macro|__HAL_RCC_SAI2_IS_CLK_DISABLED
DECL|__HAL_RCC_SAI2_IS_CLK_ENABLED|macro|__HAL_RCC_SAI2_IS_CLK_ENABLED
DECL|__HAL_RCC_SAI2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SAI2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SAI2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SAI2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SAI2_RELEASE_RESET|macro|__HAL_RCC_SAI2_RELEASE_RESET
DECL|__HAL_RCC_SDMMC1_CLK_DISABLE|macro|__HAL_RCC_SDMMC1_CLK_DISABLE
DECL|__HAL_RCC_SDMMC1_CLK_ENABLE|macro|__HAL_RCC_SDMMC1_CLK_ENABLE
DECL|__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SDMMC1_CONFIG|macro|__HAL_RCC_SDMMC1_CONFIG
DECL|__HAL_RCC_SDMMC1_FORCE_RESET|macro|__HAL_RCC_SDMMC1_FORCE_RESET
DECL|__HAL_RCC_SDMMC1_IS_CLK_DISABLED|macro|__HAL_RCC_SDMMC1_IS_CLK_DISABLED
DECL|__HAL_RCC_SDMMC1_IS_CLK_ENABLED|macro|__HAL_RCC_SDMMC1_IS_CLK_ENABLED
DECL|__HAL_RCC_SDMMC1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SDMMC1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SDMMC1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SDMMC1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SDMMC1_RELEASE_RESET|macro|__HAL_RCC_SDMMC1_RELEASE_RESET
DECL|__HAL_RCC_SDMMC2_CLK_DISABLE|macro|__HAL_RCC_SDMMC2_CLK_DISABLE
DECL|__HAL_RCC_SDMMC2_CLK_ENABLE|macro|__HAL_RCC_SDMMC2_CLK_ENABLE
DECL|__HAL_RCC_SDMMC2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SDMMC2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SDMMC2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SDMMC2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SDMMC2_CONFIG|macro|__HAL_RCC_SDMMC2_CONFIG
DECL|__HAL_RCC_SDMMC2_FORCE_RESET|macro|__HAL_RCC_SDMMC2_FORCE_RESET
DECL|__HAL_RCC_SDMMC2_IS_CLK_DISABLED|macro|__HAL_RCC_SDMMC2_IS_CLK_DISABLED
DECL|__HAL_RCC_SDMMC2_IS_CLK_ENABLED|macro|__HAL_RCC_SDMMC2_IS_CLK_ENABLED
DECL|__HAL_RCC_SDMMC2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SDMMC2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SDMMC2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SDMMC2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SDMMC2_RELEASE_RESET|macro|__HAL_RCC_SDMMC2_RELEASE_RESET
DECL|__HAL_RCC_SPDIFRX_CLK_DISABLE|macro|__HAL_RCC_SPDIFRX_CLK_DISABLE
DECL|__HAL_RCC_SPDIFRX_CLK_ENABLE|macro|__HAL_RCC_SPDIFRX_CLK_ENABLE
DECL|__HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPDIFRX_FORCE_RESET|macro|__HAL_RCC_SPDIFRX_FORCE_RESET
DECL|__HAL_RCC_SPDIFRX_IS_CLK_DISABLED|macro|__HAL_RCC_SPDIFRX_IS_CLK_DISABLED
DECL|__HAL_RCC_SPDIFRX_IS_CLK_ENABLED|macro|__HAL_RCC_SPDIFRX_IS_CLK_ENABLED
DECL|__HAL_RCC_SPDIFRX_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SPDIFRX_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SPDIFRX_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SPDIFRX_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SPDIFRX_RELEASE_RESET|macro|__HAL_RCC_SPDIFRX_RELEASE_RESET
DECL|__HAL_RCC_SPI1_CLK_DISABLE|macro|__HAL_RCC_SPI1_CLK_DISABLE
DECL|__HAL_RCC_SPI1_CLK_ENABLE|macro|__HAL_RCC_SPI1_CLK_ENABLE
DECL|__HAL_RCC_SPI1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI1_FORCE_RESET|macro|__HAL_RCC_SPI1_FORCE_RESET
DECL|__HAL_RCC_SPI1_IS_CLK_DISABLED|macro|__HAL_RCC_SPI1_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI1_IS_CLK_ENABLED|macro|__HAL_RCC_SPI1_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SPI1_RELEASE_RESET|macro|__HAL_RCC_SPI1_RELEASE_RESET
DECL|__HAL_RCC_SPI2_CLK_DISABLE|macro|__HAL_RCC_SPI2_CLK_DISABLE
DECL|__HAL_RCC_SPI2_CLK_ENABLE|macro|__HAL_RCC_SPI2_CLK_ENABLE
DECL|__HAL_RCC_SPI2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI2_FORCE_RESET|macro|__HAL_RCC_SPI2_FORCE_RESET
DECL|__HAL_RCC_SPI2_IS_CLK_DISABLED|macro|__HAL_RCC_SPI2_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI2_IS_CLK_ENABLED|macro|__HAL_RCC_SPI2_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SPI2_RELEASE_RESET|macro|__HAL_RCC_SPI2_RELEASE_RESET
DECL|__HAL_RCC_SPI3_CLK_DISABLE|macro|__HAL_RCC_SPI3_CLK_DISABLE
DECL|__HAL_RCC_SPI3_CLK_ENABLE|macro|__HAL_RCC_SPI3_CLK_ENABLE
DECL|__HAL_RCC_SPI3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI3_FORCE_RESET|macro|__HAL_RCC_SPI3_FORCE_RESET
DECL|__HAL_RCC_SPI3_IS_CLK_DISABLED|macro|__HAL_RCC_SPI3_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI3_IS_CLK_ENABLED|macro|__HAL_RCC_SPI3_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI3_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SPI3_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SPI3_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SPI3_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SPI3_RELEASE_RESET|macro|__HAL_RCC_SPI3_RELEASE_RESET
DECL|__HAL_RCC_SPI4_CLK_DISABLE|macro|__HAL_RCC_SPI4_CLK_DISABLE
DECL|__HAL_RCC_SPI4_CLK_ENABLE|macro|__HAL_RCC_SPI4_CLK_ENABLE
DECL|__HAL_RCC_SPI4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI4_FORCE_RESET|macro|__HAL_RCC_SPI4_FORCE_RESET
DECL|__HAL_RCC_SPI4_IS_CLK_DISABLED|macro|__HAL_RCC_SPI4_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI4_IS_CLK_ENABLED|macro|__HAL_RCC_SPI4_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI4_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SPI4_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SPI4_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SPI4_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SPI4_RELEASE_RESET|macro|__HAL_RCC_SPI4_RELEASE_RESET
DECL|__HAL_RCC_SPI5_CLK_DISABLE|macro|__HAL_RCC_SPI5_CLK_DISABLE
DECL|__HAL_RCC_SPI5_CLK_ENABLE|macro|__HAL_RCC_SPI5_CLK_ENABLE
DECL|__HAL_RCC_SPI5_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI5_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI5_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI5_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI5_FORCE_RESET|macro|__HAL_RCC_SPI5_FORCE_RESET
DECL|__HAL_RCC_SPI5_IS_CLK_DISABLED|macro|__HAL_RCC_SPI5_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI5_IS_CLK_ENABLED|macro|__HAL_RCC_SPI5_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI5_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SPI5_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SPI5_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SPI5_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SPI5_RELEASE_RESET|macro|__HAL_RCC_SPI5_RELEASE_RESET
DECL|__HAL_RCC_SPI6_CLK_DISABLE|macro|__HAL_RCC_SPI6_CLK_DISABLE
DECL|__HAL_RCC_SPI6_CLK_ENABLE|macro|__HAL_RCC_SPI6_CLK_ENABLE
DECL|__HAL_RCC_SPI6_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI6_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI6_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI6_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI6_FORCE_RESET|macro|__HAL_RCC_SPI6_FORCE_RESET
DECL|__HAL_RCC_SPI6_IS_CLK_DISABLED|macro|__HAL_RCC_SPI6_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI6_IS_CLK_ENABLED|macro|__HAL_RCC_SPI6_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI6_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SPI6_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SPI6_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SPI6_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SPI6_RELEASE_RESET|macro|__HAL_RCC_SPI6_RELEASE_RESET
DECL|__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SRAM1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SRAM1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SRAM1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SRAM1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SRAM2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_SRAM2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_SRAM2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_SRAM2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM10_CLK_DISABLE|macro|__HAL_RCC_TIM10_CLK_DISABLE
DECL|__HAL_RCC_TIM10_CLK_ENABLE|macro|__HAL_RCC_TIM10_CLK_ENABLE
DECL|__HAL_RCC_TIM10_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM10_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM10_FORCE_RESET|macro|__HAL_RCC_TIM10_FORCE_RESET
DECL|__HAL_RCC_TIM10_IS_CLK_DISABLED|macro|__HAL_RCC_TIM10_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM10_IS_CLK_ENABLED|macro|__HAL_RCC_TIM10_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM10_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM10_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM10_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM10_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM10_RELEASE_RESET|macro|__HAL_RCC_TIM10_RELEASE_RESET
DECL|__HAL_RCC_TIM11_CLK_DISABLE|macro|__HAL_RCC_TIM11_CLK_DISABLE
DECL|__HAL_RCC_TIM11_CLK_ENABLE|macro|__HAL_RCC_TIM11_CLK_ENABLE
DECL|__HAL_RCC_TIM11_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM11_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM11_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM11_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM11_FORCE_RESET|macro|__HAL_RCC_TIM11_FORCE_RESET
DECL|__HAL_RCC_TIM11_IS_CLK_DISABLED|macro|__HAL_RCC_TIM11_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM11_IS_CLK_ENABLED|macro|__HAL_RCC_TIM11_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM11_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM11_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM11_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM11_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM11_RELEASE_RESET|macro|__HAL_RCC_TIM11_RELEASE_RESET
DECL|__HAL_RCC_TIM12_CLK_DISABLE|macro|__HAL_RCC_TIM12_CLK_DISABLE
DECL|__HAL_RCC_TIM12_CLK_ENABLE|macro|__HAL_RCC_TIM12_CLK_ENABLE
DECL|__HAL_RCC_TIM12_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM12_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM12_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM12_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM12_FORCE_RESET|macro|__HAL_RCC_TIM12_FORCE_RESET
DECL|__HAL_RCC_TIM12_IS_CLK_DISABLED|macro|__HAL_RCC_TIM12_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM12_IS_CLK_ENABLED|macro|__HAL_RCC_TIM12_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM12_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM12_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM12_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM12_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM12_RELEASE_RESET|macro|__HAL_RCC_TIM12_RELEASE_RESET
DECL|__HAL_RCC_TIM13_CLK_DISABLE|macro|__HAL_RCC_TIM13_CLK_DISABLE
DECL|__HAL_RCC_TIM13_CLK_ENABLE|macro|__HAL_RCC_TIM13_CLK_ENABLE
DECL|__HAL_RCC_TIM13_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM13_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM13_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM13_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM13_FORCE_RESET|macro|__HAL_RCC_TIM13_FORCE_RESET
DECL|__HAL_RCC_TIM13_IS_CLK_DISABLED|macro|__HAL_RCC_TIM13_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM13_IS_CLK_ENABLED|macro|__HAL_RCC_TIM13_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM13_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM13_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM13_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM13_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM13_RELEASE_RESET|macro|__HAL_RCC_TIM13_RELEASE_RESET
DECL|__HAL_RCC_TIM14_CLK_DISABLE|macro|__HAL_RCC_TIM14_CLK_DISABLE
DECL|__HAL_RCC_TIM14_CLK_ENABLE|macro|__HAL_RCC_TIM14_CLK_ENABLE
DECL|__HAL_RCC_TIM14_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM14_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM14_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM14_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM14_FORCE_RESET|macro|__HAL_RCC_TIM14_FORCE_RESET
DECL|__HAL_RCC_TIM14_IS_CLK_DISABLED|macro|__HAL_RCC_TIM14_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM14_IS_CLK_ENABLED|macro|__HAL_RCC_TIM14_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM14_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM14_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM14_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM14_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM14_RELEASE_RESET|macro|__HAL_RCC_TIM14_RELEASE_RESET
DECL|__HAL_RCC_TIM1_CLK_DISABLE|macro|__HAL_RCC_TIM1_CLK_DISABLE
DECL|__HAL_RCC_TIM1_CLK_ENABLE|macro|__HAL_RCC_TIM1_CLK_ENABLE
DECL|__HAL_RCC_TIM1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM1_FORCE_RESET|macro|__HAL_RCC_TIM1_FORCE_RESET
DECL|__HAL_RCC_TIM1_IS_CLK_DISABLED|macro|__HAL_RCC_TIM1_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM1_IS_CLK_ENABLED|macro|__HAL_RCC_TIM1_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM1_RELEASE_RESET|macro|__HAL_RCC_TIM1_RELEASE_RESET
DECL|__HAL_RCC_TIM2_CLK_DISABLE|macro|__HAL_RCC_TIM2_CLK_DISABLE
DECL|__HAL_RCC_TIM2_CLK_ENABLE|macro|__HAL_RCC_TIM2_CLK_ENABLE
DECL|__HAL_RCC_TIM2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM2_FORCE_RESET|macro|__HAL_RCC_TIM2_FORCE_RESET
DECL|__HAL_RCC_TIM2_IS_CLK_DISABLED|macro|__HAL_RCC_TIM2_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM2_IS_CLK_ENABLED|macro|__HAL_RCC_TIM2_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM2_RELEASE_RESET|macro|__HAL_RCC_TIM2_RELEASE_RESET
DECL|__HAL_RCC_TIM3_CLK_DISABLE|macro|__HAL_RCC_TIM3_CLK_DISABLE
DECL|__HAL_RCC_TIM3_CLK_ENABLE|macro|__HAL_RCC_TIM3_CLK_ENABLE
DECL|__HAL_RCC_TIM3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM3_FORCE_RESET|macro|__HAL_RCC_TIM3_FORCE_RESET
DECL|__HAL_RCC_TIM3_IS_CLK_DISABLED|macro|__HAL_RCC_TIM3_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM3_IS_CLK_ENABLED|macro|__HAL_RCC_TIM3_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM3_RELEASE_RESET|macro|__HAL_RCC_TIM3_RELEASE_RESET
DECL|__HAL_RCC_TIM4_CLK_DISABLE|macro|__HAL_RCC_TIM4_CLK_DISABLE
DECL|__HAL_RCC_TIM4_CLK_ENABLE|macro|__HAL_RCC_TIM4_CLK_ENABLE
DECL|__HAL_RCC_TIM4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM4_FORCE_RESET|macro|__HAL_RCC_TIM4_FORCE_RESET
DECL|__HAL_RCC_TIM4_IS_CLK_DISABLED|macro|__HAL_RCC_TIM4_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM4_IS_CLK_ENABLED|macro|__HAL_RCC_TIM4_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM4_RELEASE_RESET|macro|__HAL_RCC_TIM4_RELEASE_RESET
DECL|__HAL_RCC_TIM5_CLK_DISABLE|macro|__HAL_RCC_TIM5_CLK_DISABLE
DECL|__HAL_RCC_TIM5_CLK_ENABLE|macro|__HAL_RCC_TIM5_CLK_ENABLE
DECL|__HAL_RCC_TIM5_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM5_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM5_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM5_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM5_FORCE_RESET|macro|__HAL_RCC_TIM5_FORCE_RESET
DECL|__HAL_RCC_TIM5_IS_CLK_DISABLED|macro|__HAL_RCC_TIM5_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM5_IS_CLK_ENABLED|macro|__HAL_RCC_TIM5_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM5_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM5_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM5_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM5_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM5_RELEASE_RESET|macro|__HAL_RCC_TIM5_RELEASE_RESET
DECL|__HAL_RCC_TIM6_CLK_DISABLE|macro|__HAL_RCC_TIM6_CLK_DISABLE
DECL|__HAL_RCC_TIM6_CLK_ENABLE|macro|__HAL_RCC_TIM6_CLK_ENABLE
DECL|__HAL_RCC_TIM6_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM6_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM6_FORCE_RESET|macro|__HAL_RCC_TIM6_FORCE_RESET
DECL|__HAL_RCC_TIM6_IS_CLK_DISABLED|macro|__HAL_RCC_TIM6_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM6_IS_CLK_ENABLED|macro|__HAL_RCC_TIM6_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM6_RELEASE_RESET|macro|__HAL_RCC_TIM6_RELEASE_RESET
DECL|__HAL_RCC_TIM7_CLK_DISABLE|macro|__HAL_RCC_TIM7_CLK_DISABLE
DECL|__HAL_RCC_TIM7_CLK_ENABLE|macro|__HAL_RCC_TIM7_CLK_ENABLE
DECL|__HAL_RCC_TIM7_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM7_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM7_FORCE_RESET|macro|__HAL_RCC_TIM7_FORCE_RESET
DECL|__HAL_RCC_TIM7_IS_CLK_DISABLED|macro|__HAL_RCC_TIM7_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM7_IS_CLK_ENABLED|macro|__HAL_RCC_TIM7_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM7_RELEASE_RESET|macro|__HAL_RCC_TIM7_RELEASE_RESET
DECL|__HAL_RCC_TIM8_CLK_DISABLE|macro|__HAL_RCC_TIM8_CLK_DISABLE
DECL|__HAL_RCC_TIM8_CLK_ENABLE|macro|__HAL_RCC_TIM8_CLK_ENABLE
DECL|__HAL_RCC_TIM8_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM8_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM8_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM8_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM8_FORCE_RESET|macro|__HAL_RCC_TIM8_FORCE_RESET
DECL|__HAL_RCC_TIM8_IS_CLK_DISABLED|macro|__HAL_RCC_TIM8_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM8_IS_CLK_ENABLED|macro|__HAL_RCC_TIM8_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM8_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM8_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM8_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM8_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM8_RELEASE_RESET|macro|__HAL_RCC_TIM8_RELEASE_RESET
DECL|__HAL_RCC_TIM9_CLK_DISABLE|macro|__HAL_RCC_TIM9_CLK_DISABLE
DECL|__HAL_RCC_TIM9_CLK_ENABLE|macro|__HAL_RCC_TIM9_CLK_ENABLE
DECL|__HAL_RCC_TIM9_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM9_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM9_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM9_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM9_FORCE_RESET|macro|__HAL_RCC_TIM9_FORCE_RESET
DECL|__HAL_RCC_TIM9_IS_CLK_DISABLED|macro|__HAL_RCC_TIM9_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM9_IS_CLK_ENABLED|macro|__HAL_RCC_TIM9_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM9_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_TIM9_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_TIM9_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_TIM9_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_TIM9_RELEASE_RESET|macro|__HAL_RCC_TIM9_RELEASE_RESET
DECL|__HAL_RCC_TIMCLKPRESCALER|macro|__HAL_RCC_TIMCLKPRESCALER
DECL|__HAL_RCC_UART4_CLK_DISABLE|macro|__HAL_RCC_UART4_CLK_DISABLE
DECL|__HAL_RCC_UART4_CLK_ENABLE|macro|__HAL_RCC_UART4_CLK_ENABLE
DECL|__HAL_RCC_UART4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_UART4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_UART4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_UART4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_UART4_CONFIG|macro|__HAL_RCC_UART4_CONFIG
DECL|__HAL_RCC_UART4_FORCE_RESET|macro|__HAL_RCC_UART4_FORCE_RESET
DECL|__HAL_RCC_UART4_IS_CLK_DISABLED|macro|__HAL_RCC_UART4_IS_CLK_DISABLED
DECL|__HAL_RCC_UART4_IS_CLK_ENABLED|macro|__HAL_RCC_UART4_IS_CLK_ENABLED
DECL|__HAL_RCC_UART4_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_UART4_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_UART4_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_UART4_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_UART4_RELEASE_RESET|macro|__HAL_RCC_UART4_RELEASE_RESET
DECL|__HAL_RCC_UART5_CLK_DISABLE|macro|__HAL_RCC_UART5_CLK_DISABLE
DECL|__HAL_RCC_UART5_CLK_ENABLE|macro|__HAL_RCC_UART5_CLK_ENABLE
DECL|__HAL_RCC_UART5_CLK_SLEEP_DISABLE|macro|__HAL_RCC_UART5_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_UART5_CLK_SLEEP_ENABLE|macro|__HAL_RCC_UART5_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_UART5_CONFIG|macro|__HAL_RCC_UART5_CONFIG
DECL|__HAL_RCC_UART5_FORCE_RESET|macro|__HAL_RCC_UART5_FORCE_RESET
DECL|__HAL_RCC_UART5_IS_CLK_DISABLED|macro|__HAL_RCC_UART5_IS_CLK_DISABLED
DECL|__HAL_RCC_UART5_IS_CLK_ENABLED|macro|__HAL_RCC_UART5_IS_CLK_ENABLED
DECL|__HAL_RCC_UART5_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_UART5_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_UART5_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_UART5_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_UART5_RELEASE_RESET|macro|__HAL_RCC_UART5_RELEASE_RESET
DECL|__HAL_RCC_UART7_CLK_DISABLE|macro|__HAL_RCC_UART7_CLK_DISABLE
DECL|__HAL_RCC_UART7_CLK_ENABLE|macro|__HAL_RCC_UART7_CLK_ENABLE
DECL|__HAL_RCC_UART7_CLK_SLEEP_DISABLE|macro|__HAL_RCC_UART7_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_UART7_CLK_SLEEP_ENABLE|macro|__HAL_RCC_UART7_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_UART7_CONFIG|macro|__HAL_RCC_UART7_CONFIG
DECL|__HAL_RCC_UART7_FORCE_RESET|macro|__HAL_RCC_UART7_FORCE_RESET
DECL|__HAL_RCC_UART7_IS_CLK_DISABLED|macro|__HAL_RCC_UART7_IS_CLK_DISABLED
DECL|__HAL_RCC_UART7_IS_CLK_ENABLED|macro|__HAL_RCC_UART7_IS_CLK_ENABLED
DECL|__HAL_RCC_UART7_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_UART7_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_UART7_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_UART7_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_UART7_RELEASE_RESET|macro|__HAL_RCC_UART7_RELEASE_RESET
DECL|__HAL_RCC_UART8_CLK_DISABLE|macro|__HAL_RCC_UART8_CLK_DISABLE
DECL|__HAL_RCC_UART8_CLK_ENABLE|macro|__HAL_RCC_UART8_CLK_ENABLE
DECL|__HAL_RCC_UART8_CLK_SLEEP_DISABLE|macro|__HAL_RCC_UART8_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_UART8_CLK_SLEEP_ENABLE|macro|__HAL_RCC_UART8_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_UART8_CONFIG|macro|__HAL_RCC_UART8_CONFIG
DECL|__HAL_RCC_UART8_FORCE_RESET|macro|__HAL_RCC_UART8_FORCE_RESET
DECL|__HAL_RCC_UART8_IS_CLK_DISABLED|macro|__HAL_RCC_UART8_IS_CLK_DISABLED
DECL|__HAL_RCC_UART8_IS_CLK_ENABLED|macro|__HAL_RCC_UART8_IS_CLK_ENABLED
DECL|__HAL_RCC_UART8_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_UART8_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_UART8_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_UART8_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_UART8_RELEASE_RESET|macro|__HAL_RCC_UART8_RELEASE_RESET
DECL|__HAL_RCC_USART1_CLK_DISABLE|macro|__HAL_RCC_USART1_CLK_DISABLE
DECL|__HAL_RCC_USART1_CLK_ENABLE|macro|__HAL_RCC_USART1_CLK_ENABLE
DECL|__HAL_RCC_USART1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USART1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USART1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USART1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USART1_CONFIG|macro|__HAL_RCC_USART1_CONFIG
DECL|__HAL_RCC_USART1_FORCE_RESET|macro|__HAL_RCC_USART1_FORCE_RESET
DECL|__HAL_RCC_USART1_IS_CLK_DISABLED|macro|__HAL_RCC_USART1_IS_CLK_DISABLED
DECL|__HAL_RCC_USART1_IS_CLK_ENABLED|macro|__HAL_RCC_USART1_IS_CLK_ENABLED
DECL|__HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_USART1_RELEASE_RESET|macro|__HAL_RCC_USART1_RELEASE_RESET
DECL|__HAL_RCC_USART2_CLK_DISABLE|macro|__HAL_RCC_USART2_CLK_DISABLE
DECL|__HAL_RCC_USART2_CLK_ENABLE|macro|__HAL_RCC_USART2_CLK_ENABLE
DECL|__HAL_RCC_USART2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USART2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USART2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USART2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USART2_CONFIG|macro|__HAL_RCC_USART2_CONFIG
DECL|__HAL_RCC_USART2_FORCE_RESET|macro|__HAL_RCC_USART2_FORCE_RESET
DECL|__HAL_RCC_USART2_IS_CLK_DISABLED|macro|__HAL_RCC_USART2_IS_CLK_DISABLED
DECL|__HAL_RCC_USART2_IS_CLK_ENABLED|macro|__HAL_RCC_USART2_IS_CLK_ENABLED
DECL|__HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_USART2_RELEASE_RESET|macro|__HAL_RCC_USART2_RELEASE_RESET
DECL|__HAL_RCC_USART3_CLK_DISABLE|macro|__HAL_RCC_USART3_CLK_DISABLE
DECL|__HAL_RCC_USART3_CLK_ENABLE|macro|__HAL_RCC_USART3_CLK_ENABLE
DECL|__HAL_RCC_USART3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USART3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USART3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USART3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USART3_CONFIG|macro|__HAL_RCC_USART3_CONFIG
DECL|__HAL_RCC_USART3_FORCE_RESET|macro|__HAL_RCC_USART3_FORCE_RESET
DECL|__HAL_RCC_USART3_IS_CLK_DISABLED|macro|__HAL_RCC_USART3_IS_CLK_DISABLED
DECL|__HAL_RCC_USART3_IS_CLK_ENABLED|macro|__HAL_RCC_USART3_IS_CLK_ENABLED
DECL|__HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_USART3_RELEASE_RESET|macro|__HAL_RCC_USART3_RELEASE_RESET
DECL|__HAL_RCC_USART6_CLK_DISABLE|macro|__HAL_RCC_USART6_CLK_DISABLE
DECL|__HAL_RCC_USART6_CLK_ENABLE|macro|__HAL_RCC_USART6_CLK_ENABLE
DECL|__HAL_RCC_USART6_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USART6_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USART6_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USART6_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USART6_CONFIG|macro|__HAL_RCC_USART6_CONFIG
DECL|__HAL_RCC_USART6_FORCE_RESET|macro|__HAL_RCC_USART6_FORCE_RESET
DECL|__HAL_RCC_USART6_IS_CLK_DISABLED|macro|__HAL_RCC_USART6_IS_CLK_DISABLED
DECL|__HAL_RCC_USART6_IS_CLK_ENABLED|macro|__HAL_RCC_USART6_IS_CLK_ENABLED
DECL|__HAL_RCC_USART6_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_USART6_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_USART6_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_USART6_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_USART6_RELEASE_RESET|macro|__HAL_RCC_USART6_RELEASE_RESET
DECL|__HAL_RCC_USB_IS_OTG_FS_CLK_DISABLED|macro|__HAL_RCC_USB_IS_OTG_FS_CLK_DISABLED
DECL|__HAL_RCC_USB_OTG_FS_CLK_DISABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_DISABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_ENABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_ENABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USB_OTG_FS_FORCE_RESET|macro|__HAL_RCC_USB_OTG_FS_FORCE_RESET
DECL|__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED|macro|__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
DECL|__HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_USB_OTG_FS_RELEASE_RESET|macro|__HAL_RCC_USB_OTG_FS_RELEASE_RESET
DECL|__HAL_RCC_USB_OTG_HS_CLK_DISABLE|macro|__HAL_RCC_USB_OTG_HS_CLK_DISABLE
DECL|__HAL_RCC_USB_OTG_HS_CLK_ENABLE|macro|__HAL_RCC_USB_OTG_HS_CLK_ENABLE
DECL|__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USB_OTG_HS_FORCE_RESET|macro|__HAL_RCC_USB_OTG_HS_FORCE_RESET
DECL|__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED|macro|__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED
DECL|__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED|macro|__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED
DECL|__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED
DECL|__HAL_RCC_USB_OTG_HS_RELEASE_RESET|macro|__HAL_RCC_USB_OTG_HS_RELEASE_RESET
DECL|__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE|macro|__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
DECL|__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE|macro|__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
DECL|__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED|macro|__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED
DECL|__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED|macro|__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED
DECL|__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED|macro|__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED
DECL|__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED|macro|__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED
DECL|__STM32F7xx_HAL_RCC_EX_H|macro|__STM32F7xx_HAL_RCC_EX_H
