Search.setIndex({"docnames": ["control_status_registers", "core_versions", "corev_hw_loop", "debug", "exceptions_interrupts", "fpu", "glossary", "index", "instruction_fetch", "instruction_set_extensions", "integration", "intro", "load_store_unit", "perf_counters", "pipeline", "preface", "register_file", "sleep", "verification"], "filenames": ["control_status_registers.rst", "core_versions.rst", "corev_hw_loop.rst", "debug.rst", "exceptions_interrupts.rst", "fpu.rst", "glossary.rst", "index.rst", "instruction_fetch.rst", "instruction_set_extensions.rst", "integration.rst", "intro.rst", "load_store_unit.rst", "perf_counters.rst", "pipeline.rst", "preface.rst", "register_file.rst", "sleep.rst", "verification.rst"], "titles": ["Control and Status Registers", "Core Versions and RTL Freeze Rules", "CORE-V Hardware Loop feature", "Debug &amp; Trigger", "Exceptions and Interrupts", "Floating Point Unit (FPU)", "Glossary", "OpenHW Group CV32E40P User Manual", "Instruction Fetch", "CORE-V Instruction Set Custom Extensions", "Core Integration", "Introduction", "Load-Store-Unit (LSU)", "Performance Counters", "Pipeline Details", "Changelog", "Register File", "Sleep Unit", "Verification"], "terms": {"cv32e40p": [0, 1, 2, 3, 4, 5, 8, 9, 10, 12, 13, 14, 16, 17, 18], "doe": [0, 3, 4, 8, 9, 11, 12, 16, 17], "all": [0, 1, 2, 3, 4, 5, 9, 10, 11, 12, 13, 14, 17, 18], "specifi": [0, 3, 5, 8, 9, 12], "specif": [0, 1, 3, 4, 5, 6, 8, 9, 10, 11, 12, 13, 14, 18], "i": [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18], "limit": [0, 4, 9, 11, 16], "were": [0, 8, 12], "need": [0, 2, 3, 4, 8, 9, 10, 14], "pulp": [0, 1, 3, 4, 6, 7, 9, 10, 18], "system": [0, 2, 3, 10, 11, 14], "The": [0, 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13, 14, 16, 17, 18], "reason": [0, 1, 8], "thi": [0, 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13, 14, 16, 17, 18], "we": [0, 1, 8, 9], "want": 0, "keep": [0, 2, 4, 9], "footprint": 0, "core": [0, 4, 5, 7, 8, 11, 12, 14, 17, 18], "low": [0, 3, 4, 6, 10, 11, 12, 17], "possibl": [0, 2, 8, 10, 18], "avoid": [0, 2, 4, 14], "ani": [0, 2, 4, 5, 6, 10, 11, 12, 13, 14, 16, 17], "overhead": [0, 2, 12], "do": [0, 2, 4, 5, 10], "explicitli": [0, 4], "tabl": [0, 4, 5, 8, 9, 12, 14, 17, 18], "57": 0, "list": [0, 1, 3, 5, 10, 11, 18], "two": [0, 2, 3, 4, 5, 8, 9, 11, 12, 16, 18], "column": [0, 18], "mai": [0, 3, 8, 9, 11, 12], "requir": [0, 1, 3, 10, 11, 12, 14, 17], "addit": [0, 1, 2, 3, 5, 8, 9, 10, 11, 12, 13, 14, 16, 18], "explan": 0, "indic": [0, 10, 14, 18], "access": [0, 3, 4, 5, 7, 9, 13, 14, 16, 18], "first": [0, 2, 3, 9, 10, 12], "letter": 0, "lowest": [0, 2, 4, 9, 12, 13], "attempt": [0, 5], "higher": [0, 2, 4, 10], "than": [0, 1, 2, 8, 9, 10, 14, 16, 18], "current": [0, 4, 11, 18], "run": [0, 3, 17], "throw": 0, "an": [0, 2, 3, 4, 5, 6, 8, 9, 10, 11, 13, 14, 16, 17, 18], "illeg": [0, 3, 4, 5, 7, 13, 18], "larg": [0, 11, 18], "moot": 0, "onli": [0, 1, 2, 3, 4, 5, 6, 8, 9, 10, 11, 12, 16, 17], "support": [0, 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 18], "remain": [0, 1, 3], "read": [0, 2, 3, 5, 6, 8, 10, 11, 12, 13, 14, 16, 17, 18], "write": [0, 1, 2, 3, 4, 5, 6, 8, 9, 11, 12, 13, 14, 16, 18], "behavior": [0, 2, 5, 7, 18], "when": [0, 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 14, 16, 17, 18], "privilg": 0, "rw": 0, "That": 0, "e": [0, 1, 2, 4, 9, 12, 14, 17, 18], "g": [0, 1, 4, 9, 14, 17, 18], "csrrw": [0, 13], "return": [0, 2, 3, 5, 9], "subsequ": 0, "unless": [0, 4, 11, 16], "side": [0, 8, 11, 12, 14], "effect": [0, 8, 12, 18], "chang": [0, 7, 8, 10, 11, 12], "ro": 0, "rais": [0, 4, 9, 11, 12], "wlrl": [0, 6], "bitfield": 0, "result": [0, 3, 5, 6, 8, 9, 13, 14, 18], "exact": [0, 1], "type": [0, 3, 5, 10, 13, 18], "warl": [0, 6], "can": [0, 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13, 14, 16, 17, 18], "found": [0, 3, 5, 7, 8, 10, 11, 12], "In": [0, 1, 2, 3, 4, 8, 9, 10, 11, 12, 13, 14, 18], "comment": [0, 1, 9], "which": [0, 1, 2, 3, 4, 5, 8, 9, 11, 12, 13, 16, 17, 18], "identifi": [0, 1, 18], "those": [0, 2, 4, 5, 9, 10, 14, 18], "ar": [0, 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13, 14, 16, 17, 18], "depend": [0, 1, 2, 3, 4, 8, 9, 10, 11, 13, 14, 17, 18], "paramet": [0, 2, 4, 7, 8, 9, 11, 13, 15, 16, 17, 18], "If": [0, 1, 2, 3, 4, 5, 9, 10, 13, 14, 16, 17], "set": [0, 1, 2, 3, 4, 5, 6, 7, 10, 12, 13, 14, 16, 17, 18], "associ": [0, 13], "mention": [0, 1, 3, 5, 8, 10, 12], "alwai": [0, 2, 4, 8, 9, 11, 12, 13], "name": [0, 1, 3, 5, 10, 11, 13, 18], "0x001": 0, "urw": 0, "present": [0, 2], "fpu": [0, 1, 4, 6, 7, 11, 14, 16, 17, 18], "0x002": 0, "0x003": 0, "0xc00": 0, "uro": 0, "hpm": 0, "0xc02": 0, "0xc03": 0, "0xc1f": 0, "31": [0, 3, 4, 8, 9, 12, 16, 18], "0xc80": 0, "0xc82": 0, "0xc83": 0, "hpmcounterh3": 0, "0xc9f": 0, "hpmcounterh31": 0, "custom": [0, 2, 4, 5, 6, 7, 10, 17, 18], "0xcc0": [0, 11], "corev_pulp": [0, 1, 2, 4, 9, 10, 11, 12, 18], "0xcc1": 0, "0xcc2": 0, "0xcc4": 0, "lpstart1": [0, 2], "0xcc5": 0, "lpend1": [0, 2], "0xcc6": 0, "lpcount1": [0, 2], "0xcd0": 0, "0xcd1": 0, "0xcd2": 0, "0x300": 0, "mrw": 0, "0x301": 0, "0x304": 0, "0x305": 0, "handler": [0, 3, 4, 7, 13], "0x320": [0, 13], "0x323": 0, "0x33f": 0, "0x340": 0, "0x341": 0, "program": [0, 1, 2, 4, 5, 6, 7, 9, 10, 18], "0x342": 0, "0x343": 0, "0x344": 0, "0x7a0": [0, 11], "0x7a1": [0, 11], "0x7a2": 0, "0x7a3": 0, "0x7a4": 0, "mro": 0, "0x7a8": 0, "0x7aa": 0, "scontext": 0, "0x7b0": 0, "drw": 0, "0x7b1": 0, "0x7b2": 0, "0x7b3": 0, "dscratch1": [0, 14], "0xb00": 0, "0xb02": 0, "0xb03": 0, "0xb1f": 0, "0xb80": 0, "0xb82": 0, "0xb83": 0, "mhpmcounterh3": 0, "0xb9f": 0, "mhpmcounterh31": 0, "0xf11": 0, "0xf12": 0, "0xf13": 0, "0xf14": 0, "what": [0, 7, 9, 18], "follow": [0, 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13, 14, 17, 18], "detail": [0, 3, 7, 9, 11, 17, 18], "definit": [0, 1, 11], "each": [0, 2, 5, 9, 12, 14, 16, 17], "abov": [0, 2, 3, 8, 12, 14, 17], "defin": [0, 1, 2, 4, 5, 11, 13, 14, 18], "field": [0, 6], "affect": [0, 1, 3, 13], "Such": [0, 9, 11], "either": [0, 1, 2, 3, 4, 5, 9, 11, 14], "fix": [0, 1, 4, 7, 9], "determin": [0, 3, 13, 16], "oper": [0, 3, 5, 7, 10, 12, 13, 16, 17], "store": [0, 2, 6, 7, 8, 10, 11, 13, 14, 18], "written": [0, 2, 9, 12, 13, 14, 18], "previous": [0, 4, 11, 18], "reset": [0, 3, 4, 5, 10, 13, 17, 18], "0x0000_0000": 0, "5": [0, 3, 8, 9, 11, 13, 14, 18], "ignor": [0, 3, 4, 6, 8, 9, 10, 17], "4": [0, 2, 3, 4, 6, 9, 11, 13, 14, 17, 18], "nv": 0, "invalid": [0, 18], "dz": 0, "divid": [0, 1, 9, 14], "zero": [0, 2, 9, 14], "OF": [0, 11], "overflow": [0, 9], "uf": 0, "underflow": 0, "nx": 0, "inexact": 0, "000": [0, 9], "rne": 0, "001": [0, 9, 18], "rtz": 0, "010": [0, 9], "rdn": 0, "011": [0, 9], "rup": 0, "100": [0, 9], "rmm": 0, "101": [0, 9], "110": [0, 9], "111": [0, 9], "dyn": 0, "8": [0, 2, 4, 5, 6, 9, 11, 12, 13, 17, 18], "reserv": [0, 4, 6], "7": [0, 4, 9, 12, 13, 18], "number": [0, 2, 3, 4, 5, 7, 8, 10, 12, 13, 14, 18], "iter": [0, 9], "0x0000_1800": 0, "sd": [0, 5], "state": [0, 5, 7, 8, 9, 12], "dirti": [0, 5], "f": [0, 4, 5, 6, 9, 11, 18], "11": [0, 3, 4, 9, 11, 13, 14, 17], "mean": [0, 1, 2, 3, 5, 9, 12, 13, 14, 18], "so": [0, 4, 5, 8, 9, 12, 14], "save": [0, 2, 3, 4, 5], "restor": [0, 2, 4, 5], "case": [0, 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 14, 17, 18], "switch": [0, 2, 5], "30": [0, 2, 4, 9, 18], "15": [0, 4, 9, 13, 18], "unimpl": [0, 13], "14": [0, 9, 13], "13": [0, 1, 3, 11, 13, 18], "see": [0, 1, 3, 4, 5, 9, 10, 11, 13, 14, 17, 18], "note": [0, 4, 9, 10, 12, 18], "below": [0, 1, 2, 3, 10, 18], "00": [0, 9], "off": [0, 1, 5, 8, 12, 17], "01": [0, 9], "initi": [0, 5, 10, 17], "10": [0, 1, 2, 3, 4, 9, 11, 12, 13, 18], "clean": [0, 5, 7], "12": [0, 1, 3, 4, 9, 13, 17, 18], "mpp": 0, "previou": [0, 9, 11], "priviledg": 0, "hardwir": [0, 3, 9], "mpie": [0, 4], "encount": 0, "mret": [0, 2, 3, 4], "execut": [0, 2, 3, 4, 5, 6, 8, 10, 12, 14, 17, 18], "6": [0, 4, 8, 9, 13, 18], "you": [0, 9, 11], "handl": [0, 7, 8, 11, 12, 14], "your": [0, 9], "insid": [0, 2, 5, 9, 10, 11, 13, 17], "code": [0, 1, 2, 4, 7, 8, 9, 10, 12, 18], "As": [0, 1, 2, 3, 5, 8, 9, 10, 11, 12, 17], "allow": [0, 1, 2, 3, 4, 5, 9, 10, 11, 12, 14, 17], "simplifi": [0, 2, 3, 8, 18], "updat": [0, 1, 2, 3, 18], "design": [0, 1, 2, 3, 10, 11, 18], "fsw": 0, "ones": [0, 2, 10, 14], "16": [0, 3, 4, 6, 7, 11, 12, 18], "fast": [0, 11], "x": [0, 7, 11, 13, 14, 18], "irq_i": [0, 4, 10, 17], "between": [0, 3, 14, 18], "meie": 0, "extern": [0, 3, 4, 8, 11, 17], "mtie": 0, "timer": [0, 4], "msie": 0, "softwar": [0, 1, 2, 4, 7, 11, 18], "align": [0, 2, 3, 4, 6, 8, 9, 10, 12, 14], "256": [0, 4], "byte": [0, 4, 5, 6, 9, 12], "direct": [0, 3, 4, 8, 11, 12, 17, 18], "equal": [0, 1, 9, 18], "mtvec_addr_i": [0, 10], "b0": 0, "b01": 0, "jump": [0, 2, 3, 4, 10, 13, 14, 18], "correspond": [0, 4, 9, 12, 13], "us": [0, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13, 14, 16, 17, 18], "content": [0, 4, 13, 18], "both": [0, 2, 3, 4, 5, 8, 9, 10, 12, 14, 18], "r0": 0, "from": [0, 2, 3, 4, 5, 7, 8, 9, 10, 11, 12, 14, 17, 18], "replac": [0, 9, 18], "wa": [0, 1, 3, 5, 9, 10, 11, 12, 15, 18], "must": [0, 1, 2, 3, 4, 9, 10, 12, 13, 17, 18], "sensit": [0, 4], "For": [0, 1, 2, 3, 4, 8, 9, 10, 12, 13, 14, 18], "exampl": [0, 1, 2, 3, 4, 8, 9, 10, 12, 17, 18], "0x1": 0, "supervisor": 0, "undefin": [0, 2, 4, 13], "meip": 0, "mtip": 0, "msip": 0, "singl": [0, 2, 5, 6, 7, 9, 11, 12, 17], "therefor": [0, 1, 3, 8, 12, 13, 17], "m": [0, 4, 6, 9, 11], "0x2800_1040": 0, "sinc": [0, 2, 5, 9, 11, 18], "nativ": 0, "one": [0, 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 14, 17, 18], "match": [0, 3, 17], "most": [0, 3, 9, 11, 13], "reflect": [0, 3, 4], "particular": [0, 13], "describ": [0, 2, 3, 4, 8, 9, 10, 11, 12, 13, 14, 17], "section": [0, 2, 3, 4, 9, 12, 13, 18], "9": [0, 4, 9, 12, 13, 18], "dmode": [0, 3], "hit": 0, "time": [0, 1, 2, 3, 4, 5, 7, 8, 9, 11, 12, 14, 18], "sizelo": 0, "action": [0, 3], "chain": [0, 9], "": [0, 3, 9, 10, 18], "u": [0, 11], "load": [0, 6, 7, 8, 10, 11, 13, 14, 18], "mark": 0, "r": [0, 2, 9], "w": 0, "how": [0, 4, 10], "forthcom": 0, "28": [0, 9], "0x2": 0, "27": [0, 9, 18], "tdata": 0, "26": [0, 9], "21": 0, "0x0": 0, "maskmax": 0, "20": [0, 9], "19": [0, 9, 11, 14], "18": [0, 9, 18], "break": 0, "befor": [0, 2, 3, 4, 9, 10, 12, 18], "17": [0, 9], "size": [0, 3], "enter": [0, 2, 4, 7, 9, 10, 17], "whole": [0, 5, 10], "against": [0, 18], "breakpoint": [0, 2, 4], "featur": [0, 3, 7, 9, 11, 18], "0x0000_0004": 0, "0x4": 0, "contain": [0, 2, 5, 9, 10, 14, 16, 17, 18], "enumer": 0, "n": [0, 2, 9], "exist": [0, 3, 16], "0x4000_0003": 0, "ebreak": [0, 7], "ebreaku": 0, "prv": 0, "howev": [0, 1, 3, 4], "xdebugv": 0, "document": [0, 1, 4, 5, 7, 9, 15, 18], "ebreakm": [0, 3], "stepi": 0, "stopcount": 0, "stoptim": 0, "mprven": 0, "nmip": 0, "step": [0, 2, 7, 17, 18], "0x3": 0, "virtual": [0, 2], "next": [0, 3, 8, 9, 12, 17], "0x0000_000d": 0, "default": [0, 1, 3, 5, 8, 9, 10, 13], "inihibit": 0, "out": [0, 3, 9, 10], "show": [0, 1, 3, 8, 11, 12, 14, 17], "repres": [0, 2, 9], "uniqu": 0, "further": [0, 1, 2], "lower": [0, 4, 10, 13], "64": [0, 12, 13, 18], "num_mhpmcount": [0, 1, 10, 11, 13], "rang": [0, 5, 9, 10, 13, 14], "29": [0, 9, 10, 13, 18], "unprivileg": [0, 4], "shadow": 0, "mxl": 0, "xlen": 0, "25": [0, 9, 11], "z": 0, "24": [0, 9, 18], "y": 0, "23": [0, 9, 18], "standard": [0, 2, 4, 5, 6, 7, 18], "extens": [0, 1, 4, 5, 6, 7, 10, 12, 18], "22": [0, 9], "tent": 0, "t": [0, 9], "transact": [0, 8, 11, 12, 14, 17], "memori": [0, 2, 4, 5, 7, 8, 9, 10, 12, 14, 17, 18], "q": 0, "quad": 0, "precis": [0, 5, 11, 14], "p": [0, 9], "pack": [0, 5], "simd": [0, 5, 6, 7, 11], "o": [0, 9, 11], "integ": [0, 3, 5, 11, 14, 16], "multipli": [0, 7, 14], "l": [0, 9], "decim": [0, 18], "k": [0, 4, 9], "j": [0, 2, 9], "translat": 0, "languag": [0, 11, 18], "rv32i": [0, 9, 11, 14], "64i": 0, "128i": 0, "h": [0, 7, 9, 14], "hypervisor": 0, "rv32e": 0, "d": [0, 9, 18], "doubl": [0, 5], "c": [0, 2, 3, 6, 9, 11, 13, 18], "compress": [0, 2, 6, 8, 11, 13, 18], "b": [0, 9, 14, 18], "manipul": [0, 7], "A": [0, 2, 3, 4, 7, 9, 10, 11, 12, 14, 17, 18], "atom": [0, 11], "area": [0, 2, 10], "corev_clust": [0, 1, 9, 10, 11, 17, 18], "0x0000_0602": 0, "0xc": 0, "continu": [0, 18], "jedec": 0, "manufactur": 0, "final": [0, 9, 18], "discard": 0, "pariti": 0, "encod": [0, 1, 4, 7], "openhw": [0, 1, 11], "bank": [0, 16], "els": [0, 2, 9], "hart_id_i": [0, 10], "integr": [0, 3, 4, 6, 7, 11, 18], "similar": [0, 3, 9], "provid": [0, 3, 9, 10, 11, 12, 13, 18], "It": [0, 1, 3, 4, 8, 10, 11, 13, 14, 18], "differ": [0, 1, 2, 5, 8, 9, 11, 18], "On": 0, "notic": [0, 9], "0x0000_0003": 0, "marchid": 1, "tupl": 1, "have": [1, 2, 3, 9, 10, 11, 12, 14, 17, 18], "been": [1, 3, 5, 10, 11, 12, 18], "group": [1, 5, 9, 11], "onc": [1, 9, 10, 11, 17], "achiev": [1, 10, 17, 18], "logic": [1, 5, 6, 9, 13, 16, 18], "equival": [1, 6, 9, 10], "indentifi": 1, "github": [1, 3, 5], "tag": [1, 5], "format": [1, 5, 7, 11], "cv32e40p_vmajor": 1, "minor": 1, "patch": 1, "date": [1, 18], "report": [1, 7, 9], "frozen": 1, "nicer": 1, "clearer": 1, "etc": [1, 9, 18], "thei": [1, 2, 4, 5, 8, 11, 12, 13, 14], "guarante": [1, 3], "ci": 1, "flow": 1, "check": [1, 2, 5, 18], "pull": 1, "request": [1, 3, 8, 11, 12, 14, 17], "explain": [1, 5, 9, 11, 13], "here": [1, 2, 5, 15, 18], "suppos": 1, "re": [1, 3, 4, 7, 9], "better": [1, 2], "portion": 1, "alu": [1, 6, 7, 10, 11, 14], "instanc": [1, 2], "adder": [1, 2, 13], "propos": 1, "compar": [1, 9, 18], "base": [1, 3, 4, 6, 9, 10, 11, 12, 13, 14, 18], "accept": [1, 8, 12], "otherwis": [1, 4, 10], "reject": 1, "more": [1, 4, 9, 10, 11, 12, 14, 18], "scenario": [1, 2, 7, 12, 17], "alreadi": [1, 12], "appli": [1, 17, 18], "valu": [1, 2, 3, 4, 5, 6, 8, 9, 10, 13, 14, 18], "These": [1, 2, 8, 9, 10, 12, 16], "visibl": [1, 11], "ha": [1, 2, 3, 4, 5, 9, 10, 11, 12, 14, 16, 17, 18], "everi": [1, 2, 3, 11], "anoth": [1, 18], "commun": [1, 12, 18], "isa": [1, 3, 4, 5, 6, 9, 10, 11, 18], "decod": [1, 3, 5, 6, 8, 14, 16, 18], "instruct": [1, 3, 4, 5, 6, 7, 10, 13, 16, 17, 18], "pulp_xpulp": 1, "except": [1, 5, 7, 9, 10, 11, 12, 14, 18], "sign": [1, 9, 18], "given": [1, 2, 4, 9, 10, 18], "faster": 1, "instead": [1, 5, 9, 10], "without": [1, 2, 3, 9, 10, 11, 12], "should": [1, 2, 3, 4, 5, 8, 9, 10, 12, 13, 17], "figur": [1, 3, 8, 11, 12, 17], "aforement": 1, "control": [1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 17], "some": [1, 3, 9, 10, 11, 14], "modif": [1, 10], "done": [1, 2, 3, 9, 10, 18], "cv32e40p_top": [1, 5, 10, 11, 18], "cv32e40p_cor": [1, 10], "worth": [1, 10], "its": [1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 14, 17, 18], "v1": [1, 7, 10, 11], "instanti": [1, 5, 7, 11, 16, 17, 18], "still": [1, 10], "correct": [1, 2], "fulli": [1, 10, 11, 18], "ratifi": [1, 11], "risc": [1, 3, 4, 5, 6, 7, 9, 11, 13, 14, 18], "v": [1, 3, 4, 5, 6, 7, 10, 11, 13, 14, 18], "zfinx": [1, 5, 10, 11, 16, 18], "old": 1, "pulp_zfinx": 1, "renam": 1, "verif": [1, 2, 3, 5, 7, 11], "file": [1, 7, 9, 10, 11, 14, 17], "To": [1, 2, 3, 4, 5, 9, 18], "differenti": 1, "v2": [1, 7, 10], "pulp_clust": 1, "easili": [1, 10], "latenc": [1, 5, 10, 14], "2": [1, 2, 4, 6, 7, 8, 9, 11, 12, 13, 14, 18], "ad": [1, 2, 8, 10, 12, 18], "fpu_addmul_lat": [1, 5, 10, 14, 18], "multipl": [1, 2, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 17], "lane": [1, 5], "fpu_others_lat": [1, 5, 10, 14, 18], "other": [1, 3, 4, 7, 8, 9, 12, 14, 17, 18], "move": [1, 3, 11], "convers": [1, 5, 10, 14], "comparison": [1, 7, 10, 11, 14, 18], "implement": [1, 3, 4, 8, 9, 10, 11, 12, 13, 14, 17], "git": 1, "By": [1, 5, 10, 13, 18], "arjan": [1, 11], "bink": [1, 11], "2020": [1, 11, 18], "refer": [1, 2, 3, 7, 9, 18], "open": [1, 3, 6, 11, 18], "waiv": 1, "issu": [1, 3, 11, 12], "http": [1, 3, 5, 6, 11], "com": [1, 3, 5, 11], "openhwgroup": [1, 3, 5, 11], "blob": 1, "7a72508c90484a7835590a97038eb9dd53bd8c32": 1, "mileston": 1, "rtl_freeze_v1": 1, "design_openissu": 1, "md": 1, "verification_openissu": 1, "documentation_openissu": 1, "same": [1, 2, 3, 4, 5, 8, 9, 10, 12, 14, 16], "increas": [2, 9, 10, 12], "effici": [2, 9, 17], "small": [2, 9], "hwloop": [2, 7], "enabl": [2, 3, 4, 5, 9, 10, 11, 12, 13, 17, 18], "make": [2, 9, 10], "piec": 2, "branch": [2, 7, 13, 14, 18], "penalti": [2, 14], "counter": [2, 4, 6, 7, 10, 11, 18], "involv": 2, "stall": [2, 13, 14], "cycl": [2, 3, 4, 5, 7, 8, 10, 12, 13, 16, 18], "start": [2, 3, 4, 9, 11, 17, 18], "address": [2, 3, 4, 6, 7, 8, 9, 10, 12, 13, 14, 16, 18], "point": [2, 3, 6, 7, 8, 9, 10, 11, 12, 14], "end": [2, 9, 10, 11, 12], "just": [2, 3], "after": [2, 3, 4, 5, 7, 9, 10, 12, 13, 14, 17, 18], "last": [2, 3, 5, 9, 17, 18], "decrement": 2, "bodi": [2, 9, 11], "regist": [2, 4, 6, 7, 10, 11, 14, 18], "nest": [2, 7, 11], "them": [2, 10, 11, 12, 14, 18], "three": [2, 3, 9, 16], "separ": [2, 8, 9, 12, 18], "flip": [2, 10, 14], "flop": [2, 10, 13, 14], "map": [2, 4, 5, 7], "csr": [2, 3, 4, 6, 7, 9, 10, 13, 14, 18], "space": [2, 11], "0": [2, 3, 4, 5, 7, 8, 9, 10, 11, 12, 13, 14, 16, 17], "prioriti": [2, 4, 9, 11, 14], "1": [2, 4, 5, 7, 9, 10, 11, 12, 13, 14, 17, 18], "configur": [2, 4, 5, 10, 11, 15, 16], "inner": 2, "outer": 2, "respect": [2, 3, 4, 5, 9, 11, 18], "toolchain": [2, 9], "compil": [2, 9, 10, 14], "hand": 2, "assembli": [2, 9], "violat": 2, "gener": [2, 5, 7, 8, 10, 12, 14, 16, 18], "behaviour": [2, 18], "order": [2, 4, 8, 11, 12, 13, 14], "catch": 2, "earli": [2, 18], "model": [2, 11, 18], "platform": [2, 6, 11, 13, 17, 18], "simul": [2, 7, 10, 11], "error": [2, 18], "meaningful": 2, "messag": 2, "relat": [2, 9, 10, 11, 18], "could": [2, 10, 11], "lpstartx": 2, "pc": [2, 3, 6, 9, 14, 18], "lpendx": 2, "lpcountx": 2, "setup": 2, "32": [2, 3, 5, 6, 7, 8, 10, 11, 12, 13, 14, 16, 18], "bit": [2, 3, 4, 6, 7, 8, 10, 11, 12, 13, 14, 16, 17, 18], "short": 2, "long": [2, 3, 4, 10, 14, 18], "command": [2, 9, 10], "strictli": 2, "greater": [2, 14], "resp": [2, 18], "modifi": [2, 3, 9], "count": [2, 5, 9, 13, 18], "least": [2, 4, 9, 10], "3": [2, 4, 7, 9, 12, 13, 14], "outermost": 2, "innermost": 2, "endaddress": 2, "locat": [2, 3, 16], "No": [2, 9, 17], "rvc": [2, 14], "fenc": [2, 11, 14], "privileg": [2, 4, 5, 6, 11, 13], "dret": 2, "wfi": [2, 7, 13], "rational": 2, "NOT": 2, "would": [2, 3, 4], "add": [2, 9, 14, 18], "resourc": [2, 5], "substractor": 2, "third": 2, "fourth": 2, "rule": [2, 7, 11], "costli": 2, "power": [2, 6, 11, 13, 17], "consumpt": [2, 13], "situat": 2, "never": [2, 12], "happen": [2, 7, 10, 12, 14], "architectur": [2, 4, 5, 6, 11], "choic": 2, "level": [2, 4, 5, 6, 10, 11], "put": [2, 5], "label": 2, "greatli": [2, 18], "optim": [2, 7, 8, 9, 10, 11], "rel": [2, 9], "basic": [2, 4, 12], "block": [2, 3, 4, 11], "manag": 2, "beforehand": 2, "cv": [2, 9, 10, 13, 14, 17, 18], "automat": [2, 4, 10, 18], "whenev": 2, "debug": [2, 4, 7, 10, 11, 17, 18], "context": [2, 5], "csrr": [2, 13], "flavour": 2, "csrw": 2, "statu": [2, 3, 4, 5, 6, 7, 10, 11, 13], "comput": [2, 5, 9, 14, 18], "matrix": 2, "asm": 2, "volatil": 2, "x0": [2, 16], "balign": 2, "starti": [2, 9], "start1": 2, "endi": [2, 9], "end1": 2, "start0": 2, "end0": 2, "option": [2, 3, 4, 8, 9, 11, 12, 16, 17], "norvc": 2, "addi": [2, 18], "soon": [2, 12, 14], "unexpect": 2, "where": [2, 3, 5, 9, 12, 14], "up": [2, 7, 8, 9, 12, 17], "At": [2, 13], "begin": [2, 3], "10x10": 2, "wherea": [2, 13], "300": [2, 18], "40": [2, 18], "special": [2, 10], "care": [2, 8, 9, 12], "place": [2, 5, 10, 13, 17], "mepc": [2, 3, 4, 14], "becaus": [2, 15, 17, 18], "hw": [2, 5], "exit": [2, 7], "smart": 2, "highest": [2, 4, 9, 14], "lpend0": 2, "lpcount0": 2, "lpstart0": 2, "increment": [2, 3, 7, 10, 11, 13, 14, 18], "hwlopp": 2, "cancel": 2, "resum": [2, 17], "There": [2, 3, 4, 9, 14], "noth": 2, "correctli": 2, "moreov": 2, "routin": [2, 3, 4, 5], "togeth": [2, 9, 11, 12, 17, 18], "purpos": [2, 5, 9, 10], "go": [2, 5, 17, 18], "necessari": [2, 5], "mode": [2, 4, 5, 6, 7, 9, 10, 11, 13, 17], "veri": [2, 11], "like": [2, 18], "dpc": [2, 3, 14], "rather": 2, "foreseen": 2, "back": [2, 3, 6, 8, 9, 12, 13, 14, 16, 18], "origin": [2, 9], "desgin": 2, "call": [2, 3, 4, 8, 10, 11, 18], "rom": 2, "offer": 3, "accord": [3, 4, 11, 13], "version": [3, 4, 7, 8, 9, 10, 11, 13, 17, 18], "main": [3, 5, 10], "chapter": [3, 11], "modul": [3, 5, 10, 11, 17, 18], "appendix": 3, "overview": [3, 11], "event": [3, 5, 7, 11, 17, 18], "occur": [3, 5, 8, 10], "caus": [3, 4, 5, 9, 10, 12, 13, 14, 17], "dcsr": 3, "input": [3, 4, 5, 8, 9, 10, 11, 12, 17], "port": [3, 5, 10, 11, 14, 16], "dm_haltaddr_i": 3, "condit": [3, 11, 13, 14, 17], "debug_req_i": [3, 10, 17], "user": [3, 6, 10, 11, 13, 18], "wish": 3, "perform": [3, 4, 7, 8, 9, 10, 11, 12, 14, 16, 17], "abstract": 3, "wherebi": 3, "observ": 3, "gpr": 3, "float": [3, 6, 7, 10, 11, 14], "hart": [3, 10, 18], "invok": [3, 9], "intern": [3, 8, 11, 14, 17], "dm": 3, "reduct": 3, "overal": 3, "compon": 3, "build": 3, "chip": 3, "think": 3, "abil": 3, "attach": 3, "gdb": 3, "over": [3, 9, 11, 14], "jtag": 3, "addition": [3, 9], "transport": 3, "compliant": [3, 11], "sourc": [3, 4, 16, 17, 18], "ip": [3, 5], "cv3240p": 3, "also": [3, 4, 9, 11, 12, 14], "entri": [3, 8, 17], "transfer": [3, 12, 14], "destin": [3, 9, 14], "being": [3, 4, 5, 8, 9, 12, 13, 18], "shall": [3, 4], "descript": [3, 4, 5, 7, 8, 9, 10, 11, 12, 13, 14, 17, 18], "debug_havereset_o": [3, 10], "output": [3, 4, 5, 7, 8, 10, 11, 12, 17], "debug_running_o": [3, 10], "debug_halted_o": [3, 10], "halt": 3, "dm_halt_addr_i": [3, 10], "debugg": [3, 7], "dm_exception_addr_i": [3, 10], "synchron": [3, 10, 17], "clk_i": [3, 4, 10, 13, 17], "minimum": [3, 11, 14], "assert": [3, 10, 17, 18], "clock": [3, 5, 7, 13, 17], "period": 3, "debug_mode_o": 3, "mutual": 3, "exclus": 3, "high": [3, 4, 8, 11, 12], "rst_ni": [3, 10, 17], "clear": [3, 4, 9], "few": [3, 9, 14], "unspecifi": 3, "deassert": [3, 4, 17], "fetch_enable_i": [3, 10, 17], "sampl": 3, "normal": [3, 9, 10], "uret": 3, "word": [3, 5, 6, 8, 9, 10, 12, 14], "four": [3, 4, 9, 12], "scratch": 3, "non": [3, 5, 6, 7, 10, 12, 13, 14, 18], "sever": [3, 9, 11], "adher": 3, "relev": 3, "select": [3, 10, 11, 16], "tselect": 3, "data": [3, 5, 6, 8, 9, 10, 11, 12, 14, 17, 18], "tdata1": 3, "tdata2": 3, "info": 3, "tinfo": 3, "exactli": [3, 8, 12], "nonexist": 3, "unavail": 3, "remaind": [3, 14], "assum": [3, 4, 9, 12, 14], "classifi": [3, 5, 10, 14], "whether": [3, 5, 11], "via": [3, 4, 5, 8, 10, 11, 13, 14, 17], "pin": 3, "neither": 3, "upon": [3, 4, 5, 14, 17], "until": [3, 8, 11, 12, 14, 17], "transit": 3, "typic": [3, 12, 17], "kei": 3, "properti": 3, "arbitrarili": 3, "coincid": [3, 17], "straight": 3, "later": 3, "might": 3, "through": [3, 4, 5, 9, 13, 14], "wai": 3, "eventu": 3, "coupl": [3, 12, 17, 18], "distribut": [3, 11], "across": 3, "priveleg": 3, "summari": 3, "common": [3, 9], "mtvec": [3, 4, 10, 14], "mcaus": [3, 14], "properli": 3, "queri": 3, "hardwar": [3, 4, 5, 7, 10, 11, 12, 13], "loop": [3, 7, 10, 11, 12], "impact": [3, 7, 10, 13, 17], "applic": [3, 6, 7, 9, 10, 11, 17], "mtval": 3, "futur": [3, 4], "forseseen": 3, "situt": 3, "well": [3, 4, 5, 10, 11, 12, 13, 14, 17, 18], "none": 3, "intend": [3, 4, 10], "interpret": [3, 18], "spec": [3, 7], "clarifi": 3, "posteriori": 3, "riscv": [3, 14, 18], "510": 3, "retir": [3, 13], "prohibit": 3, "about": [3, 9, 10, 11], "pleas": 3, "904": 3, "trap": [4, 10, 11, 13], "mstatu": [4, 5, 14, 17], "mie": 4, "vector": [4, 9, 10, 11], "plu": [4, 11, 18], "id": [4, 6, 7, 8, 10, 11, 12, 13, 14, 16, 18], "signific": [4, 9], "0x00": 4, "inform": [4, 8, 9, 11, 12, 17, 18], "fetch": [4, 6, 7, 10, 11, 14, 18], "boot_addr_i": [4, 10], "boot": [4, 10], "suppli": [4, 8, 18], "path": [4, 9, 14, 16], "unit": [4, 6, 7, 8, 10, 11, 13, 14], "59": 4, "sensist": 4, "activ": [4, 10, 11], "Not": [4, 14], "ti": [4, 8, 9, 12, 17], "machin": [4, 6, 10, 11, 13], "mei": 4, "mti": 4, "msi": 4, "clint": [4, 11], "scheme": [4, 9], "irq_ack_o": [4, 10], "acknowledg": 4, "irq_id_o": [4, 10], "taken": [4, 5, 8, 9, 13, 14], "index": [4, 9], "valid": [4, 8, 12], "mip": 4, "upper": [4, 13, 14], "disabl": [4, 10, 11, 13], "global": [4, 17], "individu": [4, 5, 9, 13], "pend": [4, 17], "line": [4, 11], "mechan": [4, 17], "complet": [4, 9, 10, 14, 17], "source": 4, "puls": 4, "dure": [4, 7, 10, 17, 18], "irq_id": 4, "independ": 4, "trigger": [4, 7, 10, 11, 17], "due": [4, 9], "environ": [4, 17, 18], "ecal": [4, 7], "cannot": 4, "left": [4, 9], "rvf": 4, "try": [4, 9], "concern": 4, "everytim": 4, "core_clust": 4, "critic": 4, "part": [4, 9, 10, 11, 14, 18], "overwritten": 4, "desir": [4, 9], "within": [4, 9], "maximum": [4, 10, 14, 16], "accordingli": [4, 5], "pseudo": [4, 7, 18], "snippet": 4, "visual": 4, "isr_handle_nested_interrupt": 4, "mpec": 4, "stack": [4, 16], "mepc_bak": 4, "mstatus_bak": 4, "mie_bak": 4, "rv32f": [5, 6, 7], "form": [5, 9, 16], "ieee": [5, 11, 18], "754": [5, 18], "top": [5, 10, 11, 16, 18], "extend": [5, 9, 11, 16, 18], "repositori": 5, "avail": [5, 9, 11, 13, 18], "v0": 5, "releas": [5, 7, 18], "copi": [5, 11], "rtl": [5, 7, 10, 11, 16, 17], "vendor": [5, 10], "cv32e40p_fpu_manifest": [5, 10], "highli": [5, 10], "actual": [5, 8], "intanti": 5, "wrapper": 5, "width": [5, 10], "int": [5, 10], "datapath": 5, "enablevector": 5, "vectori": 5, "enablenanbox": 5, "nan": 5, "box": 5, "enforc": 5, "fpfmtmask": 5, "fmt_logic_t": 5, "half": [5, 8, 9, 10, 12], "altern": 5, "intfmtmask": 5, "ifmt_logic_t": 5, "pipereg": 5, "opgrp_fmt_unsigned_t": 5, "pipelin": [5, 7, 10, 11, 13, 18], "stage": [5, 8, 11, 14, 16], "insert": [5, 9], "per": [5, 8, 11, 16, 18], "freeli": 5, "divis": [5, 6, 11, 14], "squar": [5, 14], "root": [5, 14], "unittyp": 5, "opgrp_fmt_unit_types_t": 5, "merg": [5, 18], "parallel": [5, 6, 17], "remov": [5, 9, 11, 18], "certain": [5, 17], "pipeconfig": 5, "pipe_config_t": 5, "placement": 5, "pipel": 5, "synthes": [5, 7], "advic": 5, "get": [5, 12], "best": 5, "synthesi": [5, 7, 11], "tagtyp": 5, "systemverilog": 5, "truesimdclass": 5, "complianc": [5, 7], "enablesimdmask": 5, "inact": 5, "flag": [5, 9, 14, 18], "mask": [5, 9], "dedic": [5, 10], "consist": 5, "f0": [5, 16], "f31": [5, 16], "overrul": 5, "includ": [5, 9, 10, 11, 14, 18], "host": 5, "operand": [5, 9, 14, 16], "sleep": [5, 7, 9, 10, 11, 13], "gate": [5, 6, 7, 13, 17], "cell": [5, 7, 17], "signal": [5, 10, 11, 16], "invert": 5, "core_sleep_o": [5, 10, 17], "fcsr": 5, "round": [5, 9], "accru": 5, "fflag": 5, "dynam": 5, "frm": 5, "directli": [5, 17, 18], "abl": [5, 8, 14], "interrupt": [5, 7, 10, 17, 18], "alter": 5, "whatsov": 5, "arithmet": [6, 9], "asic": [6, 7], "circuit": 6, "item": [6, 12], "cpu": [6, 11], "central": 6, "process": [6, 12, 17], "processor": [6, 11, 18], "manual": [6, 11, 18], "volum": [6, 11], "ex": [6, 11, 14], "fpga": [6, 7], "programm": [6, 7, 9], "arrai": 6, "halfword": [6, 12, 14], "IF": [6, 8, 14], "kge": [6, 10], "kilo": 6, "nand2": 6, "lsu": [6, 7, 8, 10, 11, 14], "ii": [6, 11], "obi": [6, 8, 11, 12], "bu": [6, 7, 8, 12, 14, 18], "interfac": [6, 7, 14, 18], "ultra": [6, 11, 17], "org": [6, 11], "rv32c": 6, "legal": 6, "wb": [6, 14, 16], "wpri": 6, "preserv": 6, "changelog": 7, "introduct": 7, "licens": 7, "histori": 7, "protocol": 7, "rv32a": 7, "secur": 7, "protect": 7, "bug": [7, 18], "contributor": 7, "templat": [7, 11], "guidelin": [7, 11], "cvfpu": 7, "fp": [7, 10, 13, 16], "remind": 7, "formal": 7, "tracer": 7, "trace": 7, "constraint": [7, 9, 10, 11], "post": [7, 10, 11, 14, 18], "revers": 7, "immedi": [7, 14, 18], "accumul": 7, "complex": [7, 10], "selector": 7, "parametr": 7, "buffer": [7, 8, 14], "restart": 7, "hazard": [7, 13], "multi": [7, 18], "misalign": [7, 11, 14, 18], "startup": 7, "cluster": [7, 9, 10, 11], "freez": [7, 11, 18], "verifi": [7, 11], "yet": [7, 17], "ppa": 7, "new": [7, 11, 14, 18], "backward": [7, 10], "compat": [7, 10], "cv32e40p_v1": [7, 18], "cv32e40p_v2": 7, "glossari": [7, 11], "serv": [8, 12], "averag": 8, "less": 8, "closur": 8, "prefetch": [8, 14], "connect": 8, "cach": 8, "fifo": [8, 12], "local": [8, 17], "depth": 8, "cv32e40p_prefetch_buff": 8, "sv": [8, 10, 11, 16, 17], "specul": 8, "outsid": [8, 11], "region": 8, "unwant": 8, "63": [8, 18], "thu": [8, 9, 10, 11], "fewer": 8, "instr_addr_o": [8, 10], "instr_req_o": [8, 10], "stai": [8, 12], "instr_gnt_i": [8, 10, 17], "instr_rvalid_i": [8, 10, 17], "instr_rdata_i": [8, 10], "hold": [8, 12], "deal": [8, 11], "lsb": [8, 9], "wdata": 8, "auser": [8, 12], "wuser": [8, 12], "aid": [8, 12], "rreadi": [8, 12], "err": [8, 12], "ruser": [8, 12], "rid": [8, 12], "thought": [8, 12], "outstand": [8, 12, 14], "link": [8, 12], "master": [8, 12], "view": [8, 12], "interconnect": [8, 12], "infrastructur": [8, 11, 12], "ensur": [8, 12], "respons": [8, 12], "come": [8, 9, 12], "sent": [8, 12], "own": [8, 11, 12], "diagram": [8, 11, 12], "tool": [9, 10, 18], "march": 9, "_xcvmem": 9, "_xcvhwlp": 9, "sub": [9, 18], "_xcvbitmanip": 9, "miscellan": 9, "_xcvalu": 9, "_xcvbi": 9, "_xcvmac": 9, "aka": 9, "_xcvsimd": 9, "elw": [9, 10, 13, 14, 17], "_xcvelw": 9, "sw": 9, "gcc": 9, "clang": 9, "llvm": 9, "assembl": 9, "june": [9, 11], "2023": [9, 11], "builtin": 9, "function": [9, 10, 18], "decemb": [9, 11], "oppos": 9, "easier": [9, 11], "gain": 9, "clariti": 9, "intent": 9, "while": [9, 10, 12, 17], "offset": [9, 12], "rd": [9, 18], "rs1": [9, 18], "mnemon": 9, "lb": 9, "imm": 9, "sext": 9, "mem8": 9, "lbu": 9, "zext": 9, "lh": 9, "mem16": 9, "lhu": 9, "lw": 9, "mem32": 9, "rs2": [9, 18], "sb": 9, "sh": 9, "rs3": [9, 18], "funct3": 9, "opcod": 9, "dest": 9, "1011": 9, "funct7": 9, "0000": 9, "1000": 9, "0001": 9, "1001": 9, "0010": 9, "0100": 9, "1100": 9, "0101": 9, "1101": 9, "0110": 9, "src": 9, "offs": 9, "method": [9, 18], "uimml": 9, "lpstart": 9, "lpend": 9, "counti": 9, "lpcount": 9, "setupi": 9, "uimm": 9, "funct4": 9, "00000": 9, "src1": 9, "0011": 9, "0111": 9, "advanc": 9, "simpl": [9, 10], "min": 9, "max": 9, "avg": 9, "satur": 9, "clip": 9, "split": 9, "subgroup": 9, "belong": 9, "work": [9, 12, 18], "fuse": 9, "sequenc": 9, "kernel": 9, "take": [9, 12, 14], "extract": 9, "is3": 9, "posit": [9, 10], "is2": 9, "bitrev": 9, "perspect": 9, "fft": 9, "shift": 9, "prior": 9, "thrown": 9, "x18": 9, "x20": 9, "radix": 9, "0xc64a5933": 9, "11000110010010100101100100110011": 9, "0x64a59330": 9, "01100100101001011001001100110000": 9, "0x0cc9a526": 9, "00001100110010011010010100100110": 9, "swap": 9, "pattern": [9, 12], "0x0cc65a19": 9, "00001100110001100101101000011001": 9, "retain": 9, "0x216b244b": 9, "00100001011010110010010001001011": 9, "lost": 9, "right": [9, 11], "longer": [9, 17], "appropri": [9, 10], "msb": 9, "extractu": 9, "extractr": 9, "extractur": 9, "rest": 9, "untouch": 9, "insertr": 9, "bclr": 9, "pass": 9, "bclrr": 9, "bset": 9, "bsetr": 9, "ff1": 9, "fl1": 9, "clb": 9, "lead": [9, 14, 18], "consecut": 9, "cnt": 9, "popul": 9, "ror": 9, "rotateright": 9, "represent": 9, "bahavior": 9, "f2": 9, "luimm5": 9, "luimm2": 9, "src2": 9, "1010": 9, "scr1": 9, "ab": 9, "sle": 9, "sleu": 9, "unsign": [9, 18], "minu": 9, "maxu": 9, "exth": 9, "exthz": 9, "extb": 9, "extbz": 9, "clipu": 9, "clipr": 9, "clipur": 9, "addn": 9, "former": [9, 10], "addun": 9, "avgu": 9, "addrn": 9, "addurn": 9, "subn": 9, "subun": 9, "subrn": 9, "suburn": 9, "addnr": 9, "addunr": 9, "addrnr": 9, "addurnr": 9, "subnr": 9, "subunr": 9, "subrnr": 9, "suburnr": 9, "1110": 9, "beqimm": 9, "imm5": 9, "imm12": 9, "bneimm": 9, "mulun": 9, "mulhhun": 9, "mulsn": 9, "mulhhsn": 9, "mulurn": 9, "mulhhurn": 9, "mulsrn": 9, "mulhhsrn": 9, "mulu": 9, "mulhhu": 9, "mul": [9, 14, 18], "mulhh": 9, "macun": 9, "machhun": 9, "macsn": 9, "machhsn": 9, "macurn": 9, "machhurn": 9, "macsrn": 9, "machhsrn": 9, "mac": 9, "msu": 9, "element": 9, "segment": 9, "smaller": 9, "primarili": 9, "auto": 9, "evalu": 9, "stabl": 9, "flavor": 9, "bidwidth": 9, "carri": 9, "influenc": 9, "second": 9, "treat": 9, "x3": 9, "x2": [9, 18], "x1": [9, 16, 18], "scalar": 9, "replic": [9, 16], "sc": 9, "lsp": 9, "sci": 9, "0xffea": 9, "And": [9, 11], "imm6": 9, "i5": 9, "i4": 9, "i3": 9, "i2": 9, "i1": 9, "i0": 9, "op2": 9, "0xffff": 9, "0xff": 9, "srl": 9, "sra": 9, "sll": 9, "xor": 9, "dotup": 9, "dotusp": 9, "dotsp": 9, "sdotup": [9, 18], "sdotusp": 9, "sdotsp": 9, "shufflei0": 9, "shufflei1": 9, "shufflei2": 9, "shufflei3": 9, "shuffle2": 9, "packhi": 9, "packlo": 9, "funct5": 9, "1111": 9, "chosen": 9, "true": [9, 10, 18], "fals": 9, "cmpeq": 9, "cmpne": 9, "cmpgt": 9, "cmpge": 9, "cmplt": 9, "cmple": 9, "cmpgtu": 9, "cmpgeu": 9, "cmpltu": 9, "cmpleu": 9, "extra": 9, "extent": 9, "im": 9, "real": 9, "imaginari": 9, "subtract": 9, "rotat": 9, "conjug": 9, "substract": 9, "unmodifi": 9, "explicit": 9, "cplxmul": 9, "div2": 9, "div4": 9, "div8": 9, "cplxconj": 9, "subrotmj": 9, "wrap": 10, "fpnew_top": 10, "suggest": 10, "slight": 10, "u_cor": 10, "scan_cg_en_i": 10, "pulp_clock_en_i": [10, 13, 17], "data_addr_o": [10, 12], "data_req_o": [10, 12], "data_gnt_i": [10, 12, 17], "data_we_o": [10, 12], "data_be_o": [10, 12], "data_wdata_o": [10, 12], "data_rvalid_i": [10, 12, 17], "data_rdata_i": [10, 12], "mhpmcounter": [10, 14], "dir": 10, "asynchron": [10, 18], "scan": 10, "test": [10, 18], "dft": 10, "forc": [10, 11], "de": 10, "tie": [10, 17], "usual": 10, "static": [10, 16], "thread": 10, "mhartid": 10, "uhartid": 10, "instr_": 10, "data_": 10, "irq_": 10, "debug_": 10, "target": [10, 14, 18], "technologi": 10, "cv32e40p_sim_clock_g": 10, "cv32e40p_clock_g": 10, "en_i": 10, "even": [10, 11, 12], "though": 10, "clk_o": 10, "cv32e40p_sleep_unit": [10, 17], "manifest": 10, "adapt": 10, "primit": 10, "synthesiz": [10, 18], "mainli": 10, "folder": 10, "pulp_platform_common_cel": 10, "pulp_platform_fpnew": 10, "pulp_platform_fpu_div_sqrt": 10, "opene906": 10, "flist": 10, "bhv": 10, "sdc": 10, "edg": 10, "occupi": 10, "xx": [10, 18], "With": [10, 11], "pure": 10, "combinatori": [10, 11], "fpu_": [10, 14], "_lat": [10, 14], "multicycl": 10, "div": [10, 14], "sqrt": 10, "But": [10, 14], "much": 10, "frequenc": 10, "fine": 10, "mani": [10, 11, 18], "reach": 10, "perfectli": 10, "fit": 10, "degrad": 10, "retim": 10, "synopsi": 10, "set_optimize_regist": 10, "get_object_nam": 10, "get_design": 10, "cv32e40p_fp_wrapp": 10, "copyright": 11, "2018": 11, "eth": 11, "zurich": 11, "univers": 11, "bologna": 11, "under": [11, 17], "solderpad": 11, "51": 11, "obtain": 11, "shl": 11, "law": 11, "agre": 11, "materi": 11, "AS": 11, "basi": 11, "warranti": 11, "OR": 11, "kind": 11, "express": 11, "impli": 11, "govern": 11, "permiss": 11, "pdf": 11, "20191213": 11, "2019": 11, "20190608": 11, "draft": 11, "parameter": 11, "zicntr": 11, "zicsr": [11, 14], "zifencei": [11, 14], "xcv": 11, "xcvelw": 11, "give": 11, "especi": 11, "brief": 11, "methodologi": [11, 18], "monitor": [11, 13], "structur": 11, "terminologi": 11, "life": 11, "fork": 11, "or10n": 11, "openrisc": 11, "Then": 11, "ri5ci": 11, "becam": 11, "2016": 11, "maintain": 11, "team": [11, 18], "februari": 11, "contribut": 11, "www": 11, "project": [11, 15, 18], "made": 11, "now": 11, "slightli": 11, "grant": [11, 12], "kept": [11, 12], "anymor": [11, 14], "rvalid": 11, "amba": 11, "axi": 11, "ahb": 11, "improv": 11, "req": 11, "stabil": 11, "retract": 11, "nor": 11, "apu": [11, 13], "pmp": 11, "partial": 11, "develop": 11, "reus": [11, 14], "32b": 11, "wide": [11, 13, 16, 18], "0x780": 11, "0x79f": 11, "0x7c": 11, "0xcff": 11, "total": [11, 18], "simultan": 11, "had": 11, "restrict": [11, 18], "restructuredtext": 11, "industri": 11, "qualiti": [11, 18], "gautschi": 11, "michael": 11, "et": 11, "al": 11, "Near": 11, "threshold": 11, "dsp": 11, "scalabl": 11, "iot": 11, "endpoint": 11, "devic": 11, "scale": 11, "vlsi": 11, "vol": 11, "pp": 11, "2700": 11, "2713": 11, "oct": 11, "2017": 11, "schiavon": 11, "pasqual": 11, "david": 11, "slow": [11, 12], "steadi": 11, "win": 11, "race": 11, "internet": 11, "thing": 11, "27th": 11, "symposium": 11, "patmo": 11, "andrea": 11, "traber": 11, "atrab": 11, "ee": 11, "ethz": 11, "ch": 11, "pschiavo": 11, "silab": 11, "paul": 11, "zavalnei": 11, "pascal": 11, "gou\u00e9do": 11, "gouedo": 11, "dolphin": 11, "fr": 11, "micrel": 11, "lab": 11, "multitherman": 11, "itali": 11, "z\u00fcrich": 11, "switzerland": 11, "phase": 12, "natur": 12, "referenc": 12, "datatyp": 12, "boundari": [12, 14], "cross": [12, 14], "readi": [12, 17], "answer": 12, "although": 12, "reduc": 12, "regular": [12, 17], "embed": 12, "pointer": 12, "significantli": 12, "mcycl": [13, 14], "minstret": [13, 14], "parameteriz": 13, "mhpmcounter3": 13, "mhpmcounter31": 13, "mhpmevent3": 13, "mhpmevent31": 13, "mcountinhibit": [13, 14], "instr": [13, 18], "ld_stall": 13, "jmp_stall": 13, "imiss": 13, "wait": 13, "fethc": 13, "exclud": 13, "ld": 13, "st": 13, "uncondit": 13, "branch_taken": 13, "comp_instr": 13, "pipe_stal": 13, "apu_typ": 13, "numb": 13, "conflict": [13, 14], "apu_cont": 13, "apu_dep": 13, "apu_wb": 13, "apub": 13, "overwrit": 13, "inhibit": 13, "mhpmcounterx": 13, "destruct": 13, "num_mhpcount": 13, "mhpmeventx": 13, "recommend": [13, 18], "detect": 13, "convert": 13, "mtime": 13, "capabl": 14, "pre": 14, "met": [14, 17], "mult": 14, "mulh": [14, 18], "memor": 14, "writeback": 14, "forward": [14, 16], "betwen": 14, "experi": 14, "jalr": [14, 18], "preced": 14, "fdiv": [14, 18], "fsqrt": [14, 18], "hidden": 14, "62": [14, 18], "variabl": 14, "mulhsu": 14, "mulhu": 14, "35": 14, "0x8000000": 14, "flush": 14, "appear": 14, "decis": 14, "mcycleh": 14, "minstreth": 14, "mhpmevent": 14, "dscr": 14, "dscratch0": 14, "dispatch": 14, "enough": 14, "categori": 14, "built": 15, "sphinx_github_changelog_token": 15, "miss": 15, "find": [15, 18], "cv32e40p_register_file_ff": 16, "x31": 16, "bound": 16, "sequenti": 16, "concurr": 16, "share": [16, 17], "produc": [17, 18], "itself": 17, "65": 17, "semant": 17, "await": 17, "becom": 17, "unaffect": 17, "nop": 17, "wake": 17, "waveform": 17, "usag": 17, "organ": 17, "tightli": 17, "aim": 17, "digit": [17, 18], "barrier": 17, "semaphor": 17, "busi": 17, "therebi": 17, "again": 17, "meet": 17, "did": 17, "withold": 17, "impos": 17, "testbench": 18, "testcas": 18, "review": 18, "strategi": 18, "2021": 18, "plan": 18, "coverag": 18, "unoffici": 18, "effort": 18, "02": 18, "went": 18, "live": 18, "47": 18, "38": 18, "resolv": 18, "inspect": 18, "human": 18, "fv": 18, "lint": 18, "unknown": 18, "self": 18, "attribut": 18, "iss": 18, "constrain": 18, "random": 18, "corev": 18, "dv": 18, "themselv": 18, "style": 18, "linter": 18, "todo": 18, "ifdef": 18, "unreproduc": 18, "testament": 18, "took": 18, "professon": 18, "engin": 18, "month": 18, "scope": 18, "cv32e40pv2": 18, "mi": 18, "xpulp": 18, "corner": 18, "background": 18, "corrupt": 18, "nr": 18, "incorrect": 18, "2008": 18, "rvfi": 18, "rvvi": 18, "acceler": 18, "siemen": 18, "eda": 18, "onespin": 18, "app": 18, "sail": 18, "successfulli": 18, "imc": 18, "disassembli": 18, "1001100": 18, "1111011": 18, "extz": 18, "430": 18, "quantifi": 18, "mutat": 18, "ucdb": 18, "databas": 18, "afterward": 18, "wip": 18, "impera": 18, "success": 18, "ineffici": 18, "compens": 18, "stream": 18, "delai": 18, "buse": 18, "rm": 18, "imperasdv": 18, "innov": 18, "adopt": 18, "dut": 18, "additionali": 18, "cv32e40p_rvfi_trac": 18, "creat": 18, "log": 18, "cv32e40p_rvfi_trace_execut": 18, "trace_core_": 18, "hartid": 18, "tab": 18, "hex": 18, "uncompress": 18, "disassembl": 18, "objdump": 18, "mnumer": 18, "mno": 18, "alias": 18, "prefix": 18, "0x": 18, "numer": 18, "symbol": 18, "absolut": 18, "registernam": 18, "physic": 18, "pa": 18, "130": 18, "61": 18, "00000150": 18, "4481": 18, "li": 18, "x9": 18, "0x00000000": 18, "132": 18, "00000152": 18, "00008437": 18, "lui": 18, "x8": 18, "0x8": 18, "0x00008000": 18, "134": 18, "00000156": 18, "fff40413": 18, "0x00007fff": 18, "136": 18, "0000015a": 18, "8c65": 18, "142": 18, "67": 18, "0000015c": 18, "c622": 18, "swsp": 18, "0x00002000": 18, "0x0000200c": 18}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"control": [0, 13], "statu": 0, "regist": [0, 3, 5, 9, 13, 16], "csr": [0, 5, 11], "map": [0, 11], "descript": 0, "float": [0, 5, 16], "point": [0, 5, 16], "accru": 0, "except": [0, 2, 3, 4], "fflag": 0, "dynam": 0, "round": 0, "mode": [0, 3], "frm": 0, "fcsr": 0, "hardwar": [0, 2, 9], "loop": [0, 2, 9], "hwloop": [0, 11], "start": 0, "address": [0, 11], "0": [0, 1, 18], "1": [0, 1, 3], "lpstart0": 0, "end": 0, "lpend0": 0, "count": [0, 14], "lpcount0": 0, "other": [0, 5], "machin": 0, "mstatu": 0, "interrupt": [0, 2, 3, 4, 11], "enabl": 0, "mie": 0, "trap": 0, "vector": 0, "base": 0, "mtvec": 0, "scratch": 0, "mscratch": 0, "pc": 0, "mepc": 0, "caus": 0, "mcaus": 0, "valu": 0, "mtval": 0, "pend": 0, "mip": 0, "trigger": [0, 3], "select": 0, "tselect": 0, "data": 0, "tdata1": 0, "2": [0, 3], "tdata2": 0, "3": [0, 3], "tdata3": 0, "info": 0, "tinfo": 0, "context": 0, "mcontext": 0, "debug": [0, 3], "dcsr": 0, "dpc": 0, "dscratch0": 0, "perform": [0, 13], "counter": [0, 13], "inhibit": 0, "mcountinhibit": 0, "monitor": 0, "event": [0, 9, 13], "selector": [0, 13], "mhpmevent3": 0, "mhpmevent31": 0, "cycl": [0, 14], "mcycl": 0, "instruct": [0, 2, 8, 9, 11, 12, 14], "retir": 0, "minstret": 0, "mhpmcounter3": 0, "mhpmcounter31": 0, "upper": 0, "32": [0, 9], "bit": [0, 9], "mcycleh": 0, "minstreth": 0, "mhpmcounter3h": 0, "mhpmcounter31h": 0, "instret": 0, "hpmcounter3": 0, "hpmcounter31": 0, "cycleh": 0, "instreth": 0, "hpmcounter3h": 0, "hpmcounter31h": 0, "id": 0, "isa": 0, "misa": 0, "vendor": 0, "mvendorid": 0, "architectur": 0, "marchid": 0, "implement": [0, 5], "mimpid": [0, 1], "thread": 0, "mhartid": 0, "non": [0, 1], "risc": 0, "v": [0, 2, 9], "user": [0, 7], "uhartid": 0, "privileg": 0, "level": 0, "privlv": 0, "zfinx": 0, "core": [1, 2, 3, 9, 10], "version": 1, "rtl": [1, 18], "freez": 1, "rule": 1, "what": 1, "happen": 1, "after": 1, "chang": 1, "verifi": [1, 18], "paramet": [1, 5, 10], "A": 1, "bug": [1, 11], "i": 1, "found": [1, 18], "yet": 1, "ppa": 1, "optim": 1, "new": 1, "featur": [1, 2, 5], "backward": 1, "compat": 1, "releas": 1, "cv32e40p_v1": 1, "cv32e40p_v2": 1, "constraint": 2, "impact": 2, "applic": 2, "handler": 2, "debugg": 2, "ebreak": [2, 3], "ecal": 2, "illeg": 2, "interfac": [3, 4, 8, 10, 11, 12, 17], "signal": [3, 4, 8, 12, 17], "state": 3, "behavior": [3, 17], "scenario": 3, "enter": 3, "exit": 3, "program": 3, "buffer": 3, "restart": 3, "code": [3, 11], "dure": 3, "singl": [3, 14], "step": 3, "nest": 4, "handl": 4, "unit": [5, 12, 17], "fpu": [5, 10], "cvfpu": 5, "fp": 5, "file": [5, 16, 18], "remind": 5, "programm": 5, "glossari": 6, "openhw": 7, "group": 7, "cv32e40p": [7, 11], "manual": 7, "content": [7, 11], "fetch": 8, "misalign": [8, 12], "access": [8, 12], "protocol": [8, 11, 12], "set": [9, 11], "custom": [9, 11], "extens": [9, 11, 17], "pseudo": 9, "post": [9, 12], "increment": [9, 12], "load": [9, 12], "store": [9, 12], "oper": 9, "encod": 9, "immedi": 9, "long": 9, "setup": 9, "short": 9, "alu": 9, "revers": 9, "manipul": 9, "gener": 9, "branch": 9, "multipli": 9, "accumul": 9, "16": 9, "x": 9, "multipl": 9, "simd": 9, "dot": 9, "product": 9, "shuffl": 9, "pack": 9, "comparison": 9, "complex": 9, "number": 9, "integr": 10, "instanti": 10, "templat": 10, "clock": 10, "gate": 10, "cell": 10, "synthesi": [10, 13], "guidelin": 10, "asic": 10, "fpga": 10, "synthes": 10, "introduct": 11, "licens": 11, "bu": 11, "standard": 11, "complianc": 11, "histori": 11, "memori": 11, "rv32f": 11, "rv32a": 11, "secur": 11, "protect": 11, "re": 11, "pulp": [11, 17], "spec": 11, "fix": 11, "clean": 11, "up": 11, "document": 11, "refer": 11, "contributor": 11, "lsu": 12, "from": 13, "softwar": 13, "parametr": 13, "time": 13, "h": 13, "pipelin": 14, "detail": 14, "hazard": 14, "multi": 14, "per": 14, "type": 14, "changelog": 15, "sleep": 17, "startup": 17, "wfi": 17, "cluster": 17, "verif": 18, "v1": 18, "how": 18, "issu": 18, "were": 18, "breakdown": 18, "simul": 18, "classif": 18, "v2": 18, "configur": 18, "formal": 18, "report": 18, "tracer": 18, "output": 18, "trace": 18, "format": 18}, "envversion": {"sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.todo": 2, "sphinx": 60}, "alltitles": {"Control and Status Registers": [[0, "control-and-status-registers"]], "CSR Map": [[0, "csr-map"]], "Control and Status Register Map": [[0, "control-and-status-register-map"]], "CSR Descriptions": [[0, "csr-descriptions"]], "Floating-point CSRs": [[0, "floating-point-csrs"]], "Floating-point accrued exceptions (fflags)": [[0, "floating-point-accrued-exceptions-fflags"]], "Floating-point dynamic rounding mode (frm)": [[0, "floating-point-dynamic-rounding-mode-frm"]], "Floating-point control and status register (fcsr)": [[0, "floating-point-control-and-status-register-fcsr"]], "Hardware Loops CSRs": [[0, "hardware-loops-csrs"]], "HWLoop Start Address 0/1 (lpstart0/1)": [[0, "hwloop-start-address-0-1-lpstart0-1"]], "HWLoop End Address 0/1 (lpend0/1)": [[0, "hwloop-end-address-0-1-lpend0-1"]], "HWLoop Count Address 0/1 (lpcount0/1)": [[0, "hwloop-count-address-0-1-lpcount0-1"]], "Other CSRs": [[0, "other-csrs"]], "Machine Status (mstatus)": [[0, "machine-status-mstatus"]], "Machine Interrupt Enable register (mie)": [[0, "machine-interrupt-enable-register-mie"]], "Machine Trap-Vector Base Address (mtvec)": [[0, "machine-trap-vector-base-address-mtvec"]], "Machine Scratch (mscratch)": [[0, "machine-scratch-mscratch"]], "Machine Exception PC (mepc)": [[0, "machine-exception-pc-mepc"]], "Machine Cause (mcause)": [[0, "machine-cause-mcause"]], "Machine Trap Value (mtval)": [[0, "machine-trap-value-mtval"]], "Machine Interrupt Pending register (mip)": [[0, "machine-interrupt-pending-register-mip"]], "Trigger CSRs": [[0, "trigger-csrs"]], "Trigger Select register (tselect)": [[0, "trigger-select-register-tselect"]], "Trigger Data register 1 (tdata1)": [[0, "trigger-data-register-1-tdata1"]], "Trigger Data register 2 (tdata2)": [[0, "trigger-data-register-2-tdata2"]], "Trigger Data register 3 (tdata3)": [[0, "trigger-data-register-3-tdata3"]], "Trigger Info (tinfo)": [[0, "trigger-info-tinfo"]], "Machine Context register (mcontext)": [[0, "machine-context-register-mcontext"]], "Debug CSRs": [[0, "debug-csrs"]], "Debug Control and Status (dcsr)": [[0, "debug-control-and-status-dcsr"]], "Debug PC (dpc)": [[0, "debug-pc-dpc"]], "Debug Scratch register 0/1 (dscratch0/1)": [[0, "debug-scratch-register-0-1-dscratch0-1"]], "Performances counters": [[0, "performances-counters"]], "Machine Counter-Inhibit register (mcountinhibit)": [[0, "machine-counter-inhibit-register-mcountinhibit"]], "Machine Performance Monitoring Event Selector (mhpmevent3 .. mhpmevent31)": [[0, "machine-performance-monitoring-event-selector-mhpmevent3-mhpmevent31"]], "Machine Cycle Counter (mcycle)": [[0, "machine-cycle-counter-mcycle"]], "Machine Instructions-Retired Counter (minstret)": [[0, "machine-instructions-retired-counter-minstret"]], "Machine Performance Monitoring Counter (mhpmcounter3 .. mhpmcounter31)": [[0, "machine-performance-monitoring-counter-mhpmcounter3-mhpmcounter31"]], "Upper 32 bits Machine Cycle Counter (mcycleh)": [[0, "upper-32-bits-machine-cycle-counter-mcycleh"]], "Upper 32 bits Machine Instructions-Retired Counter (minstreth)": [[0, "upper-32-bits-machine-instructions-retired-counter-minstreth"]], "Upper 32 bits Machine Performance Monitoring Counter (mhpmcounter3h .. mhpmcounter31h)": [[0, "upper-32-bits-machine-performance-monitoring-counter-mhpmcounter3h-mhpmcounter31h"]], "Cycle Counter (cycle)": [[0, "cycle-counter-cycle"]], "Instructions-Retired Counter (instret)": [[0, "instructions-retired-counter-instret"]], "Performance Monitoring Counter (hpmcounter3 .. hpmcounter31)": [[0, "performance-monitoring-counter-hpmcounter3-hpmcounter31"]], "Upper 32 bits Cycle Counter (cycleh)": [[0, "upper-32-bits-cycle-counter-cycleh"]], "Upper 32 bits Instructions-Retired Counter (instreth)": [[0, "upper-32-bits-instructions-retired-counter-instreth"]], "Upper 32 bits Performance Monitoring Counter (hpmcounter3h .. hpmcounter31h)": [[0, "upper-32-bits-performance-monitoring-counter-hpmcounter3h-hpmcounter31h"]], "ID CSRs": [[0, "id-csrs"]], "Machine ISA (misa)": [[0, "machine-isa-misa"]], "Machine Vendor ID (mvendorid)": [[0, "machine-vendor-id-mvendorid"]], "Machine Architecture ID (marchid)": [[0, "machine-architecture-id-marchid"]], "Machine Implementation ID (mimpid)": [[0, "machine-implementation-id-mimpid"]], "Hardware Thread ID (mhartid)": [[0, "hardware-thread-id-mhartid"]], "Non-RISC-V CSRs": [[0, "non-risc-v-csrs"]], "User Hardware Thread ID (uhartid)": [[0, "user-hardware-thread-id-uhartid"]], "Privilege Level (privlv)": [[0, "privilege-level-privlv"]], "ZFINX ISA (zfinx)": [[0, "zfinx-isa-zfinx"]], "Core Versions and RTL Freeze Rules": [[1, "core-versions-and-rtl-freeze-rules"]], "What happens after RTL Freeze?": [[1, "what-happens-after-rtl-freeze"]], "RTL changes on verified parameters": [[1, "rtl-changes-on-verified-parameters"]], "A bug is found": [[1, "a-bug-is-found"]], "RTL changes on non-verified yet parameters": [[1, "rtl-changes-on-non-verified-yet-parameters"]], "PPA optimizations and new features": [[1, "ppa-optimizations-and-new-features"]], "Non-backward compatibility": [[1, "non-backward-compatibility"]], "Parameters": [[1, "parameters"], [10, "parameters"], [10, "id2"]], "Released core versions": [[1, "released-core-versions"]], "cv32e40p_v1.0.0": [[1, "cv32e40p-v1-0-0"]], "cv32e40p_v2.0.0": [[1, "cv32e40p-v2-0-0"]], "mimpid = 0": [[1, "mimpid-0"]], "mimpid = 1": [[1, "mimpid-1"]], "CORE-V Hardware Loop feature": [[2, "core-v-hardware-loop-feature"]], "Hardware Loop constraints": [[2, "hardware-loop-constraints"]], "Hardware loops impact on application, exceptions handlers and debugger": [[2, "hardware-loops-impact-on-application-exceptions-handlers-and-debugger"]], "Application and ebreak/ecall exception handlers": [[2, "application-and-ebreak-ecall-exception-handlers"]], "Interrupt handlers": [[2, "interrupt-handlers"]], "Illegal instruction exception handler": [[2, "illegal-instruction-exception-handler"]], "Debugger": [[2, "debugger"]], "Debug & Trigger": [[3, "debug-trigger"]], "Debug Interface": [[3, "debug-interface"]], "Debug interface signals": [[3, "debug-interface-signals"]], "Core Debug Registers": [[3, "core-debug-registers"]], "Debug state": [[3, "debug-state"]], "EBREAK Behavior": [[3, "ebreak-behavior"]], "Scenario 1 : Enter Exception": [[3, "scenario-1-enter-exception"]], "Scenario 2 : Enter Debug Mode": [[3, "scenario-2-enter-debug-mode"]], "Scenario 3 : Exit Program Buffer & Restart Debug Code": [[3, "scenario-3-exit-program-buffer-restart-debug-code"]], "Interrupts during Single-Step Behavior": [[3, "interrupts-during-single-step-behavior"]], "Exceptions and Interrupts": [[4, "exceptions-and-interrupts"]], "Interrupt Interface": [[4, "interrupt-interface"]], "Interrupt interface signals": [[4, "interrupt-interface-signals"]], "Interrupts": [[4, "interrupts"], [11, "interrupts"]], "Exceptions": [[4, "exceptions"], [4, "id1"]], "Nested Interrupt/Exception Handling": [[4, "nested-interrupt-exception-handling"]], "Floating Point Unit (FPU)": [[5, "floating-point-unit-fpu"]], "CVFPU parameters": [[5, "cvfpu-parameters"]], "CVFPU Features parameter": [[5, "cvfpu-features-parameter"]], "CVFPU Implementation parameter": [[5, "cvfpu-implementation-parameter"]], "Other CVFPU parameters": [[5, "other-cvfpu-parameters"]], "FP Register File": [[5, "fp-register-file"]], "FP CSR": [[5, "fp-csr"]], "Reminder for programmers": [[5, "reminder-for-programmers"]], "Glossary": [[6, "glossary"]], "OpenHW Group CV32E40P User Manual": [[7, "openhw-group-cv32e40p-user-manual"]], "Contents:": [[7, null]], "Instruction Fetch": [[8, "instruction-fetch"]], "Instruction Fetch interface signals": [[8, "instruction-fetch-interface-signals"]], "Misaligned Accesses": [[8, "misaligned-accesses"], [12, "misaligned-accesses"]], "Protocol": [[8, "protocol"], [12, "protocol"]], "CORE-V Instruction Set Custom Extensions": [[9, "core-v-instruction-set-custom-extensions"]], "Pseudo-instructions": [[9, "pseudo-instructions"]], "Post-Increment Load & Store Instructions and Register-Register Load & Store Instructions": [[9, "post-increment-load-store-instructions-and-register-register-load-store-instructions"]], "Load operations": [[9, "load-operations"], [9, "id2"]], "Store operations": [[9, "store-operations"], [9, "id3"]], "Encoding": [[9, "encoding"], [9, "id5"], [9, "id6"], [9, "id15"]], "Post-Increment Register-Immediate Load operations encoding": [[9, "post-increment-register-immediate-load-operations-encoding"]], "Post-Increment Register-Register Load operations encoding": [[9, "post-increment-register-register-load-operations-encoding"]], "Register-Register Load operations encoding": [[9, "register-register-load-operations-encoding"]], "Post-Increment Register-Immediate Store operations encoding": [[9, "post-increment-register-immediate-store-operations-encoding"]], "Post-Increment Register-Register Store operations encoding": [[9, "post-increment-register-register-store-operations-encoding"]], "Register-Register Store operations encoding": [[9, "register-register-store-operations-encoding"]], "Event Load Instruction": [[9, "event-load-instruction"]], "Event Load operation": [[9, "event-load-operation"], [9, "id4"]], "Event Load operation encoding": [[9, "event-load-operation-encoding"]], "Hardware Loops": [[9, "hardware-loops"]], "Hardware Loops operations": [[9, "hardware-loops-operations"]], "Long Hardware Loop Setup operations": [[9, "long-hardware-loop-setup-operations"]], "Short Hardware Loop Setup operations": [[9, "short-hardware-loop-setup-operations"]], "Hardware Loops operations encoding": [[9, "hardware-loops-operations-encoding"]], "ALU": [[9, "alu"]], "Bit Reverse Instruction": [[9, "bit-reverse-instruction"]], "Bit Manipulation operations": [[9, "bit-manipulation-operations"], [9, "id7"]], "Bit Manipulation Encoding": [[9, "bit-manipulation-encoding"]], "Immediate Bit Manipulation operations encoding": [[9, "immediate-bit-manipulation-operations-encoding"]], "Register Bit Manipulation operations encoding": [[9, "register-bit-manipulation-operations-encoding"]], "General ALU operations": [[9, "general-alu-operations"], [9, "id8"]], "General ALU Encoding": [[9, "general-alu-encoding"]], "General ALU operations encoding": [[9, "general-alu-operations-encoding"], [9, "id9"], [9, "id10"], [9, "id11"]], "Immediate Branching operations": [[9, "immediate-branching-operations"], [9, "id12"]], "Immediate Branching Encoding": [[9, "immediate-branching-encoding"]], "Immediate Branching encoding": [[9, "id13"]], "Multiply-Accumulate": [[9, "multiply-accumulate"]], "16-Bit x 16-Bit Multiplication operations": [[9, "bit-x-16-bit-multiplication-operations"]], "16-Bit Multiplication operations": [[9, "bit-multiplication-operations"], [9, "id16"]], "16-Bit x 16-Bit Multiplication pseudo-instructions": [[9, "bit-x-16-bit-multiplication-pseudo-instructions"]], "16-Bit Multiplication pseudo-instructions": [[9, "bit-multiplication-pseudo-instructions"]], "16-Bit x 16-Bit Multiply-Accumulate operations": [[9, "bit-x-16-bit-multiply-accumulate-operations"]], "16-Bit Multiply-Accumulate operations": [[9, "bit-multiply-accumulate-operations"], [9, "id17"]], "32-Bit x 32-Bit Multiply-Accumulate operations": [[9, "bit-x-32-bit-multiply-accumulate-operations"]], "32-Bit Multiply-Accumulate operations": [[9, "id14"], [9, "id18"]], "SIMD": [[9, "simd"]], "SIMD ALU operations": [[9, "simd-alu-operations"], [9, "id19"]], "SIMD Bit Manipulation operations": [[9, "simd-bit-manipulation-operations"], [9, "id20"]], "SIMD Dot Product operations": [[9, "simd-dot-product-operations"], [9, "id21"]], "SIMD Shuffle and Pack operations": [[9, "simd-shuffle-and-pack-operations"], [9, "id22"]], "SIMD ALU Encoding": [[9, "simd-alu-encoding"]], "SIMD ALU encoding": [[9, "id23"]], "SIMD Comparison operations": [[9, "simd-comparison-operations"], [9, "id24"]], "SIMD Comparison Encoding": [[9, "simd-comparison-encoding"]], "SIMD Comparison encoding": [[9, "id25"]], "SIMD Complex-number operations": [[9, "simd-complex-number-operations"], [9, "id26"]], "SIMD Complex-number Encoding": [[9, "simd-complex-number-encoding"]], "SIMD Complex-number encoding": [[9, "id27"]], "Core Integration": [[10, "core-integration"]], "Instantiation Template": [[10, "instantiation-template"]], "Interfaces": [[10, "interfaces"], [10, "id3"]], "Clock Gating Cell": [[10, "clock-gating-cell"]], "Synthesis guidelines": [[10, "synthesis-guidelines"]], "ASIC Synthesis": [[10, "asic-synthesis"]], "FPGA Synthesis": [[10, "fpga-synthesis"]], "Synthesizing with the FPU": [[10, "synthesizing-with-the-fpu"]], "Introduction": [[11, "introduction"]], "License": [[11, "license"]], "Bus Interfaces": [[11, "bus-interfaces"]], "Standards Compliance": [[11, "standards-compliance"]], "CV32E40P Standard Instruction Set Extensions": [[11, "id2"]], "CV32E40P Custom Instruction Set Extensions": [[11, "id3"]], "Contents": [[11, "contents"]], "History": [[11, "history"]], "Memory-Protocol": [[11, "memory-protocol"]], "RV32F Extensions": [[11, "rv32f-extensions"]], "RV32A Extensions, Security and Memory Protection": [[11, "rv32a-extensions-security-and-memory-protection"]], "CSR Address Re-Mapping": [[11, "csr-address-re-mapping"]], "PULP HWLoop Spec": [[11, "pulp-hwloop-spec"]], "Compliancy, bug fixing, code clean-up, and documentation": [[11, "compliancy-bug-fixing-code-clean-up-and-documentation"]], "References": [[11, "references"]], "Contributors": [[11, "contributors"]], "Load-Store-Unit (LSU)": [[12, "load-store-unit-lsu"]], "LSU interface signals": [[12, "lsu-interface-signals"]], "Post-Incrementing Load and Store Instructions": [[12, "post-incrementing-load-and-store-instructions"]], "Performance Counters": [[13, "performance-counters"]], "Event Selector": [[13, "event-selector"], [13, "id3"]], "Controlling the counters from software": [[13, "controlling-the-counters-from-software"]], "Parametrization at synthesis time": [[13, "parametrization-at-synthesis-time"]], "Time Registers (time(h))": [[13, "time-registers-time-h"]], "Pipeline Details": [[14, "pipeline-details"]], "Hazards": [[14, "hazards"]], "Single- and Multi-Cycle Instructions": [[14, "single-and-multi-cycle-instructions"]], "Cycle counts per instruction type": [[14, "cycle-counts-per-instruction-type"]], "Changelog": [[15, "changelog"]], "Register File": [[16, "register-file"]], "Floating-Point Register File": [[16, "floating-point-register-file"]], "Sleep Unit": [[17, "sleep-unit"]], "Sleep Unit interface signals": [[17, "sleep-unit-interface-signals"]], "Startup behavior": [[17, "startup-behavior"]], "WFI": [[17, "wfi"]], "PULP Cluster Extension": [[17, "pulp-cluster-extension"]], "Verification": [[18, "verification"]], "v1.0.0 verification": [[18, "v1-0-0-verification"]], "How RTL Issues Were Found in v1.0.0": [[18, "how-rtl-issues-were-found-in-v1-0-0"]], "Breakdown of Issues found by Simulation in v1.0.0": [[18, "breakdown-of-issues-found-by-simulation-in-v1-0-0"]], "Issue Classification in v1.0.0": [[18, "issue-classification-in-v1-0-0"]], "v2.0.0 verification": [[18, "v2-0-0-verification"]], "Verified configurations": [[18, "verified-configurations"]], "How RTL Issues Were Found in v2.0.0": [[18, "how-rtl-issues-were-found-in-v2-0-0"]], "Breakdown of Issues found by Formal Verification in v2.0.0": [[18, "breakdown-of-issues-found-by-formal-verification-in-v2-0-0"]], "Formal Verification Issues Classification in v2.0.0": [[18, "formal-verification-issues-classification-in-v2-0-0"]], "Breakdown of Issues found by Simulation in v2.0.0": [[18, "breakdown-of-issues-found-by-simulation-in-v2-0-0"]], "Simulation Issue Classification in v2.0.0": [[18, "simulation-issue-classification-in-v2-0-0"]], "Formal verification": [[18, "formal-verification"]], "Simulation verification": [[18, "simulation-verification"]], "Reports": [[18, "reports"]], "Tracer": [[18, "tracer"]], "Output file": [[18, "output-file"]], "Trace output format": [[18, "trace-output-format"]]}, "indexentries": {}})