[LIT]
0

[TET]
18
4	38	59	51	61	4	5	SAFETRUE
7	38	63	51	65	4	5	SAFETRUE
8	38	67	51	69	4	5	SAFETRUE
12	38	71	51	73	4	5	SAFETRUE
13	64	55	89	57	4	3	allSafetyCircuitsReady
14	38	75	51	77	4	5	SAFETRUE
15	38	79	51	81	4	5	SAFETRUE
16	16	55	51	57	4	5	pallet_mag_safetyCircuitsReady
17	52	11	87	13	4	3	pallet_mag_safetyCircuitsReady
18	26	11	39	13	4	5	SAFETRUE
19	26	15	39	17	4	5	SAFETRUE
20	26	19	39	21	4	5	SAFETRUE
21	26	23	39	25	4	5	SAFETRUE
22	27	27	39	29	4	5	diEStop5
23	26	31	39	33	4	5	SAFETRUE
24	26	35	39	37	4	5	SAFETRUE
37	22	97	47	99	4	5	allSafetyCircuitsReady
38	74	97	102	99	4	3	allSafetyCircuitsReadyNS

[FBS]
3
3	53	52	62	84	1	AND_S	
33	41	8	50	40	1	AND_S	
36	49	94	72	102	1	SAFEBOOL_TO_BOOL	

[FPT]
18
0	53	55	55	57		0	1665	0	ANY_SAFEBIT
1	53	59	55	61		0	1665	0	ANY_SAFEBIT
2	61	55	62	57		1	0	641	ANY_SAFEBIT
5	53	63	55	65		0	1665	0	ANY_SAFEBIT
6	53	67	55	69		0	1665	0	ANY_SAFEBIT
9	53	71	55	73		0	1665	0	ANY_SAFEBIT
10	53	75	55	77		0	1665	0	ANY_SAFEBIT
11	53	79	55	81		0	1665	0	ANY_SAFEBIT
25	41	11	43	13		0	1665	0	ANY_SAFEBIT
26	41	15	43	17		0	1665	0	ANY_SAFEBIT
27	49	11	50	13		1	0	641	ANY_SAFEBIT
28	41	19	43	21		0	1665	0	ANY_SAFEBIT
29	41	23	43	25		0	1665	0	ANY_SAFEBIT
30	41	27	43	29		0	1665	0	ANY_SAFEBIT
31	41	31	43	33		0	1665	0	ANY_SAFEBIT
32	41	35	43	37		0	1665	0	ANY_SAFEBIT
34	49	97	51	99		0	640	0	SAFEBOOL
35	71	97	72	99		1	0	640	BOOL

[KOT]
0

[VER]
0

