 ```verilog
always @(posedge clk) begin
    out <= !in;
end
endmodule
```