===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 24.8014 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.5095 ( 14.7%)    4.5095 ( 18.2%)  FIR Parser
   13.7186 ( 44.8%)    9.4598 ( 38.1%)  'firrtl.circuit' Pipeline
    2.2969 (  7.5%)    1.1499 (  4.6%)    'firrtl.module' Pipeline
    2.1040 (  6.9%)    1.0624 (  4.3%)      CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1878 (  0.6%)    0.1031 (  0.4%)      LowerCHIRRTL
    0.1261 (  0.4%)    0.1261 (  0.5%)    InferWidths
    0.8905 (  2.9%)    0.8905 (  3.6%)    InferResets
    0.0428 (  0.1%)    0.0428 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.7750 (  2.5%)    0.7750 (  3.1%)    LowerFIRRTLTypes
    4.4097 ( 14.4%)    2.2090 (  8.9%)    'firrtl.module' Pipeline
    2.2867 (  7.5%)    1.1564 (  4.7%)      ExpandWhens
    2.1178 (  6.9%)    1.0763 (  4.3%)      Canonicalizer
    0.6140 (  2.0%)    0.6140 (  2.5%)    Inliner
    2.7824 (  9.1%)    2.7824 ( 11.2%)    IMConstProp
    0.0435 (  0.1%)    0.0435 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.8088 (  5.9%)    0.9060 (  3.7%)    'firrtl.module' Pipeline
    1.8060 (  5.9%)    0.9045 (  3.6%)      Canonicalizer
    1.1477 (  3.7%)    1.1477 (  4.6%)  LowerFIRRTLToHW
    0.2356 (  0.8%)    0.2356 (  1.0%)  HWMemSimImpl
    2.7318 (  8.9%)    1.3665 (  5.5%)  'hw.module' Pipeline
    0.0589 (  0.2%)    0.0328 (  0.1%)    HWCleanup
    0.9033 (  2.9%)    0.4548 (  1.8%)    CSE
    0.0018 (  0.0%)    0.0010 (  0.0%)      (A) DominanceInfo
    1.7452 (  5.7%)    0.8815 (  3.6%)    Canonicalizer
    0.0132 (  0.0%)    0.0071 (  0.0%)    HWLegalizeModules
    0.4125 (  1.3%)    0.4125 (  1.7%)  HWLegalizeNames
    0.4464 (  1.5%)    0.2234 (  0.9%)  'hw.module' Pipeline
    0.4423 (  1.4%)    0.2212 (  0.9%)    PrettifyVerilog
    7.4348 ( 24.3%)    7.4348 ( 30.0%)  Output
    0.0062 (  0.0%)    0.0062 (  0.0%)  Rest
   30.6501 (100.0%)   24.8014 (100.0%)  Total

{
  totalTime: 24.837,
  maxMemory: 816205824
}
