
---------- Begin Simulation Statistics ----------
final_tick                                76827209000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59185                       # Simulator instruction rate (inst/s)
host_mem_usage                                 969828                       # Number of bytes of host memory used
host_op_rate                                   119081                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1689.61                       # Real time elapsed on the host
host_tick_rate                               45470509                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.076827                       # Number of seconds simulated
sim_ticks                                 76827209000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  98311442                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 57334719                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.536544                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.536544                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3245790                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1613277                       # number of floating regfile writes
system.cpu.idleCycles                         9204647                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1457099                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22790558                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.472434                       # Inst execution rate
system.cpu.iew.exec_refs                     50083783                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   18508995                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5273910                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              33067387                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               3549                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             73195                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             19468662                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           237117357                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              31574788                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1863090                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             226245998                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  42411                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1904637                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1292319                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1959791                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          27504                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1090859                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         366240                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 245619420                       # num instructions consuming a value
system.cpu.iew.wb_count                     225093665                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.636914                       # average fanout of values written-back
system.cpu.iew.wb_producers                 156438333                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.464935                       # insts written-back per cycle
system.cpu.iew.wb_sent                      225562791                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                349664415                       # number of integer regfile reads
system.cpu.int_regfile_writes               180346612                       # number of integer regfile writes
system.cpu.ipc                               0.650811                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.650811                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3045964      1.34%      1.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             172899058     75.80%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               282262      0.12%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                151071      0.07%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              119166      0.05%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                23476      0.01%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               392146      0.17%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               121948      0.05%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              369007      0.16%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              11521      0.01%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             109      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             53      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31321882     13.73%     91.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17421264      7.64%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          643022      0.28%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1306964      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              228109090                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3226774                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6316658                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2974848                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4052551                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2964528                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012996                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2549037     85.98%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      7      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  28223      0.95%     86.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    445      0.02%     86.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   941      0.03%     86.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  323      0.01%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 165180      5.57%     92.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                102867      3.47%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             46248      1.56%     97.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            71257      2.40%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              224800880                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          597469167                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    222118817                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         269008276                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  237097263                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 228109090                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               20094                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        35916619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            153347                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          12267                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     37445574                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     144449772                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.579159                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.204402                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            80875600     55.99%     55.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10931613      7.57%     63.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11564362      8.01%     71.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10930282      7.57%     79.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9622184      6.66%     85.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7650602      5.30%     91.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7320681      5.07%     96.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3843509      2.66%     98.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1710939      1.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       144449772                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.484559                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1047758                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1790375                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             33067387                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            19468662                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                97871294                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        153654419                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1527589                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       184154                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        376490                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        48145                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           59                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4449859                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2736                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8901254                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2795                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                26408121                       # Number of BP lookups
system.cpu.branchPred.condPredicted          18278721                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1682165                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11273861                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9961568                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             88.359862                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2479183                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              38300                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1120021                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             573913                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           546108                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       281226                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        35520012                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1256195                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    139180333                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.445611                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.420399                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        85788062     61.64%     61.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        12321850      8.85%     70.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8062517      5.79%     76.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12846634      9.23%     85.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3634722      2.61%     88.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2335700      1.68%     89.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2111690      1.52%     91.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1306929      0.94%     92.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        10772229      7.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    139180333                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      10772229                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     43794142                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43794142                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43829457                       # number of overall hits
system.cpu.dcache.overall_hits::total        43829457                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1336618                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1336618                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1339175                       # number of overall misses
system.cpu.dcache.overall_misses::total       1339175                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34333076468                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34333076468                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34333076468                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34333076468                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     45130760                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     45130760                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     45168632                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     45168632                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029617                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029617                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029648                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029648                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25686.528588                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25686.528588                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25637.483128                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25637.483128                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       219399                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          478                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8289                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.468693                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   159.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       507198                       # number of writebacks
system.cpu.dcache.writebacks::total            507198                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       464978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       464978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       464978                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       464978                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       871640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       871640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       872870                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       872870                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20650718473                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20650718473                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20703445473                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20703445473                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019314                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019314                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019325                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019325                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23691.797615                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23691.797615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23718.818923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23718.818923                       # average overall mshr miss latency
system.cpu.dcache.replacements                 871991                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     27367738                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27367738                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1093137                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1093137                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  25006564000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  25006564000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     28460875                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28460875                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22875.965227                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22875.965227                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       462628                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       462628                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       630509                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       630509                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11618941000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11618941000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022154                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022154                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18427.874939                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18427.874939                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16426404                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16426404                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       243481                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       243481                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9326512468                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9326512468                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014606                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014606                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38304.888135                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38304.888135                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2350                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2350                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       241131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       241131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9031777473                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9031777473                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014465                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014465                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37455.895231                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37455.895231                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        35315                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         35315                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2557                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2557                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        37872                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        37872                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.067517                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.067517                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1230                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1230                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     52727000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     52727000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.032478                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.032478                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42867.479675                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42867.479675                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  76827209000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.788296                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44702468                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            872503                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.234744                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.788296                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999587                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999587                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          303                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          91209767                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         91209767                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76827209000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 86868089                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              17997606                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  36900623                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1391135                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1292319                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             10082274                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                434128                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              245721914                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2059881                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    31569488                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    18513565                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        291196                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         45037                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76827209000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  76827209000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76827209000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           89989005                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      126542268                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    26408121                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13014664                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      52700779                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3443562                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         77                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 4358                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         32719                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           61                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          992                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  19675430                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1035353                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          144449772                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.756710                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.081737                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                104385834     72.26%     72.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2133139      1.48%     73.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2360002      1.63%     75.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1917569      1.33%     76.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2740546      1.90%     78.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2961731      2.05%     80.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2733158      1.89%     82.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2761676      1.91%     84.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 22456117     15.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            144449772                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.171867                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.823551                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     15882600                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15882600                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15882600                       # number of overall hits
system.cpu.icache.overall_hits::total        15882600                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3792827                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3792827                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3792827                       # number of overall misses
system.cpu.icache.overall_misses::total       3792827                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  51397590960                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  51397590960                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  51397590960                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  51397590960                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19675427                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19675427                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19675427                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19675427                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.192770                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.192770                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.192770                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.192770                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13551.261621                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13551.261621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13551.261621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13551.261621                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        15836                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               953                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.616999                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3577741                       # number of writebacks
system.cpu.icache.writebacks::total           3577741                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       214181                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       214181                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       214181                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       214181                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3578646                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3578646                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3578646                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3578646                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  46001416963                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  46001416963                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  46001416963                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  46001416963                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.181884                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.181884                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.181884                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.181884                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12854.419510                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12854.419510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12854.419510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12854.419510                       # average overall mshr miss latency
system.cpu.icache.replacements                3577741                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15882600                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15882600                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3792827                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3792827                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  51397590960                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  51397590960                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19675427                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19675427                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.192770                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.192770                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13551.261621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13551.261621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       214181                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       214181                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3578646                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3578646                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  46001416963                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  46001416963                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.181884                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.181884                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12854.419510                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12854.419510                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  76827209000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.569596                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19461245                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3578645                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.438160                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.569596                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999159                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999159                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          282                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          42929499                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         42929499                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76827209000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    19681204                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        371882                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76827209000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  76827209000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76827209000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2995556                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5005096                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                11963                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               27504                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                2803095                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                56937                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6355                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  76827209000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1292319                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 87952202                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9166805                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5013                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  37110133                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8923300                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              242833365                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                139711                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 669971                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 622228                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                7370370                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents               8                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           258648438                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   598919595                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                380143525                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   3622552                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580209                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 44068120                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     103                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  86                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4937444                       # count of insts added to the skid buffer
system.cpu.rob.reads                        364955930                       # The number of ROB reads
system.cpu.rob.writes                       478745357                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3538086                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               720100                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4258186                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3538086                       # number of overall hits
system.l2.overall_hits::.cpu.data              720100                       # number of overall hits
system.l2.overall_hits::total                 4258186                       # number of overall hits
system.l2.demand_misses::.cpu.inst              39959                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             152403                       # number of demand (read+write) misses
system.l2.demand_misses::total                 192362                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             39959                       # number of overall misses
system.l2.overall_misses::.cpu.data            152403                       # number of overall misses
system.l2.overall_misses::total                192362                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3102760000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11634475000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14737235000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3102760000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11634475000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14737235000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3578045                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           872503                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4450548                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3578045                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          872503                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4450548                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.011168                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.174673                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.043222                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.011168                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.174673                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.043222                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77648.589805                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76340.196715                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76611.986775                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77648.589805                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76340.196715                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76611.986775                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107465                       # number of writebacks
system.l2.writebacks::total                    107465                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  18                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 18                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         39941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        152403                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            192344                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        39941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       152403                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           192344                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2694484250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10084272750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12778757000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2694484250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10084272750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12778757000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.011163                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.174673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.043218                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.011163                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.174673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.043218                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67461.612128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66168.466172                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66436.993096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67461.612128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66168.466172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66436.993096                       # average overall mshr miss latency
system.l2.replacements                         186107                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       507198                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           507198                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       507198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       507198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3575770                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3575770                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3575770                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3575770                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          530                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           530                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              370                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  370                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          373                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              373                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.008043                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.008043                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        40500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        40500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.008043                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.008043                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            145577                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                145577                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           95669                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95669                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7048983500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7048983500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        241246                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            241246                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.396562                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.396562                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73680.957259                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73680.957259                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        95669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6074527750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6074527750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.396562                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.396562                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63495.257084                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63495.257084                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3538086                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3538086                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        39959                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            39959                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3102760000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3102760000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3578045                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3578045                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.011168                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011168                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77648.589805                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77648.589805                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        39941                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        39941                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2694484250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2694484250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.011163                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011163                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67461.612128                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67461.612128                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        574523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            574523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        56734                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           56734                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4585491500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4585491500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       631257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        631257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.089875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80824.399831                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80824.399831                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        56734                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        56734                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4009745000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4009745000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.089875                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089875                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70676.225896                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70676.225896                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  76827209000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8172.421356                       # Cycle average of tags in use
system.l2.tags.total_refs                     8895847                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    194299                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     45.784317                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     194.165598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3068.704395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4909.551363                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.374598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.599310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997610                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3709                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3220                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  71365483                       # Number of tag accesses
system.l2.tags.data_accesses                 71365483                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76827209000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    107465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    152113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000535485750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6340                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6340                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              501989                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101202                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      192344                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107465                       # Number of write requests accepted
system.mem_ctrls.readBursts                    192344                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107465                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    290                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                192344                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107465                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  160986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.288801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.210584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.893092                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6338     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6340                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.945268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.912709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.058027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3432     54.13%     54.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               77      1.21%     55.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2616     41.26%     96.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              181      2.85%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               30      0.47%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6340                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   18560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12310016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6877760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    160.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     89.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   76825522000                       # Total gap between requests
system.mem_ctrls.avgGap                     256248.22                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2556224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9735232                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6875712                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 33272378.800068087876                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 126715939.921753510833                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 89495793.085493981838                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        39941                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       152403                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       107465                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1376380250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5057545750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1822128484750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34460.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33185.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16955552.83                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2556224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9753792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12310016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2556224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2556224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6877760                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6877760                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        39941                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       152403                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         192344                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       107465                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        107465                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     33272379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    126957521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        160229900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     33272379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     33272379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     89522450                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        89522450                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     89522450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     33272379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    126957521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       249752350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               192054                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              107433                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11747                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11762                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11215                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11203                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12750                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6824                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6116                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6386                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6478                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6460                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7646                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2832913500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             960270000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6433926000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14750.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33500.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              109683                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              55936                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            57.11                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           52.07                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       133868                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   143.179610                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   104.990683                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   163.134188                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        76351     57.03%     57.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        38510     28.77%     85.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10175      7.60%     93.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3448      2.58%     95.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1504      1.12%     97.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          815      0.61%     97.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          518      0.39%     98.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          325      0.24%     98.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2222      1.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       133868                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12291456                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6875712                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              159.988319                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               89.495793                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.95                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  76827209000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       481585860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       255968955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      696157140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     276472080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6064652880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26193584490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   7443893280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   41412314685                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   539.031877                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  19098588750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2565420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  55163200250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       474231660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       252060105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      675108420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     284328180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6064652880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26455877970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   7223014560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   41429273775                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   539.252620                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  18519700750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2565420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  55742088250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  76827209000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              96675                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107465                       # Transaction distribution
system.membus.trans_dist::CleanEvict            76678                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95669                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95669                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         96675                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       568834                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       568834                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 568834                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19187776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19187776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19187776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            192347                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  192347    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              192347                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  76827209000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           201587500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          240430000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4209902                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       614663                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3577741                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          443435                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             373                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            373                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           241246                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          241246                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3578646                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       631257                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10734431                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2617743                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              13352174                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    457970240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     88300864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              546271104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          186708                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6916224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4637629                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011009                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.104468                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4586631     98.90%     98.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  50939      1.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     59      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4637629                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  76827209000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8535566000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5369486456                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1309957962                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
