Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Thu Nov  5 12:26:59 2020
| Host         : Osaze-Desktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    50 |
|    Minimum number of control sets                        |    50 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    50 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |    25 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             109 |           38 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |             110 |           38 |
| Yes          | No                    | No                     |             342 |           84 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             385 |          173 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                      Clock Signal                                      |                                                                          Enable Signal                                                                         |                                                           Set/Reset Signal                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/servo_controller_clk_BUFG |                                                                                                                                                                | design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/SR[0]                                                                   |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                | design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/clock_divider_counter[3]_i_1_n_0                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                | design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/SR[0]                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/servo_controller_clk_BUFG |                                                                                                                                                                | design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/slow_rst_internal_stage_2_reg_0[0]                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_rc_servo_control_0/U0/servo_position_register_address_valid[2]                                                                                  | design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/SR[0]                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_rc_servo_control_0/U0/servo_position_register_address_valid[3]                                                                                  | design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/SR[0]                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_rc_servo_control_0/U0/servo_position_register_address_valid[1]                                                                                  | design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/SR[0]                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_rc_servo_control_0/U0/servo_position_register_address_valid[0]                                                                                  | design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/SR[0]                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_rc_servo_control_0/U0/local_address                                                                                                             | design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/SR[0]                                                                   |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                     |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                     |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                     |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                     |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/servo_controller_clk_BUFG |                                                                                                                                                                | design_1_i/axi_rc_servo_control_0/U0/generate_servo_controllers[0].servo_controller_instance/reset_control_counter                  |                5 |             18 |         3.60 |
|  design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/servo_controller_clk_BUFG |                                                                                                                                                                | design_1_i/axi_rc_servo_control_0/U0/generate_servo_controllers[3].servo_controller_instance/reset_control_counter                  |                5 |             18 |         3.60 |
|  design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/servo_controller_clk_BUFG |                                                                                                                                                                | design_1_i/axi_rc_servo_control_0/U0/generate_servo_controllers[2].servo_controller_instance/reset_control_counter                  |                5 |             18 |         3.60 |
|  design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/servo_controller_clk_BUFG |                                                                                                                                                                | design_1_i/axi_rc_servo_control_0/U0/generate_servo_controllers[1].servo_controller_instance/reset_control_counter                  |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                     |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                     |               11 |             24 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_rc_servo_control_0/U0/[1].low_endstop_register_array[1][31]_i_1_n_0                                                                             | design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/SR[0]                                                                   |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_rc_servo_control_0/U0/[3].low_endstop_register_array[3][31]_i_1_n_0                                                                             | design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/SR[0]                                                                   |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_rc_servo_control_0/U0/low_endstop_register_address_valid[2]                                                                                     | design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/SR[0]                                                                   |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_rc_servo_control_0/U0/high_endstop_register_address_valid[3]                                                                                    | design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/SR[0]                                                                   |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_rc_servo_control_0/U0/high_endstop_register_address_valid[2]                                                                                    | design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/SR[0]                                                                   |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_rc_servo_control_0/U0/low_endstop_register_address_valid[0]                                                                                     | design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/SR[0]                                                                   |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_rc_servo_control_0/U0/high_endstop_register_address_valid[0]                                                                                    | design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/SR[0]                                                                   |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_rc_servo_control_0/U0/high_endstop_register_address_valid[1]                                                                                    | design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/SR[0]                                                                   |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_rc_servo_control_0/U0/manual_mode_data_register_address_valid1_out                                                                              | design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/SR[0]                                                                   |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                      |                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_rc_servo_control_0/U0/manual_mode_control_register_address_valid0_out                                                                           | design_1_i/axi_rc_servo_control_0/U0/clock_divider_instance/SR[0]                                                                   |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                     |                9 |             45 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                     |               11 |             45 |         4.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                |                                                                                                                                     |               39 |            110 |         2.82 |
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


