Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 18 22:30:42 2024
| Host         : big16.seas.upenn.edu running 64-bit openSUSE Leap 15.5
| Command      : report_timing_summary -file ./vivado_output/post_route_timing_summary_report.txt
| Design       : RiscvSystem
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.205     -326.276                     35                 3307        0.122        0.000                      0                 3307        3.000        0.000                       0                  1530  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLOCK_100MHz          {0.000 5.000}      10.000          100.000         
  clk_mem_clk_wiz_0   {19.231 57.692}    76.923          13.000          
  clk_proc_clk_wiz_0  {0.000 38.462}     76.923          13.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK_100MHz                                                                                                                                                            3.000        0.000                       0                     1  
  clk_mem_clk_wiz_0        18.604        0.000                      0                 1051        0.122        0.000                      0                 1051       37.962        0.000                       0                   395  
  clk_proc_clk_wiz_0       10.603        0.000                      0                 1160        0.131        0.000                      0                 1160       37.962        0.000                       0                  1131  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_proc_clk_wiz_0  clk_mem_clk_wiz_0        14.147        0.000                      0                  640       19.727        0.000                      0                  640  
clk_mem_clk_wiz_0   clk_proc_clk_wiz_0      -10.205     -326.276                     35                 2144       19.865        0.000                      0                 2144  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK_100MHz
  To Clock:  CLOCK_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mmcm/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_mem_clk_wiz_0
  To Clock:  clk_mem_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       37.962ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.604ns  (required time - arrival time)
  Source:                 mem/mem_reg_1_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Destination:            oled_device/mem_reg[3][4][0]/R
                            (falling edge-triggered cell FDRE clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Path Group:             clk_mem_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.462ns  (clk_mem_clk_wiz_0 fall@57.692ns - clk_mem_clk_wiz_0 rise@19.231ns)
  Data Path Delay:        19.061ns  (logic 5.721ns (30.014%)  route 13.340ns (69.986%))
  Logic Levels:           16  (CARRY4=5 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 56.112 - 57.692 ) 
    Source Clock Delay      (SCD):    -0.827ns = ( 18.404 - 19.231 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    20.721 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.006    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    14.663 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.855    16.518    mmcm/clk_mem_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    16.619 r  mmcm/clkout2_buf/O
                         net (fo=384, routed)         1.784    18.404    mem/clock_mem
    RAMB36_X1Y3          RAMB36E1                                     r  mem/mem_reg_1_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    20.858 r  mem/mem_reg_1_1/DOBDO[3]
                         net (fo=259, routed)         1.659    22.516    datapath/rf/insn_from_imem[8]
    SLICE_X27Y3          LUT6 (Prop_lut6_I4_O)        0.124    22.640 r  datapath/rf/rd_data0__1_i_181/O
                         net (fo=1, routed)           0.000    22.640    datapath/rf/rd_data0__1_i_181_n_0
    SLICE_X27Y3          MUXF7 (Prop_muxf7_I1_O)      0.217    22.857 r  datapath/rf/rd_data0__1_i_65/O
                         net (fo=1, routed)           1.021    23.879    datapath/rf/rd_data0__1_i_65_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.299    24.178 r  datapath/rf/rd_data0__1_i_12/O
                         net (fo=45, routed)          2.509    26.686    datapath/rf/A[5]
    SLICE_X24Y5          LUT2 (Prop_lut2_I0_O)        0.124    26.810 r  datapath/rf/mem[3][0][7]_i_16/O
                         net (fo=1, routed)           0.000    26.810    datapath/rf/mem[3][0][7]_i_16_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.360 r  datapath/rf/mem_reg[3][0][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.360    datapath/rf/mem_reg[3][0][7]_i_6_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.474 r  datapath/rf/mem_reg_0_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.474    datapath/rf/mem_reg_0_0_i_22_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.588 r  datapath/rf/mem_reg_0_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.588    datapath/rf/mem_reg_0_0_i_20_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.702 r  datapath/rf/pcCurrent_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.702    datapath/rf/pcCurrent_reg[19]_i_4_n_0
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.036 f  datapath/rf/pcCurrent_reg[23]_i_4/O[1]
                         net (fo=3, routed)           1.808    29.844    mem/mem[2][0][7]_i_9_2[1]
    SLICE_X21Y9          LUT6 (Prop_lut6_I1_O)        0.303    30.147 f  mem/mem[2][0][7]_i_17/O
                         net (fo=1, routed)           1.093    31.239    mem/mem[2][0][7]_i_17_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I5_O)        0.124    31.363 f  mem/mem[2][0][7]_i_9/O
                         net (fo=1, routed)           0.151    31.515    mem/mem[2][0][7]_i_9_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I3_O)        0.124    31.639 f  mem/mem[2][0][7]_i_4/O
                         net (fo=16, routed)          1.853    33.491    mem/mem[2][0][7]_i_4_n_0
    SLICE_X39Y2          LUT3 (Prop_lut3_I0_O)        0.152    33.643 f  mem/mem[2][4][7]_i_3/O
                         net (fo=3, routed)           0.707    34.350    mem/mem[2][4][7]_i_3_n_0
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.326    34.676 f  mem/mem[3][4][7]_i_3/O
                         net (fo=2, routed)           0.667    35.343    mem/mem[3][4][7]_i_3_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I5_O)        0.124    35.467 r  mem/mem[3][4][7]_i_2/O
                         net (fo=9, routed)           0.998    36.466    mem/mem_reg_0_1_11
    SLICE_X44Y1          LUT3 (Prop_lut3_I2_O)        0.124    36.590 r  mem/mem[3][4][7]_i_1/O
                         net (fo=8, routed)           0.875    37.465    oled_device/mem_reg[3][4][0]_0
    SLICE_X42Y0          FDRE                                         r  oled_device/mem_reg[3][4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_wiz_0 fall edge)
                                                     57.692    57.692 f  
    Y9                                                0.000    57.692 f  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    57.692    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    59.112 f  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    60.274    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    52.836 f  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    54.528    mmcm/clk_mem_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    54.619 f  mmcm/clkout2_buf/O
                         net (fo=384, routed)         1.493    56.112    oled_device/clock_mem
    SLICE_X42Y0          FDRE                                         r  oled_device/mem_reg[3][4][0]/C  (IS_INVERTED)
                         clock pessimism              0.577    56.689    
                         clock uncertainty           -0.101    56.588    
    SLICE_X42Y0          FDRE (Setup_fdre_C_R)       -0.519    56.069    oled_device/mem_reg[3][4][0]
  -------------------------------------------------------------------
                         required time                         56.069    
                         arrival time                         -37.465    
  -------------------------------------------------------------------
                         slack                                 18.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mmcm/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Destination:            mmcm/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Path Group:             clk_mem_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_wiz_0 rise@19.231ns - clk_mem_clk_wiz_0 rise@19.231ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 17.932 - 19.231 ) 
    Source Clock Delay      (SCD):    -1.035ns = ( 18.196 - 19.231 ) 
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    19.489 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.929    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    17.509 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.398    17.907    mmcm/clk_mem_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    17.927 r  mmcm/clkout2_buf_en/O
                         net (fo=8, routed)           0.269    18.196    mmcm/clk_mem_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  mmcm/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.141    18.337 r  mmcm/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    18.393    mmcm/seq_reg2[0]
    SLICE_X49Y46         FDCE                                         r  mmcm/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    19.677 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.157    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    16.953 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.442    17.395    mmcm/clk_mem_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    17.438 r  mmcm/clkout2_buf_en/O
                         net (fo=8, routed)           0.494    17.932    mmcm/clk_mem_clk_wiz_0_en_clk
    SLICE_X49Y46         FDCE                                         r  mmcm/seq_reg2_reg[1]/C
                         clock pessimism              0.264    18.196    
    SLICE_X49Y46         FDCE (Hold_fdce_C_D)         0.075    18.271    mmcm/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.271    
                         arrival time                          18.393    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mem_clk_wiz_0
Waveform(ns):       { 19.231 57.692 }
Period(ns):         76.923
Sources:            { mmcm/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         76.923      73.979     RAMB36_X2Y2      mem/mem_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       76.923      136.437    MMCME2_ADV_X0Y0  mmcm/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         38.462      37.962     SLICE_X22Y1      oled_device/m_OLEDCtrl/SPI_CTRL/shift_register_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         38.462      37.962     SLICE_X15Y8      genblk1[1].regs_reg[1][31]_i_106/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_proc_clk_wiz_0
  To Clock:  clk_proc_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       37.962ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.603ns  (required time - arrival time)
  Source:                 datapath/divider/reg_remainder_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Destination:            datapath/rf/genblk1[28].regs_reg[28][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Path Group:             clk_proc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.923ns  (clk_proc_clk_wiz_0 rise@76.923ns - clk_proc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        66.048ns  (logic 19.784ns (29.954%)  route 46.264ns (70.046%))
  Logic Levels:           91  (CARRY4=54 LUT2=1 LUT3=7 LUT4=1 LUT5=11 LUT6=17)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 75.414 - 76.923 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855    -2.713    mmcm/clk_proc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.612 r  mmcm/clkout1_buf/O
                         net (fo=1120, routed)        1.747    -0.865    datapath/divider/CLK
    SLICE_X22Y38         FDRE                                         r  datapath/divider/reg_remainder_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.347 r  datapath/divider/reg_remainder_reg[1]/Q
                         net (fo=9, routed)           1.549     1.202    datapath/divider/reg_remainder[1]
    SLICE_X27Y29         LUT2 (Prop_lut2_I0_O)        0.124     1.326 r  datapath/divider/genblk1[1].regs[1][16]_i_224/O
                         net (fo=1, routed)           0.000     1.326    datapath/divider/genblk1[1].regs[1][16]_i_224_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.724 r  datapath/divider/genblk1[1].regs_reg[1][16]_i_211/CO[3]
                         net (fo=1, routed)           0.000     1.724    datapath/divider/genblk1[1].regs_reg[1][16]_i_211_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  datapath/divider/genblk1[1].regs_reg[1][16]_i_184/CO[3]
                         net (fo=1, routed)           0.000     1.838    datapath/divider/genblk1[1].regs_reg[1][16]_i_184_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  datapath/divider/genblk1[1].regs_reg[1][16]_i_181/CO[3]
                         net (fo=1, routed)           0.000     1.952    datapath/divider/genblk1[1].regs_reg[1][16]_i_181_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  datapath/divider/genblk1[1].regs_reg[1][16]_i_135/CO[3]
                         net (fo=1, routed)           0.000     2.066    datapath/divider/genblk1[1].regs_reg[1][16]_i_135_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  datapath/divider/genblk1[1].regs_reg[1][16]_i_132/CO[3]
                         net (fo=1, routed)           0.000     2.180    datapath/divider/genblk1[1].regs_reg[1][16]_i_132_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  datapath/divider/genblk1[1].regs_reg[1][16]_i_97/CO[3]
                         net (fo=1, routed)           0.000     2.294    datapath/divider/genblk1[1].regs_reg[1][16]_i_97_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.516 f  datapath/divider/genblk1[1].regs_reg[1][16]_i_94/O[0]
                         net (fo=5, routed)           0.920     3.437    datapath/divider/stage2/genblk1[1].iter/o_remainder0[24]
    SLICE_X26Y32         LUT3 (Prop_lut3_I1_O)        0.325     3.762 f  datapath/divider/genblk1[1].regs[1][16]_i_98/O
                         net (fo=2, routed)           0.741     4.502    datapath/divider/stage2/remainders[1]_31[24]
    SLICE_X25Y31         LUT6 (Prop_lut6_I4_O)        0.348     4.850 r  datapath/divider/genblk1[1].regs[1][16]_i_57/O
                         net (fo=1, routed)           0.620     5.470    datapath/divider/genblk1[1].regs[1][16]_i_57_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.020 r  datapath/divider/genblk1[1].regs_reg[1][16]_i_45/CO[3]
                         net (fo=73, routed)          1.171     7.191    datapath/divider/reg_divisor_reg[30]_3[1]
    SLICE_X29Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.315 r  datapath/divider/genblk1[1].regs[1][12]_i_182/O
                         net (fo=9, routed)           0.881     8.196    datapath/divider/stage2/remainders[2]_32[6]
    SLICE_X31Y29         LUT4 (Prop_lut4_I3_O)        0.124     8.320 r  datapath/divider/genblk1[1].regs[1][16]_i_198/O
                         net (fo=1, routed)           0.000     8.320    datapath/divider/genblk1[1].regs[1][16]_i_198_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.721 r  datapath/divider/genblk1[1].regs_reg[1][16]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.721    datapath/divider/genblk1[1].regs_reg[1][16]_i_148_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.835 r  datapath/divider/genblk1[1].regs_reg[1][16]_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.835    datapath/divider/genblk1[1].regs_reg[1][16]_i_99_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  datapath/divider/genblk1[1].regs_reg[1][16]_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.949    datapath/divider/genblk1[1].regs_reg[1][16]_i_62_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  datapath/divider/genblk1[1].regs_reg[1][16]_i_46/CO[3]
                         net (fo=172, routed)         1.304    10.367    datapath/divider/reg_divisor_reg[30]_3[0]
    SLICE_X34Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.491 f  datapath/divider/genblk1[1].regs[1][12]_i_237/O
                         net (fo=9, routed)           0.620    11.112    datapath/divider/stage2/remainders[3]_33[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.236 r  datapath/divider/genblk1[1].regs[1][12]_i_168/O
                         net (fo=1, routed)           0.471    11.707    datapath/divider/genblk1[1].regs[1][12]_i_168_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.214 r  datapath/divider/genblk1[1].regs_reg[1][12]_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.214    datapath/divider/genblk1[1].regs_reg[1][12]_i_105_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.328 r  datapath/divider/genblk1[1].regs_reg[1][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.328    datapath/divider/genblk1[1].regs_reg[1][12]_i_68_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.442 r  datapath/divider/genblk1[1].regs_reg[1][12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    12.442    datapath/divider/genblk1[1].regs_reg[1][12]_i_41_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.556 r  datapath/divider/genblk1[1].regs_reg[1][12]_i_25/CO[3]
                         net (fo=77, routed)          1.455    14.011    datapath/divider/reg_divisor_reg[30]_2[3]
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.150    14.161 f  datapath/divider/genblk1[1].regs[1][11]_i_77/O
                         net (fo=4, routed)           0.623    14.784    datapath/divider/stage2/remainders[4]_34[29]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.328    15.112 r  datapath/divider/genblk1[1].regs[1][11]_i_49/O
                         net (fo=1, routed)           0.520    15.632    datapath/divider/genblk1[1].regs[1][11]_i_49_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.017 r  datapath/divider/genblk1[1].regs_reg[1][11]_i_38/CO[3]
                         net (fo=161, routed)         1.449    17.466    datapath/divider/reg_divisor_reg[30]_2[2]
    SLICE_X38Y26         LUT3 (Prop_lut3_I2_O)        0.148    17.614 f  datapath/divider/genblk1[1].regs[1][12]_i_223/O
                         net (fo=2, routed)           0.603    18.216    datapath/divider/stage2/remainders[5]_35[7]
    SLICE_X38Y27         LUT6 (Prop_lut6_I1_O)        0.328    18.544 r  datapath/divider/genblk1[1].regs[1][12]_i_143/O
                         net (fo=1, routed)           0.398    18.942    datapath/divider/genblk1[1].regs[1][12]_i_143_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.468 r  datapath/divider/genblk1[1].regs_reg[1][12]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.468    datapath/divider/genblk1[1].regs_reg[1][12]_i_89_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.582 r  datapath/divider/genblk1[1].regs_reg[1][12]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.582    datapath/divider/genblk1[1].regs_reg[1][12]_i_59_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.696 r  datapath/divider/genblk1[1].regs_reg[1][12]_i_40/CO[3]
                         net (fo=85, routed)          1.135    20.831    datapath/divider/reg_divisor_reg[30]_2[1]
    SLICE_X43Y26         LUT5 (Prop_lut5_I4_O)        0.124    20.955 f  datapath/divider/genblk1[1].regs[1][16]_i_164/O
                         net (fo=9, routed)           0.637    21.593    datapath/divider/stage2/remainders[6]_36[3]
    SLICE_X44Y26         LUT6 (Prop_lut6_I1_O)        0.124    21.717 r  datapath/divider/genblk1[1].regs[1][9]_i_151/O
                         net (fo=1, routed)           0.472    22.189    datapath/divider/genblk1[1].regs[1][9]_i_151_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.587 r  datapath/divider/genblk1[1].regs_reg[1][9]_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.587    datapath/divider/genblk1[1].regs_reg[1][9]_i_120_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  datapath/divider/genblk1[1].regs_reg[1][9]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.701    datapath/divider/genblk1[1].regs_reg[1][9]_i_86_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.815 r  datapath/divider/genblk1[1].regs_reg[1][9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.815    datapath/divider/genblk1[1].regs_reg[1][9]_i_49_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.929 r  datapath/divider/genblk1[1].regs_reg[1][9]_i_24/CO[3]
                         net (fo=162, routed)         1.284    24.212    datapath/divider/reg_divisor_reg[30]_2[0]
    SLICE_X48Y27         LUT3 (Prop_lut3_I2_O)        0.118    24.330 f  datapath/divider/genblk1[1].regs[1][8]_i_96/O
                         net (fo=2, routed)           0.457    24.787    datapath/divider/stage2/remainders[7]_37[8]
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.326    25.113 r  datapath/divider/genblk1[1].regs[1][8]_i_65/O
                         net (fo=1, routed)           0.550    25.663    datapath/divider/genblk1[1].regs[1][8]_i_65_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.213 r  datapath/divider/genblk1[1].regs_reg[1][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.213    datapath/divider/genblk1[1].regs_reg[1][8]_i_46_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.330 r  datapath/divider/genblk1[1].regs_reg[1][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.330    datapath/divider/genblk1[1].regs_reg[1][8]_i_34_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.447 r  datapath/divider/genblk1[1].regs_reg[1][8]_i_30/CO[3]
                         net (fo=93, routed)          1.327    27.774    datapath/divider/reg_divisor_reg[30]_1[3]
    SLICE_X45Y24         LUT5 (Prop_lut5_I4_O)        0.124    27.898 f  datapath/divider/genblk1[1].regs[1][9]_i_144/O
                         net (fo=9, routed)           0.972    28.870    datapath/divider/stage2/remainders[8]_38[1]
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.124    28.994 r  datapath/divider/genblk1[1].regs[1][7]_i_109/O
                         net (fo=1, routed)           0.550    29.544    datapath/divider/genblk1[1].regs[1][7]_i_109_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.051 r  datapath/divider/genblk1[1].regs_reg[1][7]_i_85/CO[3]
                         net (fo=1, routed)           0.009    30.060    datapath/divider/genblk1[1].regs_reg[1][7]_i_85_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.174 r  datapath/divider/genblk1[1].regs_reg[1][7]_i_59/CO[3]
                         net (fo=1, routed)           0.000    30.174    datapath/divider/genblk1[1].regs_reg[1][7]_i_59_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.288 r  datapath/divider/genblk1[1].regs_reg[1][7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.288    datapath/divider/genblk1[1].regs_reg[1][7]_i_46_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.402 r  datapath/divider/genblk1[1].regs_reg[1][7]_i_30/CO[3]
                         net (fo=155, routed)         1.226    31.628    datapath/divider/reg_divisor_reg[30]_1[2]
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.124    31.752 f  datapath/divider/genblk1[1].regs[1][9]_i_148/O
                         net (fo=9, routed)           0.921    32.673    datapath/divider/stage2/remainders[9]_39[3]
    SLICE_X53Y20         LUT6 (Prop_lut6_I1_O)        0.124    32.797 r  datapath/divider/genblk1[1].regs[1][6]_i_87/O
                         net (fo=1, routed)           1.111    33.908    datapath/divider/genblk1[1].regs[1][6]_i_87_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    34.306 r  datapath/divider/genblk1[1].regs_reg[1][6]_i_66/CO[3]
                         net (fo=1, routed)           0.009    34.315    datapath/divider/genblk1[1].regs_reg[1][6]_i_66_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.429 r  datapath/divider/genblk1[1].regs_reg[1][6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.429    datapath/divider/genblk1[1].regs_reg[1][6]_i_51_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.543 r  datapath/divider/genblk1[1].regs_reg[1][6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.543    datapath/divider/genblk1[1].regs_reg[1][6]_i_41_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.657 r  datapath/divider/genblk1[1].regs_reg[1][6]_i_25/CO[3]
                         net (fo=97, routed)          1.370    36.027    datapath/divider/reg_divisor_reg[30]_1[1]
    SLICE_X53Y21         LUT5 (Prop_lut5_I4_O)        0.124    36.151 f  datapath/divider/genblk1[1].regs[1][16]_i_77/O
                         net (fo=9, routed)           0.852    37.003    datapath/divider/stage2/remainders[10]_40[7]
    SLICE_X53Y20         LUT6 (Prop_lut6_I1_O)        0.124    37.127 r  datapath/divider/genblk1[1].regs[1][5]_i_70/O
                         net (fo=1, routed)           0.337    37.464    datapath/divider/genblk1[1].regs[1][5]_i_70_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.990 r  datapath/divider/genblk1[1].regs_reg[1][5]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.990    datapath/divider/genblk1[1].regs_reg[1][5]_i_47_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.104 r  datapath/divider/genblk1[1].regs_reg[1][5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    38.104    datapath/divider/genblk1[1].regs_reg[1][5]_i_37_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.218 r  datapath/divider/genblk1[1].regs_reg[1][5]_i_29/CO[3]
                         net (fo=155, routed)         1.620    39.838    datapath/divider/reg_divisor_reg[30]_1[0]
    SLICE_X45Y23         LUT3 (Prop_lut3_I2_O)        0.150    39.988 f  datapath/divider/genblk1[1].regs[1][2]_i_96/O
                         net (fo=2, routed)           0.306    40.294    datapath/divider/stage2/remainders[11]_41[28]
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.326    40.620 r  datapath/divider/genblk1[1].regs[1][2]_i_50/O
                         net (fo=1, routed)           0.322    40.941    datapath/divider/genblk1[1].regs[1][2]_i_50_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    41.339 r  datapath/divider/genblk1[1].regs_reg[1][2]_i_29/CO[3]
                         net (fo=117, routed)         1.340    42.680    datapath/divider/reg_divisor_reg[30]_0[0]
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.124    42.804 f  datapath/divider/genblk1[1].regs[1][17]_i_114/O
                         net (fo=9, routed)           0.307    43.111    datapath/divider/stage2/remainders[12]_42[7]
    SLICE_X49Y19         LUT6 (Prop_lut6_I1_O)        0.124    43.235 r  datapath/divider/genblk1[1].regs[1][3]_i_119/O
                         net (fo=1, routed)           0.792    44.027    datapath/divider/genblk1[1].regs[1][3]_i_119_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.553 r  datapath/divider/genblk1[1].regs_reg[1][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    44.553    datapath/divider/genblk1[1].regs_reg[1][3]_i_83_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.667 r  datapath/divider/genblk1[1].regs_reg[1][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.667    datapath/divider/genblk1[1].regs_reg[1][3]_i_44_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.781 r  datapath/divider/genblk1[1].regs_reg[1][3]_i_22/CO[3]
                         net (fo=168, routed)         1.420    46.201    datapath/divider/S[1]
    SLICE_X38Y21         LUT3 (Prop_lut3_I2_O)        0.148    46.349 f  datapath/divider/genblk1[1].regs[1][2]_i_106/O
                         net (fo=2, routed)           0.793    47.142    datapath/divider/stage2/remainders[13]_43[22]
    SLICE_X42Y17         LUT6 (Prop_lut6_I4_O)        0.328    47.470 r  datapath/divider/genblk1[1].regs[1][2]_i_62/O
                         net (fo=1, routed)           0.519    47.989    datapath/divider/genblk1[1].regs[1][2]_i_62_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    48.374 r  datapath/divider/genblk1[1].regs_reg[1][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    48.374    datapath/divider/genblk1[1].regs_reg[1][2]_i_34_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.488 r  datapath/divider/genblk1[1].regs_reg[1][2]_i_14/CO[3]
                         net (fo=123, routed)         1.930    50.417    datapath/divider/S[0]
    SLICE_X39Y23         LUT5 (Prop_lut5_I4_O)        0.150    50.567 f  datapath/divider/genblk1[1].regs[1][28]_i_146/O
                         net (fo=4, routed)           0.745    51.312    datapath/divider/stage2/remainders[14]_44[29]
    SLICE_X39Y19         LUT6 (Prop_lut6_I1_O)        0.326    51.638 r  datapath/divider/genblk1[1].regs[1][28]_i_73/O
                         net (fo=1, routed)           0.331    51.969    datapath/divider/genblk1[1].regs[1][28]_i_73_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    52.354 r  datapath/divider/genblk1[1].regs_reg[1][28]_i_40/CO[3]
                         net (fo=141, routed)         1.493    53.848    datapath/divider/stage2/genblk1[15].iter/lt
    SLICE_X38Y19         LUT5 (Prop_lut5_I4_O)        0.150    53.998 f  datapath/divider/genblk1[1].regs[1][15]_i_42/O
                         net (fo=4, routed)           0.490    54.488    datapath/divider/stage2/remainders[15]_45[13]
    SLICE_X38Y17         LUT6 (Prop_lut6_I1_O)        0.328    54.816 r  datapath/divider/genblk1[1].regs[1][28]_i_188/O
                         net (fo=1, routed)           0.512    55.328    datapath/divider/genblk1[1].regs[1][28]_i_188_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    55.724 r  datapath/divider/genblk1[1].regs_reg[1][28]_i_151/CO[3]
                         net (fo=1, routed)           0.000    55.724    datapath/divider/genblk1[1].regs_reg[1][28]_i_151_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.841 r  datapath/divider/genblk1[1].regs_reg[1][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    55.841    datapath/divider/genblk1[1].regs_reg[1][28]_i_88_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.958 r  datapath/divider/genblk1[1].regs_reg[1][28]_i_42/CO[3]
                         net (fo=71, routed)          1.255    57.214    datapath/divider/CO[0]
    SLICE_X37Y14         LUT3 (Prop_lut3_I0_O)        0.124    57.338 r  datapath/divider/genblk1[1].regs[1][3]_i_54/O
                         net (fo=1, routed)           0.498    57.836    datapath/divider/genblk1[1].regs[1][3]_i_54_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    58.416 r  datapath/divider/genblk1[1].regs_reg[1][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.416    datapath/divider/genblk1[1].regs_reg[1][3]_i_24_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.530 r  datapath/divider/genblk1[1].regs_reg[1][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.530    datapath/divider/genblk1[1].regs_reg[1][7]_i_26_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.644 r  datapath/divider/genblk1[1].regs_reg[1][12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.644    datapath/divider/genblk1[1].regs_reg[1][12]_i_26_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.758 r  datapath/divider/genblk1[1].regs_reg[1][17]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.758    datapath/divider/genblk1[1].regs_reg[1][17]_i_51_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.872 r  datapath/divider/genblk1[1].regs_reg[1][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.872    datapath/divider/genblk1[1].regs_reg[1][17]_i_25_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    59.111 r  datapath/divider/genblk1[1].regs_reg[1][28]_i_58/O[2]
                         net (fo=1, routed)           0.524    59.635    mem/genblk1[1].regs[1][31]_i_42_0[14]
    SLICE_X34Y20         LUT3 (Prop_lut3_I2_O)        0.326    59.961 r  mem/genblk1[1].regs[1][23]_i_44/O
                         net (fo=1, routed)           0.630    60.590    mem/genblk1[1].regs[1][23]_i_44_n_0
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.328    60.918 r  mem/genblk1[1].regs[1][23]_i_31/O
                         net (fo=1, routed)           0.599    61.517    mem/genblk1[1].regs[1][23]_i_31_n_0
    SLICE_X41Y15         LUT5 (Prop_lut5_I1_O)        0.124    61.641 r  mem/genblk1[1].regs[1][23]_i_12/O
                         net (fo=1, routed)           0.154    61.795    mem/genblk1[1].regs[1][23]_i_12_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I5_O)        0.124    61.919 r  mem/genblk1[1].regs[1][23]_i_3/O
                         net (fo=1, routed)           1.702    63.622    mem/genblk1[1].regs[1][23]_i_3_n_0
    SLICE_X16Y15         LUT6 (Prop_lut6_I1_O)        0.124    63.746 r  mem/genblk1[1].regs[1][23]_i_1/O
                         net (fo=31, routed)          1.438    65.184    datapath/rf/genblk1[31].regs_reg[31][31]_0[20]
    SLICE_X11Y27         FDRE                                         r  datapath/rf/genblk1[28].regs_reg[28][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_proc_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    Y9                                                0.000    76.923 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    76.923    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    78.343 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    79.505    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    72.067 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    73.758    mmcm/clk_proc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.849 r  mmcm/clkout1_buf/O
                         net (fo=1120, routed)        1.564    75.414    datapath/rf/CLK
    SLICE_X11Y27         FDRE                                         r  datapath/rf/genblk1[28].regs_reg[28][23]/C
                         clock pessimism              0.577    75.990    
                         clock uncertainty           -0.101    75.889    
    SLICE_X11Y27         FDRE (Setup_fdre_C_D)       -0.103    75.786    datapath/rf/genblk1[28].regs_reg[28][23]
  -------------------------------------------------------------------
                         required time                         75.786    
                         arrival time                         -65.184    
  -------------------------------------------------------------------
                         slack                                 10.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mmcm/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Destination:            mmcm/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Path Group:             clk_proc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_proc_clk_wiz_0 rise@0.000ns - clk_proc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.398    -1.324    mmcm/clk_proc_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  mmcm/clkout1_buf_en/O
                         net (fo=8, routed)           0.269    -1.035    mmcm/clk_proc_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  mmcm/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  mmcm/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.829    mmcm/seq_reg1[0]
    SLICE_X48Y46         FDCE                                         r  mmcm/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.442    -1.836    mmcm/clk_proc_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  mmcm/clkout1_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    mmcm/clk_proc_clk_wiz_0_en_clk
    SLICE_X48Y46         FDCE                                         r  mmcm/seq_reg1_reg[1]/C
                         clock pessimism              0.264    -1.035    
    SLICE_X48Y46         FDCE (Hold_fdce_C_D)         0.075    -0.960    mmcm/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.829    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_proc_clk_wiz_0
Waveform(ns):       { 0.000 38.462 }
Period(ns):         76.923
Sources:            { mmcm/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         76.923      74.768     BUFGCTRL_X0Y0    mmcm/clkout1_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       76.923      136.437    MMCME2_ADV_X0Y0  mmcm/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         38.462      37.962     SLICE_X51Y13     datapath/rf/genblk1[12].regs_reg[12][29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         38.462      37.962     SLICE_X13Y7      datapath/rf/genblk1[10].regs_reg[10][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    mmcm/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mmcm/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_proc_clk_wiz_0
  To Clock:  clk_mem_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       19.727ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.147ns  (required time - arrival time)
  Source:                 datapath/pcCurrent_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Destination:            mem/mem_reg_2_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Path Group:             clk_mem_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_mem_clk_wiz_0 rise@19.231ns - clk_proc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.518ns (12.953%)  route 3.481ns (87.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 17.777 - 19.231 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855    -2.713    mmcm/clk_proc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.612 r  mmcm/clkout1_buf/O
                         net (fo=1120, routed)        1.744    -0.868    datapath/CLK
    SLICE_X30Y4          FDRE                                         r  datapath/pcCurrent_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.350 r  datapath/pcCurrent_reg[6]/Q
                         net (fo=14, routed)          3.481     3.131    mem/Q[6]
    RAMB36_X0Y1          RAMB36E1                                     r  mem/mem_reg_2_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    20.651 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.812    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    14.375 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    16.066    mmcm/clk_mem_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.157 r  mmcm/clkout2_buf/O
                         net (fo=384, routed)         1.620    17.777    mem/clock_mem
    RAMB36_X0Y1          RAMB36E1                                     r  mem/mem_reg_2_1/CLKBWRCLK
                         clock pessimism              0.288    18.065    
                         clock uncertainty           -0.221    17.844    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    17.278    mem/mem_reg_2_1
  -------------------------------------------------------------------
                         required time                         17.278    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                 14.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.727ns  (arrival time - required time)
  Source:                 datapath/rf/genblk1[16].regs_reg[16][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Destination:            mem/mem_reg_1_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Path Group:             clk_mem_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -19.231ns  (clk_mem_clk_wiz_0 fall@57.692ns - clk_proc_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        1.229ns  (logic 0.435ns (35.392%)  route 0.794ns (64.608%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 56.908 - 57.692 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 76.337 - 76.923 ) 
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_proc_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    Y9                                                0.000    76.923 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    76.923    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    77.181 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    77.621    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    75.201 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518    75.719    mmcm/clk_proc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    75.745 r  mmcm/clkout1_buf/O
                         net (fo=1120, routed)        0.593    76.337    datapath/rf/CLK
    SLICE_X12Y7          FDRE                                         r  datapath/rf/genblk1[16].regs_reg[16][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.164    76.501 r  datapath/rf/genblk1[16].regs_reg[16][0]/Q
                         net (fo=2, routed)           0.146    76.648    datapath/rf/genblk1[16].regs_reg[16]_15[0]
    SLICE_X12Y7          LUT6 (Prop_lut6_I5_O)        0.045    76.693 r  datapath/rf/rd_data0_i_411/O
                         net (fo=1, routed)           0.000    76.693    datapath/rf/rd_data0_i_411_n_0
    SLICE_X12Y7          MUXF7 (Prop_muxf7_I0_O)      0.073    76.766 r  datapath/rf/rd_data0_i_158/O
                         net (fo=1, routed)           0.167    76.933    datapath/rf/rd_data0_i_158_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I1_O)        0.108    77.041 r  datapath/rf/rd_data0_i_32/O
                         net (fo=69, routed)          0.278    77.319    datapath/rf/mem_reg_3_0_0[0]
    SLICE_X11Y12         LUT5 (Prop_lut5_I0_O)        0.045    77.364 r  datapath/rf/mem_reg_1_0_i_4/O
                         net (fo=1, routed)           0.203    77.566    mem/p_2_in[0]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/mem_reg_1_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_wiz_0 fall edge)
                                                     57.692    57.692 f  
    Y9                                                0.000    57.692 f  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    57.692    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    58.138 f  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    58.618    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    55.414 f  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564    55.978    mmcm/clk_mem_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    56.007 f  mmcm/clkout2_buf/O
                         net (fo=384, routed)         0.900    56.908    mem/clock_mem
    RAMB36_X0Y2          RAMB36E1                                     r  mem/mem_reg_1_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.556    57.464    
                         clock uncertainty            0.221    57.685    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    57.840    mem/mem_reg_1_0
  -------------------------------------------------------------------
                         required time                        -57.840    
                         arrival time                          77.566    
  -------------------------------------------------------------------
                         slack                                 19.727    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mem_clk_wiz_0
  To Clock:  clk_proc_clk_wiz_0

Setup :           35  Failing Endpoints,  Worst Slack      -10.205ns,  Total Violation     -326.276ns
Hold  :            0  Failing Endpoints,  Worst Slack       19.865ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.205ns  (required time - arrival time)
  Source:                 mem/mem_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Destination:            datapath/divider/reg_remainder_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Path Group:             clk_proc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            57.692ns  (clk_proc_clk_wiz_0 rise@76.923ns - clk_mem_clk_wiz_0 rise@19.231ns)
  Data Path Delay:        67.302ns  (logic 20.684ns (30.733%)  route 46.618ns (69.267%))
  Logic Levels:           97  (CARRY4=60 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=10 LUT6=19 MUXF7=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 75.414 - 76.923 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 18.415 - 19.231 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    20.721 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.006    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    14.663 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.855    16.518    mmcm/clk_mem_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    16.619 r  mmcm/clkout2_buf/O
                         net (fo=384, routed)         1.795    18.415    mem/clock_mem
    RAMB36_X0Y1          RAMB36E1                                     r  mem/mem_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    20.869 r  mem/mem_reg_2_1/DOBDO[1]
                         net (fo=364, routed)         2.198    23.066    datapath/rf/insn_from_imem[14]
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.124    23.190 f  datapath/rf/rd_data0_i_369/O
                         net (fo=1, routed)           0.000    23.190    datapath/rf/rd_data0_i_369_n_0
    SLICE_X26Y5          MUXF7 (Prop_muxf7_I0_O)      0.241    23.431 f  datapath/rf/rd_data0_i_137/O
                         net (fo=1, routed)           1.312    24.743    datapath/rf/rd_data0_i_137_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I0_O)        0.298    25.041 f  datapath/rf/rd_data0_i_27/O
                         net (fo=30, routed)          0.624    25.665    datapath/rf/mem_reg_3_0_0[5]
    SLICE_X21Y17         LUT1 (Prop_lut1_I0_O)        0.124    25.789 r  datapath/rf/reg_divisor[8]_i_6/O
                         net (fo=1, routed)           0.000    25.789    datapath/rf/reg_divisor[8]_i_6_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.321 r  datapath/rf/reg_divisor_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.321    datapath/rf/reg_divisor_reg[8]_i_2_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.435 r  datapath/rf/reg_divisor_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.435    datapath/rf/reg_divisor_reg[12]_i_2_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.549 r  datapath/rf/reg_divisor_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.549    datapath/rf/reg_divisor_reg[16]_i_2_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.663 r  datapath/rf/reg_divisor_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.663    datapath/rf/reg_divisor_reg[20]_i_2_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.777 r  datapath/rf/reg_divisor_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.777    datapath/rf/reg_divisor_reg[24]_i_2_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.891 r  datapath/rf/reg_divisor_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.891    datapath/rf/reg_divisor_reg[28]_i_2_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.225 f  datapath/rf/reg_divisor_reg[31]_i_4/O[1]
                         net (fo=2, routed)           0.479    27.704    mem/data1[29]
    SLICE_X19Y22         LUT6 (Prop_lut6_I0_O)        0.303    28.007 f  mem/reg_divisor[30]_i_3/O
                         net (fo=1, routed)           0.402    28.409    mem/reg_divisor[30]_i_3_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I3_O)        0.124    28.533 f  mem/reg_divisor[30]_i_1/O
                         net (fo=51, routed)          0.886    29.419    mem/y[30]
    SLICE_X9Y27          LUT2 (Prop_lut2_I0_O)        0.124    29.543 r  mem/reg_quotient[15]_i_8/O
                         net (fo=1, routed)           0.000    29.543    mem/reg_quotient[15]_i_8_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.944 r  mem/reg_quotient_reg[15]_i_2/CO[3]
                         net (fo=235, routed)         0.966    30.910    mem/datapath/divider/stage1/genblk1[1].iter/lt
    SLICE_X8Y27          LUT6 (Prop_lut6_I4_O)        0.124    31.034 r  mem/reg_quotient[14]_i_49/O
                         net (fo=1, routed)           0.847    31.881    mem/reg_quotient[14]_i_49_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.407 r  mem/reg_quotient_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.407    mem/reg_quotient_reg[14]_i_24_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.521 r  mem/reg_quotient_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.521    mem/reg_quotient_reg[14]_i_12_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.635 r  mem/reg_quotient_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.635    mem/reg_quotient_reg[14]_i_3_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.749 r  mem/reg_quotient_reg[14]_i_2/CO[3]
                         net (fo=149, routed)         1.737    34.486    mem/datapath/divider/stage1/genblk1[2].iter/lt
    SLICE_X5Y14          LUT4 (Prop_lut4_I3_O)        0.124    34.610 f  mem/reg_quotient[13]_i_120/O
                         net (fo=1, routed)           0.436    35.046    mem/datapath/divider/stage1/remainders[2][3]
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124    35.170 r  mem/reg_quotient[13]_i_81/O
                         net (fo=1, routed)           0.843    36.014    mem/reg_quotient[13]_i_81_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    36.418 r  mem/reg_quotient_reg[13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.418    mem/reg_quotient_reg[13]_i_36_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.535 r  mem/reg_quotient_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.535    mem/reg_quotient_reg[13]_i_12_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.652 r  mem/reg_quotient_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.652    mem/reg_quotient_reg[13]_i_3_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.769 r  mem/reg_quotient_reg[13]_i_2/CO[3]
                         net (fo=47, routed)          1.372    38.140    mem/datapath/divider/stage1/genblk1[3].iter/lt
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    38.264 f  mem/reg_remainder[15]_i_62/O
                         net (fo=4, routed)           0.591    38.855    mem/datapath/divider/stage1/remainders[3][2]
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.124    38.979 r  mem/reg_quotient[12]_i_54/O
                         net (fo=1, routed)           0.637    39.616    mem/reg_quotient[12]_i_54_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    40.123 r  mem/reg_quotient_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.009    40.132    mem/reg_quotient_reg[12]_i_29_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.246 r  mem/reg_quotient_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.246    mem/reg_quotient_reg[12]_i_12_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.360 r  mem/reg_quotient_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.360    mem/reg_quotient_reg[12]_i_3_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.474 r  mem/reg_quotient_reg[12]_i_2/CO[3]
                         net (fo=158, routed)         1.139    41.613    mem/datapath/divider/stage1/genblk1[4].iter/lt
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.124    41.737 f  mem/reg_quotient[11]_i_40/O
                         net (fo=2, routed)           1.144    42.882    mem/datapath/divider/stage1/remainders[4][20]
    SLICE_X2Y15          LUT6 (Prop_lut6_I4_O)        0.124    43.006 r  mem/reg_quotient[11]_i_14/O
                         net (fo=1, routed)           0.820    43.826    mem/reg_quotient[11]_i_14_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    44.224 r  mem/reg_quotient_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.224    mem/reg_quotient_reg[11]_i_3_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.338 r  mem/reg_quotient_reg[11]_i_2/CO[3]
                         net (fo=80, routed)          1.192    45.530    mem/datapath/divider/stage1/genblk1[5].iter/lt
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.124    45.654 f  mem/reg_remainder[12]_i_20/O
                         net (fo=10, routed)          0.500    46.153    mem/datapath/divider/stage1/remainders[5][1]
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124    46.277 r  mem/reg_quotient[10]_i_54/O
                         net (fo=1, routed)           0.739    47.017    mem/reg_quotient[10]_i_54_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    47.537 r  mem/reg_quotient_reg[10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.537    mem/reg_quotient_reg[10]_i_29_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.654 r  mem/reg_quotient_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.654    mem/reg_quotient_reg[10]_i_12_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.771 r  mem/reg_quotient_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.771    mem/reg_quotient_reg[10]_i_3_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.888 r  mem/reg_quotient_reg[10]_i_2/CO[3]
                         net (fo=159, routed)         1.475    49.362    mem/datapath/divider/stage1/genblk1[6].iter/lt
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.124    49.486 f  mem/reg_remainder[11]_i_20/O
                         net (fo=9, routed)           0.460    49.946    mem/datapath/divider/stage1/remainders[6][1]
    SLICE_X1Y15          LUT6 (Prop_lut6_I1_O)        0.124    50.070 r  mem/reg_quotient[9]_i_58/O
                         net (fo=1, routed)           0.665    50.735    mem/reg_quotient[9]_i_58_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    51.242 r  mem/reg_quotient_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.242    mem/reg_quotient_reg[9]_i_29_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.356 r  mem/reg_quotient_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    51.356    mem/reg_quotient_reg[9]_i_12_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.470 r  mem/reg_quotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.470    mem/reg_quotient_reg[9]_i_3_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.584 r  mem/reg_quotient_reg[9]_i_2/CO[3]
                         net (fo=84, routed)          1.121    52.705    mem/datapath/divider/stage1/genblk1[7].iter/lt
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.124    52.829 f  mem/reg_remainder[13]_i_36/O
                         net (fo=6, routed)           0.854    53.684    mem/datapath/divider/stage1/remainders[7][6]
    SLICE_X6Y17          LUT6 (Prop_lut6_I4_O)        0.124    53.808 r  mem/reg_quotient[8]_i_52/O
                         net (fo=1, routed)           0.855    54.663    mem/reg_quotient[8]_i_52_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    55.048 r  mem/reg_quotient_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.048    mem/reg_quotient_reg[8]_i_29_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.162 r  mem/reg_quotient_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.009    55.171    mem/reg_quotient_reg[8]_i_12_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.285 r  mem/reg_quotient_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    55.285    mem/reg_quotient_reg[8]_i_3_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.399 r  mem/reg_quotient_reg[8]_i_2/CO[3]
                         net (fo=157, routed)         1.184    56.583    mem/datapath/divider/stage1/genblk1[8].iter/lt
    SLICE_X6Y26          LUT3 (Prop_lut3_I2_O)        0.124    56.707 f  mem/reg_quotient[7]_i_40/O
                         net (fo=2, routed)           1.167    57.874    mem/datapath/divider/stage1/remainders[8][20]
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124    57.998 r  mem/reg_quotient[7]_i_14/O
                         net (fo=1, routed)           0.858    58.856    mem/reg_quotient[7]_i_14_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    59.254 r  mem/reg_quotient_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.254    mem/reg_quotient_reg[7]_i_3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.368 r  mem/reg_quotient_reg[7]_i_2/CO[3]
                         net (fo=82, routed)          1.193    60.561    mem/datapath/divider/stage1/genblk1[9].iter/lt
    SLICE_X7Y22          LUT5 (Prop_lut5_I4_O)        0.124    60.685 f  mem/reg_remainder[13]_i_14/O
                         net (fo=8, routed)           0.667    61.352    mem/datapath/divider/stage1/remainders[9][5]
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.124    61.476 r  mem/reg_quotient[6]_i_45/O
                         net (fo=1, routed)           0.524    62.000    mem/reg_quotient[6]_i_45_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    62.385 r  mem/reg_quotient_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    62.385    mem/reg_quotient_reg[6]_i_29_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.499 r  mem/reg_quotient_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.499    mem/reg_quotient_reg[6]_i_12_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.613 r  mem/reg_quotient_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    62.613    mem/reg_quotient_reg[6]_i_3_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.727 r  mem/reg_quotient_reg[6]_i_2/CO[3]
                         net (fo=151, routed)         1.400    64.127    mem/datapath/divider/stage1/genblk1[10].iter/lt
    SLICE_X14Y25         LUT5 (Prop_lut5_I4_O)        0.124    64.251 f  mem/reg_remainder[9]_i_6/O
                         net (fo=9, routed)           0.757    65.007    mem/datapath/divider/stage1/remainders[10][3]
    SLICE_X14Y25         LUT6 (Prop_lut6_I1_O)        0.124    65.131 r  mem/reg_quotient[5]_i_54/O
                         net (fo=1, routed)           0.745    65.876    mem/reg_quotient[5]_i_54_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    66.274 r  mem/reg_quotient_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.274    mem/reg_quotient_reg[5]_i_29_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.388 r  mem/reg_quotient_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.388    mem/reg_quotient_reg[5]_i_12_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.502 r  mem/reg_quotient_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.502    mem/reg_quotient_reg[5]_i_3_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.616 r  mem/reg_quotient_reg[5]_i_2/CO[3]
                         net (fo=93, routed)          1.125    67.741    mem/datapath/divider/stage1/genblk1[11].iter/lt
    SLICE_X12Y30         LUT5 (Prop_lut5_I4_O)        0.124    67.865 f  mem/reg_remainder[15]_i_44/O
                         net (fo=8, routed)           0.518    68.383    mem/datapath/divider/stage1/remainders[11][7]
    SLICE_X14Y28         LUT6 (Prop_lut6_I1_O)        0.124    68.507 r  mem/reg_quotient[4]_i_30/O
                         net (fo=1, routed)           0.836    69.342    mem/reg_quotient[4]_i_30_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    69.892 r  mem/reg_quotient_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    69.892    mem/reg_quotient_reg[4]_i_12_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.009 r  mem/reg_quotient_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.009    mem/reg_quotient_reg[4]_i_3_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.126 r  mem/reg_quotient_reg[4]_i_2/CO[3]
                         net (fo=150, routed)         1.201    71.327    mem/datapath/divider/stage1/genblk1[12].iter/lt
    SLICE_X19Y25         LUT5 (Prop_lut5_I4_O)        0.124    71.451 f  mem/reg_remainder[11]_i_4/O
                         net (fo=9, routed)           0.854    72.305    mem/datapath/divider/stage1/remainders[12][7]
    SLICE_X15Y22         LUT6 (Prop_lut6_I1_O)        0.124    72.429 r  mem/reg_quotient[3]_i_30/O
                         net (fo=1, routed)           0.568    72.997    mem/reg_quotient[3]_i_30_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    73.547 r  mem/reg_quotient_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.547    mem/reg_quotient_reg[3]_i_12_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.664 r  mem/reg_quotient_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.664    mem/reg_quotient_reg[3]_i_3_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.781 r  mem/reg_quotient_reg[3]_i_2/CO[3]
                         net (fo=98, routed)          0.992    74.774    mem/datapath/divider/stage1/genblk1[13].iter/lt
    SLICE_X18Y24         LUT5 (Prop_lut5_I4_O)        0.124    74.898 f  mem/reg_remainder[4]_i_3/O
                         net (fo=9, routed)           0.453    75.351    mem/datapath/divider/stage1/remainders[13][1]
    SLICE_X18Y23         LUT6 (Prop_lut6_I1_O)        0.124    75.475 r  mem/reg_quotient[2]_i_38/O
                         net (fo=1, routed)           0.912    76.387    mem/reg_quotient[2]_i_38_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    76.894 r  mem/reg_quotient_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    76.894    mem/reg_quotient_reg[2]_i_22_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.008 r  mem/reg_quotient_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.008    mem/reg_quotient_reg[2]_i_12_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.122 r  mem/reg_quotient_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    77.122    mem/reg_quotient_reg[2]_i_3_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.236 r  mem/reg_quotient_reg[2]_i_2/CO[3]
                         net (fo=139, routed)         1.157    78.393    mem/datapath/divider/stage1/genblk1[14].iter/lt
    SLICE_X18Y33         LUT5 (Prop_lut5_I4_O)        0.124    78.517 f  mem/reg_remainder[11]_i_2/O
                         net (fo=8, routed)           0.644    79.162    mem/datapath/divider/stage1/remainders[14][9]
    SLICE_X19Y33         LUT6 (Prop_lut6_I1_O)        0.124    79.286 r  mem/reg_remainder[30]_i_90/O
                         net (fo=1, routed)           0.652    79.938    mem/reg_remainder[30]_i_90_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    80.458 r  mem/reg_remainder_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.458    mem/reg_remainder_reg[30]_i_51_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.575 r  mem/reg_remainder_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.575    mem/reg_remainder_reg[30]_i_15_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.692 r  mem/reg_remainder_reg[30]_i_4/CO[3]
                         net (fo=92, routed)          1.258    81.950    mem/datapath/divider/stage1/genblk1[15].iter/lt
    SLICE_X20Y39         LUT5 (Prop_lut5_I4_O)        0.124    82.074 f  mem/reg_remainder[8]_i_2/O
                         net (fo=4, routed)           0.537    82.611    mem/datapath/divider/stage1/remainders[15][7]
    SLICE_X20Y38         LUT6 (Prop_lut6_I1_O)        0.124    82.735 r  mem/reg_remainder[30]_i_104/O
                         net (fo=1, routed)           0.664    83.399    mem/reg_remainder[30]_i_104_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    83.925 r  mem/reg_remainder_reg[30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    83.925    mem/reg_remainder_reg[30]_i_64_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.039 r  mem/reg_remainder_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    84.039    mem/reg_remainder_reg[30]_i_27_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.153 r  mem/reg_remainder_reg[30]_i_6/CO[3]
                         net (fo=32, routed)          1.439    85.593    mem/datapath/divider/stage1/genblk1[16].iter/lt
    SLICE_X24Y36         LUT3 (Prop_lut3_I2_O)        0.124    85.717 r  mem/reg_remainder[17]_i_1/O
                         net (fo=1, routed)           0.000    85.717    datapath/divider/reg_remainder_reg[30]_0[17]
    SLICE_X24Y36         FDRE                                         r  datapath/divider/reg_remainder_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_proc_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    Y9                                                0.000    76.923 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    76.923    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    78.343 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    79.505    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    72.067 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    73.758    mmcm/clk_proc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.849 r  mmcm/clkout1_buf/O
                         net (fo=1120, routed)        1.564    75.414    datapath/divider/CLK
    SLICE_X24Y36         FDRE                                         r  datapath/divider/reg_remainder_reg[17]/C
                         clock pessimism              0.288    75.702    
                         clock uncertainty           -0.221    75.481    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.031    75.512    datapath/divider/reg_remainder_reg[17]
  -------------------------------------------------------------------
                         required time                         75.512    
                         arrival time                         -85.716    
  -------------------------------------------------------------------
                         slack                                -10.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.865ns  (arrival time - required time)
  Source:                 mem/mem_reg_1_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Destination:            datapath/processing_divide_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Path Group:             clk_proc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -19.231ns  (clk_proc_clk_wiz_0 rise@0.000ns - clk_mem_clk_wiz_0 rise@19.231ns)
  Data Path Delay:        1.227ns  (logic 0.631ns (51.431%)  route 0.596ns (48.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.548ns = ( 18.683 - 19.231 ) 
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    19.489 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.929    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    17.509 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.518    18.027    mmcm/clk_mem_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    18.053 r  mmcm/clkout2_buf/O
                         net (fo=384, routed)         0.630    18.683    mem/clock_mem
    RAMB36_X1Y3          RAMB36E1                                     r  mem/mem_reg_1_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585    19.268 r  mem/mem_reg_1_1/DOBDO[2]
                         net (fo=69, routed)          0.596    19.863    mem/mem_reg_3_1_0[7]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.046    19.909 r  mem/processing_divide_i_1/O
                         net (fo=1, routed)           0.000    19.909    datapath/processing_divide_reg_0
    SLICE_X31Y17         FDRE                                         r  datapath/processing_divide_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564    -1.714    mmcm/clk_proc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.685 r  mmcm/clkout1_buf/O
                         net (fo=1120, routed)        0.848    -0.837    datapath/CLK
    SLICE_X31Y17         FDRE                                         r  datapath/processing_divide_reg/C
                         clock pessimism              0.556    -0.281    
                         clock uncertainty            0.221    -0.060    
    SLICE_X31Y17         FDRE (Hold_fdre_C_D)         0.105     0.045    datapath/processing_divide_reg
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                          19.909    
  -------------------------------------------------------------------
                         slack                                 19.865    





