{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": -243.116,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": -80.0602,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 244.216,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 343.838,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 86.4285,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 343.838,
	"finish__design__instance__count__class:buffer": 405,
	"finish__design__instance__area__class:buffer": 827.526,
	"finish__design__instance__count__class:clock_buffer": 139,
	"finish__design__instance__area__class:clock_buffer": 160.398,
	"finish__design__instance__count__class:timing_repair_buffer": 461,
	"finish__design__instance__area__class:timing_repair_buffer": 549.29,
	"finish__design__instance__count__class:inverter": 836,
	"finish__design__instance__area__class:inverter": 494.76,
	"finish__design__instance__count__class:clock_inverter": 30,
	"finish__design__instance__area__class:clock_inverter": 21.28,
	"finish__design__instance__count__class:sequential_cell": 560,
	"finish__design__instance__area__class:sequential_cell": 2629.14,
	"finish__design__instance__count__class:multi_input_combinational_cell": 7099,
	"finish__design__instance__area__class:multi_input_combinational_cell": 13670.5,
	"finish__design__instance__count": 9530,
	"finish__design__instance__area": 18352.9,
	"finish__timing__setup__tns": -170.915,
	"finish__timing__setup__ws": -15.7671,
	"finish__clock__skew__setup": 0.0525978,
	"finish__clock__skew__hold": 0.0525978,
	"finish__timing__drv__max_slew_limit": 0.360999,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.0317284,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 264,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 60.7082,
	"finish__power__switching__total": 70.9692,
	"finish__power__leakage__total": 0.000453217,
	"finish__power__total": 131.678,
	"finish__design__io": 295,
	"finish__design__die__area": 35749.4,
	"finish__design__core__area": 34776.6,
	"finish__design__instance__count": 9863,
	"finish__design__instance__area": 18441.5,
	"finish__design__instance__count__stdcell": 9863,
	"finish__design__instance__area__stdcell": 18441.5,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.530286,
	"finish__design__instance__utilization__stdcell": 0.530286,
	"finish__design__rows": 133,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 133,
	"finish__design__sites": 130739,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 130739,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}