###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        16781   # Number of WRITE/WRITEP commands
num_reads_done                 =      1842241   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1613777   # Number of read row buffer hits
num_read_cmds                  =      1842235   # Number of READ/READP commands
num_writes_done                =        16783   # Number of read requests issued
num_write_row_hits             =         8018   # Number of write row buffer hits
num_act_cmds                   =       238694   # Number of ACT commands
num_pre_cmds                   =       238663   # Number of PRE commands
num_ondemand_pres              =       214330   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9583804   # Cyles of rank active rank.0
rank_active_cycles.1           =      9420663   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       416196   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       579337   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1707765   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        64528   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        23455   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        15745   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        11691   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8165   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5737   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3918   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2828   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2001   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13299   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            2   # Write cmd latency (cycles)
write_latency[80-99]           =           13   # Write cmd latency (cycles)
write_latency[100-119]         =           17   # Write cmd latency (cycles)
write_latency[120-139]         =           20   # Write cmd latency (cycles)
write_latency[140-159]         =           29   # Write cmd latency (cycles)
write_latency[160-179]         =           27   # Write cmd latency (cycles)
write_latency[180-199]         =           31   # Write cmd latency (cycles)
write_latency[200-]            =        16640   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       526978   # Read request latency (cycles)
read_latency[40-59]            =       208838   # Read request latency (cycles)
read_latency[60-79]            =       169432   # Read request latency (cycles)
read_latency[80-99]            =       114652   # Read request latency (cycles)
read_latency[100-119]          =        91456   # Read request latency (cycles)
read_latency[120-139]          =        79183   # Read request latency (cycles)
read_latency[140-159]          =        62753   # Read request latency (cycles)
read_latency[160-179]          =        52555   # Read request latency (cycles)
read_latency[180-199]          =        44964   # Read request latency (cycles)
read_latency[200-]             =       491418   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.37708e+07   # Write energy
read_energy                    =  7.42789e+09   # Read energy
act_energy                     =  6.53067e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.99774e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.78082e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98029e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87849e+09   # Active standby energy rank.1
average_read_latency           =      209.234   # Average read request latency (cycles)
average_interarrival           =      5.37885   # Average request interarrival latency (cycles)
total_energy                   =   2.1206e+10   # Total energy (pJ)
average_power                  =       2120.6   # Average power (mW)
average_bandwidth              =      15.8637   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        17634   # Number of WRITE/WRITEP commands
num_reads_done                 =      1966634   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1593563   # Number of read row buffer hits
num_read_cmds                  =      1966629   # Number of READ/READP commands
num_writes_done                =        17642   # Number of read requests issued
num_write_row_hits             =         9192   # Number of write row buffer hits
num_act_cmds                   =       383833   # Number of ACT commands
num_pre_cmds                   =       383807   # Number of PRE commands
num_ondemand_pres              =       359863   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9505761   # Cyles of rank active rank.0
rank_active_cycles.1           =      9494408   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       494239   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       505592   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1834895   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        68892   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        22133   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        14913   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        11549   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7153   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4950   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3194   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2468   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1698   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        12444   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            1   # Write cmd latency (cycles)
write_latency[80-99]           =            3   # Write cmd latency (cycles)
write_latency[100-119]         =            9   # Write cmd latency (cycles)
write_latency[120-139]         =           12   # Write cmd latency (cycles)
write_latency[140-159]         =           13   # Write cmd latency (cycles)
write_latency[160-179]         =           19   # Write cmd latency (cycles)
write_latency[180-199]         =           13   # Write cmd latency (cycles)
write_latency[200-]            =        17564   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       395919   # Read request latency (cycles)
read_latency[40-59]            =       177204   # Read request latency (cycles)
read_latency[60-79]            =       184459   # Read request latency (cycles)
read_latency[80-99]            =       131174   # Read request latency (cycles)
read_latency[100-119]          =       110932   # Read request latency (cycles)
read_latency[120-139]          =       100282   # Read request latency (cycles)
read_latency[140-159]          =        79749   # Read request latency (cycles)
read_latency[160-179]          =        67199   # Read request latency (cycles)
read_latency[180-199]          =        56967   # Read request latency (cycles)
read_latency[200-]             =       662739   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.80289e+07   # Write energy
read_energy                    =  7.92945e+09   # Read energy
act_energy                     =  1.05017e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.37235e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.42684e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93159e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.92451e+09   # Active standby energy rank.1
average_read_latency           =      261.387   # Average read request latency (cycles)
average_interarrival           =      5.03958   # Average request interarrival latency (cycles)
total_energy                   =  2.21083e+10   # Total energy (pJ)
average_power                  =      2210.83   # Average power (mW)
average_bandwidth              =      16.9325   # Average bandwidth
