

================================================================
== Vitis HLS Report for 'conv4_Pipeline_L1_1'
================================================================
* Date:           Sat Jan 25 18:12:21 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       Conv4 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    43203|    43203|  0.432 ms|  0.432 ms|  43201|  43201|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- L1_1    |    43201|    43201|         3|          1|          1|  43200|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.06>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 6 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71]   --->   Operation 8 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln71_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln71"   --->   Operation 9 'read' 'sext_ln71_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln71_cast = sext i62 %sext_ln71_read"   --->   Operation 10 'sext' 'sext_ln71_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln71 = store i16 0, i16 %c" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71]   --->   Operation 12 'store' 'store_ln71' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %phi_mul"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %phi_urem"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%phi_urem_load = load i16 %phi_urem" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71]   --->   Operation 16 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c_2 = load i16 %c" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71]   --->   Operation 17 'load' 'c_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln71 = icmp_eq  i16 %c_2, i16 43200" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71]   --->   Operation 19 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.85ns)   --->   "%add_ln71 = add i16 %c_2, i16 1" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71]   --->   Operation 20 'add' 'add_ln71' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %for.inc.split, void %L4.exitStub" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71]   --->   Operation 21 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i16 %phi_urem_load" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71]   --->   Operation 22 'trunc' 'trunc_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.78ns)   --->   "%switch_ln74 = switch i5 %trunc_ln71, void %arrayidx2.case.24, i5 0, void %arrayidx2.case.0, i5 1, void %arrayidx2.case.1, i5 2, void %arrayidx2.case.2, i5 3, void %arrayidx2.case.3, i5 4, void %arrayidx2.case.4, i5 5, void %arrayidx2.case.5, i5 6, void %arrayidx2.case.6, i5 7, void %arrayidx2.case.7, i5 8, void %arrayidx2.case.8, i5 9, void %arrayidx2.case.9, i5 10, void %arrayidx2.case.10, i5 11, void %arrayidx2.case.11, i5 12, void %arrayidx2.case.12, i5 13, void %arrayidx2.case.13, i5 14, void %arrayidx2.case.14, i5 15, void %arrayidx2.case.15, i5 16, void %arrayidx2.case.16, i5 17, void %arrayidx2.case.17, i5 18, void %arrayidx2.case.18, i5 19, void %arrayidx2.case.19, i5 20, void %arrayidx2.case.20, i5 21, void %arrayidx2.case.21, i5 22, void %arrayidx2.case.22, i5 23, void %arrayidx2.case.23" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 23 'switch' 'switch_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.78>
ST_1 : Operation 24 [1/1] (0.85ns)   --->   "%add_ln71_2 = add i16 %phi_urem_load, i16 1" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71]   --->   Operation 24 'add' 'add_ln71_2' <Predicate = (!icmp_ln71)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.85ns)   --->   "%icmp_ln71_1 = icmp_eq  i16 %phi_urem_load, i16 24" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71]   --->   Operation 25 'icmp' 'icmp_ln71_1' <Predicate = (!icmp_ln71)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.35ns)   --->   "%select_ln71 = select i1 %icmp_ln71_1, i16 0, i16 %add_ln71_2" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71]   --->   Operation 26 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln71 = store i16 %add_ln71, i16 %c" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71]   --->   Operation 27 'store' 'store_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln71 = store i16 %select_ln71, i16 %phi_urem" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71]   --->   Operation 28 'store' 'store_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln71_cast" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71]   --->   Operation 29 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 30 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln74 = bitcast i32 %gmem0_addr_read" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 31 'bitcast' 'bitcast_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 116 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.44>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%phi_mul_load = load i32 %phi_mul" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71]   --->   Operation 32 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:73]   --->   Operation 33 'specpipeline' 'specpipeline_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 43200, i64 43200, i64 43200" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71]   --->   Operation 35 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.01ns)   --->   "%add_ln71_1 = add i32 %phi_mul_load, i32 83887" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71]   --->   Operation 36 'add' 'add_ln71_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %phi_mul_load, i32 21, i32 31" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71]   --->   Operation 37 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i11 %tmp" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71]   --->   Operation 38 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%inp_image_local_addr = getelementptr i32 %inp_image_local, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 39 'getelementptr' 'inp_image_local_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%inp_image_local_1_addr = getelementptr i32 %inp_image_local_1, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 40 'getelementptr' 'inp_image_local_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%inp_image_local_2_addr = getelementptr i32 %inp_image_local_2, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 41 'getelementptr' 'inp_image_local_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%inp_image_local_3_addr = getelementptr i32 %inp_image_local_3, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 42 'getelementptr' 'inp_image_local_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%inp_image_local_4_addr = getelementptr i32 %inp_image_local_4, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 43 'getelementptr' 'inp_image_local_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%inp_image_local_5_addr = getelementptr i32 %inp_image_local_5, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 44 'getelementptr' 'inp_image_local_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%inp_image_local_6_addr = getelementptr i32 %inp_image_local_6, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 45 'getelementptr' 'inp_image_local_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%inp_image_local_7_addr = getelementptr i32 %inp_image_local_7, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 46 'getelementptr' 'inp_image_local_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%inp_image_local_8_addr = getelementptr i32 %inp_image_local_8, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 47 'getelementptr' 'inp_image_local_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%inp_image_local_9_addr = getelementptr i32 %inp_image_local_9, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 48 'getelementptr' 'inp_image_local_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%inp_image_local_10_addr = getelementptr i32 %inp_image_local_10, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 49 'getelementptr' 'inp_image_local_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%inp_image_local_11_addr = getelementptr i32 %inp_image_local_11, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 50 'getelementptr' 'inp_image_local_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%inp_image_local_12_addr = getelementptr i32 %inp_image_local_12, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 51 'getelementptr' 'inp_image_local_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%inp_image_local_13_addr = getelementptr i32 %inp_image_local_13, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 52 'getelementptr' 'inp_image_local_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%inp_image_local_14_addr = getelementptr i32 %inp_image_local_14, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 53 'getelementptr' 'inp_image_local_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%inp_image_local_15_addr = getelementptr i32 %inp_image_local_15, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 54 'getelementptr' 'inp_image_local_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%inp_image_local_16_addr = getelementptr i32 %inp_image_local_16, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 55 'getelementptr' 'inp_image_local_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%inp_image_local_17_addr = getelementptr i32 %inp_image_local_17, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 56 'getelementptr' 'inp_image_local_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%inp_image_local_18_addr = getelementptr i32 %inp_image_local_18, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 57 'getelementptr' 'inp_image_local_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%inp_image_local_19_addr = getelementptr i32 %inp_image_local_19, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 58 'getelementptr' 'inp_image_local_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%inp_image_local_20_addr = getelementptr i32 %inp_image_local_20, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 59 'getelementptr' 'inp_image_local_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%inp_image_local_21_addr = getelementptr i32 %inp_image_local_21, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 60 'getelementptr' 'inp_image_local_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%inp_image_local_22_addr = getelementptr i32 %inp_image_local_22, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 61 'getelementptr' 'inp_image_local_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%inp_image_local_23_addr = getelementptr i32 %inp_image_local_23, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 62 'getelementptr' 'inp_image_local_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%inp_image_local_24_addr = getelementptr i32 %inp_image_local_24, i64 0, i64 %zext_ln71" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 63 'getelementptr' 'inp_image_local_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_23_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 64 'store' 'store_ln74' <Predicate = (trunc_ln71 == 23)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 65 'br' 'br_ln74' <Predicate = (trunc_ln71 == 23)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_22_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 66 'store' 'store_ln74' <Predicate = (trunc_ln71 == 22)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 67 'br' 'br_ln74' <Predicate = (trunc_ln71 == 22)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_21_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 68 'store' 'store_ln74' <Predicate = (trunc_ln71 == 21)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 69 'br' 'br_ln74' <Predicate = (trunc_ln71 == 21)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_20_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 70 'store' 'store_ln74' <Predicate = (trunc_ln71 == 20)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 71 'br' 'br_ln74' <Predicate = (trunc_ln71 == 20)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_19_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 72 'store' 'store_ln74' <Predicate = (trunc_ln71 == 19)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 73 'br' 'br_ln74' <Predicate = (trunc_ln71 == 19)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_18_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 74 'store' 'store_ln74' <Predicate = (trunc_ln71 == 18)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 75 'br' 'br_ln74' <Predicate = (trunc_ln71 == 18)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_17_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 76 'store' 'store_ln74' <Predicate = (trunc_ln71 == 17)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 77 'br' 'br_ln74' <Predicate = (trunc_ln71 == 17)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_16_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 78 'store' 'store_ln74' <Predicate = (trunc_ln71 == 16)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 79 'br' 'br_ln74' <Predicate = (trunc_ln71 == 16)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_15_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 80 'store' 'store_ln74' <Predicate = (trunc_ln71 == 15)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 81 'br' 'br_ln74' <Predicate = (trunc_ln71 == 15)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_14_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 82 'store' 'store_ln74' <Predicate = (trunc_ln71 == 14)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 83 'br' 'br_ln74' <Predicate = (trunc_ln71 == 14)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_13_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 84 'store' 'store_ln74' <Predicate = (trunc_ln71 == 13)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 85 'br' 'br_ln74' <Predicate = (trunc_ln71 == 13)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_12_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 86 'store' 'store_ln74' <Predicate = (trunc_ln71 == 12)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 87 'br' 'br_ln74' <Predicate = (trunc_ln71 == 12)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_11_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 88 'store' 'store_ln74' <Predicate = (trunc_ln71 == 11)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 89 'br' 'br_ln74' <Predicate = (trunc_ln71 == 11)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_10_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 90 'store' 'store_ln74' <Predicate = (trunc_ln71 == 10)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 91 'br' 'br_ln74' <Predicate = (trunc_ln71 == 10)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_9_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 92 'store' 'store_ln74' <Predicate = (trunc_ln71 == 9)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 93 'br' 'br_ln74' <Predicate = (trunc_ln71 == 9)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_8_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 94 'store' 'store_ln74' <Predicate = (trunc_ln71 == 8)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 95 'br' 'br_ln74' <Predicate = (trunc_ln71 == 8)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_7_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 96 'store' 'store_ln74' <Predicate = (trunc_ln71 == 7)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 97 'br' 'br_ln74' <Predicate = (trunc_ln71 == 7)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_6_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 98 'store' 'store_ln74' <Predicate = (trunc_ln71 == 6)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 99 'br' 'br_ln74' <Predicate = (trunc_ln71 == 6)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_5_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 100 'store' 'store_ln74' <Predicate = (trunc_ln71 == 5)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 101 'br' 'br_ln74' <Predicate = (trunc_ln71 == 5)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_4_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 102 'store' 'store_ln74' <Predicate = (trunc_ln71 == 4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 103 'br' 'br_ln74' <Predicate = (trunc_ln71 == 4)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_3_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 104 'store' 'store_ln74' <Predicate = (trunc_ln71 == 3)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 105 'br' 'br_ln74' <Predicate = (trunc_ln71 == 3)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_2_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 106 'store' 'store_ln74' <Predicate = (trunc_ln71 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 107 'br' 'br_ln74' <Predicate = (trunc_ln71 == 2)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_1_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 108 'store' 'store_ln74' <Predicate = (trunc_ln71 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 109 'br' 'br_ln74' <Predicate = (trunc_ln71 == 1)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 110 'store' 'store_ln74' <Predicate = (trunc_ln71 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 111 'br' 'br_ln74' <Predicate = (trunc_ln71 == 0)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln74 = store i32 %bitcast_ln74, i11 %inp_image_local_24_addr" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 112 'store' 'store_ln74' <Predicate = (trunc_ln71 == 31) | (trunc_ln71 == 30) | (trunc_ln71 == 29) | (trunc_ln71 == 28) | (trunc_ln71 == 27) | (trunc_ln71 == 26) | (trunc_ln71 == 25) | (trunc_ln71 == 24)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx2.exit" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74]   --->   Operation 113 'br' 'br_ln74' <Predicate = (trunc_ln71 == 31) | (trunc_ln71 == 30) | (trunc_ln71 == 29) | (trunc_ln71 == 28) | (trunc_ln71 == 27) | (trunc_ln71 == 26) | (trunc_ln71 == 25) | (trunc_ln71 == 24)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln71 = store i32 %add_ln71_1, i32 %phi_mul" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71]   --->   Operation 114 'store' 'store_ln71' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.inc" [AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71]   --->   Operation 115 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.064ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'phi_urem' [36]  (0.427 ns)
	'load' operation 16 bit ('phi_urem_load', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71) on local variable 'phi_urem' [39]  (0.000 ns)
	'add' operation 16 bit ('add_ln71_2', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71) [159]  (0.853 ns)
	'select' operation 16 bit ('select_ln71', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71) [161]  (0.357 ns)
	'store' operation 0 bit ('store_ln71', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71) of variable 'select_ln71', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71 on local variable 'phi_urem' [164]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem0_addr', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71) [47]  (0.000 ns)
	bus read operation ('gmem0_addr_read', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:74) [55]  (7.300 ns)

 <State 3>: 1.443ns
The critical path consists of the following:
	'load' operation 32 bit ('phi_mul_load', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71) on local variable 'phi_mul' [46]  (0.000 ns)
	'add' operation 32 bit ('add_ln71_1', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71) [51]  (1.016 ns)
	'store' operation 0 bit ('store_ln71', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71) of variable 'add_ln71_1', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71 on local variable 'phi_mul' [163]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
