// megafunction wizard: %RAM: 2-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: test.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
// ************************************************************


//Copyright (C) 2025  Altera Corporation. All rights reserved.
//Your use of Altera Corporation's design tools, logic functions 
//and other software and tools, and any partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Altera Program License 
//Subscription Agreement, the Altera Quartus Prime License Agreement,
//the Altera IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Altera and sold by Altera or its authorized distributors.  Please
//refer to the Altera Software License Subscription Agreements 
//on the Quartus Prime software download page.


//altsyncram ADDRESS_REG_B="CLOCK1" CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_INPUT_B="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_B="BYPASS" DEVICE_FAMILY="Cyclone IV E" INDATA_REG_B="CLOCK1" NUMWORDS_A=65536 NUMWORDS_B=32768 OPERATION_MODE="BIDIR_DUAL_PORT" OUTDATA_ACLR_A="NONE" OUTDATA_ACLR_B="NONE" OUTDATA_REG_A="CLOCK0" OUTDATA_REG_B="CLOCK1" POWER_UP_UNINITIALIZED="FALSE" read_during_write_mode_port_a="OLD_DATA" read_during_write_mode_port_b="OLD_DATA" WIDTH_A=8 WIDTH_B=16 WIDTH_BYTEENA_A=1 WIDTH_BYTEENA_B=1 WIDTHAD_A=16 WIDTHAD_B=15 WRCONTROL_WRADDRESS_REG_B="CLOCK1" address_a address_b clock0 clock1 data_a data_b q_a q_b wren_a wren_b
//VERSION_BEGIN 24.1 cbx_altera_syncram_nd_impl 2025:03:05:20:03:09:SC cbx_altsyncram 2025:03:05:20:03:09:SC cbx_cycloneii 2025:03:05:20:03:09:SC cbx_lpm_add_sub 2025:03:05:20:03:09:SC cbx_lpm_compare 2025:03:05:20:03:09:SC cbx_lpm_decode 2025:03:05:20:03:09:SC cbx_lpm_mux 2025:03:05:20:03:09:SC cbx_mgl 2025:03:05:20:10:25:SC cbx_nadder 2025:03:05:20:03:09:SC cbx_stratix 2025:03:05:20:03:09:SC cbx_stratixii 2025:03:05:20:03:09:SC cbx_stratixiii 2025:03:05:20:03:09:SC cbx_stratixv 2025:03:05:20:03:09:SC cbx_util_mgl 2025:03:05:20:03:09:SC  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//lpm_decode DEVICE_FAMILY="Cyclone IV E" LPM_DECODES=8 LPM_WIDTH=3 data enable eq
//VERSION_BEGIN 24.1 cbx_cycloneii 2025:03:05:20:03:09:SC cbx_lpm_add_sub 2025:03:05:20:03:09:SC cbx_lpm_compare 2025:03:05:20:03:09:SC cbx_lpm_decode 2025:03:05:20:03:09:SC cbx_mgl 2025:03:05:20:10:25:SC cbx_nadder 2025:03:05:20:03:09:SC cbx_stratix 2025:03:05:20:03:09:SC cbx_stratixii 2025:03:05:20:03:09:SC  VERSION_END

//synthesis_resources = lut 8 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  test_decode
	( 
	data,
	enable,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [2:0]  data;
	input   enable;
	output   [7:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [2:0]  data;
	tri1   enable;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [2:0]  data_wire;
	wire  enable_wire;
	wire  [7:0]  eq_node;
	wire  [7:0]  eq_wire;
	wire  [3:0]  w_anode1029w;
	wire  [3:0]  w_anode1046w;
	wire  [3:0]  w_anode1056w;
	wire  [3:0]  w_anode1066w;
	wire  [3:0]  w_anode1076w;
	wire  [3:0]  w_anode1086w;
	wire  [3:0]  w_anode1096w;
	wire  [3:0]  w_anode1106w;

	assign
		data_wire = data,
		enable_wire = enable,
		eq = eq_node,
		eq_node = eq_wire[7:0],
		eq_wire = {w_anode1106w[3], w_anode1096w[3], w_anode1086w[3], w_anode1076w[3], w_anode1066w[3], w_anode1056w[3], w_anode1046w[3], w_anode1029w[3]},
		w_anode1029w = {(w_anode1029w[2] & (~ data_wire[2])), (w_anode1029w[1] & (~ data_wire[1])), (w_anode1029w[0] & (~ data_wire[0])), enable_wire},
		w_anode1046w = {(w_anode1046w[2] & (~ data_wire[2])), (w_anode1046w[1] & (~ data_wire[1])), (w_anode1046w[0] & data_wire[0]), enable_wire},
		w_anode1056w = {(w_anode1056w[2] & (~ data_wire[2])), (w_anode1056w[1] & data_wire[1]), (w_anode1056w[0] & (~ data_wire[0])), enable_wire},
		w_anode1066w = {(w_anode1066w[2] & (~ data_wire[2])), (w_anode1066w[1] & data_wire[1]), (w_anode1066w[0] & data_wire[0]), enable_wire},
		w_anode1076w = {(w_anode1076w[2] & data_wire[2]), (w_anode1076w[1] & (~ data_wire[1])), (w_anode1076w[0] & (~ data_wire[0])), enable_wire},
		w_anode1086w = {(w_anode1086w[2] & data_wire[2]), (w_anode1086w[1] & (~ data_wire[1])), (w_anode1086w[0] & data_wire[0]), enable_wire},
		w_anode1096w = {(w_anode1096w[2] & data_wire[2]), (w_anode1096w[1] & data_wire[1]), (w_anode1096w[0] & (~ data_wire[0])), enable_wire},
		w_anode1106w = {(w_anode1106w[2] & data_wire[2]), (w_anode1106w[1] & data_wire[1]), (w_anode1106w[0] & data_wire[0]), enable_wire};
endmodule //test_decode


//lpm_decode DEVICE_FAMILY="Cyclone IV E" LPM_DECODES=8 LPM_WIDTH=3 data eq
//VERSION_BEGIN 24.1 cbx_cycloneii 2025:03:05:20:03:09:SC cbx_lpm_add_sub 2025:03:05:20:03:09:SC cbx_lpm_compare 2025:03:05:20:03:09:SC cbx_lpm_decode 2025:03:05:20:03:09:SC cbx_mgl 2025:03:05:20:10:25:SC cbx_nadder 2025:03:05:20:03:09:SC cbx_stratix 2025:03:05:20:03:09:SC cbx_stratixii 2025:03:05:20:03:09:SC  VERSION_END

//synthesis_resources = lut 8 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  test_decode1
	( 
	data,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [2:0]  data;
	output   [7:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [2:0]  data;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [2:0]  data_wire;
	wire  [7:0]  eq_node;
	wire  [7:0]  eq_wire;
	wire  [3:0]  w_anode1117w;
	wire  [3:0]  w_anode1135w;
	wire  [3:0]  w_anode1146w;
	wire  [3:0]  w_anode1157w;
	wire  [3:0]  w_anode1168w;
	wire  [3:0]  w_anode1179w;
	wire  [3:0]  w_anode1190w;
	wire  [3:0]  w_anode1201w;

	assign
		data_wire = data,
		eq = eq_node,
		eq_node = eq_wire[7:0],
		eq_wire = {w_anode1201w[3], w_anode1190w[3], w_anode1179w[3], w_anode1168w[3], w_anode1157w[3], w_anode1146w[3], w_anode1135w[3], w_anode1117w[3]},
		w_anode1117w = {(w_anode1117w[2] & (~ data_wire[2])), (w_anode1117w[1] & (~ data_wire[1])), (w_anode1117w[0] & (~ data_wire[0])), 1'b1},
		w_anode1135w = {(w_anode1135w[2] & (~ data_wire[2])), (w_anode1135w[1] & (~ data_wire[1])), (w_anode1135w[0] & data_wire[0]), 1'b1},
		w_anode1146w = {(w_anode1146w[2] & (~ data_wire[2])), (w_anode1146w[1] & data_wire[1]), (w_anode1146w[0] & (~ data_wire[0])), 1'b1},
		w_anode1157w = {(w_anode1157w[2] & (~ data_wire[2])), (w_anode1157w[1] & data_wire[1]), (w_anode1157w[0] & data_wire[0]), 1'b1},
		w_anode1168w = {(w_anode1168w[2] & data_wire[2]), (w_anode1168w[1] & (~ data_wire[1])), (w_anode1168w[0] & (~ data_wire[0])), 1'b1},
		w_anode1179w = {(w_anode1179w[2] & data_wire[2]), (w_anode1179w[1] & (~ data_wire[1])), (w_anode1179w[0] & data_wire[0]), 1'b1},
		w_anode1190w = {(w_anode1190w[2] & data_wire[2]), (w_anode1190w[1] & data_wire[1]), (w_anode1190w[0] & (~ data_wire[0])), 1'b1},
		w_anode1201w = {(w_anode1201w[2] & data_wire[2]), (w_anode1201w[1] & data_wire[1]), (w_anode1201w[0] & data_wire[0]), 1'b1};
endmodule //test_decode1


//lpm_mux DEVICE_FAMILY="Cyclone IV E" LPM_SIZE=8 LPM_WIDTH=8 LPM_WIDTHS=3 data result sel
//VERSION_BEGIN 24.1 cbx_lpm_mux 2025:03:05:20:03:09:SC cbx_mgl 2025:03:05:20:10:25:SC  VERSION_END

//synthesis_resources = lut 40 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  test_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [63:0]  data;
	output   [7:0]  result;
	input   [2:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [63:0]  data;
	tri0   [2:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [7:0]  result_node;
	wire  [2:0]  sel_ffs_wire;
	wire  [2:0]  sel_node;
	wire  [7:0]  w_data1221w;
	wire  [3:0]  w_data1243w;
	wire  [3:0]  w_data1244w;
	wire  [7:0]  w_data1292w;
	wire  [3:0]  w_data1314w;
	wire  [3:0]  w_data1315w;
	wire  [7:0]  w_data1361w;
	wire  [3:0]  w_data1383w;
	wire  [3:0]  w_data1384w;
	wire  [7:0]  w_data1430w;
	wire  [3:0]  w_data1452w;
	wire  [3:0]  w_data1453w;
	wire  [7:0]  w_data1499w;
	wire  [3:0]  w_data1521w;
	wire  [3:0]  w_data1522w;
	wire  [7:0]  w_data1568w;
	wire  [3:0]  w_data1590w;
	wire  [3:0]  w_data1591w;
	wire  [7:0]  w_data1637w;
	wire  [3:0]  w_data1659w;
	wire  [3:0]  w_data1660w;
	wire  [7:0]  w_data1706w;
	wire  [3:0]  w_data1728w;
	wire  [3:0]  w_data1729w;
	wire  [1:0]  w_sel1245w;
	wire  [1:0]  w_sel1316w;
	wire  [1:0]  w_sel1385w;
	wire  [1:0]  w_sel1454w;
	wire  [1:0]  w_sel1523w;
	wire  [1:0]  w_sel1592w;
	wire  [1:0]  w_sel1661w;
	wire  [1:0]  w_sel1730w;

	assign
		result = result_node,
		result_node = {((sel_node[2] & (((w_data1729w[1] & w_sel1730w[0]) & (~ (((w_data1729w[0] & (~ w_sel1730w[1])) & (~ w_sel1730w[0])) | (w_sel1730w[1] & (w_sel1730w[0] | w_data1729w[2]))))) | ((((w_data1729w[0] & (~ w_sel1730w[1])) & (~ w_sel1730w[0])) | (w_sel1730w[1] & (w_sel1730w[0] | w_data1729w[2]))) & (w_data1729w[3] | (~ w_sel1730w[0]))))) | ((~ sel_node[2]) & (((w_data1728w[1] & w_sel1730w[0]) & (~ (((w_data1728w[0] & (~ w_sel1730w[1])) & (~ w_sel1730w[0])) | (w_sel1730w[1] & (w_sel1730w[0] | w_data1728w[2]))))) | ((((w_data1728w[0] & (~ w_sel1730w[1])) & (~ w_sel1730w[0])) | (w_sel1730w[1] & (w_sel1730w[0] | w_data1728w[2]))) & (w_data1728w[3] | (~ w_sel1730w[0])))))), ((sel_node[2] & (((w_data1660w[1] & w_sel1661w[0]) & (~ (((w_data1660w[0] & (~ w_sel1661w[1])) & (~ w_sel1661w[0])) | (w_sel1661w[1] & (w_sel1661w[0] | w_data1660w[2]))))) | ((((w_data1660w[0] & (~ w_sel1661w[1])) & (~ w_sel1661w[0])) | (w_sel1661w[1] & (w_sel1661w[0] | w_data1660w[2]))) & (w_data1660w[3] | (~ w_sel1661w[0]))))) | ((~ sel_node[2]) & (((w_data1659w[1] & w_sel1661w[0]) & (~ (((w_data1659w[0] & (~ w_sel1661w[1])) & (~ w_sel1661w[0])) | (w_sel1661w[1] & (w_sel1661w[0] | w_data1659w[2]))))) | ((((w_data1659w[0] & (~ w_sel1661w[1])) & (~ w_sel1661w[0])) | (w_sel1661w[1] & (w_sel1661w[0] | w_data1659w[2]))) & (w_data1659w[3] | (~ w_sel1661w[0])))))), ((sel_node[2] & (((w_data1591w[1] & w_sel1592w[0]) & (~ (((w_data1591w[0] & (~ w_sel1592w[1])) & (~ w_sel1592w[0])) | (w_sel1592w[1] & (w_sel1592w[0] | w_data1591w[2]))))) | ((((w_data1591w[0] & (~ w_sel1592w[1])) & (~ w_sel1592w[0])) | (w_sel1592w[1] & (w_sel1592w[0] | w_data1591w[2]))) & (w_data1591w[3] | (~ w_sel1592w[0]))))) | ((~ sel_node[2]) & (((w_data1590w[1] & w_sel1592w[0]) & (~ (((w_data1590w[0] & (~ w_sel1592w[1])) & (~ w_sel1592w[0])) | (w_sel1592w[1] & (w_sel1592w[0] | w_data1590w[2]))))) | ((((w_data1590w[0] & (~ w_sel1592w[1])) & (~ w_sel1592w[0])) | (w_sel1592w[1] & (w_sel1592w[0] | w_data1590w[2]))) & (w_data1590w[3] | (~ w_sel1592w[0])))))), ((sel_node[2] & (((w_data1522w[1]
 & w_sel1523w[0]) & (~ (((w_data1522w[0] & (~ w_sel1523w[1])) & (~ w_sel1523w[0])) | (w_sel1523w[1] & (w_sel1523w[0] | w_data1522w[2]))))) | ((((w_data1522w[0] & (~ w_sel1523w[1])) & (~ w_sel1523w[0])) | (w_sel1523w[1] & (w_sel1523w[0] | w_data1522w[2]))) & (w_data1522w[3] | (~ w_sel1523w[0]))))) | ((~ sel_node[2]) & (((w_data1521w[1] & w_sel1523w[0]) & (~ (((w_data1521w[0] & (~ w_sel1523w[1])) & (~ w_sel1523w[0])) | (w_sel1523w[1] & (w_sel1523w[0] | w_data1521w[2]))))) | ((((w_data1521w[0] & (~ w_sel1523w[1])) & (~ w_sel1523w[0])) | (w_sel1523w[1] & (w_sel1523w[0] | w_data1521w[2]))) & (w_data1521w[3] | (~ w_sel1523w[0])))))), ((sel_node[2] & (((w_data1453w[1] & w_sel1454w[0]) & (~ (((w_data1453w[0] & (~ w_sel1454w[1])) & (~ w_sel1454w[0])) | (w_sel1454w[1] & (w_sel1454w[0] | w_data1453w[2]))))) | ((((w_data1453w[0] & (~ w_sel1454w[1])) & (~ w_sel1454w[0])) | (w_sel1454w[1] & (w_sel1454w[0] | w_data1453w[2]))) & (w_data1453w[3] | (~ w_sel1454w[0]))))) | ((~ sel_node[2]) & (((w_data1452w[1] & w_sel1454w[0]) & (~ (((w_data1452w[0] & (~ w_sel1454w[1])) & (~ w_sel1454w[0])) | (w_sel1454w[1] & (w_sel1454w[0] | w_data1452w[2]))))) | ((((w_data1452w[0] & (~ w_sel1454w[1])) & (~ w_sel1454w[0])) | (w_sel1454w[1] & (w_sel1454w[0] | w_data1452w[2]))) & (w_data1452w[3] | (~ w_sel1454w[0])))))), ((sel_node[2] & (((w_data1384w[1] & w_sel1385w[0]) & (~ (((w_data1384w[0] & (~ w_sel1385w[1])) & (~ w_sel1385w[0])) | (w_sel1385w[1] & (w_sel1385w[0] | w_data1384w[2]))))) | ((((w_data1384w[0] & (~ w_sel1385w[1])) & (~ w_sel1385w[0])) | (w_sel1385w[1] & (w_sel1385w[0] | w_data1384w[2]))) & (w_data1384w[3] | (~ w_sel1385w[0]))))) | ((~ sel_node[2]) & (((w_data1383w[1] & w_sel1385w[0]) & (~ (((w_data1383w[0] & (~ w_sel1385w[1])) & (~ w_sel1385w[0])) | (w_sel1385w[1] & (w_sel1385w[0] | w_data1383w[2]))))) | ((((w_data1383w[0] & (~ w_sel1385w[1])) & (~ w_sel1385w[0])) | (w_sel1385w[1] & (w_sel1385w[0] | w_data1383w[2]))) & (w_data1383w[3] | (~ w_sel1385w[0])))))), ((sel_node[2] & (((w_data1315w[1] & w_sel1316w[0]) & (~ (((w_data1315w[0] 
& (~ w_sel1316w[1])) & (~ w_sel1316w[0])) | (w_sel1316w[1] & (w_sel1316w[0] | w_data1315w[2]))))) | ((((w_data1315w[0] & (~ w_sel1316w[1])) & (~ w_sel1316w[0])) | (w_sel1316w[1] & (w_sel1316w[0] | w_data1315w[2]))) & (w_data1315w[3] | (~ w_sel1316w[0]))))) | ((~ sel_node[2]) & (((w_data1314w[1] & w_sel1316w[0]) & (~ (((w_data1314w[0] & (~ w_sel1316w[1])) & (~ w_sel1316w[0])) | (w_sel1316w[1] & (w_sel1316w[0] | w_data1314w[2]))))) | ((((w_data1314w[0] & (~ w_sel1316w[1])) & (~ w_sel1316w[0])) | (w_sel1316w[1] & (w_sel1316w[0] | w_data1314w[2]))) & (w_data1314w[3] | (~ w_sel1316w[0])))))), ((sel_node[2] & (((w_data1244w[1] & w_sel1245w[0]) & (~ (((w_data1244w[0] & (~ w_sel1245w[1])) & (~ w_sel1245w[0])) | (w_sel1245w[1] & (w_sel1245w[0] | w_data1244w[2]))))) | ((((w_data1244w[0] & (~ w_sel1245w[1])) & (~ w_sel1245w[0])) | (w_sel1245w[1] & (w_sel1245w[0] | w_data1244w[2]))) & (w_data1244w[3] | (~ w_sel1245w[0]))))) | ((~ sel_node[2]) & (((w_data1243w[1] & w_sel1245w[0]) & (~ (((w_data1243w[0] & (~ w_sel1245w[1])) & (~ w_sel1245w[0])) | (w_sel1245w[1] & (w_sel1245w[0] | w_data1243w[2]))))) | ((((w_data1243w[0] & (~ w_sel1245w[1])) & (~ w_sel1245w[0])) | (w_sel1245w[1] & (w_sel1245w[0] | w_data1243w[2]))) & (w_data1243w[3] | (~ w_sel1245w[0]))))))},
		sel_ffs_wire = {sel[2:0]},
		sel_node = {sel_ffs_wire[2], sel[1:0]},
		w_data1221w = {data[56], data[48], data[40], data[32], data[24], data[16], data[8], data[0]},
		w_data1243w = w_data1221w[3:0],
		w_data1244w = w_data1221w[7:4],
		w_data1292w = {data[57], data[49], data[41], data[33], data[25], data[17], data[9], data[1]},
		w_data1314w = w_data1292w[3:0],
		w_data1315w = w_data1292w[7:4],
		w_data1361w = {data[58], data[50], data[42], data[34], data[26], data[18], data[10], data[2]},
		w_data1383w = w_data1361w[3:0],
		w_data1384w = w_data1361w[7:4],
		w_data1430w = {data[59], data[51], data[43], data[35], data[27], data[19], data[11], data[3]},
		w_data1452w = w_data1430w[3:0],
		w_data1453w = w_data1430w[7:4],
		w_data1499w = {data[60], data[52], data[44], data[36], data[28], data[20], data[12], data[4]},
		w_data1521w = w_data1499w[3:0],
		w_data1522w = w_data1499w[7:4],
		w_data1568w = {data[61], data[53], data[45], data[37], data[29], data[21], data[13], data[5]},
		w_data1590w = w_data1568w[3:0],
		w_data1591w = w_data1568w[7:4],
		w_data1637w = {data[62], data[54], data[46], data[38], data[30], data[22], data[14], data[6]},
		w_data1659w = w_data1637w[3:0],
		w_data1660w = w_data1637w[7:4],
		w_data1706w = {data[63], data[55], data[47], data[39], data[31], data[23], data[15], data[7]},
		w_data1728w = w_data1706w[3:0],
		w_data1729w = w_data1706w[7:4],
		w_sel1245w = sel_node[1:0],
		w_sel1316w = sel_node[1:0],
		w_sel1385w = sel_node[1:0],
		w_sel1454w = sel_node[1:0],
		w_sel1523w = sel_node[1:0],
		w_sel1592w = sel_node[1:0],
		w_sel1661w = sel_node[1:0],
		w_sel1730w = sel_node[1:0];
endmodule //test_mux


//lpm_mux DEVICE_FAMILY="Cyclone IV E" LPM_SIZE=8 LPM_WIDTH=16 LPM_WIDTHS=3 data result sel
//VERSION_BEGIN 24.1 cbx_lpm_mux 2025:03:05:20:03:09:SC cbx_mgl 2025:03:05:20:10:25:SC  VERSION_END

//synthesis_resources = lut 80 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  test_mux1
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [127:0]  data;
	output   [15:0]  result;
	input   [2:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [127:0]  data;
	tri0   [2:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [15:0]  result_node;
	wire  [2:0]  sel_ffs_wire;
	wire  [2:0]  sel_node;
	wire  [7:0]  w_data1783w;
	wire  [3:0]  w_data1805w;
	wire  [3:0]  w_data1806w;
	wire  [7:0]  w_data1854w;
	wire  [3:0]  w_data1876w;
	wire  [3:0]  w_data1877w;
	wire  [7:0]  w_data1923w;
	wire  [3:0]  w_data1945w;
	wire  [3:0]  w_data1946w;
	wire  [7:0]  w_data1992w;
	wire  [3:0]  w_data2014w;
	wire  [3:0]  w_data2015w;
	wire  [7:0]  w_data2061w;
	wire  [3:0]  w_data2083w;
	wire  [3:0]  w_data2084w;
	wire  [7:0]  w_data2130w;
	wire  [3:0]  w_data2152w;
	wire  [3:0]  w_data2153w;
	wire  [7:0]  w_data2199w;
	wire  [3:0]  w_data2221w;
	wire  [3:0]  w_data2222w;
	wire  [7:0]  w_data2268w;
	wire  [3:0]  w_data2290w;
	wire  [3:0]  w_data2291w;
	wire  [7:0]  w_data2337w;
	wire  [3:0]  w_data2359w;
	wire  [3:0]  w_data2360w;
	wire  [7:0]  w_data2406w;
	wire  [3:0]  w_data2428w;
	wire  [3:0]  w_data2429w;
	wire  [7:0]  w_data2475w;
	wire  [3:0]  w_data2497w;
	wire  [3:0]  w_data2498w;
	wire  [7:0]  w_data2544w;
	wire  [3:0]  w_data2566w;
	wire  [3:0]  w_data2567w;
	wire  [7:0]  w_data2613w;
	wire  [3:0]  w_data2635w;
	wire  [3:0]  w_data2636w;
	wire  [7:0]  w_data2682w;
	wire  [3:0]  w_data2704w;
	wire  [3:0]  w_data2705w;
	wire  [7:0]  w_data2751w;
	wire  [3:0]  w_data2773w;
	wire  [3:0]  w_data2774w;
	wire  [7:0]  w_data2820w;
	wire  [3:0]  w_data2842w;
	wire  [3:0]  w_data2843w;
	wire  [1:0]  w_sel1807w;
	wire  [1:0]  w_sel1878w;
	wire  [1:0]  w_sel1947w;
	wire  [1:0]  w_sel2016w;
	wire  [1:0]  w_sel2085w;
	wire  [1:0]  w_sel2154w;
	wire  [1:0]  w_sel2223w;
	wire  [1:0]  w_sel2292w;
	wire  [1:0]  w_sel2361w;
	wire  [1:0]  w_sel2430w;
	wire  [1:0]  w_sel2499w;
	wire  [1:0]  w_sel2568w;
	wire  [1:0]  w_sel2637w;
	wire  [1:0]  w_sel2706w;
	wire  [1:0]  w_sel2775w;
	wire  [1:0]  w_sel2844w;

	assign
		result = result_node,
		result_node = {((sel_node[2] & (((w_data2843w[1] & w_sel2844w[0]) & (~ (((w_data2843w[0] & (~ w_sel2844w[1])) & (~ w_sel2844w[0])) | (w_sel2844w[1] & (w_sel2844w[0] | w_data2843w[2]))))) | ((((w_data2843w[0] & (~ w_sel2844w[1])) & (~ w_sel2844w[0])) | (w_sel2844w[1] & (w_sel2844w[0] | w_data2843w[2]))) & (w_data2843w[3] | (~ w_sel2844w[0]))))) | ((~ sel_node[2]) & (((w_data2842w[1] & w_sel2844w[0]) & (~ (((w_data2842w[0] & (~ w_sel2844w[1])) & (~ w_sel2844w[0])) | (w_sel2844w[1] & (w_sel2844w[0] | w_data2842w[2]))))) | ((((w_data2842w[0] & (~ w_sel2844w[1])) & (~ w_sel2844w[0])) | (w_sel2844w[1] & (w_sel2844w[0] | w_data2842w[2]))) & (w_data2842w[3] | (~ w_sel2844w[0])))))), ((sel_node[2] & (((w_data2774w[1] & w_sel2775w[0]) & (~ (((w_data2774w[0] & (~ w_sel2775w[1])) & (~ w_sel2775w[0])) | (w_sel2775w[1] & (w_sel2775w[0] | w_data2774w[2]))))) | ((((w_data2774w[0] & (~ w_sel2775w[1])) & (~ w_sel2775w[0])) | (w_sel2775w[1] & (w_sel2775w[0] | w_data2774w[2]))) & (w_data2774w[3] | (~ w_sel2775w[0]))))) | ((~ sel_node[2]) & (((w_data2773w[1] & w_sel2775w[0]) & (~ (((w_data2773w[0] & (~ w_sel2775w[1])) & (~ w_sel2775w[0])) | (w_sel2775w[1] & (w_sel2775w[0] | w_data2773w[2]))))) | ((((w_data2773w[0] & (~ w_sel2775w[1])) & (~ w_sel2775w[0])) | (w_sel2775w[1] & (w_sel2775w[0] | w_data2773w[2]))) & (w_data2773w[3] | (~ w_sel2775w[0])))))), ((sel_node[2] & (((w_data2705w[1] & w_sel2706w[0]) & (~ (((w_data2705w[0] & (~ w_sel2706w[1])) & (~ w_sel2706w[0])) | (w_sel2706w[1] & (w_sel2706w[0] | w_data2705w[2]))))) | ((((w_data2705w[0] & (~ w_sel2706w[1])) & (~ w_sel2706w[0])) | (w_sel2706w[1] & (w_sel2706w[0] | w_data2705w[2]))) & (w_data2705w[3] | (~ w_sel2706w[0]))))) | ((~ sel_node[2]) & (((w_data2704w[1] & w_sel2706w[0]) & (~ (((w_data2704w[0] & (~ w_sel2706w[1])) & (~ w_sel2706w[0])) | (w_sel2706w[1] & (w_sel2706w[0] | w_data2704w[2]))))) | ((((w_data2704w[0] & (~ w_sel2706w[1])) & (~ w_sel2706w[0])) | (w_sel2706w[1] & (w_sel2706w[0] | w_data2704w[2]))) & (w_data2704w[3] | (~ w_sel2706w[0])))))), ((sel_node[2] & (((w_data2636w[1]
 & w_sel2637w[0]) & (~ (((w_data2636w[0] & (~ w_sel2637w[1])) & (~ w_sel2637w[0])) | (w_sel2637w[1] & (w_sel2637w[0] | w_data2636w[2]))))) | ((((w_data2636w[0] & (~ w_sel2637w[1])) & (~ w_sel2637w[0])) | (w_sel2637w[1] & (w_sel2637w[0] | w_data2636w[2]))) & (w_data2636w[3] | (~ w_sel2637w[0]))))) | ((~ sel_node[2]) & (((w_data2635w[1] & w_sel2637w[0]) & (~ (((w_data2635w[0] & (~ w_sel2637w[1])) & (~ w_sel2637w[0])) | (w_sel2637w[1] & (w_sel2637w[0] | w_data2635w[2]))))) | ((((w_data2635w[0] & (~ w_sel2637w[1])) & (~ w_sel2637w[0])) | (w_sel2637w[1] & (w_sel2637w[0] | w_data2635w[2]))) & (w_data2635w[3] | (~ w_sel2637w[0])))))), ((sel_node[2] & (((w_data2567w[1] & w_sel2568w[0]) & (~ (((w_data2567w[0] & (~ w_sel2568w[1])) & (~ w_sel2568w[0])) | (w_sel2568w[1] & (w_sel2568w[0] | w_data2567w[2]))))) | ((((w_data2567w[0] & (~ w_sel2568w[1])) & (~ w_sel2568w[0])) | (w_sel2568w[1] & (w_sel2568w[0] | w_data2567w[2]))) & (w_data2567w[3] | (~ w_sel2568w[0]))))) | ((~ sel_node[2]) & (((w_data2566w[1] & w_sel2568w[0]) & (~ (((w_data2566w[0] & (~ w_sel2568w[1])) & (~ w_sel2568w[0])) | (w_sel2568w[1] & (w_sel2568w[0] | w_data2566w[2]))))) | ((((w_data2566w[0] & (~ w_sel2568w[1])) & (~ w_sel2568w[0])) | (w_sel2568w[1] & (w_sel2568w[0] | w_data2566w[2]))) & (w_data2566w[3] | (~ w_sel2568w[0])))))), ((sel_node[2] & (((w_data2498w[1] & w_sel2499w[0]) & (~ (((w_data2498w[0] & (~ w_sel2499w[1])) & (~ w_sel2499w[0])) | (w_sel2499w[1] & (w_sel2499w[0] | w_data2498w[2]))))) | ((((w_data2498w[0] & (~ w_sel2499w[1])) & (~ w_sel2499w[0])) | (w_sel2499w[1] & (w_sel2499w[0] | w_data2498w[2]))) & (w_data2498w[3] | (~ w_sel2499w[0]))))) | ((~ sel_node[2]) & (((w_data2497w[1] & w_sel2499w[0]) & (~ (((w_data2497w[0] & (~ w_sel2499w[1])) & (~ w_sel2499w[0])) | (w_sel2499w[1] & (w_sel2499w[0] | w_data2497w[2]))))) | ((((w_data2497w[0] & (~ w_sel2499w[1])) & (~ w_sel2499w[0])) | (w_sel2499w[1] & (w_sel2499w[0] | w_data2497w[2]))) & (w_data2497w[3] | (~ w_sel2499w[0])))))), ((sel_node[2] & (((w_data2429w[1] & w_sel2430w[0]) & (~ (((w_data2429w[0] 
& (~ w_sel2430w[1])) & (~ w_sel2430w[0])) | (w_sel2430w[1] & (w_sel2430w[0] | w_data2429w[2]))))) | ((((w_data2429w[0] & (~ w_sel2430w[1])) & (~ w_sel2430w[0])) | (w_sel2430w[1] & (w_sel2430w[0] | w_data2429w[2]))) & (w_data2429w[3] | (~ w_sel2430w[0]))))) | ((~ sel_node[2]) & (((w_data2428w[1] & w_sel2430w[0]) & (~ (((w_data2428w[0] & (~ w_sel2430w[1])) & (~ w_sel2430w[0])) | (w_sel2430w[1] & (w_sel2430w[0] | w_data2428w[2]))))) | ((((w_data2428w[0] & (~ w_sel2430w[1])) & (~ w_sel2430w[0])) | (w_sel2430w[1] & (w_sel2430w[0] | w_data2428w[2]))) & (w_data2428w[3] | (~ w_sel2430w[0])))))), ((sel_node[2] & (((w_data2360w[1] & w_sel2361w[0]) & (~ (((w_data2360w[0] & (~ w_sel2361w[1])) & (~ w_sel2361w[0])) | (w_sel2361w[1] & (w_sel2361w[0] | w_data2360w[2]))))) | ((((w_data2360w[0] & (~ w_sel2361w[1])) & (~ w_sel2361w[0])) | (w_sel2361w[1] & (w_sel2361w[0] | w_data2360w[2]))) & (w_data2360w[3] | (~ w_sel2361w[0]))))) | ((~ sel_node[2]) & (((w_data2359w[1] & w_sel2361w[0]) & (~ (((w_data2359w[0] & (~ w_sel2361w[1])) & (~ w_sel2361w[0])) | (w_sel2361w[1] & (w_sel2361w[0] | w_data2359w[2]))))) | ((((w_data2359w[0] & (~ w_sel2361w[1])) & (~ w_sel2361w[0])) | (w_sel2361w[1] & (w_sel2361w[0] | w_data2359w[2]))) & (w_data2359w[3] | (~ w_sel2361w[0])))))), ((sel_node[2] & (((w_data2291w[1] & w_sel2292w[0]) & (~ (((w_data2291w[0] & (~ w_sel2292w[1])) & (~ w_sel2292w[0])) | (w_sel2292w[1] & (w_sel2292w[0] | w_data2291w[2]))))) | ((((w_data2291w[0] & (~ w_sel2292w[1])) & (~ w_sel2292w[0])) | (w_sel2292w[1] & (w_sel2292w[0] | w_data2291w[2]))) & (w_data2291w[3] | (~ w_sel2292w[0]))))) | ((~ sel_node[2]) & (((w_data2290w[1] & w_sel2292w[0]) & (~ (((w_data2290w[0] & (~ w_sel2292w[1])) & (~ w_sel2292w[0])) | (w_sel2292w[1] & (w_sel2292w[0] | w_data2290w[2]))))) | ((((w_data2290w[0] & (~ w_sel2292w[1])) & (~ w_sel2292w[0])) | (w_sel2292w[1] & (w_sel2292w[0] | w_data2290w[2]))) & (w_data2290w[3] | (~ w_sel2292w[0])))))), ((sel_node[2] & (((w_data2222w[1] & w_sel2223w[0]) & (~ (((w_data2222w[0] & (~ w_sel2223w[1])) & (~ w_sel2223w[0]))
 | (w_sel2223w[1] & (w_sel2223w[0] | w_data2222w[2]))))) | ((((w_data2222w[0] & (~ w_sel2223w[1])) & (~ w_sel2223w[0])) | (w_sel2223w[1] & (w_sel2223w[0] | w_data2222w[2]))) & (w_data2222w[3] | (~ w_sel2223w[0]))))) | ((~ sel_node[2]) & (((w_data2221w[1] & w_sel2223w[0]) & (~ (((w_data2221w[0] & (~ w_sel2223w[1])) & (~ w_sel2223w[0])) | (w_sel2223w[1] & (w_sel2223w[0] | w_data2221w[2]))))) | ((((w_data2221w[0] & (~ w_sel2223w[1])) & (~ w_sel2223w[0])) | (w_sel2223w[1] & (w_sel2223w[0] | w_data2221w[2]))) & (w_data2221w[3] | (~ w_sel2223w[0])))))), ((sel_node[2] & (((w_data2153w[1] & w_sel2154w[0]) & (~ (((w_data2153w[0] & (~ w_sel2154w[1])) & (~ w_sel2154w[0])) | (w_sel2154w[1] & (w_sel2154w[0] | w_data2153w[2]))))) | ((((w_data2153w[0] & (~ w_sel2154w[1])) & (~ w_sel2154w[0])) | (w_sel2154w[1] & (w_sel2154w[0] | w_data2153w[2]))) & (w_data2153w[3] | (~ w_sel2154w[0]))))) | ((~ sel_node[2]) & (((w_data2152w[1] & w_sel2154w[0]) & (~ (((w_data2152w[0] & (~ w_sel2154w[1])) & (~ w_sel2154w[0])) | (w_sel2154w[1] & (w_sel2154w[0] | w_data2152w[2]))))) | ((((w_data2152w[0] & (~ w_sel2154w[1])) & (~ w_sel2154w[0])) | (w_sel2154w[1] & (w_sel2154w[0] | w_data2152w[2]))) & (w_data2152w[3] | (~ w_sel2154w[0])))))), ((sel_node[2] & (((w_data2084w[1] & w_sel2085w[0]) & (~ (((w_data2084w[0] & (~ w_sel2085w[1])) & (~ w_sel2085w[0])) | (w_sel2085w[1] & (w_sel2085w[0] | w_data2084w[2]))))) | ((((w_data2084w[0] & (~ w_sel2085w[1])) & (~ w_sel2085w[0])) | (w_sel2085w[1] & (w_sel2085w[0] | w_data2084w[2]))) & (w_data2084w[3] | (~ w_sel2085w[0]))))) | ((~ sel_node[2]) & (((w_data2083w[1] & w_sel2085w[0]) & (~ (((w_data2083w[0] & (~ w_sel2085w[1])) & (~ w_sel2085w[0])) | (w_sel2085w[1] & (w_sel2085w[0] | w_data2083w[2]))))) | ((((w_data2083w[0] & (~ w_sel2085w[1])) & (~ w_sel2085w[0])) | (w_sel2085w[1] & (w_sel2085w[0] | w_data2083w[2]))) & (w_data2083w[3] | (~ w_sel2085w[0])))))), ((sel_node[2] & (((w_data2015w[1] & w_sel2016w[0]) & (~ (((w_data2015w[0] & (~ w_sel2016w[1])) & (~ w_sel2016w[0])) | (w_sel2016w[1] & (w_sel2016w[0] | w_data2015w[2]
))))) | ((((w_data2015w[0] & (~ w_sel2016w[1])) & (~ w_sel2016w[0])) | (w_sel2016w[1] & (w_sel2016w[0] | w_data2015w[2]))) & (w_data2015w[3] | (~ w_sel2016w[0]))))) | ((~ sel_node[2]) & (((w_data2014w[1] & w_sel2016w[0]) & (~ (((w_data2014w[0] & (~ w_sel2016w[1])) & (~ w_sel2016w[0])) | (w_sel2016w[1] & (w_sel2016w[0] | w_data2014w[2]))))) | ((((w_data2014w[0] & (~ w_sel2016w[1])) & (~ w_sel2016w[0])) | (w_sel2016w[1] & (w_sel2016w[0] | w_data2014w[2]))) & (w_data2014w[3] | (~ w_sel2016w[0])))))), ((sel_node[2] & (((w_data1946w[1] & w_sel1947w[0]) & (~ (((w_data1946w[0] & (~ w_sel1947w[1])) & (~ w_sel1947w[0])) | (w_sel1947w[1] & (w_sel1947w[0] | w_data1946w[2]))))) | ((((w_data1946w[0] & (~ w_sel1947w[1])) & (~ w_sel1947w[0])) | (w_sel1947w[1] & (w_sel1947w[0] | w_data1946w[2]))) & (w_data1946w[3] | (~ w_sel1947w[0]))))) | ((~ sel_node[2]) & (((w_data1945w[1] & w_sel1947w[0]) & (~ (((w_data1945w[0] & (~ w_sel1947w[1])) & (~ w_sel1947w[0])) | (w_sel1947w[1] & (w_sel1947w[0] | w_data1945w[2]))))) | ((((w_data1945w[0] & (~ w_sel1947w[1])) & (~ w_sel1947w[0])) | (w_sel1947w[1] & (w_sel1947w[0] | w_data1945w[2]))) & (w_data1945w[3] | (~ w_sel1947w[0])))))), ((sel_node[2] & (((w_data1877w[1] & w_sel1878w[0]) & (~ (((w_data1877w[0] & (~ w_sel1878w[1])) & (~ w_sel1878w[0])) | (w_sel1878w[1] & (w_sel1878w[0] | w_data1877w[2]))))) | ((((w_data1877w[0] & (~ w_sel1878w[1])) & (~ w_sel1878w[0])) | (w_sel1878w[1] & (w_sel1878w[0] | w_data1877w[2]))) & (w_data1877w[3] | (~ w_sel1878w[0]))))) | ((~ sel_node[2]) & (((w_data1876w[1] & w_sel1878w[0]) & (~ (((w_data1876w[0] & (~ w_sel1878w[1])) & (~ w_sel1878w[0])) | (w_sel1878w[1] & (w_sel1878w[0] | w_data1876w[2]))))) | ((((w_data1876w[0] & (~ w_sel1878w[1])) & (~ w_sel1878w[0])) | (w_sel1878w[1] & (w_sel1878w[0] | w_data1876w[2]))) & (w_data1876w[3] | (~ w_sel1878w[0])))))), ((sel_node[2] & (((w_data1806w[1] & w_sel1807w[0]) & (~ (((w_data1806w[0] & (~ w_sel1807w[1])) & (~ w_sel1807w[0])) | (w_sel1807w[1] & (w_sel1807w[0] | w_data1806w[2]))))) | ((((w_data1806w[0] & (~ w_sel1807w[1]
)) & (~ w_sel1807w[0])) | (w_sel1807w[1] & (w_sel1807w[0] | w_data1806w[2]))) & (w_data1806w[3] | (~ w_sel1807w[0]))))) | ((~ sel_node[2]) & (((w_data1805w[1] & w_sel1807w[0]) & (~ (((w_data1805w[0] & (~ w_sel1807w[1])) & (~ w_sel1807w[0])) | (w_sel1807w[1] & (w_sel1807w[0] | w_data1805w[2]))))) | ((((w_data1805w[0] & (~ w_sel1807w[1])) & (~ w_sel1807w[0])) | (w_sel1807w[1] & (w_sel1807w[0] | w_data1805w[2]))) & (w_data1805w[3] | (~ w_sel1807w[0]))))))},
		sel_ffs_wire = {sel[2:0]},
		sel_node = {sel_ffs_wire[2], sel[1:0]},
		w_data1783w = {data[112], data[96], data[80], data[64], data[48], data[32], data[16], data[0]},
		w_data1805w = w_data1783w[3:0],
		w_data1806w = w_data1783w[7:4],
		w_data1854w = {data[113], data[97], data[81], data[65], data[49], data[33], data[17], data[1]},
		w_data1876w = w_data1854w[3:0],
		w_data1877w = w_data1854w[7:4],
		w_data1923w = {data[114], data[98], data[82], data[66], data[50], data[34], data[18], data[2]},
		w_data1945w = w_data1923w[3:0],
		w_data1946w = w_data1923w[7:4],
		w_data1992w = {data[115], data[99], data[83], data[67], data[51], data[35], data[19], data[3]},
		w_data2014w = w_data1992w[3:0],
		w_data2015w = w_data1992w[7:4],
		w_data2061w = {data[116], data[100], data[84], data[68], data[52], data[36], data[20], data[4]},
		w_data2083w = w_data2061w[3:0],
		w_data2084w = w_data2061w[7:4],
		w_data2130w = {data[117], data[101], data[85], data[69], data[53], data[37], data[21], data[5]},
		w_data2152w = w_data2130w[3:0],
		w_data2153w = w_data2130w[7:4],
		w_data2199w = {data[118], data[102], data[86], data[70], data[54], data[38], data[22], data[6]},
		w_data2221w = w_data2199w[3:0],
		w_data2222w = w_data2199w[7:4],
		w_data2268w = {data[119], data[103], data[87], data[71], data[55], data[39], data[23], data[7]},
		w_data2290w = w_data2268w[3:0],
		w_data2291w = w_data2268w[7:4],
		w_data2337w = {data[120], data[104], data[88], data[72], data[56], data[40], data[24], data[8]},
		w_data2359w = w_data2337w[3:0],
		w_data2360w = w_data2337w[7:4],
		w_data2406w = {data[121], data[105], data[89], data[73], data[57], data[41], data[25], data[9]},
		w_data2428w = w_data2406w[3:0],
		w_data2429w = w_data2406w[7:4],
		w_data2475w = {data[122], data[106], data[90], data[74], data[58], data[42], data[26], data[10]},
		w_data2497w = w_data2475w[3:0],
		w_data2498w = w_data2475w[7:4],
		w_data2544w = {data[123], data[107], data[91], data[75], data[59], data[43], data[27], data[11]},
		w_data2566w = w_data2544w[3:0],
		w_data2567w = w_data2544w[7:4],
		w_data2613w = {data[124], data[108], data[92], data[76], data[60], data[44], data[28], data[12]},
		w_data2635w = w_data2613w[3:0],
		w_data2636w = w_data2613w[7:4],
		w_data2682w = {data[125], data[109], data[93], data[77], data[61], data[45], data[29], data[13]},
		w_data2704w = w_data2682w[3:0],
		w_data2705w = w_data2682w[7:4],
		w_data2751w = {data[126], data[110], data[94], data[78], data[62], data[46], data[30], data[14]},
		w_data2773w = w_data2751w[3:0],
		w_data2774w = w_data2751w[7:4],
		w_data2820w = {data[127], data[111], data[95], data[79], data[63], data[47], data[31], data[15]},
		w_data2842w = w_data2820w[3:0],
		w_data2843w = w_data2820w[7:4],
		w_sel1807w = sel_node[1:0],
		w_sel1878w = sel_node[1:0],
		w_sel1947w = sel_node[1:0],
		w_sel2016w = sel_node[1:0],
		w_sel2085w = sel_node[1:0],
		w_sel2154w = sel_node[1:0],
		w_sel2223w = sel_node[1:0],
		w_sel2292w = sel_node[1:0],
		w_sel2361w = sel_node[1:0],
		w_sel2430w = sel_node[1:0],
		w_sel2499w = sel_node[1:0],
		w_sel2568w = sel_node[1:0],
		w_sel2637w = sel_node[1:0],
		w_sel2706w = sel_node[1:0],
		w_sel2775w = sel_node[1:0],
		w_sel2844w = sel_node[1:0];
endmodule //test_mux1

//synthesis_resources = lut 152 M9K 64 reg 12 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  test_altsyncram
	( 
	address_a,
	address_b,
	clock0,
	clock1,
	data_a,
	data_b,
	q_a,
	q_b,
	wren_a,
	wren_b) /* synthesis synthesis_clearbox=1 */;
	input   [15:0]  address_a;
	input   [14:0]  address_b;
	input   clock0;
	input   clock1;
	input   [7:0]  data_a;
	input   [15:0]  data_b;
	output   [7:0]  q_a;
	output   [15:0]  q_b;
	input   wren_a;
	input   wren_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   [14:0]  address_b;
	tri1   clock0;
	tri1   clock1;
	tri1   [7:0]  data_a;
	tri1   [15:0]  data_b;
	tri0   wren_a;
	tri0   wren_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[2:0]	address_reg_a;
	reg	[2:0]	address_reg_b;
	reg	[2:0]	out_address_reg_a;
	reg	[2:0]	out_address_reg_b;
	wire  [7:0]   wire_decode2_eq;
	wire  [7:0]   wire_decode3_eq;
	wire  [7:0]   wire_rden_decode_a_eq;
	wire  [7:0]   wire_rden_decode_b_eq;
	wire  [7:0]   wire_mux4_result;
	wire  [15:0]   wire_mux5_result;
	wire  [0:0]   wire_ram_block1a_0portadataout;
	wire  [0:0]   wire_ram_block1a_1portadataout;
	wire  [0:0]   wire_ram_block1a_2portadataout;
	wire  [0:0]   wire_ram_block1a_3portadataout;
	wire  [0:0]   wire_ram_block1a_4portadataout;
	wire  [0:0]   wire_ram_block1a_5portadataout;
	wire  [0:0]   wire_ram_block1a_6portadataout;
	wire  [0:0]   wire_ram_block1a_7portadataout;
	wire  [0:0]   wire_ram_block1a_8portadataout;
	wire  [0:0]   wire_ram_block1a_9portadataout;
	wire  [0:0]   wire_ram_block1a_10portadataout;
	wire  [0:0]   wire_ram_block1a_11portadataout;
	wire  [0:0]   wire_ram_block1a_12portadataout;
	wire  [0:0]   wire_ram_block1a_13portadataout;
	wire  [0:0]   wire_ram_block1a_14portadataout;
	wire  [0:0]   wire_ram_block1a_15portadataout;
	wire  [0:0]   wire_ram_block1a_16portadataout;
	wire  [0:0]   wire_ram_block1a_17portadataout;
	wire  [0:0]   wire_ram_block1a_18portadataout;
	wire  [0:0]   wire_ram_block1a_19portadataout;
	wire  [0:0]   wire_ram_block1a_20portadataout;
	wire  [0:0]   wire_ram_block1a_21portadataout;
	wire  [0:0]   wire_ram_block1a_22portadataout;
	wire  [0:0]   wire_ram_block1a_23portadataout;
	wire  [0:0]   wire_ram_block1a_24portadataout;
	wire  [0:0]   wire_ram_block1a_25portadataout;
	wire  [0:0]   wire_ram_block1a_26portadataout;
	wire  [0:0]   wire_ram_block1a_27portadataout;
	wire  [0:0]   wire_ram_block1a_28portadataout;
	wire  [0:0]   wire_ram_block1a_29portadataout;
	wire  [0:0]   wire_ram_block1a_30portadataout;
	wire  [0:0]   wire_ram_block1a_31portadataout;
	wire  [0:0]   wire_ram_block1a_32portadataout;
	wire  [0:0]   wire_ram_block1a_33portadataout;
	wire  [0:0]   wire_ram_block1a_34portadataout;
	wire  [0:0]   wire_ram_block1a_35portadataout;
	wire  [0:0]   wire_ram_block1a_36portadataout;
	wire  [0:0]   wire_ram_block1a_37portadataout;
	wire  [0:0]   wire_ram_block1a_38portadataout;
	wire  [0:0]   wire_ram_block1a_39portadataout;
	wire  [0:0]   wire_ram_block1a_40portadataout;
	wire  [0:0]   wire_ram_block1a_41portadataout;
	wire  [0:0]   wire_ram_block1a_42portadataout;
	wire  [0:0]   wire_ram_block1a_43portadataout;
	wire  [0:0]   wire_ram_block1a_44portadataout;
	wire  [0:0]   wire_ram_block1a_45portadataout;
	wire  [0:0]   wire_ram_block1a_46portadataout;
	wire  [0:0]   wire_ram_block1a_47portadataout;
	wire  [0:0]   wire_ram_block1a_48portadataout;
	wire  [0:0]   wire_ram_block1a_49portadataout;
	wire  [0:0]   wire_ram_block1a_50portadataout;
	wire  [0:0]   wire_ram_block1a_51portadataout;
	wire  [0:0]   wire_ram_block1a_52portadataout;
	wire  [0:0]   wire_ram_block1a_53portadataout;
	wire  [0:0]   wire_ram_block1a_54portadataout;
	wire  [0:0]   wire_ram_block1a_55portadataout;
	wire  [0:0]   wire_ram_block1a_56portadataout;
	wire  [0:0]   wire_ram_block1a_57portadataout;
	wire  [0:0]   wire_ram_block1a_58portadataout;
	wire  [0:0]   wire_ram_block1a_59portadataout;
	wire  [0:0]   wire_ram_block1a_60portadataout;
	wire  [0:0]   wire_ram_block1a_61portadataout;
	wire  [0:0]   wire_ram_block1a_62portadataout;
	wire  [0:0]   wire_ram_block1a_63portadataout;
	wire  [1:0]   wire_ram_block1a_0portbdataout;
	wire  [1:0]   wire_ram_block1a_1portbdataout;
	wire  [1:0]   wire_ram_block1a_2portbdataout;
	wire  [1:0]   wire_ram_block1a_3portbdataout;
	wire  [1:0]   wire_ram_block1a_4portbdataout;
	wire  [1:0]   wire_ram_block1a_5portbdataout;
	wire  [1:0]   wire_ram_block1a_6portbdataout;
	wire  [1:0]   wire_ram_block1a_7portbdataout;
	wire  [1:0]   wire_ram_block1a_8portbdataout;
	wire  [1:0]   wire_ram_block1a_9portbdataout;
	wire  [1:0]   wire_ram_block1a_10portbdataout;
	wire  [1:0]   wire_ram_block1a_11portbdataout;
	wire  [1:0]   wire_ram_block1a_12portbdataout;
	wire  [1:0]   wire_ram_block1a_13portbdataout;
	wire  [1:0]   wire_ram_block1a_14portbdataout;
	wire  [1:0]   wire_ram_block1a_15portbdataout;
	wire  [1:0]   wire_ram_block1a_16portbdataout;
	wire  [1:0]   wire_ram_block1a_17portbdataout;
	wire  [1:0]   wire_ram_block1a_18portbdataout;
	wire  [1:0]   wire_ram_block1a_19portbdataout;
	wire  [1:0]   wire_ram_block1a_20portbdataout;
	wire  [1:0]   wire_ram_block1a_21portbdataout;
	wire  [1:0]   wire_ram_block1a_22portbdataout;
	wire  [1:0]   wire_ram_block1a_23portbdataout;
	wire  [1:0]   wire_ram_block1a_24portbdataout;
	wire  [1:0]   wire_ram_block1a_25portbdataout;
	wire  [1:0]   wire_ram_block1a_26portbdataout;
	wire  [1:0]   wire_ram_block1a_27portbdataout;
	wire  [1:0]   wire_ram_block1a_28portbdataout;
	wire  [1:0]   wire_ram_block1a_29portbdataout;
	wire  [1:0]   wire_ram_block1a_30portbdataout;
	wire  [1:0]   wire_ram_block1a_31portbdataout;
	wire  [1:0]   wire_ram_block1a_32portbdataout;
	wire  [1:0]   wire_ram_block1a_33portbdataout;
	wire  [1:0]   wire_ram_block1a_34portbdataout;
	wire  [1:0]   wire_ram_block1a_35portbdataout;
	wire  [1:0]   wire_ram_block1a_36portbdataout;
	wire  [1:0]   wire_ram_block1a_37portbdataout;
	wire  [1:0]   wire_ram_block1a_38portbdataout;
	wire  [1:0]   wire_ram_block1a_39portbdataout;
	wire  [1:0]   wire_ram_block1a_40portbdataout;
	wire  [1:0]   wire_ram_block1a_41portbdataout;
	wire  [1:0]   wire_ram_block1a_42portbdataout;
	wire  [1:0]   wire_ram_block1a_43portbdataout;
	wire  [1:0]   wire_ram_block1a_44portbdataout;
	wire  [1:0]   wire_ram_block1a_45portbdataout;
	wire  [1:0]   wire_ram_block1a_46portbdataout;
	wire  [1:0]   wire_ram_block1a_47portbdataout;
	wire  [1:0]   wire_ram_block1a_48portbdataout;
	wire  [1:0]   wire_ram_block1a_49portbdataout;
	wire  [1:0]   wire_ram_block1a_50portbdataout;
	wire  [1:0]   wire_ram_block1a_51portbdataout;
	wire  [1:0]   wire_ram_block1a_52portbdataout;
	wire  [1:0]   wire_ram_block1a_53portbdataout;
	wire  [1:0]   wire_ram_block1a_54portbdataout;
	wire  [1:0]   wire_ram_block1a_55portbdataout;
	wire  [1:0]   wire_ram_block1a_56portbdataout;
	wire  [1:0]   wire_ram_block1a_57portbdataout;
	wire  [1:0]   wire_ram_block1a_58portbdataout;
	wire  [1:0]   wire_ram_block1a_59portbdataout;
	wire  [1:0]   wire_ram_block1a_60portbdataout;
	wire  [1:0]   wire_ram_block1a_61portbdataout;
	wire  [1:0]   wire_ram_block1a_62portbdataout;
	wire  [1:0]   wire_ram_block1a_63portbdataout;
	wire  [2:0]  address_a_sel;
	wire  [15:0]  address_a_wire;
	wire  [2:0]  address_b_sel;
	wire  [14:0]  address_b_wire;
	wire  [2:0]  w_addr_val_b4w;
	wire  [2:0]  w_addr_val_b8w;
	wire  [2:0]  wren_decode_addr_sel_a;
	wire  [2:0]  wren_decode_addr_sel_b;

	// synopsys translate_off
	initial
		address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  address_reg_a <= address_a_sel;
	// synopsys translate_off
	initial
		address_reg_b = 0;
	// synopsys translate_on
	always @ ( posedge clock1)
		  address_reg_b <= address_b_sel;
	// synopsys translate_off
	initial
		out_address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  out_address_reg_a <= address_reg_a;
	// synopsys translate_off
	initial
		out_address_reg_b = 0;
	// synopsys translate_on
	always @ ( posedge clock1)
		  out_address_reg_b <= address_reg_b;
	test_decode   decode2
	( 
	.data(address_a_wire[15:13]),
	.enable(wren_a),
	.eq(wire_decode2_eq));
	test_decode   decode3
	( 
	.data(w_addr_val_b4w),
	.enable(wren_b),
	.eq(wire_decode3_eq));
	test_decode1   rden_decode_a
	( 
	.data(wren_decode_addr_sel_a),
	.eq(wire_rden_decode_a_eq));
	test_decode1   rden_decode_b
	( 
	.data(w_addr_val_b8w),
	.eq(wire_rden_decode_b_eq));
	test_mux   mux4
	( 
	.data({wire_ram_block1a_63portadataout[0], wire_ram_block1a_62portadataout[0], wire_ram_block1a_61portadataout[0], wire_ram_block1a_60portadataout[0], wire_ram_block1a_59portadataout[0], wire_ram_block1a_58portadataout[0], wire_ram_block1a_57portadataout[0], wire_ram_block1a_56portadataout[0], wire_ram_block1a_55portadataout[0], wire_ram_block1a_54portadataout[0], wire_ram_block1a_53portadataout[0], wire_ram_block1a_52portadataout[0], wire_ram_block1a_51portadataout[0], wire_ram_block1a_50portadataout[0], wire_ram_block1a_49portadataout[0], wire_ram_block1a_48portadataout[0], wire_ram_block1a_47portadataout[0], wire_ram_block1a_46portadataout[0], wire_ram_block1a_45portadataout[0], wire_ram_block1a_44portadataout[0], wire_ram_block1a_43portadataout[0], wire_ram_block1a_42portadataout[0], wire_ram_block1a_41portadataout[0], wire_ram_block1a_40portadataout[0], wire_ram_block1a_39portadataout[0], wire_ram_block1a_38portadataout[0], wire_ram_block1a_37portadataout[0], wire_ram_block1a_36portadataout[0], wire_ram_block1a_35portadataout[0], wire_ram_block1a_34portadataout[0], wire_ram_block1a_33portadataout[0], wire_ram_block1a_32portadataout[0], wire_ram_block1a_31portadataout[0], wire_ram_block1a_30portadataout[0], wire_ram_block1a_29portadataout[0], wire_ram_block1a_28portadataout[0], wire_ram_block1a_27portadataout[0], wire_ram_block1a_26portadataout[0], wire_ram_block1a_25portadataout[0], wire_ram_block1a_24portadataout[0], wire_ram_block1a_23portadataout[0], wire_ram_block1a_22portadataout[0], wire_ram_block1a_21portadataout[0], wire_ram_block1a_20portadataout[0], wire_ram_block1a_19portadataout[0], wire_ram_block1a_18portadataout[0], wire_ram_block1a_17portadataout[0], wire_ram_block1a_16portadataout[0], wire_ram_block1a_15portadataout[0], wire_ram_block1a_14portadataout[0], wire_ram_block1a_13portadataout[0], wire_ram_block1a_12portadataout[0], wire_ram_block1a_11portadataout[0], wire_ram_block1a_10portadataout[0], wire_ram_block1a_9portadataout[0], wire_ram_block1a_8portadataout[0], wire_ram_block1a_7portadataout[0]
, wire_ram_block1a_6portadataout[0], wire_ram_block1a_5portadataout[0], wire_ram_block1a_4portadataout[0], wire_ram_block1a_3portadataout[0], wire_ram_block1a_2portadataout[0], wire_ram_block1a_1portadataout[0], wire_ram_block1a_0portadataout[0]}),
	.result(wire_mux4_result),
	.sel(out_address_reg_a));
	test_mux1   mux5
	( 
	.data({wire_ram_block1a_63portbdataout[1], wire_ram_block1a_62portbdataout[1], wire_ram_block1a_61portbdataout[1], wire_ram_block1a_60portbdataout[1], wire_ram_block1a_59portbdataout[1], wire_ram_block1a_58portbdataout[1], wire_ram_block1a_57portbdataout[1], wire_ram_block1a_56portbdataout[1], wire_ram_block1a_63portbdataout[0], wire_ram_block1a_62portbdataout[0], wire_ram_block1a_61portbdataout[0], wire_ram_block1a_60portbdataout[0], wire_ram_block1a_59portbdataout[0], wire_ram_block1a_58portbdataout[0], wire_ram_block1a_57portbdataout[0], wire_ram_block1a_56portbdataout[0], wire_ram_block1a_55portbdataout[1], wire_ram_block1a_54portbdataout[1], wire_ram_block1a_53portbdataout[1], wire_ram_block1a_52portbdataout[1], wire_ram_block1a_51portbdataout[1], wire_ram_block1a_50portbdataout[1], wire_ram_block1a_49portbdataout[1], wire_ram_block1a_48portbdataout[1], wire_ram_block1a_55portbdataout[0], wire_ram_block1a_54portbdataout[0], wire_ram_block1a_53portbdataout[0], wire_ram_block1a_52portbdataout[0], wire_ram_block1a_51portbdataout[0], wire_ram_block1a_50portbdataout[0], wire_ram_block1a_49portbdataout[0], wire_ram_block1a_48portbdataout[0], wire_ram_block1a_47portbdataout[1], wire_ram_block1a_46portbdataout[1], wire_ram_block1a_45portbdataout[1], wire_ram_block1a_44portbdataout[1], wire_ram_block1a_43portbdataout[1], wire_ram_block1a_42portbdataout[1], wire_ram_block1a_41portbdataout[1], wire_ram_block1a_40portbdataout[1], wire_ram_block1a_47portbdataout[0], wire_ram_block1a_46portbdataout[0], wire_ram_block1a_45portbdataout[0], wire_ram_block1a_44portbdataout[0], wire_ram_block1a_43portbdataout[0], wire_ram_block1a_42portbdataout[0], wire_ram_block1a_41portbdataout[0], wire_ram_block1a_40portbdataout[0], wire_ram_block1a_39portbdataout[1], wire_ram_block1a_38portbdataout[1], wire_ram_block1a_37portbdataout[1], wire_ram_block1a_36portbdataout[1], wire_ram_block1a_35portbdataout[1], wire_ram_block1a_34portbdataout[1], wire_ram_block1a_33portbdataout[1], wire_ram_block1a_32portbdataout[1], wire_ram_block1a_39portbdataout[0]
, wire_ram_block1a_38portbdataout[0], wire_ram_block1a_37portbdataout[0], wire_ram_block1a_36portbdataout[0], wire_ram_block1a_35portbdataout[0], wire_ram_block1a_34portbdataout[0], wire_ram_block1a_33portbdataout[0], wire_ram_block1a_32portbdataout[0], wire_ram_block1a_31portbdataout[1], wire_ram_block1a_30portbdataout[1], wire_ram_block1a_29portbdataout[1], wire_ram_block1a_28portbdataout[1], wire_ram_block1a_27portbdataout[1], wire_ram_block1a_26portbdataout[1], wire_ram_block1a_25portbdataout[1], wire_ram_block1a_24portbdataout[1], wire_ram_block1a_31portbdataout[0], wire_ram_block1a_30portbdataout[0], wire_ram_block1a_29portbdataout[0], wire_ram_block1a_28portbdataout[0], wire_ram_block1a_27portbdataout[0], wire_ram_block1a_26portbdataout[0], wire_ram_block1a_25portbdataout[0], wire_ram_block1a_24portbdataout[0], wire_ram_block1a_23portbdataout[1], wire_ram_block1a_22portbdataout[1], wire_ram_block1a_21portbdataout[1], wire_ram_block1a_20portbdataout[1], wire_ram_block1a_19portbdataout[1], wire_ram_block1a_18portbdataout[1], wire_ram_block1a_17portbdataout[1], wire_ram_block1a_16portbdataout[1], wire_ram_block1a_23portbdataout[0], wire_ram_block1a_22portbdataout[0], wire_ram_block1a_21portbdataout[0], wire_ram_block1a_20portbdataout[0], wire_ram_block1a_19portbdataout[0], wire_ram_block1a_18portbdataout[0], wire_ram_block1a_17portbdataout[0], wire_ram_block1a_16portbdataout[0], wire_ram_block1a_15portbdataout[1], wire_ram_block1a_14portbdataout[1], wire_ram_block1a_13portbdataout[1], wire_ram_block1a_12portbdataout[1], wire_ram_block1a_11portbdataout[1], wire_ram_block1a_10portbdataout[1], wire_ram_block1a_9portbdataout[1], wire_ram_block1a_8portbdataout[1], wire_ram_block1a_15portbdataout[0], wire_ram_block1a_14portbdataout[0], wire_ram_block1a_13portbdataout[0], wire_ram_block1a_12portbdataout[0], wire_ram_block1a_11portbdataout[0], wire_ram_block1a_10portbdataout[0], wire_ram_block1a_9portbdataout[0], wire_ram_block1a_8portbdataout[0], wire_ram_block1a_7portbdataout[1], wire_ram_block1a_6portbdataout[1], wire_ram_block1a_5portbdataout[1]
, wire_ram_block1a_4portbdataout[1], wire_ram_block1a_3portbdataout[1], wire_ram_block1a_2portbdataout[1], wire_ram_block1a_1portbdataout[1], wire_ram_block1a_0portbdataout[1], wire_ram_block1a_7portbdataout[0], wire_ram_block1a_6portbdataout[0], wire_ram_block1a_5portbdataout[0], wire_ram_block1a_4portbdataout[0], wire_ram_block1a_3portbdataout[0], wire_ram_block1a_2portbdataout[0], wire_ram_block1a_1portbdataout[0], wire_ram_block1a_0portbdataout[0]}),
	.result(wire_mux5_result),
	.sel(out_address_reg_b));
	cycloneive_ram_block   ram_block1a_0
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_0portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_0portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_0.clk0_core_clock_enable = "ena0",
		ram_block1a_0.clk0_input_clock_enable = "none",
		ram_block1a_0.clk0_output_clock_enable = "none",
		ram_block1a_0.clk1_core_clock_enable = "ena1",
		ram_block1a_0.clk1_input_clock_enable = "none",
		ram_block1a_0.clk1_output_clock_enable = "none",
		ram_block1a_0.connectivity_checking = "OFF",
		ram_block1a_0.data_interleave_offset_in_bits = 8,
		ram_block1a_0.data_interleave_width_in_bits = 1,
		ram_block1a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_0.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_0.operation_mode = "bidir_dual_port",
		ram_block1a_0.port_a_address_width = 13,
		ram_block1a_0.port_a_data_out_clear = "none",
		ram_block1a_0.port_a_data_out_clock = "clock0",
		ram_block1a_0.port_a_data_width = 1,
		ram_block1a_0.port_a_first_address = 0,
		ram_block1a_0.port_a_first_bit_number = 0,
		ram_block1a_0.port_a_last_address = 8191,
		ram_block1a_0.port_a_logical_ram_depth = 65536,
		ram_block1a_0.port_a_logical_ram_width = 8,
		ram_block1a_0.port_a_read_during_write_mode = "old_data",
		ram_block1a_0.port_b_address_clock = "clock1",
		ram_block1a_0.port_b_address_width = 12,
		ram_block1a_0.port_b_data_in_clock = "clock1",
		ram_block1a_0.port_b_data_out_clear = "none",
		ram_block1a_0.port_b_data_out_clock = "clock1",
		ram_block1a_0.port_b_data_width = 2,
		ram_block1a_0.port_b_first_address = 0,
		ram_block1a_0.port_b_first_bit_number = 0,
		ram_block1a_0.port_b_last_address = 4095,
		ram_block1a_0.port_b_logical_ram_depth = 32768,
		ram_block1a_0.port_b_logical_ram_width = 16,
		ram_block1a_0.port_b_read_during_write_mode = "old_data",
		ram_block1a_0.port_b_read_enable_clock = "clock1",
		ram_block1a_0.port_b_write_enable_clock = "clock1",
		ram_block1a_0.power_up_uninitialized = "false",
		ram_block1a_0.ram_block_type = "AUTO",
		ram_block1a_0.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_1
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_1portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_1portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_1.clk0_core_clock_enable = "ena0",
		ram_block1a_1.clk0_input_clock_enable = "none",
		ram_block1a_1.clk0_output_clock_enable = "none",
		ram_block1a_1.clk1_core_clock_enable = "ena1",
		ram_block1a_1.clk1_input_clock_enable = "none",
		ram_block1a_1.clk1_output_clock_enable = "none",
		ram_block1a_1.connectivity_checking = "OFF",
		ram_block1a_1.data_interleave_offset_in_bits = 8,
		ram_block1a_1.data_interleave_width_in_bits = 1,
		ram_block1a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_1.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_1.operation_mode = "bidir_dual_port",
		ram_block1a_1.port_a_address_width = 13,
		ram_block1a_1.port_a_data_out_clear = "none",
		ram_block1a_1.port_a_data_out_clock = "clock0",
		ram_block1a_1.port_a_data_width = 1,
		ram_block1a_1.port_a_first_address = 0,
		ram_block1a_1.port_a_first_bit_number = 1,
		ram_block1a_1.port_a_last_address = 8191,
		ram_block1a_1.port_a_logical_ram_depth = 65536,
		ram_block1a_1.port_a_logical_ram_width = 8,
		ram_block1a_1.port_a_read_during_write_mode = "old_data",
		ram_block1a_1.port_b_address_clock = "clock1",
		ram_block1a_1.port_b_address_width = 12,
		ram_block1a_1.port_b_data_in_clock = "clock1",
		ram_block1a_1.port_b_data_out_clear = "none",
		ram_block1a_1.port_b_data_out_clock = "clock1",
		ram_block1a_1.port_b_data_width = 2,
		ram_block1a_1.port_b_first_address = 0,
		ram_block1a_1.port_b_first_bit_number = 1,
		ram_block1a_1.port_b_last_address = 4095,
		ram_block1a_1.port_b_logical_ram_depth = 32768,
		ram_block1a_1.port_b_logical_ram_width = 16,
		ram_block1a_1.port_b_read_during_write_mode = "old_data",
		ram_block1a_1.port_b_read_enable_clock = "clock1",
		ram_block1a_1.port_b_write_enable_clock = "clock1",
		ram_block1a_1.power_up_uninitialized = "false",
		ram_block1a_1.ram_block_type = "AUTO",
		ram_block1a_1.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_2
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_2portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_2portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_2.clk0_core_clock_enable = "ena0",
		ram_block1a_2.clk0_input_clock_enable = "none",
		ram_block1a_2.clk0_output_clock_enable = "none",
		ram_block1a_2.clk1_core_clock_enable = "ena1",
		ram_block1a_2.clk1_input_clock_enable = "none",
		ram_block1a_2.clk1_output_clock_enable = "none",
		ram_block1a_2.connectivity_checking = "OFF",
		ram_block1a_2.data_interleave_offset_in_bits = 8,
		ram_block1a_2.data_interleave_width_in_bits = 1,
		ram_block1a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_2.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_2.operation_mode = "bidir_dual_port",
		ram_block1a_2.port_a_address_width = 13,
		ram_block1a_2.port_a_data_out_clear = "none",
		ram_block1a_2.port_a_data_out_clock = "clock0",
		ram_block1a_2.port_a_data_width = 1,
		ram_block1a_2.port_a_first_address = 0,
		ram_block1a_2.port_a_first_bit_number = 2,
		ram_block1a_2.port_a_last_address = 8191,
		ram_block1a_2.port_a_logical_ram_depth = 65536,
		ram_block1a_2.port_a_logical_ram_width = 8,
		ram_block1a_2.port_a_read_during_write_mode = "old_data",
		ram_block1a_2.port_b_address_clock = "clock1",
		ram_block1a_2.port_b_address_width = 12,
		ram_block1a_2.port_b_data_in_clock = "clock1",
		ram_block1a_2.port_b_data_out_clear = "none",
		ram_block1a_2.port_b_data_out_clock = "clock1",
		ram_block1a_2.port_b_data_width = 2,
		ram_block1a_2.port_b_first_address = 0,
		ram_block1a_2.port_b_first_bit_number = 2,
		ram_block1a_2.port_b_last_address = 4095,
		ram_block1a_2.port_b_logical_ram_depth = 32768,
		ram_block1a_2.port_b_logical_ram_width = 16,
		ram_block1a_2.port_b_read_during_write_mode = "old_data",
		ram_block1a_2.port_b_read_enable_clock = "clock1",
		ram_block1a_2.port_b_write_enable_clock = "clock1",
		ram_block1a_2.power_up_uninitialized = "false",
		ram_block1a_2.ram_block_type = "AUTO",
		ram_block1a_2.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_3
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_3portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_3portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_3.clk0_core_clock_enable = "ena0",
		ram_block1a_3.clk0_input_clock_enable = "none",
		ram_block1a_3.clk0_output_clock_enable = "none",
		ram_block1a_3.clk1_core_clock_enable = "ena1",
		ram_block1a_3.clk1_input_clock_enable = "none",
		ram_block1a_3.clk1_output_clock_enable = "none",
		ram_block1a_3.connectivity_checking = "OFF",
		ram_block1a_3.data_interleave_offset_in_bits = 8,
		ram_block1a_3.data_interleave_width_in_bits = 1,
		ram_block1a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_3.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_3.operation_mode = "bidir_dual_port",
		ram_block1a_3.port_a_address_width = 13,
		ram_block1a_3.port_a_data_out_clear = "none",
		ram_block1a_3.port_a_data_out_clock = "clock0",
		ram_block1a_3.port_a_data_width = 1,
		ram_block1a_3.port_a_first_address = 0,
		ram_block1a_3.port_a_first_bit_number = 3,
		ram_block1a_3.port_a_last_address = 8191,
		ram_block1a_3.port_a_logical_ram_depth = 65536,
		ram_block1a_3.port_a_logical_ram_width = 8,
		ram_block1a_3.port_a_read_during_write_mode = "old_data",
		ram_block1a_3.port_b_address_clock = "clock1",
		ram_block1a_3.port_b_address_width = 12,
		ram_block1a_3.port_b_data_in_clock = "clock1",
		ram_block1a_3.port_b_data_out_clear = "none",
		ram_block1a_3.port_b_data_out_clock = "clock1",
		ram_block1a_3.port_b_data_width = 2,
		ram_block1a_3.port_b_first_address = 0,
		ram_block1a_3.port_b_first_bit_number = 3,
		ram_block1a_3.port_b_last_address = 4095,
		ram_block1a_3.port_b_logical_ram_depth = 32768,
		ram_block1a_3.port_b_logical_ram_width = 16,
		ram_block1a_3.port_b_read_during_write_mode = "old_data",
		ram_block1a_3.port_b_read_enable_clock = "clock1",
		ram_block1a_3.port_b_write_enable_clock = "clock1",
		ram_block1a_3.power_up_uninitialized = "false",
		ram_block1a_3.ram_block_type = "AUTO",
		ram_block1a_3.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_4
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_4portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_4portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_4.clk0_core_clock_enable = "ena0",
		ram_block1a_4.clk0_input_clock_enable = "none",
		ram_block1a_4.clk0_output_clock_enable = "none",
		ram_block1a_4.clk1_core_clock_enable = "ena1",
		ram_block1a_4.clk1_input_clock_enable = "none",
		ram_block1a_4.clk1_output_clock_enable = "none",
		ram_block1a_4.connectivity_checking = "OFF",
		ram_block1a_4.data_interleave_offset_in_bits = 8,
		ram_block1a_4.data_interleave_width_in_bits = 1,
		ram_block1a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_4.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_4.operation_mode = "bidir_dual_port",
		ram_block1a_4.port_a_address_width = 13,
		ram_block1a_4.port_a_data_out_clear = "none",
		ram_block1a_4.port_a_data_out_clock = "clock0",
		ram_block1a_4.port_a_data_width = 1,
		ram_block1a_4.port_a_first_address = 0,
		ram_block1a_4.port_a_first_bit_number = 4,
		ram_block1a_4.port_a_last_address = 8191,
		ram_block1a_4.port_a_logical_ram_depth = 65536,
		ram_block1a_4.port_a_logical_ram_width = 8,
		ram_block1a_4.port_a_read_during_write_mode = "old_data",
		ram_block1a_4.port_b_address_clock = "clock1",
		ram_block1a_4.port_b_address_width = 12,
		ram_block1a_4.port_b_data_in_clock = "clock1",
		ram_block1a_4.port_b_data_out_clear = "none",
		ram_block1a_4.port_b_data_out_clock = "clock1",
		ram_block1a_4.port_b_data_width = 2,
		ram_block1a_4.port_b_first_address = 0,
		ram_block1a_4.port_b_first_bit_number = 4,
		ram_block1a_4.port_b_last_address = 4095,
		ram_block1a_4.port_b_logical_ram_depth = 32768,
		ram_block1a_4.port_b_logical_ram_width = 16,
		ram_block1a_4.port_b_read_during_write_mode = "old_data",
		ram_block1a_4.port_b_read_enable_clock = "clock1",
		ram_block1a_4.port_b_write_enable_clock = "clock1",
		ram_block1a_4.power_up_uninitialized = "false",
		ram_block1a_4.ram_block_type = "AUTO",
		ram_block1a_4.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_5
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_5portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_5portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_5.clk0_core_clock_enable = "ena0",
		ram_block1a_5.clk0_input_clock_enable = "none",
		ram_block1a_5.clk0_output_clock_enable = "none",
		ram_block1a_5.clk1_core_clock_enable = "ena1",
		ram_block1a_5.clk1_input_clock_enable = "none",
		ram_block1a_5.clk1_output_clock_enable = "none",
		ram_block1a_5.connectivity_checking = "OFF",
		ram_block1a_5.data_interleave_offset_in_bits = 8,
		ram_block1a_5.data_interleave_width_in_bits = 1,
		ram_block1a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_5.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_5.operation_mode = "bidir_dual_port",
		ram_block1a_5.port_a_address_width = 13,
		ram_block1a_5.port_a_data_out_clear = "none",
		ram_block1a_5.port_a_data_out_clock = "clock0",
		ram_block1a_5.port_a_data_width = 1,
		ram_block1a_5.port_a_first_address = 0,
		ram_block1a_5.port_a_first_bit_number = 5,
		ram_block1a_5.port_a_last_address = 8191,
		ram_block1a_5.port_a_logical_ram_depth = 65536,
		ram_block1a_5.port_a_logical_ram_width = 8,
		ram_block1a_5.port_a_read_during_write_mode = "old_data",
		ram_block1a_5.port_b_address_clock = "clock1",
		ram_block1a_5.port_b_address_width = 12,
		ram_block1a_5.port_b_data_in_clock = "clock1",
		ram_block1a_5.port_b_data_out_clear = "none",
		ram_block1a_5.port_b_data_out_clock = "clock1",
		ram_block1a_5.port_b_data_width = 2,
		ram_block1a_5.port_b_first_address = 0,
		ram_block1a_5.port_b_first_bit_number = 5,
		ram_block1a_5.port_b_last_address = 4095,
		ram_block1a_5.port_b_logical_ram_depth = 32768,
		ram_block1a_5.port_b_logical_ram_width = 16,
		ram_block1a_5.port_b_read_during_write_mode = "old_data",
		ram_block1a_5.port_b_read_enable_clock = "clock1",
		ram_block1a_5.port_b_write_enable_clock = "clock1",
		ram_block1a_5.power_up_uninitialized = "false",
		ram_block1a_5.ram_block_type = "AUTO",
		ram_block1a_5.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_6
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_6portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_6portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_6.clk0_core_clock_enable = "ena0",
		ram_block1a_6.clk0_input_clock_enable = "none",
		ram_block1a_6.clk0_output_clock_enable = "none",
		ram_block1a_6.clk1_core_clock_enable = "ena1",
		ram_block1a_6.clk1_input_clock_enable = "none",
		ram_block1a_6.clk1_output_clock_enable = "none",
		ram_block1a_6.connectivity_checking = "OFF",
		ram_block1a_6.data_interleave_offset_in_bits = 8,
		ram_block1a_6.data_interleave_width_in_bits = 1,
		ram_block1a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_6.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_6.operation_mode = "bidir_dual_port",
		ram_block1a_6.port_a_address_width = 13,
		ram_block1a_6.port_a_data_out_clear = "none",
		ram_block1a_6.port_a_data_out_clock = "clock0",
		ram_block1a_6.port_a_data_width = 1,
		ram_block1a_6.port_a_first_address = 0,
		ram_block1a_6.port_a_first_bit_number = 6,
		ram_block1a_6.port_a_last_address = 8191,
		ram_block1a_6.port_a_logical_ram_depth = 65536,
		ram_block1a_6.port_a_logical_ram_width = 8,
		ram_block1a_6.port_a_read_during_write_mode = "old_data",
		ram_block1a_6.port_b_address_clock = "clock1",
		ram_block1a_6.port_b_address_width = 12,
		ram_block1a_6.port_b_data_in_clock = "clock1",
		ram_block1a_6.port_b_data_out_clear = "none",
		ram_block1a_6.port_b_data_out_clock = "clock1",
		ram_block1a_6.port_b_data_width = 2,
		ram_block1a_6.port_b_first_address = 0,
		ram_block1a_6.port_b_first_bit_number = 6,
		ram_block1a_6.port_b_last_address = 4095,
		ram_block1a_6.port_b_logical_ram_depth = 32768,
		ram_block1a_6.port_b_logical_ram_width = 16,
		ram_block1a_6.port_b_read_during_write_mode = "old_data",
		ram_block1a_6.port_b_read_enable_clock = "clock1",
		ram_block1a_6.port_b_write_enable_clock = "clock1",
		ram_block1a_6.power_up_uninitialized = "false",
		ram_block1a_6.ram_block_type = "AUTO",
		ram_block1a_6.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_7
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_7portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_7portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_7.clk0_core_clock_enable = "ena0",
		ram_block1a_7.clk0_input_clock_enable = "none",
		ram_block1a_7.clk0_output_clock_enable = "none",
		ram_block1a_7.clk1_core_clock_enable = "ena1",
		ram_block1a_7.clk1_input_clock_enable = "none",
		ram_block1a_7.clk1_output_clock_enable = "none",
		ram_block1a_7.connectivity_checking = "OFF",
		ram_block1a_7.data_interleave_offset_in_bits = 8,
		ram_block1a_7.data_interleave_width_in_bits = 1,
		ram_block1a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_7.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_7.operation_mode = "bidir_dual_port",
		ram_block1a_7.port_a_address_width = 13,
		ram_block1a_7.port_a_data_out_clear = "none",
		ram_block1a_7.port_a_data_out_clock = "clock0",
		ram_block1a_7.port_a_data_width = 1,
		ram_block1a_7.port_a_first_address = 0,
		ram_block1a_7.port_a_first_bit_number = 7,
		ram_block1a_7.port_a_last_address = 8191,
		ram_block1a_7.port_a_logical_ram_depth = 65536,
		ram_block1a_7.port_a_logical_ram_width = 8,
		ram_block1a_7.port_a_read_during_write_mode = "old_data",
		ram_block1a_7.port_b_address_clock = "clock1",
		ram_block1a_7.port_b_address_width = 12,
		ram_block1a_7.port_b_data_in_clock = "clock1",
		ram_block1a_7.port_b_data_out_clear = "none",
		ram_block1a_7.port_b_data_out_clock = "clock1",
		ram_block1a_7.port_b_data_width = 2,
		ram_block1a_7.port_b_first_address = 0,
		ram_block1a_7.port_b_first_bit_number = 7,
		ram_block1a_7.port_b_last_address = 4095,
		ram_block1a_7.port_b_logical_ram_depth = 32768,
		ram_block1a_7.port_b_logical_ram_width = 16,
		ram_block1a_7.port_b_read_during_write_mode = "old_data",
		ram_block1a_7.port_b_read_enable_clock = "clock1",
		ram_block1a_7.port_b_write_enable_clock = "clock1",
		ram_block1a_7.power_up_uninitialized = "false",
		ram_block1a_7.ram_block_type = "AUTO",
		ram_block1a_7.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_8
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_8portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_8portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_8.clk0_core_clock_enable = "ena0",
		ram_block1a_8.clk0_input_clock_enable = "none",
		ram_block1a_8.clk0_output_clock_enable = "none",
		ram_block1a_8.clk1_core_clock_enable = "ena1",
		ram_block1a_8.clk1_input_clock_enable = "none",
		ram_block1a_8.clk1_output_clock_enable = "none",
		ram_block1a_8.connectivity_checking = "OFF",
		ram_block1a_8.data_interleave_offset_in_bits = 8,
		ram_block1a_8.data_interleave_width_in_bits = 1,
		ram_block1a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_8.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_8.operation_mode = "bidir_dual_port",
		ram_block1a_8.port_a_address_width = 13,
		ram_block1a_8.port_a_data_out_clear = "none",
		ram_block1a_8.port_a_data_out_clock = "clock0",
		ram_block1a_8.port_a_data_width = 1,
		ram_block1a_8.port_a_first_address = 8192,
		ram_block1a_8.port_a_first_bit_number = 0,
		ram_block1a_8.port_a_last_address = 16383,
		ram_block1a_8.port_a_logical_ram_depth = 65536,
		ram_block1a_8.port_a_logical_ram_width = 8,
		ram_block1a_8.port_a_read_during_write_mode = "old_data",
		ram_block1a_8.port_b_address_clock = "clock1",
		ram_block1a_8.port_b_address_width = 12,
		ram_block1a_8.port_b_data_in_clock = "clock1",
		ram_block1a_8.port_b_data_out_clear = "none",
		ram_block1a_8.port_b_data_out_clock = "clock1",
		ram_block1a_8.port_b_data_width = 2,
		ram_block1a_8.port_b_first_address = 4096,
		ram_block1a_8.port_b_first_bit_number = 0,
		ram_block1a_8.port_b_last_address = 8191,
		ram_block1a_8.port_b_logical_ram_depth = 32768,
		ram_block1a_8.port_b_logical_ram_width = 16,
		ram_block1a_8.port_b_read_during_write_mode = "old_data",
		ram_block1a_8.port_b_read_enable_clock = "clock1",
		ram_block1a_8.port_b_write_enable_clock = "clock1",
		ram_block1a_8.power_up_uninitialized = "false",
		ram_block1a_8.ram_block_type = "AUTO",
		ram_block1a_8.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_9
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_9portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_9portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_9.clk0_core_clock_enable = "ena0",
		ram_block1a_9.clk0_input_clock_enable = "none",
		ram_block1a_9.clk0_output_clock_enable = "none",
		ram_block1a_9.clk1_core_clock_enable = "ena1",
		ram_block1a_9.clk1_input_clock_enable = "none",
		ram_block1a_9.clk1_output_clock_enable = "none",
		ram_block1a_9.connectivity_checking = "OFF",
		ram_block1a_9.data_interleave_offset_in_bits = 8,
		ram_block1a_9.data_interleave_width_in_bits = 1,
		ram_block1a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_9.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_9.operation_mode = "bidir_dual_port",
		ram_block1a_9.port_a_address_width = 13,
		ram_block1a_9.port_a_data_out_clear = "none",
		ram_block1a_9.port_a_data_out_clock = "clock0",
		ram_block1a_9.port_a_data_width = 1,
		ram_block1a_9.port_a_first_address = 8192,
		ram_block1a_9.port_a_first_bit_number = 1,
		ram_block1a_9.port_a_last_address = 16383,
		ram_block1a_9.port_a_logical_ram_depth = 65536,
		ram_block1a_9.port_a_logical_ram_width = 8,
		ram_block1a_9.port_a_read_during_write_mode = "old_data",
		ram_block1a_9.port_b_address_clock = "clock1",
		ram_block1a_9.port_b_address_width = 12,
		ram_block1a_9.port_b_data_in_clock = "clock1",
		ram_block1a_9.port_b_data_out_clear = "none",
		ram_block1a_9.port_b_data_out_clock = "clock1",
		ram_block1a_9.port_b_data_width = 2,
		ram_block1a_9.port_b_first_address = 4096,
		ram_block1a_9.port_b_first_bit_number = 1,
		ram_block1a_9.port_b_last_address = 8191,
		ram_block1a_9.port_b_logical_ram_depth = 32768,
		ram_block1a_9.port_b_logical_ram_width = 16,
		ram_block1a_9.port_b_read_during_write_mode = "old_data",
		ram_block1a_9.port_b_read_enable_clock = "clock1",
		ram_block1a_9.port_b_write_enable_clock = "clock1",
		ram_block1a_9.power_up_uninitialized = "false",
		ram_block1a_9.ram_block_type = "AUTO",
		ram_block1a_9.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_10
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_10portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_10portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_10.clk0_core_clock_enable = "ena0",
		ram_block1a_10.clk0_input_clock_enable = "none",
		ram_block1a_10.clk0_output_clock_enable = "none",
		ram_block1a_10.clk1_core_clock_enable = "ena1",
		ram_block1a_10.clk1_input_clock_enable = "none",
		ram_block1a_10.clk1_output_clock_enable = "none",
		ram_block1a_10.connectivity_checking = "OFF",
		ram_block1a_10.data_interleave_offset_in_bits = 8,
		ram_block1a_10.data_interleave_width_in_bits = 1,
		ram_block1a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_10.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_10.operation_mode = "bidir_dual_port",
		ram_block1a_10.port_a_address_width = 13,
		ram_block1a_10.port_a_data_out_clear = "none",
		ram_block1a_10.port_a_data_out_clock = "clock0",
		ram_block1a_10.port_a_data_width = 1,
		ram_block1a_10.port_a_first_address = 8192,
		ram_block1a_10.port_a_first_bit_number = 2,
		ram_block1a_10.port_a_last_address = 16383,
		ram_block1a_10.port_a_logical_ram_depth = 65536,
		ram_block1a_10.port_a_logical_ram_width = 8,
		ram_block1a_10.port_a_read_during_write_mode = "old_data",
		ram_block1a_10.port_b_address_clock = "clock1",
		ram_block1a_10.port_b_address_width = 12,
		ram_block1a_10.port_b_data_in_clock = "clock1",
		ram_block1a_10.port_b_data_out_clear = "none",
		ram_block1a_10.port_b_data_out_clock = "clock1",
		ram_block1a_10.port_b_data_width = 2,
		ram_block1a_10.port_b_first_address = 4096,
		ram_block1a_10.port_b_first_bit_number = 2,
		ram_block1a_10.port_b_last_address = 8191,
		ram_block1a_10.port_b_logical_ram_depth = 32768,
		ram_block1a_10.port_b_logical_ram_width = 16,
		ram_block1a_10.port_b_read_during_write_mode = "old_data",
		ram_block1a_10.port_b_read_enable_clock = "clock1",
		ram_block1a_10.port_b_write_enable_clock = "clock1",
		ram_block1a_10.power_up_uninitialized = "false",
		ram_block1a_10.ram_block_type = "AUTO",
		ram_block1a_10.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_11
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_11portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_11portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_11.clk0_core_clock_enable = "ena0",
		ram_block1a_11.clk0_input_clock_enable = "none",
		ram_block1a_11.clk0_output_clock_enable = "none",
		ram_block1a_11.clk1_core_clock_enable = "ena1",
		ram_block1a_11.clk1_input_clock_enable = "none",
		ram_block1a_11.clk1_output_clock_enable = "none",
		ram_block1a_11.connectivity_checking = "OFF",
		ram_block1a_11.data_interleave_offset_in_bits = 8,
		ram_block1a_11.data_interleave_width_in_bits = 1,
		ram_block1a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_11.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_11.operation_mode = "bidir_dual_port",
		ram_block1a_11.port_a_address_width = 13,
		ram_block1a_11.port_a_data_out_clear = "none",
		ram_block1a_11.port_a_data_out_clock = "clock0",
		ram_block1a_11.port_a_data_width = 1,
		ram_block1a_11.port_a_first_address = 8192,
		ram_block1a_11.port_a_first_bit_number = 3,
		ram_block1a_11.port_a_last_address = 16383,
		ram_block1a_11.port_a_logical_ram_depth = 65536,
		ram_block1a_11.port_a_logical_ram_width = 8,
		ram_block1a_11.port_a_read_during_write_mode = "old_data",
		ram_block1a_11.port_b_address_clock = "clock1",
		ram_block1a_11.port_b_address_width = 12,
		ram_block1a_11.port_b_data_in_clock = "clock1",
		ram_block1a_11.port_b_data_out_clear = "none",
		ram_block1a_11.port_b_data_out_clock = "clock1",
		ram_block1a_11.port_b_data_width = 2,
		ram_block1a_11.port_b_first_address = 4096,
		ram_block1a_11.port_b_first_bit_number = 3,
		ram_block1a_11.port_b_last_address = 8191,
		ram_block1a_11.port_b_logical_ram_depth = 32768,
		ram_block1a_11.port_b_logical_ram_width = 16,
		ram_block1a_11.port_b_read_during_write_mode = "old_data",
		ram_block1a_11.port_b_read_enable_clock = "clock1",
		ram_block1a_11.port_b_write_enable_clock = "clock1",
		ram_block1a_11.power_up_uninitialized = "false",
		ram_block1a_11.ram_block_type = "AUTO",
		ram_block1a_11.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_12
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_12portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_12portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_12.clk0_core_clock_enable = "ena0",
		ram_block1a_12.clk0_input_clock_enable = "none",
		ram_block1a_12.clk0_output_clock_enable = "none",
		ram_block1a_12.clk1_core_clock_enable = "ena1",
		ram_block1a_12.clk1_input_clock_enable = "none",
		ram_block1a_12.clk1_output_clock_enable = "none",
		ram_block1a_12.connectivity_checking = "OFF",
		ram_block1a_12.data_interleave_offset_in_bits = 8,
		ram_block1a_12.data_interleave_width_in_bits = 1,
		ram_block1a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_12.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_12.operation_mode = "bidir_dual_port",
		ram_block1a_12.port_a_address_width = 13,
		ram_block1a_12.port_a_data_out_clear = "none",
		ram_block1a_12.port_a_data_out_clock = "clock0",
		ram_block1a_12.port_a_data_width = 1,
		ram_block1a_12.port_a_first_address = 8192,
		ram_block1a_12.port_a_first_bit_number = 4,
		ram_block1a_12.port_a_last_address = 16383,
		ram_block1a_12.port_a_logical_ram_depth = 65536,
		ram_block1a_12.port_a_logical_ram_width = 8,
		ram_block1a_12.port_a_read_during_write_mode = "old_data",
		ram_block1a_12.port_b_address_clock = "clock1",
		ram_block1a_12.port_b_address_width = 12,
		ram_block1a_12.port_b_data_in_clock = "clock1",
		ram_block1a_12.port_b_data_out_clear = "none",
		ram_block1a_12.port_b_data_out_clock = "clock1",
		ram_block1a_12.port_b_data_width = 2,
		ram_block1a_12.port_b_first_address = 4096,
		ram_block1a_12.port_b_first_bit_number = 4,
		ram_block1a_12.port_b_last_address = 8191,
		ram_block1a_12.port_b_logical_ram_depth = 32768,
		ram_block1a_12.port_b_logical_ram_width = 16,
		ram_block1a_12.port_b_read_during_write_mode = "old_data",
		ram_block1a_12.port_b_read_enable_clock = "clock1",
		ram_block1a_12.port_b_write_enable_clock = "clock1",
		ram_block1a_12.power_up_uninitialized = "false",
		ram_block1a_12.ram_block_type = "AUTO",
		ram_block1a_12.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_13
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_13portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_13portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_13.clk0_core_clock_enable = "ena0",
		ram_block1a_13.clk0_input_clock_enable = "none",
		ram_block1a_13.clk0_output_clock_enable = "none",
		ram_block1a_13.clk1_core_clock_enable = "ena1",
		ram_block1a_13.clk1_input_clock_enable = "none",
		ram_block1a_13.clk1_output_clock_enable = "none",
		ram_block1a_13.connectivity_checking = "OFF",
		ram_block1a_13.data_interleave_offset_in_bits = 8,
		ram_block1a_13.data_interleave_width_in_bits = 1,
		ram_block1a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_13.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_13.operation_mode = "bidir_dual_port",
		ram_block1a_13.port_a_address_width = 13,
		ram_block1a_13.port_a_data_out_clear = "none",
		ram_block1a_13.port_a_data_out_clock = "clock0",
		ram_block1a_13.port_a_data_width = 1,
		ram_block1a_13.port_a_first_address = 8192,
		ram_block1a_13.port_a_first_bit_number = 5,
		ram_block1a_13.port_a_last_address = 16383,
		ram_block1a_13.port_a_logical_ram_depth = 65536,
		ram_block1a_13.port_a_logical_ram_width = 8,
		ram_block1a_13.port_a_read_during_write_mode = "old_data",
		ram_block1a_13.port_b_address_clock = "clock1",
		ram_block1a_13.port_b_address_width = 12,
		ram_block1a_13.port_b_data_in_clock = "clock1",
		ram_block1a_13.port_b_data_out_clear = "none",
		ram_block1a_13.port_b_data_out_clock = "clock1",
		ram_block1a_13.port_b_data_width = 2,
		ram_block1a_13.port_b_first_address = 4096,
		ram_block1a_13.port_b_first_bit_number = 5,
		ram_block1a_13.port_b_last_address = 8191,
		ram_block1a_13.port_b_logical_ram_depth = 32768,
		ram_block1a_13.port_b_logical_ram_width = 16,
		ram_block1a_13.port_b_read_during_write_mode = "old_data",
		ram_block1a_13.port_b_read_enable_clock = "clock1",
		ram_block1a_13.port_b_write_enable_clock = "clock1",
		ram_block1a_13.power_up_uninitialized = "false",
		ram_block1a_13.ram_block_type = "AUTO",
		ram_block1a_13.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_14
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_14portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_14portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_14.clk0_core_clock_enable = "ena0",
		ram_block1a_14.clk0_input_clock_enable = "none",
		ram_block1a_14.clk0_output_clock_enable = "none",
		ram_block1a_14.clk1_core_clock_enable = "ena1",
		ram_block1a_14.clk1_input_clock_enable = "none",
		ram_block1a_14.clk1_output_clock_enable = "none",
		ram_block1a_14.connectivity_checking = "OFF",
		ram_block1a_14.data_interleave_offset_in_bits = 8,
		ram_block1a_14.data_interleave_width_in_bits = 1,
		ram_block1a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_14.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_14.operation_mode = "bidir_dual_port",
		ram_block1a_14.port_a_address_width = 13,
		ram_block1a_14.port_a_data_out_clear = "none",
		ram_block1a_14.port_a_data_out_clock = "clock0",
		ram_block1a_14.port_a_data_width = 1,
		ram_block1a_14.port_a_first_address = 8192,
		ram_block1a_14.port_a_first_bit_number = 6,
		ram_block1a_14.port_a_last_address = 16383,
		ram_block1a_14.port_a_logical_ram_depth = 65536,
		ram_block1a_14.port_a_logical_ram_width = 8,
		ram_block1a_14.port_a_read_during_write_mode = "old_data",
		ram_block1a_14.port_b_address_clock = "clock1",
		ram_block1a_14.port_b_address_width = 12,
		ram_block1a_14.port_b_data_in_clock = "clock1",
		ram_block1a_14.port_b_data_out_clear = "none",
		ram_block1a_14.port_b_data_out_clock = "clock1",
		ram_block1a_14.port_b_data_width = 2,
		ram_block1a_14.port_b_first_address = 4096,
		ram_block1a_14.port_b_first_bit_number = 6,
		ram_block1a_14.port_b_last_address = 8191,
		ram_block1a_14.port_b_logical_ram_depth = 32768,
		ram_block1a_14.port_b_logical_ram_width = 16,
		ram_block1a_14.port_b_read_during_write_mode = "old_data",
		ram_block1a_14.port_b_read_enable_clock = "clock1",
		ram_block1a_14.port_b_write_enable_clock = "clock1",
		ram_block1a_14.power_up_uninitialized = "false",
		ram_block1a_14.ram_block_type = "AUTO",
		ram_block1a_14.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_15
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_15portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_15portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_15.clk0_core_clock_enable = "ena0",
		ram_block1a_15.clk0_input_clock_enable = "none",
		ram_block1a_15.clk0_output_clock_enable = "none",
		ram_block1a_15.clk1_core_clock_enable = "ena1",
		ram_block1a_15.clk1_input_clock_enable = "none",
		ram_block1a_15.clk1_output_clock_enable = "none",
		ram_block1a_15.connectivity_checking = "OFF",
		ram_block1a_15.data_interleave_offset_in_bits = 8,
		ram_block1a_15.data_interleave_width_in_bits = 1,
		ram_block1a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_15.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_15.operation_mode = "bidir_dual_port",
		ram_block1a_15.port_a_address_width = 13,
		ram_block1a_15.port_a_data_out_clear = "none",
		ram_block1a_15.port_a_data_out_clock = "clock0",
		ram_block1a_15.port_a_data_width = 1,
		ram_block1a_15.port_a_first_address = 8192,
		ram_block1a_15.port_a_first_bit_number = 7,
		ram_block1a_15.port_a_last_address = 16383,
		ram_block1a_15.port_a_logical_ram_depth = 65536,
		ram_block1a_15.port_a_logical_ram_width = 8,
		ram_block1a_15.port_a_read_during_write_mode = "old_data",
		ram_block1a_15.port_b_address_clock = "clock1",
		ram_block1a_15.port_b_address_width = 12,
		ram_block1a_15.port_b_data_in_clock = "clock1",
		ram_block1a_15.port_b_data_out_clear = "none",
		ram_block1a_15.port_b_data_out_clock = "clock1",
		ram_block1a_15.port_b_data_width = 2,
		ram_block1a_15.port_b_first_address = 4096,
		ram_block1a_15.port_b_first_bit_number = 7,
		ram_block1a_15.port_b_last_address = 8191,
		ram_block1a_15.port_b_logical_ram_depth = 32768,
		ram_block1a_15.port_b_logical_ram_width = 16,
		ram_block1a_15.port_b_read_during_write_mode = "old_data",
		ram_block1a_15.port_b_read_enable_clock = "clock1",
		ram_block1a_15.port_b_write_enable_clock = "clock1",
		ram_block1a_15.power_up_uninitialized = "false",
		ram_block1a_15.ram_block_type = "AUTO",
		ram_block1a_15.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_16
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_16portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_16portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_16.clk0_core_clock_enable = "ena0",
		ram_block1a_16.clk0_input_clock_enable = "none",
		ram_block1a_16.clk0_output_clock_enable = "none",
		ram_block1a_16.clk1_core_clock_enable = "ena1",
		ram_block1a_16.clk1_input_clock_enable = "none",
		ram_block1a_16.clk1_output_clock_enable = "none",
		ram_block1a_16.connectivity_checking = "OFF",
		ram_block1a_16.data_interleave_offset_in_bits = 8,
		ram_block1a_16.data_interleave_width_in_bits = 1,
		ram_block1a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_16.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_16.operation_mode = "bidir_dual_port",
		ram_block1a_16.port_a_address_width = 13,
		ram_block1a_16.port_a_data_out_clear = "none",
		ram_block1a_16.port_a_data_out_clock = "clock0",
		ram_block1a_16.port_a_data_width = 1,
		ram_block1a_16.port_a_first_address = 16384,
		ram_block1a_16.port_a_first_bit_number = 0,
		ram_block1a_16.port_a_last_address = 24575,
		ram_block1a_16.port_a_logical_ram_depth = 65536,
		ram_block1a_16.port_a_logical_ram_width = 8,
		ram_block1a_16.port_a_read_during_write_mode = "old_data",
		ram_block1a_16.port_b_address_clock = "clock1",
		ram_block1a_16.port_b_address_width = 12,
		ram_block1a_16.port_b_data_in_clock = "clock1",
		ram_block1a_16.port_b_data_out_clear = "none",
		ram_block1a_16.port_b_data_out_clock = "clock1",
		ram_block1a_16.port_b_data_width = 2,
		ram_block1a_16.port_b_first_address = 8192,
		ram_block1a_16.port_b_first_bit_number = 0,
		ram_block1a_16.port_b_last_address = 12287,
		ram_block1a_16.port_b_logical_ram_depth = 32768,
		ram_block1a_16.port_b_logical_ram_width = 16,
		ram_block1a_16.port_b_read_during_write_mode = "old_data",
		ram_block1a_16.port_b_read_enable_clock = "clock1",
		ram_block1a_16.port_b_write_enable_clock = "clock1",
		ram_block1a_16.power_up_uninitialized = "false",
		ram_block1a_16.ram_block_type = "AUTO",
		ram_block1a_16.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_17
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_17portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_17portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_17.clk0_core_clock_enable = "ena0",
		ram_block1a_17.clk0_input_clock_enable = "none",
		ram_block1a_17.clk0_output_clock_enable = "none",
		ram_block1a_17.clk1_core_clock_enable = "ena1",
		ram_block1a_17.clk1_input_clock_enable = "none",
		ram_block1a_17.clk1_output_clock_enable = "none",
		ram_block1a_17.connectivity_checking = "OFF",
		ram_block1a_17.data_interleave_offset_in_bits = 8,
		ram_block1a_17.data_interleave_width_in_bits = 1,
		ram_block1a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_17.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_17.operation_mode = "bidir_dual_port",
		ram_block1a_17.port_a_address_width = 13,
		ram_block1a_17.port_a_data_out_clear = "none",
		ram_block1a_17.port_a_data_out_clock = "clock0",
		ram_block1a_17.port_a_data_width = 1,
		ram_block1a_17.port_a_first_address = 16384,
		ram_block1a_17.port_a_first_bit_number = 1,
		ram_block1a_17.port_a_last_address = 24575,
		ram_block1a_17.port_a_logical_ram_depth = 65536,
		ram_block1a_17.port_a_logical_ram_width = 8,
		ram_block1a_17.port_a_read_during_write_mode = "old_data",
		ram_block1a_17.port_b_address_clock = "clock1",
		ram_block1a_17.port_b_address_width = 12,
		ram_block1a_17.port_b_data_in_clock = "clock1",
		ram_block1a_17.port_b_data_out_clear = "none",
		ram_block1a_17.port_b_data_out_clock = "clock1",
		ram_block1a_17.port_b_data_width = 2,
		ram_block1a_17.port_b_first_address = 8192,
		ram_block1a_17.port_b_first_bit_number = 1,
		ram_block1a_17.port_b_last_address = 12287,
		ram_block1a_17.port_b_logical_ram_depth = 32768,
		ram_block1a_17.port_b_logical_ram_width = 16,
		ram_block1a_17.port_b_read_during_write_mode = "old_data",
		ram_block1a_17.port_b_read_enable_clock = "clock1",
		ram_block1a_17.port_b_write_enable_clock = "clock1",
		ram_block1a_17.power_up_uninitialized = "false",
		ram_block1a_17.ram_block_type = "AUTO",
		ram_block1a_17.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_18
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_18portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_18portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_18.clk0_core_clock_enable = "ena0",
		ram_block1a_18.clk0_input_clock_enable = "none",
		ram_block1a_18.clk0_output_clock_enable = "none",
		ram_block1a_18.clk1_core_clock_enable = "ena1",
		ram_block1a_18.clk1_input_clock_enable = "none",
		ram_block1a_18.clk1_output_clock_enable = "none",
		ram_block1a_18.connectivity_checking = "OFF",
		ram_block1a_18.data_interleave_offset_in_bits = 8,
		ram_block1a_18.data_interleave_width_in_bits = 1,
		ram_block1a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_18.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_18.operation_mode = "bidir_dual_port",
		ram_block1a_18.port_a_address_width = 13,
		ram_block1a_18.port_a_data_out_clear = "none",
		ram_block1a_18.port_a_data_out_clock = "clock0",
		ram_block1a_18.port_a_data_width = 1,
		ram_block1a_18.port_a_first_address = 16384,
		ram_block1a_18.port_a_first_bit_number = 2,
		ram_block1a_18.port_a_last_address = 24575,
		ram_block1a_18.port_a_logical_ram_depth = 65536,
		ram_block1a_18.port_a_logical_ram_width = 8,
		ram_block1a_18.port_a_read_during_write_mode = "old_data",
		ram_block1a_18.port_b_address_clock = "clock1",
		ram_block1a_18.port_b_address_width = 12,
		ram_block1a_18.port_b_data_in_clock = "clock1",
		ram_block1a_18.port_b_data_out_clear = "none",
		ram_block1a_18.port_b_data_out_clock = "clock1",
		ram_block1a_18.port_b_data_width = 2,
		ram_block1a_18.port_b_first_address = 8192,
		ram_block1a_18.port_b_first_bit_number = 2,
		ram_block1a_18.port_b_last_address = 12287,
		ram_block1a_18.port_b_logical_ram_depth = 32768,
		ram_block1a_18.port_b_logical_ram_width = 16,
		ram_block1a_18.port_b_read_during_write_mode = "old_data",
		ram_block1a_18.port_b_read_enable_clock = "clock1",
		ram_block1a_18.port_b_write_enable_clock = "clock1",
		ram_block1a_18.power_up_uninitialized = "false",
		ram_block1a_18.ram_block_type = "AUTO",
		ram_block1a_18.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_19
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_19portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_19portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_19.clk0_core_clock_enable = "ena0",
		ram_block1a_19.clk0_input_clock_enable = "none",
		ram_block1a_19.clk0_output_clock_enable = "none",
		ram_block1a_19.clk1_core_clock_enable = "ena1",
		ram_block1a_19.clk1_input_clock_enable = "none",
		ram_block1a_19.clk1_output_clock_enable = "none",
		ram_block1a_19.connectivity_checking = "OFF",
		ram_block1a_19.data_interleave_offset_in_bits = 8,
		ram_block1a_19.data_interleave_width_in_bits = 1,
		ram_block1a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_19.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_19.operation_mode = "bidir_dual_port",
		ram_block1a_19.port_a_address_width = 13,
		ram_block1a_19.port_a_data_out_clear = "none",
		ram_block1a_19.port_a_data_out_clock = "clock0",
		ram_block1a_19.port_a_data_width = 1,
		ram_block1a_19.port_a_first_address = 16384,
		ram_block1a_19.port_a_first_bit_number = 3,
		ram_block1a_19.port_a_last_address = 24575,
		ram_block1a_19.port_a_logical_ram_depth = 65536,
		ram_block1a_19.port_a_logical_ram_width = 8,
		ram_block1a_19.port_a_read_during_write_mode = "old_data",
		ram_block1a_19.port_b_address_clock = "clock1",
		ram_block1a_19.port_b_address_width = 12,
		ram_block1a_19.port_b_data_in_clock = "clock1",
		ram_block1a_19.port_b_data_out_clear = "none",
		ram_block1a_19.port_b_data_out_clock = "clock1",
		ram_block1a_19.port_b_data_width = 2,
		ram_block1a_19.port_b_first_address = 8192,
		ram_block1a_19.port_b_first_bit_number = 3,
		ram_block1a_19.port_b_last_address = 12287,
		ram_block1a_19.port_b_logical_ram_depth = 32768,
		ram_block1a_19.port_b_logical_ram_width = 16,
		ram_block1a_19.port_b_read_during_write_mode = "old_data",
		ram_block1a_19.port_b_read_enable_clock = "clock1",
		ram_block1a_19.port_b_write_enable_clock = "clock1",
		ram_block1a_19.power_up_uninitialized = "false",
		ram_block1a_19.ram_block_type = "AUTO",
		ram_block1a_19.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_20
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_20portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_20portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_20.clk0_core_clock_enable = "ena0",
		ram_block1a_20.clk0_input_clock_enable = "none",
		ram_block1a_20.clk0_output_clock_enable = "none",
		ram_block1a_20.clk1_core_clock_enable = "ena1",
		ram_block1a_20.clk1_input_clock_enable = "none",
		ram_block1a_20.clk1_output_clock_enable = "none",
		ram_block1a_20.connectivity_checking = "OFF",
		ram_block1a_20.data_interleave_offset_in_bits = 8,
		ram_block1a_20.data_interleave_width_in_bits = 1,
		ram_block1a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_20.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_20.operation_mode = "bidir_dual_port",
		ram_block1a_20.port_a_address_width = 13,
		ram_block1a_20.port_a_data_out_clear = "none",
		ram_block1a_20.port_a_data_out_clock = "clock0",
		ram_block1a_20.port_a_data_width = 1,
		ram_block1a_20.port_a_first_address = 16384,
		ram_block1a_20.port_a_first_bit_number = 4,
		ram_block1a_20.port_a_last_address = 24575,
		ram_block1a_20.port_a_logical_ram_depth = 65536,
		ram_block1a_20.port_a_logical_ram_width = 8,
		ram_block1a_20.port_a_read_during_write_mode = "old_data",
		ram_block1a_20.port_b_address_clock = "clock1",
		ram_block1a_20.port_b_address_width = 12,
		ram_block1a_20.port_b_data_in_clock = "clock1",
		ram_block1a_20.port_b_data_out_clear = "none",
		ram_block1a_20.port_b_data_out_clock = "clock1",
		ram_block1a_20.port_b_data_width = 2,
		ram_block1a_20.port_b_first_address = 8192,
		ram_block1a_20.port_b_first_bit_number = 4,
		ram_block1a_20.port_b_last_address = 12287,
		ram_block1a_20.port_b_logical_ram_depth = 32768,
		ram_block1a_20.port_b_logical_ram_width = 16,
		ram_block1a_20.port_b_read_during_write_mode = "old_data",
		ram_block1a_20.port_b_read_enable_clock = "clock1",
		ram_block1a_20.port_b_write_enable_clock = "clock1",
		ram_block1a_20.power_up_uninitialized = "false",
		ram_block1a_20.ram_block_type = "AUTO",
		ram_block1a_20.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_21
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_21portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_21portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_21.clk0_core_clock_enable = "ena0",
		ram_block1a_21.clk0_input_clock_enable = "none",
		ram_block1a_21.clk0_output_clock_enable = "none",
		ram_block1a_21.clk1_core_clock_enable = "ena1",
		ram_block1a_21.clk1_input_clock_enable = "none",
		ram_block1a_21.clk1_output_clock_enable = "none",
		ram_block1a_21.connectivity_checking = "OFF",
		ram_block1a_21.data_interleave_offset_in_bits = 8,
		ram_block1a_21.data_interleave_width_in_bits = 1,
		ram_block1a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_21.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_21.operation_mode = "bidir_dual_port",
		ram_block1a_21.port_a_address_width = 13,
		ram_block1a_21.port_a_data_out_clear = "none",
		ram_block1a_21.port_a_data_out_clock = "clock0",
		ram_block1a_21.port_a_data_width = 1,
		ram_block1a_21.port_a_first_address = 16384,
		ram_block1a_21.port_a_first_bit_number = 5,
		ram_block1a_21.port_a_last_address = 24575,
		ram_block1a_21.port_a_logical_ram_depth = 65536,
		ram_block1a_21.port_a_logical_ram_width = 8,
		ram_block1a_21.port_a_read_during_write_mode = "old_data",
		ram_block1a_21.port_b_address_clock = "clock1",
		ram_block1a_21.port_b_address_width = 12,
		ram_block1a_21.port_b_data_in_clock = "clock1",
		ram_block1a_21.port_b_data_out_clear = "none",
		ram_block1a_21.port_b_data_out_clock = "clock1",
		ram_block1a_21.port_b_data_width = 2,
		ram_block1a_21.port_b_first_address = 8192,
		ram_block1a_21.port_b_first_bit_number = 5,
		ram_block1a_21.port_b_last_address = 12287,
		ram_block1a_21.port_b_logical_ram_depth = 32768,
		ram_block1a_21.port_b_logical_ram_width = 16,
		ram_block1a_21.port_b_read_during_write_mode = "old_data",
		ram_block1a_21.port_b_read_enable_clock = "clock1",
		ram_block1a_21.port_b_write_enable_clock = "clock1",
		ram_block1a_21.power_up_uninitialized = "false",
		ram_block1a_21.ram_block_type = "AUTO",
		ram_block1a_21.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_22
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_22portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_22portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_22.clk0_core_clock_enable = "ena0",
		ram_block1a_22.clk0_input_clock_enable = "none",
		ram_block1a_22.clk0_output_clock_enable = "none",
		ram_block1a_22.clk1_core_clock_enable = "ena1",
		ram_block1a_22.clk1_input_clock_enable = "none",
		ram_block1a_22.clk1_output_clock_enable = "none",
		ram_block1a_22.connectivity_checking = "OFF",
		ram_block1a_22.data_interleave_offset_in_bits = 8,
		ram_block1a_22.data_interleave_width_in_bits = 1,
		ram_block1a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_22.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_22.operation_mode = "bidir_dual_port",
		ram_block1a_22.port_a_address_width = 13,
		ram_block1a_22.port_a_data_out_clear = "none",
		ram_block1a_22.port_a_data_out_clock = "clock0",
		ram_block1a_22.port_a_data_width = 1,
		ram_block1a_22.port_a_first_address = 16384,
		ram_block1a_22.port_a_first_bit_number = 6,
		ram_block1a_22.port_a_last_address = 24575,
		ram_block1a_22.port_a_logical_ram_depth = 65536,
		ram_block1a_22.port_a_logical_ram_width = 8,
		ram_block1a_22.port_a_read_during_write_mode = "old_data",
		ram_block1a_22.port_b_address_clock = "clock1",
		ram_block1a_22.port_b_address_width = 12,
		ram_block1a_22.port_b_data_in_clock = "clock1",
		ram_block1a_22.port_b_data_out_clear = "none",
		ram_block1a_22.port_b_data_out_clock = "clock1",
		ram_block1a_22.port_b_data_width = 2,
		ram_block1a_22.port_b_first_address = 8192,
		ram_block1a_22.port_b_first_bit_number = 6,
		ram_block1a_22.port_b_last_address = 12287,
		ram_block1a_22.port_b_logical_ram_depth = 32768,
		ram_block1a_22.port_b_logical_ram_width = 16,
		ram_block1a_22.port_b_read_during_write_mode = "old_data",
		ram_block1a_22.port_b_read_enable_clock = "clock1",
		ram_block1a_22.port_b_write_enable_clock = "clock1",
		ram_block1a_22.power_up_uninitialized = "false",
		ram_block1a_22.ram_block_type = "AUTO",
		ram_block1a_22.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_23
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_23portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_23portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_23.clk0_core_clock_enable = "ena0",
		ram_block1a_23.clk0_input_clock_enable = "none",
		ram_block1a_23.clk0_output_clock_enable = "none",
		ram_block1a_23.clk1_core_clock_enable = "ena1",
		ram_block1a_23.clk1_input_clock_enable = "none",
		ram_block1a_23.clk1_output_clock_enable = "none",
		ram_block1a_23.connectivity_checking = "OFF",
		ram_block1a_23.data_interleave_offset_in_bits = 8,
		ram_block1a_23.data_interleave_width_in_bits = 1,
		ram_block1a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_23.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_23.operation_mode = "bidir_dual_port",
		ram_block1a_23.port_a_address_width = 13,
		ram_block1a_23.port_a_data_out_clear = "none",
		ram_block1a_23.port_a_data_out_clock = "clock0",
		ram_block1a_23.port_a_data_width = 1,
		ram_block1a_23.port_a_first_address = 16384,
		ram_block1a_23.port_a_first_bit_number = 7,
		ram_block1a_23.port_a_last_address = 24575,
		ram_block1a_23.port_a_logical_ram_depth = 65536,
		ram_block1a_23.port_a_logical_ram_width = 8,
		ram_block1a_23.port_a_read_during_write_mode = "old_data",
		ram_block1a_23.port_b_address_clock = "clock1",
		ram_block1a_23.port_b_address_width = 12,
		ram_block1a_23.port_b_data_in_clock = "clock1",
		ram_block1a_23.port_b_data_out_clear = "none",
		ram_block1a_23.port_b_data_out_clock = "clock1",
		ram_block1a_23.port_b_data_width = 2,
		ram_block1a_23.port_b_first_address = 8192,
		ram_block1a_23.port_b_first_bit_number = 7,
		ram_block1a_23.port_b_last_address = 12287,
		ram_block1a_23.port_b_logical_ram_depth = 32768,
		ram_block1a_23.port_b_logical_ram_width = 16,
		ram_block1a_23.port_b_read_during_write_mode = "old_data",
		ram_block1a_23.port_b_read_enable_clock = "clock1",
		ram_block1a_23.port_b_write_enable_clock = "clock1",
		ram_block1a_23.power_up_uninitialized = "false",
		ram_block1a_23.ram_block_type = "AUTO",
		ram_block1a_23.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_24
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_24portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_24portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_24.clk0_core_clock_enable = "ena0",
		ram_block1a_24.clk0_input_clock_enable = "none",
		ram_block1a_24.clk0_output_clock_enable = "none",
		ram_block1a_24.clk1_core_clock_enable = "ena1",
		ram_block1a_24.clk1_input_clock_enable = "none",
		ram_block1a_24.clk1_output_clock_enable = "none",
		ram_block1a_24.connectivity_checking = "OFF",
		ram_block1a_24.data_interleave_offset_in_bits = 8,
		ram_block1a_24.data_interleave_width_in_bits = 1,
		ram_block1a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_24.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_24.operation_mode = "bidir_dual_port",
		ram_block1a_24.port_a_address_width = 13,
		ram_block1a_24.port_a_data_out_clear = "none",
		ram_block1a_24.port_a_data_out_clock = "clock0",
		ram_block1a_24.port_a_data_width = 1,
		ram_block1a_24.port_a_first_address = 24576,
		ram_block1a_24.port_a_first_bit_number = 0,
		ram_block1a_24.port_a_last_address = 32767,
		ram_block1a_24.port_a_logical_ram_depth = 65536,
		ram_block1a_24.port_a_logical_ram_width = 8,
		ram_block1a_24.port_a_read_during_write_mode = "old_data",
		ram_block1a_24.port_b_address_clock = "clock1",
		ram_block1a_24.port_b_address_width = 12,
		ram_block1a_24.port_b_data_in_clock = "clock1",
		ram_block1a_24.port_b_data_out_clear = "none",
		ram_block1a_24.port_b_data_out_clock = "clock1",
		ram_block1a_24.port_b_data_width = 2,
		ram_block1a_24.port_b_first_address = 12288,
		ram_block1a_24.port_b_first_bit_number = 0,
		ram_block1a_24.port_b_last_address = 16383,
		ram_block1a_24.port_b_logical_ram_depth = 32768,
		ram_block1a_24.port_b_logical_ram_width = 16,
		ram_block1a_24.port_b_read_during_write_mode = "old_data",
		ram_block1a_24.port_b_read_enable_clock = "clock1",
		ram_block1a_24.port_b_write_enable_clock = "clock1",
		ram_block1a_24.power_up_uninitialized = "false",
		ram_block1a_24.ram_block_type = "AUTO",
		ram_block1a_24.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_25
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_25portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_25portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_25.clk0_core_clock_enable = "ena0",
		ram_block1a_25.clk0_input_clock_enable = "none",
		ram_block1a_25.clk0_output_clock_enable = "none",
		ram_block1a_25.clk1_core_clock_enable = "ena1",
		ram_block1a_25.clk1_input_clock_enable = "none",
		ram_block1a_25.clk1_output_clock_enable = "none",
		ram_block1a_25.connectivity_checking = "OFF",
		ram_block1a_25.data_interleave_offset_in_bits = 8,
		ram_block1a_25.data_interleave_width_in_bits = 1,
		ram_block1a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_25.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_25.operation_mode = "bidir_dual_port",
		ram_block1a_25.port_a_address_width = 13,
		ram_block1a_25.port_a_data_out_clear = "none",
		ram_block1a_25.port_a_data_out_clock = "clock0",
		ram_block1a_25.port_a_data_width = 1,
		ram_block1a_25.port_a_first_address = 24576,
		ram_block1a_25.port_a_first_bit_number = 1,
		ram_block1a_25.port_a_last_address = 32767,
		ram_block1a_25.port_a_logical_ram_depth = 65536,
		ram_block1a_25.port_a_logical_ram_width = 8,
		ram_block1a_25.port_a_read_during_write_mode = "old_data",
		ram_block1a_25.port_b_address_clock = "clock1",
		ram_block1a_25.port_b_address_width = 12,
		ram_block1a_25.port_b_data_in_clock = "clock1",
		ram_block1a_25.port_b_data_out_clear = "none",
		ram_block1a_25.port_b_data_out_clock = "clock1",
		ram_block1a_25.port_b_data_width = 2,
		ram_block1a_25.port_b_first_address = 12288,
		ram_block1a_25.port_b_first_bit_number = 1,
		ram_block1a_25.port_b_last_address = 16383,
		ram_block1a_25.port_b_logical_ram_depth = 32768,
		ram_block1a_25.port_b_logical_ram_width = 16,
		ram_block1a_25.port_b_read_during_write_mode = "old_data",
		ram_block1a_25.port_b_read_enable_clock = "clock1",
		ram_block1a_25.port_b_write_enable_clock = "clock1",
		ram_block1a_25.power_up_uninitialized = "false",
		ram_block1a_25.ram_block_type = "AUTO",
		ram_block1a_25.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_26
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_26portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_26portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_26.clk0_core_clock_enable = "ena0",
		ram_block1a_26.clk0_input_clock_enable = "none",
		ram_block1a_26.clk0_output_clock_enable = "none",
		ram_block1a_26.clk1_core_clock_enable = "ena1",
		ram_block1a_26.clk1_input_clock_enable = "none",
		ram_block1a_26.clk1_output_clock_enable = "none",
		ram_block1a_26.connectivity_checking = "OFF",
		ram_block1a_26.data_interleave_offset_in_bits = 8,
		ram_block1a_26.data_interleave_width_in_bits = 1,
		ram_block1a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_26.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_26.operation_mode = "bidir_dual_port",
		ram_block1a_26.port_a_address_width = 13,
		ram_block1a_26.port_a_data_out_clear = "none",
		ram_block1a_26.port_a_data_out_clock = "clock0",
		ram_block1a_26.port_a_data_width = 1,
		ram_block1a_26.port_a_first_address = 24576,
		ram_block1a_26.port_a_first_bit_number = 2,
		ram_block1a_26.port_a_last_address = 32767,
		ram_block1a_26.port_a_logical_ram_depth = 65536,
		ram_block1a_26.port_a_logical_ram_width = 8,
		ram_block1a_26.port_a_read_during_write_mode = "old_data",
		ram_block1a_26.port_b_address_clock = "clock1",
		ram_block1a_26.port_b_address_width = 12,
		ram_block1a_26.port_b_data_in_clock = "clock1",
		ram_block1a_26.port_b_data_out_clear = "none",
		ram_block1a_26.port_b_data_out_clock = "clock1",
		ram_block1a_26.port_b_data_width = 2,
		ram_block1a_26.port_b_first_address = 12288,
		ram_block1a_26.port_b_first_bit_number = 2,
		ram_block1a_26.port_b_last_address = 16383,
		ram_block1a_26.port_b_logical_ram_depth = 32768,
		ram_block1a_26.port_b_logical_ram_width = 16,
		ram_block1a_26.port_b_read_during_write_mode = "old_data",
		ram_block1a_26.port_b_read_enable_clock = "clock1",
		ram_block1a_26.port_b_write_enable_clock = "clock1",
		ram_block1a_26.power_up_uninitialized = "false",
		ram_block1a_26.ram_block_type = "AUTO",
		ram_block1a_26.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_27
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_27portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_27portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_27.clk0_core_clock_enable = "ena0",
		ram_block1a_27.clk0_input_clock_enable = "none",
		ram_block1a_27.clk0_output_clock_enable = "none",
		ram_block1a_27.clk1_core_clock_enable = "ena1",
		ram_block1a_27.clk1_input_clock_enable = "none",
		ram_block1a_27.clk1_output_clock_enable = "none",
		ram_block1a_27.connectivity_checking = "OFF",
		ram_block1a_27.data_interleave_offset_in_bits = 8,
		ram_block1a_27.data_interleave_width_in_bits = 1,
		ram_block1a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_27.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_27.operation_mode = "bidir_dual_port",
		ram_block1a_27.port_a_address_width = 13,
		ram_block1a_27.port_a_data_out_clear = "none",
		ram_block1a_27.port_a_data_out_clock = "clock0",
		ram_block1a_27.port_a_data_width = 1,
		ram_block1a_27.port_a_first_address = 24576,
		ram_block1a_27.port_a_first_bit_number = 3,
		ram_block1a_27.port_a_last_address = 32767,
		ram_block1a_27.port_a_logical_ram_depth = 65536,
		ram_block1a_27.port_a_logical_ram_width = 8,
		ram_block1a_27.port_a_read_during_write_mode = "old_data",
		ram_block1a_27.port_b_address_clock = "clock1",
		ram_block1a_27.port_b_address_width = 12,
		ram_block1a_27.port_b_data_in_clock = "clock1",
		ram_block1a_27.port_b_data_out_clear = "none",
		ram_block1a_27.port_b_data_out_clock = "clock1",
		ram_block1a_27.port_b_data_width = 2,
		ram_block1a_27.port_b_first_address = 12288,
		ram_block1a_27.port_b_first_bit_number = 3,
		ram_block1a_27.port_b_last_address = 16383,
		ram_block1a_27.port_b_logical_ram_depth = 32768,
		ram_block1a_27.port_b_logical_ram_width = 16,
		ram_block1a_27.port_b_read_during_write_mode = "old_data",
		ram_block1a_27.port_b_read_enable_clock = "clock1",
		ram_block1a_27.port_b_write_enable_clock = "clock1",
		ram_block1a_27.power_up_uninitialized = "false",
		ram_block1a_27.ram_block_type = "AUTO",
		ram_block1a_27.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_28
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_28portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_28portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_28.clk0_core_clock_enable = "ena0",
		ram_block1a_28.clk0_input_clock_enable = "none",
		ram_block1a_28.clk0_output_clock_enable = "none",
		ram_block1a_28.clk1_core_clock_enable = "ena1",
		ram_block1a_28.clk1_input_clock_enable = "none",
		ram_block1a_28.clk1_output_clock_enable = "none",
		ram_block1a_28.connectivity_checking = "OFF",
		ram_block1a_28.data_interleave_offset_in_bits = 8,
		ram_block1a_28.data_interleave_width_in_bits = 1,
		ram_block1a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_28.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_28.operation_mode = "bidir_dual_port",
		ram_block1a_28.port_a_address_width = 13,
		ram_block1a_28.port_a_data_out_clear = "none",
		ram_block1a_28.port_a_data_out_clock = "clock0",
		ram_block1a_28.port_a_data_width = 1,
		ram_block1a_28.port_a_first_address = 24576,
		ram_block1a_28.port_a_first_bit_number = 4,
		ram_block1a_28.port_a_last_address = 32767,
		ram_block1a_28.port_a_logical_ram_depth = 65536,
		ram_block1a_28.port_a_logical_ram_width = 8,
		ram_block1a_28.port_a_read_during_write_mode = "old_data",
		ram_block1a_28.port_b_address_clock = "clock1",
		ram_block1a_28.port_b_address_width = 12,
		ram_block1a_28.port_b_data_in_clock = "clock1",
		ram_block1a_28.port_b_data_out_clear = "none",
		ram_block1a_28.port_b_data_out_clock = "clock1",
		ram_block1a_28.port_b_data_width = 2,
		ram_block1a_28.port_b_first_address = 12288,
		ram_block1a_28.port_b_first_bit_number = 4,
		ram_block1a_28.port_b_last_address = 16383,
		ram_block1a_28.port_b_logical_ram_depth = 32768,
		ram_block1a_28.port_b_logical_ram_width = 16,
		ram_block1a_28.port_b_read_during_write_mode = "old_data",
		ram_block1a_28.port_b_read_enable_clock = "clock1",
		ram_block1a_28.port_b_write_enable_clock = "clock1",
		ram_block1a_28.power_up_uninitialized = "false",
		ram_block1a_28.ram_block_type = "AUTO",
		ram_block1a_28.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_29
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_29portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_29portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_29.clk0_core_clock_enable = "ena0",
		ram_block1a_29.clk0_input_clock_enable = "none",
		ram_block1a_29.clk0_output_clock_enable = "none",
		ram_block1a_29.clk1_core_clock_enable = "ena1",
		ram_block1a_29.clk1_input_clock_enable = "none",
		ram_block1a_29.clk1_output_clock_enable = "none",
		ram_block1a_29.connectivity_checking = "OFF",
		ram_block1a_29.data_interleave_offset_in_bits = 8,
		ram_block1a_29.data_interleave_width_in_bits = 1,
		ram_block1a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_29.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_29.operation_mode = "bidir_dual_port",
		ram_block1a_29.port_a_address_width = 13,
		ram_block1a_29.port_a_data_out_clear = "none",
		ram_block1a_29.port_a_data_out_clock = "clock0",
		ram_block1a_29.port_a_data_width = 1,
		ram_block1a_29.port_a_first_address = 24576,
		ram_block1a_29.port_a_first_bit_number = 5,
		ram_block1a_29.port_a_last_address = 32767,
		ram_block1a_29.port_a_logical_ram_depth = 65536,
		ram_block1a_29.port_a_logical_ram_width = 8,
		ram_block1a_29.port_a_read_during_write_mode = "old_data",
		ram_block1a_29.port_b_address_clock = "clock1",
		ram_block1a_29.port_b_address_width = 12,
		ram_block1a_29.port_b_data_in_clock = "clock1",
		ram_block1a_29.port_b_data_out_clear = "none",
		ram_block1a_29.port_b_data_out_clock = "clock1",
		ram_block1a_29.port_b_data_width = 2,
		ram_block1a_29.port_b_first_address = 12288,
		ram_block1a_29.port_b_first_bit_number = 5,
		ram_block1a_29.port_b_last_address = 16383,
		ram_block1a_29.port_b_logical_ram_depth = 32768,
		ram_block1a_29.port_b_logical_ram_width = 16,
		ram_block1a_29.port_b_read_during_write_mode = "old_data",
		ram_block1a_29.port_b_read_enable_clock = "clock1",
		ram_block1a_29.port_b_write_enable_clock = "clock1",
		ram_block1a_29.power_up_uninitialized = "false",
		ram_block1a_29.ram_block_type = "AUTO",
		ram_block1a_29.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_30
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_30portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_30portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_30.clk0_core_clock_enable = "ena0",
		ram_block1a_30.clk0_input_clock_enable = "none",
		ram_block1a_30.clk0_output_clock_enable = "none",
		ram_block1a_30.clk1_core_clock_enable = "ena1",
		ram_block1a_30.clk1_input_clock_enable = "none",
		ram_block1a_30.clk1_output_clock_enable = "none",
		ram_block1a_30.connectivity_checking = "OFF",
		ram_block1a_30.data_interleave_offset_in_bits = 8,
		ram_block1a_30.data_interleave_width_in_bits = 1,
		ram_block1a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_30.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_30.operation_mode = "bidir_dual_port",
		ram_block1a_30.port_a_address_width = 13,
		ram_block1a_30.port_a_data_out_clear = "none",
		ram_block1a_30.port_a_data_out_clock = "clock0",
		ram_block1a_30.port_a_data_width = 1,
		ram_block1a_30.port_a_first_address = 24576,
		ram_block1a_30.port_a_first_bit_number = 6,
		ram_block1a_30.port_a_last_address = 32767,
		ram_block1a_30.port_a_logical_ram_depth = 65536,
		ram_block1a_30.port_a_logical_ram_width = 8,
		ram_block1a_30.port_a_read_during_write_mode = "old_data",
		ram_block1a_30.port_b_address_clock = "clock1",
		ram_block1a_30.port_b_address_width = 12,
		ram_block1a_30.port_b_data_in_clock = "clock1",
		ram_block1a_30.port_b_data_out_clear = "none",
		ram_block1a_30.port_b_data_out_clock = "clock1",
		ram_block1a_30.port_b_data_width = 2,
		ram_block1a_30.port_b_first_address = 12288,
		ram_block1a_30.port_b_first_bit_number = 6,
		ram_block1a_30.port_b_last_address = 16383,
		ram_block1a_30.port_b_logical_ram_depth = 32768,
		ram_block1a_30.port_b_logical_ram_width = 16,
		ram_block1a_30.port_b_read_during_write_mode = "old_data",
		ram_block1a_30.port_b_read_enable_clock = "clock1",
		ram_block1a_30.port_b_write_enable_clock = "clock1",
		ram_block1a_30.power_up_uninitialized = "false",
		ram_block1a_30.ram_block_type = "AUTO",
		ram_block1a_30.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_31
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_31portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_31portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_31.clk0_core_clock_enable = "ena0",
		ram_block1a_31.clk0_input_clock_enable = "none",
		ram_block1a_31.clk0_output_clock_enable = "none",
		ram_block1a_31.clk1_core_clock_enable = "ena1",
		ram_block1a_31.clk1_input_clock_enable = "none",
		ram_block1a_31.clk1_output_clock_enable = "none",
		ram_block1a_31.connectivity_checking = "OFF",
		ram_block1a_31.data_interleave_offset_in_bits = 8,
		ram_block1a_31.data_interleave_width_in_bits = 1,
		ram_block1a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_31.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_31.operation_mode = "bidir_dual_port",
		ram_block1a_31.port_a_address_width = 13,
		ram_block1a_31.port_a_data_out_clear = "none",
		ram_block1a_31.port_a_data_out_clock = "clock0",
		ram_block1a_31.port_a_data_width = 1,
		ram_block1a_31.port_a_first_address = 24576,
		ram_block1a_31.port_a_first_bit_number = 7,
		ram_block1a_31.port_a_last_address = 32767,
		ram_block1a_31.port_a_logical_ram_depth = 65536,
		ram_block1a_31.port_a_logical_ram_width = 8,
		ram_block1a_31.port_a_read_during_write_mode = "old_data",
		ram_block1a_31.port_b_address_clock = "clock1",
		ram_block1a_31.port_b_address_width = 12,
		ram_block1a_31.port_b_data_in_clock = "clock1",
		ram_block1a_31.port_b_data_out_clear = "none",
		ram_block1a_31.port_b_data_out_clock = "clock1",
		ram_block1a_31.port_b_data_width = 2,
		ram_block1a_31.port_b_first_address = 12288,
		ram_block1a_31.port_b_first_bit_number = 7,
		ram_block1a_31.port_b_last_address = 16383,
		ram_block1a_31.port_b_logical_ram_depth = 32768,
		ram_block1a_31.port_b_logical_ram_width = 16,
		ram_block1a_31.port_b_read_during_write_mode = "old_data",
		ram_block1a_31.port_b_read_enable_clock = "clock1",
		ram_block1a_31.port_b_write_enable_clock = "clock1",
		ram_block1a_31.power_up_uninitialized = "false",
		ram_block1a_31.ram_block_type = "AUTO",
		ram_block1a_31.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_32
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_32portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_32portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[4])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_32.clk0_core_clock_enable = "ena0",
		ram_block1a_32.clk0_input_clock_enable = "none",
		ram_block1a_32.clk0_output_clock_enable = "none",
		ram_block1a_32.clk1_core_clock_enable = "ena1",
		ram_block1a_32.clk1_input_clock_enable = "none",
		ram_block1a_32.clk1_output_clock_enable = "none",
		ram_block1a_32.connectivity_checking = "OFF",
		ram_block1a_32.data_interleave_offset_in_bits = 8,
		ram_block1a_32.data_interleave_width_in_bits = 1,
		ram_block1a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_32.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_32.operation_mode = "bidir_dual_port",
		ram_block1a_32.port_a_address_width = 13,
		ram_block1a_32.port_a_data_out_clear = "none",
		ram_block1a_32.port_a_data_out_clock = "clock0",
		ram_block1a_32.port_a_data_width = 1,
		ram_block1a_32.port_a_first_address = 32768,
		ram_block1a_32.port_a_first_bit_number = 0,
		ram_block1a_32.port_a_last_address = 40959,
		ram_block1a_32.port_a_logical_ram_depth = 65536,
		ram_block1a_32.port_a_logical_ram_width = 8,
		ram_block1a_32.port_a_read_during_write_mode = "old_data",
		ram_block1a_32.port_b_address_clock = "clock1",
		ram_block1a_32.port_b_address_width = 12,
		ram_block1a_32.port_b_data_in_clock = "clock1",
		ram_block1a_32.port_b_data_out_clear = "none",
		ram_block1a_32.port_b_data_out_clock = "clock1",
		ram_block1a_32.port_b_data_width = 2,
		ram_block1a_32.port_b_first_address = 16384,
		ram_block1a_32.port_b_first_bit_number = 0,
		ram_block1a_32.port_b_last_address = 20479,
		ram_block1a_32.port_b_logical_ram_depth = 32768,
		ram_block1a_32.port_b_logical_ram_width = 16,
		ram_block1a_32.port_b_read_during_write_mode = "old_data",
		ram_block1a_32.port_b_read_enable_clock = "clock1",
		ram_block1a_32.port_b_write_enable_clock = "clock1",
		ram_block1a_32.power_up_uninitialized = "false",
		ram_block1a_32.ram_block_type = "AUTO",
		ram_block1a_32.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_33
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_33portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_33portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[4])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_33.clk0_core_clock_enable = "ena0",
		ram_block1a_33.clk0_input_clock_enable = "none",
		ram_block1a_33.clk0_output_clock_enable = "none",
		ram_block1a_33.clk1_core_clock_enable = "ena1",
		ram_block1a_33.clk1_input_clock_enable = "none",
		ram_block1a_33.clk1_output_clock_enable = "none",
		ram_block1a_33.connectivity_checking = "OFF",
		ram_block1a_33.data_interleave_offset_in_bits = 8,
		ram_block1a_33.data_interleave_width_in_bits = 1,
		ram_block1a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_33.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_33.operation_mode = "bidir_dual_port",
		ram_block1a_33.port_a_address_width = 13,
		ram_block1a_33.port_a_data_out_clear = "none",
		ram_block1a_33.port_a_data_out_clock = "clock0",
		ram_block1a_33.port_a_data_width = 1,
		ram_block1a_33.port_a_first_address = 32768,
		ram_block1a_33.port_a_first_bit_number = 1,
		ram_block1a_33.port_a_last_address = 40959,
		ram_block1a_33.port_a_logical_ram_depth = 65536,
		ram_block1a_33.port_a_logical_ram_width = 8,
		ram_block1a_33.port_a_read_during_write_mode = "old_data",
		ram_block1a_33.port_b_address_clock = "clock1",
		ram_block1a_33.port_b_address_width = 12,
		ram_block1a_33.port_b_data_in_clock = "clock1",
		ram_block1a_33.port_b_data_out_clear = "none",
		ram_block1a_33.port_b_data_out_clock = "clock1",
		ram_block1a_33.port_b_data_width = 2,
		ram_block1a_33.port_b_first_address = 16384,
		ram_block1a_33.port_b_first_bit_number = 1,
		ram_block1a_33.port_b_last_address = 20479,
		ram_block1a_33.port_b_logical_ram_depth = 32768,
		ram_block1a_33.port_b_logical_ram_width = 16,
		ram_block1a_33.port_b_read_during_write_mode = "old_data",
		ram_block1a_33.port_b_read_enable_clock = "clock1",
		ram_block1a_33.port_b_write_enable_clock = "clock1",
		ram_block1a_33.power_up_uninitialized = "false",
		ram_block1a_33.ram_block_type = "AUTO",
		ram_block1a_33.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_34
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_34portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_34portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[4])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_34.clk0_core_clock_enable = "ena0",
		ram_block1a_34.clk0_input_clock_enable = "none",
		ram_block1a_34.clk0_output_clock_enable = "none",
		ram_block1a_34.clk1_core_clock_enable = "ena1",
		ram_block1a_34.clk1_input_clock_enable = "none",
		ram_block1a_34.clk1_output_clock_enable = "none",
		ram_block1a_34.connectivity_checking = "OFF",
		ram_block1a_34.data_interleave_offset_in_bits = 8,
		ram_block1a_34.data_interleave_width_in_bits = 1,
		ram_block1a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_34.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_34.operation_mode = "bidir_dual_port",
		ram_block1a_34.port_a_address_width = 13,
		ram_block1a_34.port_a_data_out_clear = "none",
		ram_block1a_34.port_a_data_out_clock = "clock0",
		ram_block1a_34.port_a_data_width = 1,
		ram_block1a_34.port_a_first_address = 32768,
		ram_block1a_34.port_a_first_bit_number = 2,
		ram_block1a_34.port_a_last_address = 40959,
		ram_block1a_34.port_a_logical_ram_depth = 65536,
		ram_block1a_34.port_a_logical_ram_width = 8,
		ram_block1a_34.port_a_read_during_write_mode = "old_data",
		ram_block1a_34.port_b_address_clock = "clock1",
		ram_block1a_34.port_b_address_width = 12,
		ram_block1a_34.port_b_data_in_clock = "clock1",
		ram_block1a_34.port_b_data_out_clear = "none",
		ram_block1a_34.port_b_data_out_clock = "clock1",
		ram_block1a_34.port_b_data_width = 2,
		ram_block1a_34.port_b_first_address = 16384,
		ram_block1a_34.port_b_first_bit_number = 2,
		ram_block1a_34.port_b_last_address = 20479,
		ram_block1a_34.port_b_logical_ram_depth = 32768,
		ram_block1a_34.port_b_logical_ram_width = 16,
		ram_block1a_34.port_b_read_during_write_mode = "old_data",
		ram_block1a_34.port_b_read_enable_clock = "clock1",
		ram_block1a_34.port_b_write_enable_clock = "clock1",
		ram_block1a_34.power_up_uninitialized = "false",
		ram_block1a_34.ram_block_type = "AUTO",
		ram_block1a_34.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_35
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_35portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_35portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[4])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_35.clk0_core_clock_enable = "ena0",
		ram_block1a_35.clk0_input_clock_enable = "none",
		ram_block1a_35.clk0_output_clock_enable = "none",
		ram_block1a_35.clk1_core_clock_enable = "ena1",
		ram_block1a_35.clk1_input_clock_enable = "none",
		ram_block1a_35.clk1_output_clock_enable = "none",
		ram_block1a_35.connectivity_checking = "OFF",
		ram_block1a_35.data_interleave_offset_in_bits = 8,
		ram_block1a_35.data_interleave_width_in_bits = 1,
		ram_block1a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_35.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_35.operation_mode = "bidir_dual_port",
		ram_block1a_35.port_a_address_width = 13,
		ram_block1a_35.port_a_data_out_clear = "none",
		ram_block1a_35.port_a_data_out_clock = "clock0",
		ram_block1a_35.port_a_data_width = 1,
		ram_block1a_35.port_a_first_address = 32768,
		ram_block1a_35.port_a_first_bit_number = 3,
		ram_block1a_35.port_a_last_address = 40959,
		ram_block1a_35.port_a_logical_ram_depth = 65536,
		ram_block1a_35.port_a_logical_ram_width = 8,
		ram_block1a_35.port_a_read_during_write_mode = "old_data",
		ram_block1a_35.port_b_address_clock = "clock1",
		ram_block1a_35.port_b_address_width = 12,
		ram_block1a_35.port_b_data_in_clock = "clock1",
		ram_block1a_35.port_b_data_out_clear = "none",
		ram_block1a_35.port_b_data_out_clock = "clock1",
		ram_block1a_35.port_b_data_width = 2,
		ram_block1a_35.port_b_first_address = 16384,
		ram_block1a_35.port_b_first_bit_number = 3,
		ram_block1a_35.port_b_last_address = 20479,
		ram_block1a_35.port_b_logical_ram_depth = 32768,
		ram_block1a_35.port_b_logical_ram_width = 16,
		ram_block1a_35.port_b_read_during_write_mode = "old_data",
		ram_block1a_35.port_b_read_enable_clock = "clock1",
		ram_block1a_35.port_b_write_enable_clock = "clock1",
		ram_block1a_35.power_up_uninitialized = "false",
		ram_block1a_35.ram_block_type = "AUTO",
		ram_block1a_35.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_36
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_36portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_36portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[4])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_36.clk0_core_clock_enable = "ena0",
		ram_block1a_36.clk0_input_clock_enable = "none",
		ram_block1a_36.clk0_output_clock_enable = "none",
		ram_block1a_36.clk1_core_clock_enable = "ena1",
		ram_block1a_36.clk1_input_clock_enable = "none",
		ram_block1a_36.clk1_output_clock_enable = "none",
		ram_block1a_36.connectivity_checking = "OFF",
		ram_block1a_36.data_interleave_offset_in_bits = 8,
		ram_block1a_36.data_interleave_width_in_bits = 1,
		ram_block1a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_36.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_36.operation_mode = "bidir_dual_port",
		ram_block1a_36.port_a_address_width = 13,
		ram_block1a_36.port_a_data_out_clear = "none",
		ram_block1a_36.port_a_data_out_clock = "clock0",
		ram_block1a_36.port_a_data_width = 1,
		ram_block1a_36.port_a_first_address = 32768,
		ram_block1a_36.port_a_first_bit_number = 4,
		ram_block1a_36.port_a_last_address = 40959,
		ram_block1a_36.port_a_logical_ram_depth = 65536,
		ram_block1a_36.port_a_logical_ram_width = 8,
		ram_block1a_36.port_a_read_during_write_mode = "old_data",
		ram_block1a_36.port_b_address_clock = "clock1",
		ram_block1a_36.port_b_address_width = 12,
		ram_block1a_36.port_b_data_in_clock = "clock1",
		ram_block1a_36.port_b_data_out_clear = "none",
		ram_block1a_36.port_b_data_out_clock = "clock1",
		ram_block1a_36.port_b_data_width = 2,
		ram_block1a_36.port_b_first_address = 16384,
		ram_block1a_36.port_b_first_bit_number = 4,
		ram_block1a_36.port_b_last_address = 20479,
		ram_block1a_36.port_b_logical_ram_depth = 32768,
		ram_block1a_36.port_b_logical_ram_width = 16,
		ram_block1a_36.port_b_read_during_write_mode = "old_data",
		ram_block1a_36.port_b_read_enable_clock = "clock1",
		ram_block1a_36.port_b_write_enable_clock = "clock1",
		ram_block1a_36.power_up_uninitialized = "false",
		ram_block1a_36.ram_block_type = "AUTO",
		ram_block1a_36.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_37
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_37portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_37portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[4])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_37.clk0_core_clock_enable = "ena0",
		ram_block1a_37.clk0_input_clock_enable = "none",
		ram_block1a_37.clk0_output_clock_enable = "none",
		ram_block1a_37.clk1_core_clock_enable = "ena1",
		ram_block1a_37.clk1_input_clock_enable = "none",
		ram_block1a_37.clk1_output_clock_enable = "none",
		ram_block1a_37.connectivity_checking = "OFF",
		ram_block1a_37.data_interleave_offset_in_bits = 8,
		ram_block1a_37.data_interleave_width_in_bits = 1,
		ram_block1a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_37.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_37.operation_mode = "bidir_dual_port",
		ram_block1a_37.port_a_address_width = 13,
		ram_block1a_37.port_a_data_out_clear = "none",
		ram_block1a_37.port_a_data_out_clock = "clock0",
		ram_block1a_37.port_a_data_width = 1,
		ram_block1a_37.port_a_first_address = 32768,
		ram_block1a_37.port_a_first_bit_number = 5,
		ram_block1a_37.port_a_last_address = 40959,
		ram_block1a_37.port_a_logical_ram_depth = 65536,
		ram_block1a_37.port_a_logical_ram_width = 8,
		ram_block1a_37.port_a_read_during_write_mode = "old_data",
		ram_block1a_37.port_b_address_clock = "clock1",
		ram_block1a_37.port_b_address_width = 12,
		ram_block1a_37.port_b_data_in_clock = "clock1",
		ram_block1a_37.port_b_data_out_clear = "none",
		ram_block1a_37.port_b_data_out_clock = "clock1",
		ram_block1a_37.port_b_data_width = 2,
		ram_block1a_37.port_b_first_address = 16384,
		ram_block1a_37.port_b_first_bit_number = 5,
		ram_block1a_37.port_b_last_address = 20479,
		ram_block1a_37.port_b_logical_ram_depth = 32768,
		ram_block1a_37.port_b_logical_ram_width = 16,
		ram_block1a_37.port_b_read_during_write_mode = "old_data",
		ram_block1a_37.port_b_read_enable_clock = "clock1",
		ram_block1a_37.port_b_write_enable_clock = "clock1",
		ram_block1a_37.power_up_uninitialized = "false",
		ram_block1a_37.ram_block_type = "AUTO",
		ram_block1a_37.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_38
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_38portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_38portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[4])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_38.clk0_core_clock_enable = "ena0",
		ram_block1a_38.clk0_input_clock_enable = "none",
		ram_block1a_38.clk0_output_clock_enable = "none",
		ram_block1a_38.clk1_core_clock_enable = "ena1",
		ram_block1a_38.clk1_input_clock_enable = "none",
		ram_block1a_38.clk1_output_clock_enable = "none",
		ram_block1a_38.connectivity_checking = "OFF",
		ram_block1a_38.data_interleave_offset_in_bits = 8,
		ram_block1a_38.data_interleave_width_in_bits = 1,
		ram_block1a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_38.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_38.operation_mode = "bidir_dual_port",
		ram_block1a_38.port_a_address_width = 13,
		ram_block1a_38.port_a_data_out_clear = "none",
		ram_block1a_38.port_a_data_out_clock = "clock0",
		ram_block1a_38.port_a_data_width = 1,
		ram_block1a_38.port_a_first_address = 32768,
		ram_block1a_38.port_a_first_bit_number = 6,
		ram_block1a_38.port_a_last_address = 40959,
		ram_block1a_38.port_a_logical_ram_depth = 65536,
		ram_block1a_38.port_a_logical_ram_width = 8,
		ram_block1a_38.port_a_read_during_write_mode = "old_data",
		ram_block1a_38.port_b_address_clock = "clock1",
		ram_block1a_38.port_b_address_width = 12,
		ram_block1a_38.port_b_data_in_clock = "clock1",
		ram_block1a_38.port_b_data_out_clear = "none",
		ram_block1a_38.port_b_data_out_clock = "clock1",
		ram_block1a_38.port_b_data_width = 2,
		ram_block1a_38.port_b_first_address = 16384,
		ram_block1a_38.port_b_first_bit_number = 6,
		ram_block1a_38.port_b_last_address = 20479,
		ram_block1a_38.port_b_logical_ram_depth = 32768,
		ram_block1a_38.port_b_logical_ram_width = 16,
		ram_block1a_38.port_b_read_during_write_mode = "old_data",
		ram_block1a_38.port_b_read_enable_clock = "clock1",
		ram_block1a_38.port_b_write_enable_clock = "clock1",
		ram_block1a_38.power_up_uninitialized = "false",
		ram_block1a_38.ram_block_type = "AUTO",
		ram_block1a_38.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_39
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[4]),
	.ena1(wire_rden_decode_b_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_39portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_39portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[4])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_39.clk0_core_clock_enable = "ena0",
		ram_block1a_39.clk0_input_clock_enable = "none",
		ram_block1a_39.clk0_output_clock_enable = "none",
		ram_block1a_39.clk1_core_clock_enable = "ena1",
		ram_block1a_39.clk1_input_clock_enable = "none",
		ram_block1a_39.clk1_output_clock_enable = "none",
		ram_block1a_39.connectivity_checking = "OFF",
		ram_block1a_39.data_interleave_offset_in_bits = 8,
		ram_block1a_39.data_interleave_width_in_bits = 1,
		ram_block1a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_39.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_39.operation_mode = "bidir_dual_port",
		ram_block1a_39.port_a_address_width = 13,
		ram_block1a_39.port_a_data_out_clear = "none",
		ram_block1a_39.port_a_data_out_clock = "clock0",
		ram_block1a_39.port_a_data_width = 1,
		ram_block1a_39.port_a_first_address = 32768,
		ram_block1a_39.port_a_first_bit_number = 7,
		ram_block1a_39.port_a_last_address = 40959,
		ram_block1a_39.port_a_logical_ram_depth = 65536,
		ram_block1a_39.port_a_logical_ram_width = 8,
		ram_block1a_39.port_a_read_during_write_mode = "old_data",
		ram_block1a_39.port_b_address_clock = "clock1",
		ram_block1a_39.port_b_address_width = 12,
		ram_block1a_39.port_b_data_in_clock = "clock1",
		ram_block1a_39.port_b_data_out_clear = "none",
		ram_block1a_39.port_b_data_out_clock = "clock1",
		ram_block1a_39.port_b_data_width = 2,
		ram_block1a_39.port_b_first_address = 16384,
		ram_block1a_39.port_b_first_bit_number = 7,
		ram_block1a_39.port_b_last_address = 20479,
		ram_block1a_39.port_b_logical_ram_depth = 32768,
		ram_block1a_39.port_b_logical_ram_width = 16,
		ram_block1a_39.port_b_read_during_write_mode = "old_data",
		ram_block1a_39.port_b_read_enable_clock = "clock1",
		ram_block1a_39.port_b_write_enable_clock = "clock1",
		ram_block1a_39.power_up_uninitialized = "false",
		ram_block1a_39.ram_block_type = "AUTO",
		ram_block1a_39.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_40
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_40portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_40portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[5])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_40.clk0_core_clock_enable = "ena0",
		ram_block1a_40.clk0_input_clock_enable = "none",
		ram_block1a_40.clk0_output_clock_enable = "none",
		ram_block1a_40.clk1_core_clock_enable = "ena1",
		ram_block1a_40.clk1_input_clock_enable = "none",
		ram_block1a_40.clk1_output_clock_enable = "none",
		ram_block1a_40.connectivity_checking = "OFF",
		ram_block1a_40.data_interleave_offset_in_bits = 8,
		ram_block1a_40.data_interleave_width_in_bits = 1,
		ram_block1a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_40.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_40.operation_mode = "bidir_dual_port",
		ram_block1a_40.port_a_address_width = 13,
		ram_block1a_40.port_a_data_out_clear = "none",
		ram_block1a_40.port_a_data_out_clock = "clock0",
		ram_block1a_40.port_a_data_width = 1,
		ram_block1a_40.port_a_first_address = 40960,
		ram_block1a_40.port_a_first_bit_number = 0,
		ram_block1a_40.port_a_last_address = 49151,
		ram_block1a_40.port_a_logical_ram_depth = 65536,
		ram_block1a_40.port_a_logical_ram_width = 8,
		ram_block1a_40.port_a_read_during_write_mode = "old_data",
		ram_block1a_40.port_b_address_clock = "clock1",
		ram_block1a_40.port_b_address_width = 12,
		ram_block1a_40.port_b_data_in_clock = "clock1",
		ram_block1a_40.port_b_data_out_clear = "none",
		ram_block1a_40.port_b_data_out_clock = "clock1",
		ram_block1a_40.port_b_data_width = 2,
		ram_block1a_40.port_b_first_address = 20480,
		ram_block1a_40.port_b_first_bit_number = 0,
		ram_block1a_40.port_b_last_address = 24575,
		ram_block1a_40.port_b_logical_ram_depth = 32768,
		ram_block1a_40.port_b_logical_ram_width = 16,
		ram_block1a_40.port_b_read_during_write_mode = "old_data",
		ram_block1a_40.port_b_read_enable_clock = "clock1",
		ram_block1a_40.port_b_write_enable_clock = "clock1",
		ram_block1a_40.power_up_uninitialized = "false",
		ram_block1a_40.ram_block_type = "AUTO",
		ram_block1a_40.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_41
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_41portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_41portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[5])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_41.clk0_core_clock_enable = "ena0",
		ram_block1a_41.clk0_input_clock_enable = "none",
		ram_block1a_41.clk0_output_clock_enable = "none",
		ram_block1a_41.clk1_core_clock_enable = "ena1",
		ram_block1a_41.clk1_input_clock_enable = "none",
		ram_block1a_41.clk1_output_clock_enable = "none",
		ram_block1a_41.connectivity_checking = "OFF",
		ram_block1a_41.data_interleave_offset_in_bits = 8,
		ram_block1a_41.data_interleave_width_in_bits = 1,
		ram_block1a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_41.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_41.operation_mode = "bidir_dual_port",
		ram_block1a_41.port_a_address_width = 13,
		ram_block1a_41.port_a_data_out_clear = "none",
		ram_block1a_41.port_a_data_out_clock = "clock0",
		ram_block1a_41.port_a_data_width = 1,
		ram_block1a_41.port_a_first_address = 40960,
		ram_block1a_41.port_a_first_bit_number = 1,
		ram_block1a_41.port_a_last_address = 49151,
		ram_block1a_41.port_a_logical_ram_depth = 65536,
		ram_block1a_41.port_a_logical_ram_width = 8,
		ram_block1a_41.port_a_read_during_write_mode = "old_data",
		ram_block1a_41.port_b_address_clock = "clock1",
		ram_block1a_41.port_b_address_width = 12,
		ram_block1a_41.port_b_data_in_clock = "clock1",
		ram_block1a_41.port_b_data_out_clear = "none",
		ram_block1a_41.port_b_data_out_clock = "clock1",
		ram_block1a_41.port_b_data_width = 2,
		ram_block1a_41.port_b_first_address = 20480,
		ram_block1a_41.port_b_first_bit_number = 1,
		ram_block1a_41.port_b_last_address = 24575,
		ram_block1a_41.port_b_logical_ram_depth = 32768,
		ram_block1a_41.port_b_logical_ram_width = 16,
		ram_block1a_41.port_b_read_during_write_mode = "old_data",
		ram_block1a_41.port_b_read_enable_clock = "clock1",
		ram_block1a_41.port_b_write_enable_clock = "clock1",
		ram_block1a_41.power_up_uninitialized = "false",
		ram_block1a_41.ram_block_type = "AUTO",
		ram_block1a_41.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_42
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_42portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_42portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[5])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_42.clk0_core_clock_enable = "ena0",
		ram_block1a_42.clk0_input_clock_enable = "none",
		ram_block1a_42.clk0_output_clock_enable = "none",
		ram_block1a_42.clk1_core_clock_enable = "ena1",
		ram_block1a_42.clk1_input_clock_enable = "none",
		ram_block1a_42.clk1_output_clock_enable = "none",
		ram_block1a_42.connectivity_checking = "OFF",
		ram_block1a_42.data_interleave_offset_in_bits = 8,
		ram_block1a_42.data_interleave_width_in_bits = 1,
		ram_block1a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_42.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_42.operation_mode = "bidir_dual_port",
		ram_block1a_42.port_a_address_width = 13,
		ram_block1a_42.port_a_data_out_clear = "none",
		ram_block1a_42.port_a_data_out_clock = "clock0",
		ram_block1a_42.port_a_data_width = 1,
		ram_block1a_42.port_a_first_address = 40960,
		ram_block1a_42.port_a_first_bit_number = 2,
		ram_block1a_42.port_a_last_address = 49151,
		ram_block1a_42.port_a_logical_ram_depth = 65536,
		ram_block1a_42.port_a_logical_ram_width = 8,
		ram_block1a_42.port_a_read_during_write_mode = "old_data",
		ram_block1a_42.port_b_address_clock = "clock1",
		ram_block1a_42.port_b_address_width = 12,
		ram_block1a_42.port_b_data_in_clock = "clock1",
		ram_block1a_42.port_b_data_out_clear = "none",
		ram_block1a_42.port_b_data_out_clock = "clock1",
		ram_block1a_42.port_b_data_width = 2,
		ram_block1a_42.port_b_first_address = 20480,
		ram_block1a_42.port_b_first_bit_number = 2,
		ram_block1a_42.port_b_last_address = 24575,
		ram_block1a_42.port_b_logical_ram_depth = 32768,
		ram_block1a_42.port_b_logical_ram_width = 16,
		ram_block1a_42.port_b_read_during_write_mode = "old_data",
		ram_block1a_42.port_b_read_enable_clock = "clock1",
		ram_block1a_42.port_b_write_enable_clock = "clock1",
		ram_block1a_42.power_up_uninitialized = "false",
		ram_block1a_42.ram_block_type = "AUTO",
		ram_block1a_42.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_43
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_43portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_43portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[5])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_43.clk0_core_clock_enable = "ena0",
		ram_block1a_43.clk0_input_clock_enable = "none",
		ram_block1a_43.clk0_output_clock_enable = "none",
		ram_block1a_43.clk1_core_clock_enable = "ena1",
		ram_block1a_43.clk1_input_clock_enable = "none",
		ram_block1a_43.clk1_output_clock_enable = "none",
		ram_block1a_43.connectivity_checking = "OFF",
		ram_block1a_43.data_interleave_offset_in_bits = 8,
		ram_block1a_43.data_interleave_width_in_bits = 1,
		ram_block1a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_43.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_43.operation_mode = "bidir_dual_port",
		ram_block1a_43.port_a_address_width = 13,
		ram_block1a_43.port_a_data_out_clear = "none",
		ram_block1a_43.port_a_data_out_clock = "clock0",
		ram_block1a_43.port_a_data_width = 1,
		ram_block1a_43.port_a_first_address = 40960,
		ram_block1a_43.port_a_first_bit_number = 3,
		ram_block1a_43.port_a_last_address = 49151,
		ram_block1a_43.port_a_logical_ram_depth = 65536,
		ram_block1a_43.port_a_logical_ram_width = 8,
		ram_block1a_43.port_a_read_during_write_mode = "old_data",
		ram_block1a_43.port_b_address_clock = "clock1",
		ram_block1a_43.port_b_address_width = 12,
		ram_block1a_43.port_b_data_in_clock = "clock1",
		ram_block1a_43.port_b_data_out_clear = "none",
		ram_block1a_43.port_b_data_out_clock = "clock1",
		ram_block1a_43.port_b_data_width = 2,
		ram_block1a_43.port_b_first_address = 20480,
		ram_block1a_43.port_b_first_bit_number = 3,
		ram_block1a_43.port_b_last_address = 24575,
		ram_block1a_43.port_b_logical_ram_depth = 32768,
		ram_block1a_43.port_b_logical_ram_width = 16,
		ram_block1a_43.port_b_read_during_write_mode = "old_data",
		ram_block1a_43.port_b_read_enable_clock = "clock1",
		ram_block1a_43.port_b_write_enable_clock = "clock1",
		ram_block1a_43.power_up_uninitialized = "false",
		ram_block1a_43.ram_block_type = "AUTO",
		ram_block1a_43.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_44
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_44portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_44portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[5])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_44.clk0_core_clock_enable = "ena0",
		ram_block1a_44.clk0_input_clock_enable = "none",
		ram_block1a_44.clk0_output_clock_enable = "none",
		ram_block1a_44.clk1_core_clock_enable = "ena1",
		ram_block1a_44.clk1_input_clock_enable = "none",
		ram_block1a_44.clk1_output_clock_enable = "none",
		ram_block1a_44.connectivity_checking = "OFF",
		ram_block1a_44.data_interleave_offset_in_bits = 8,
		ram_block1a_44.data_interleave_width_in_bits = 1,
		ram_block1a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_44.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_44.operation_mode = "bidir_dual_port",
		ram_block1a_44.port_a_address_width = 13,
		ram_block1a_44.port_a_data_out_clear = "none",
		ram_block1a_44.port_a_data_out_clock = "clock0",
		ram_block1a_44.port_a_data_width = 1,
		ram_block1a_44.port_a_first_address = 40960,
		ram_block1a_44.port_a_first_bit_number = 4,
		ram_block1a_44.port_a_last_address = 49151,
		ram_block1a_44.port_a_logical_ram_depth = 65536,
		ram_block1a_44.port_a_logical_ram_width = 8,
		ram_block1a_44.port_a_read_during_write_mode = "old_data",
		ram_block1a_44.port_b_address_clock = "clock1",
		ram_block1a_44.port_b_address_width = 12,
		ram_block1a_44.port_b_data_in_clock = "clock1",
		ram_block1a_44.port_b_data_out_clear = "none",
		ram_block1a_44.port_b_data_out_clock = "clock1",
		ram_block1a_44.port_b_data_width = 2,
		ram_block1a_44.port_b_first_address = 20480,
		ram_block1a_44.port_b_first_bit_number = 4,
		ram_block1a_44.port_b_last_address = 24575,
		ram_block1a_44.port_b_logical_ram_depth = 32768,
		ram_block1a_44.port_b_logical_ram_width = 16,
		ram_block1a_44.port_b_read_during_write_mode = "old_data",
		ram_block1a_44.port_b_read_enable_clock = "clock1",
		ram_block1a_44.port_b_write_enable_clock = "clock1",
		ram_block1a_44.power_up_uninitialized = "false",
		ram_block1a_44.ram_block_type = "AUTO",
		ram_block1a_44.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_45
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_45portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_45portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[5])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_45.clk0_core_clock_enable = "ena0",
		ram_block1a_45.clk0_input_clock_enable = "none",
		ram_block1a_45.clk0_output_clock_enable = "none",
		ram_block1a_45.clk1_core_clock_enable = "ena1",
		ram_block1a_45.clk1_input_clock_enable = "none",
		ram_block1a_45.clk1_output_clock_enable = "none",
		ram_block1a_45.connectivity_checking = "OFF",
		ram_block1a_45.data_interleave_offset_in_bits = 8,
		ram_block1a_45.data_interleave_width_in_bits = 1,
		ram_block1a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_45.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_45.operation_mode = "bidir_dual_port",
		ram_block1a_45.port_a_address_width = 13,
		ram_block1a_45.port_a_data_out_clear = "none",
		ram_block1a_45.port_a_data_out_clock = "clock0",
		ram_block1a_45.port_a_data_width = 1,
		ram_block1a_45.port_a_first_address = 40960,
		ram_block1a_45.port_a_first_bit_number = 5,
		ram_block1a_45.port_a_last_address = 49151,
		ram_block1a_45.port_a_logical_ram_depth = 65536,
		ram_block1a_45.port_a_logical_ram_width = 8,
		ram_block1a_45.port_a_read_during_write_mode = "old_data",
		ram_block1a_45.port_b_address_clock = "clock1",
		ram_block1a_45.port_b_address_width = 12,
		ram_block1a_45.port_b_data_in_clock = "clock1",
		ram_block1a_45.port_b_data_out_clear = "none",
		ram_block1a_45.port_b_data_out_clock = "clock1",
		ram_block1a_45.port_b_data_width = 2,
		ram_block1a_45.port_b_first_address = 20480,
		ram_block1a_45.port_b_first_bit_number = 5,
		ram_block1a_45.port_b_last_address = 24575,
		ram_block1a_45.port_b_logical_ram_depth = 32768,
		ram_block1a_45.port_b_logical_ram_width = 16,
		ram_block1a_45.port_b_read_during_write_mode = "old_data",
		ram_block1a_45.port_b_read_enable_clock = "clock1",
		ram_block1a_45.port_b_write_enable_clock = "clock1",
		ram_block1a_45.power_up_uninitialized = "false",
		ram_block1a_45.ram_block_type = "AUTO",
		ram_block1a_45.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_46
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_46portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_46portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[5])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_46.clk0_core_clock_enable = "ena0",
		ram_block1a_46.clk0_input_clock_enable = "none",
		ram_block1a_46.clk0_output_clock_enable = "none",
		ram_block1a_46.clk1_core_clock_enable = "ena1",
		ram_block1a_46.clk1_input_clock_enable = "none",
		ram_block1a_46.clk1_output_clock_enable = "none",
		ram_block1a_46.connectivity_checking = "OFF",
		ram_block1a_46.data_interleave_offset_in_bits = 8,
		ram_block1a_46.data_interleave_width_in_bits = 1,
		ram_block1a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_46.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_46.operation_mode = "bidir_dual_port",
		ram_block1a_46.port_a_address_width = 13,
		ram_block1a_46.port_a_data_out_clear = "none",
		ram_block1a_46.port_a_data_out_clock = "clock0",
		ram_block1a_46.port_a_data_width = 1,
		ram_block1a_46.port_a_first_address = 40960,
		ram_block1a_46.port_a_first_bit_number = 6,
		ram_block1a_46.port_a_last_address = 49151,
		ram_block1a_46.port_a_logical_ram_depth = 65536,
		ram_block1a_46.port_a_logical_ram_width = 8,
		ram_block1a_46.port_a_read_during_write_mode = "old_data",
		ram_block1a_46.port_b_address_clock = "clock1",
		ram_block1a_46.port_b_address_width = 12,
		ram_block1a_46.port_b_data_in_clock = "clock1",
		ram_block1a_46.port_b_data_out_clear = "none",
		ram_block1a_46.port_b_data_out_clock = "clock1",
		ram_block1a_46.port_b_data_width = 2,
		ram_block1a_46.port_b_first_address = 20480,
		ram_block1a_46.port_b_first_bit_number = 6,
		ram_block1a_46.port_b_last_address = 24575,
		ram_block1a_46.port_b_logical_ram_depth = 32768,
		ram_block1a_46.port_b_logical_ram_width = 16,
		ram_block1a_46.port_b_read_during_write_mode = "old_data",
		ram_block1a_46.port_b_read_enable_clock = "clock1",
		ram_block1a_46.port_b_write_enable_clock = "clock1",
		ram_block1a_46.power_up_uninitialized = "false",
		ram_block1a_46.ram_block_type = "AUTO",
		ram_block1a_46.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_47
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[5]),
	.ena1(wire_rden_decode_b_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_47portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_47portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[5])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_47.clk0_core_clock_enable = "ena0",
		ram_block1a_47.clk0_input_clock_enable = "none",
		ram_block1a_47.clk0_output_clock_enable = "none",
		ram_block1a_47.clk1_core_clock_enable = "ena1",
		ram_block1a_47.clk1_input_clock_enable = "none",
		ram_block1a_47.clk1_output_clock_enable = "none",
		ram_block1a_47.connectivity_checking = "OFF",
		ram_block1a_47.data_interleave_offset_in_bits = 8,
		ram_block1a_47.data_interleave_width_in_bits = 1,
		ram_block1a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_47.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_47.operation_mode = "bidir_dual_port",
		ram_block1a_47.port_a_address_width = 13,
		ram_block1a_47.port_a_data_out_clear = "none",
		ram_block1a_47.port_a_data_out_clock = "clock0",
		ram_block1a_47.port_a_data_width = 1,
		ram_block1a_47.port_a_first_address = 40960,
		ram_block1a_47.port_a_first_bit_number = 7,
		ram_block1a_47.port_a_last_address = 49151,
		ram_block1a_47.port_a_logical_ram_depth = 65536,
		ram_block1a_47.port_a_logical_ram_width = 8,
		ram_block1a_47.port_a_read_during_write_mode = "old_data",
		ram_block1a_47.port_b_address_clock = "clock1",
		ram_block1a_47.port_b_address_width = 12,
		ram_block1a_47.port_b_data_in_clock = "clock1",
		ram_block1a_47.port_b_data_out_clear = "none",
		ram_block1a_47.port_b_data_out_clock = "clock1",
		ram_block1a_47.port_b_data_width = 2,
		ram_block1a_47.port_b_first_address = 20480,
		ram_block1a_47.port_b_first_bit_number = 7,
		ram_block1a_47.port_b_last_address = 24575,
		ram_block1a_47.port_b_logical_ram_depth = 32768,
		ram_block1a_47.port_b_logical_ram_width = 16,
		ram_block1a_47.port_b_read_during_write_mode = "old_data",
		ram_block1a_47.port_b_read_enable_clock = "clock1",
		ram_block1a_47.port_b_write_enable_clock = "clock1",
		ram_block1a_47.power_up_uninitialized = "false",
		ram_block1a_47.ram_block_type = "AUTO",
		ram_block1a_47.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_48
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_48portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_48portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[6])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_48.clk0_core_clock_enable = "ena0",
		ram_block1a_48.clk0_input_clock_enable = "none",
		ram_block1a_48.clk0_output_clock_enable = "none",
		ram_block1a_48.clk1_core_clock_enable = "ena1",
		ram_block1a_48.clk1_input_clock_enable = "none",
		ram_block1a_48.clk1_output_clock_enable = "none",
		ram_block1a_48.connectivity_checking = "OFF",
		ram_block1a_48.data_interleave_offset_in_bits = 8,
		ram_block1a_48.data_interleave_width_in_bits = 1,
		ram_block1a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_48.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_48.operation_mode = "bidir_dual_port",
		ram_block1a_48.port_a_address_width = 13,
		ram_block1a_48.port_a_data_out_clear = "none",
		ram_block1a_48.port_a_data_out_clock = "clock0",
		ram_block1a_48.port_a_data_width = 1,
		ram_block1a_48.port_a_first_address = 49152,
		ram_block1a_48.port_a_first_bit_number = 0,
		ram_block1a_48.port_a_last_address = 57343,
		ram_block1a_48.port_a_logical_ram_depth = 65536,
		ram_block1a_48.port_a_logical_ram_width = 8,
		ram_block1a_48.port_a_read_during_write_mode = "old_data",
		ram_block1a_48.port_b_address_clock = "clock1",
		ram_block1a_48.port_b_address_width = 12,
		ram_block1a_48.port_b_data_in_clock = "clock1",
		ram_block1a_48.port_b_data_out_clear = "none",
		ram_block1a_48.port_b_data_out_clock = "clock1",
		ram_block1a_48.port_b_data_width = 2,
		ram_block1a_48.port_b_first_address = 24576,
		ram_block1a_48.port_b_first_bit_number = 0,
		ram_block1a_48.port_b_last_address = 28671,
		ram_block1a_48.port_b_logical_ram_depth = 32768,
		ram_block1a_48.port_b_logical_ram_width = 16,
		ram_block1a_48.port_b_read_during_write_mode = "old_data",
		ram_block1a_48.port_b_read_enable_clock = "clock1",
		ram_block1a_48.port_b_write_enable_clock = "clock1",
		ram_block1a_48.power_up_uninitialized = "false",
		ram_block1a_48.ram_block_type = "AUTO",
		ram_block1a_48.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_49
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_49portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_49portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[6])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_49.clk0_core_clock_enable = "ena0",
		ram_block1a_49.clk0_input_clock_enable = "none",
		ram_block1a_49.clk0_output_clock_enable = "none",
		ram_block1a_49.clk1_core_clock_enable = "ena1",
		ram_block1a_49.clk1_input_clock_enable = "none",
		ram_block1a_49.clk1_output_clock_enable = "none",
		ram_block1a_49.connectivity_checking = "OFF",
		ram_block1a_49.data_interleave_offset_in_bits = 8,
		ram_block1a_49.data_interleave_width_in_bits = 1,
		ram_block1a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_49.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_49.operation_mode = "bidir_dual_port",
		ram_block1a_49.port_a_address_width = 13,
		ram_block1a_49.port_a_data_out_clear = "none",
		ram_block1a_49.port_a_data_out_clock = "clock0",
		ram_block1a_49.port_a_data_width = 1,
		ram_block1a_49.port_a_first_address = 49152,
		ram_block1a_49.port_a_first_bit_number = 1,
		ram_block1a_49.port_a_last_address = 57343,
		ram_block1a_49.port_a_logical_ram_depth = 65536,
		ram_block1a_49.port_a_logical_ram_width = 8,
		ram_block1a_49.port_a_read_during_write_mode = "old_data",
		ram_block1a_49.port_b_address_clock = "clock1",
		ram_block1a_49.port_b_address_width = 12,
		ram_block1a_49.port_b_data_in_clock = "clock1",
		ram_block1a_49.port_b_data_out_clear = "none",
		ram_block1a_49.port_b_data_out_clock = "clock1",
		ram_block1a_49.port_b_data_width = 2,
		ram_block1a_49.port_b_first_address = 24576,
		ram_block1a_49.port_b_first_bit_number = 1,
		ram_block1a_49.port_b_last_address = 28671,
		ram_block1a_49.port_b_logical_ram_depth = 32768,
		ram_block1a_49.port_b_logical_ram_width = 16,
		ram_block1a_49.port_b_read_during_write_mode = "old_data",
		ram_block1a_49.port_b_read_enable_clock = "clock1",
		ram_block1a_49.port_b_write_enable_clock = "clock1",
		ram_block1a_49.power_up_uninitialized = "false",
		ram_block1a_49.ram_block_type = "AUTO",
		ram_block1a_49.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_50
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_50portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_50portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[6])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_50.clk0_core_clock_enable = "ena0",
		ram_block1a_50.clk0_input_clock_enable = "none",
		ram_block1a_50.clk0_output_clock_enable = "none",
		ram_block1a_50.clk1_core_clock_enable = "ena1",
		ram_block1a_50.clk1_input_clock_enable = "none",
		ram_block1a_50.clk1_output_clock_enable = "none",
		ram_block1a_50.connectivity_checking = "OFF",
		ram_block1a_50.data_interleave_offset_in_bits = 8,
		ram_block1a_50.data_interleave_width_in_bits = 1,
		ram_block1a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_50.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_50.operation_mode = "bidir_dual_port",
		ram_block1a_50.port_a_address_width = 13,
		ram_block1a_50.port_a_data_out_clear = "none",
		ram_block1a_50.port_a_data_out_clock = "clock0",
		ram_block1a_50.port_a_data_width = 1,
		ram_block1a_50.port_a_first_address = 49152,
		ram_block1a_50.port_a_first_bit_number = 2,
		ram_block1a_50.port_a_last_address = 57343,
		ram_block1a_50.port_a_logical_ram_depth = 65536,
		ram_block1a_50.port_a_logical_ram_width = 8,
		ram_block1a_50.port_a_read_during_write_mode = "old_data",
		ram_block1a_50.port_b_address_clock = "clock1",
		ram_block1a_50.port_b_address_width = 12,
		ram_block1a_50.port_b_data_in_clock = "clock1",
		ram_block1a_50.port_b_data_out_clear = "none",
		ram_block1a_50.port_b_data_out_clock = "clock1",
		ram_block1a_50.port_b_data_width = 2,
		ram_block1a_50.port_b_first_address = 24576,
		ram_block1a_50.port_b_first_bit_number = 2,
		ram_block1a_50.port_b_last_address = 28671,
		ram_block1a_50.port_b_logical_ram_depth = 32768,
		ram_block1a_50.port_b_logical_ram_width = 16,
		ram_block1a_50.port_b_read_during_write_mode = "old_data",
		ram_block1a_50.port_b_read_enable_clock = "clock1",
		ram_block1a_50.port_b_write_enable_clock = "clock1",
		ram_block1a_50.power_up_uninitialized = "false",
		ram_block1a_50.ram_block_type = "AUTO",
		ram_block1a_50.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_51
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_51portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_51portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[6])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_51.clk0_core_clock_enable = "ena0",
		ram_block1a_51.clk0_input_clock_enable = "none",
		ram_block1a_51.clk0_output_clock_enable = "none",
		ram_block1a_51.clk1_core_clock_enable = "ena1",
		ram_block1a_51.clk1_input_clock_enable = "none",
		ram_block1a_51.clk1_output_clock_enable = "none",
		ram_block1a_51.connectivity_checking = "OFF",
		ram_block1a_51.data_interleave_offset_in_bits = 8,
		ram_block1a_51.data_interleave_width_in_bits = 1,
		ram_block1a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_51.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_51.operation_mode = "bidir_dual_port",
		ram_block1a_51.port_a_address_width = 13,
		ram_block1a_51.port_a_data_out_clear = "none",
		ram_block1a_51.port_a_data_out_clock = "clock0",
		ram_block1a_51.port_a_data_width = 1,
		ram_block1a_51.port_a_first_address = 49152,
		ram_block1a_51.port_a_first_bit_number = 3,
		ram_block1a_51.port_a_last_address = 57343,
		ram_block1a_51.port_a_logical_ram_depth = 65536,
		ram_block1a_51.port_a_logical_ram_width = 8,
		ram_block1a_51.port_a_read_during_write_mode = "old_data",
		ram_block1a_51.port_b_address_clock = "clock1",
		ram_block1a_51.port_b_address_width = 12,
		ram_block1a_51.port_b_data_in_clock = "clock1",
		ram_block1a_51.port_b_data_out_clear = "none",
		ram_block1a_51.port_b_data_out_clock = "clock1",
		ram_block1a_51.port_b_data_width = 2,
		ram_block1a_51.port_b_first_address = 24576,
		ram_block1a_51.port_b_first_bit_number = 3,
		ram_block1a_51.port_b_last_address = 28671,
		ram_block1a_51.port_b_logical_ram_depth = 32768,
		ram_block1a_51.port_b_logical_ram_width = 16,
		ram_block1a_51.port_b_read_during_write_mode = "old_data",
		ram_block1a_51.port_b_read_enable_clock = "clock1",
		ram_block1a_51.port_b_write_enable_clock = "clock1",
		ram_block1a_51.power_up_uninitialized = "false",
		ram_block1a_51.ram_block_type = "AUTO",
		ram_block1a_51.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_52
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_52portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_52portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[6])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_52.clk0_core_clock_enable = "ena0",
		ram_block1a_52.clk0_input_clock_enable = "none",
		ram_block1a_52.clk0_output_clock_enable = "none",
		ram_block1a_52.clk1_core_clock_enable = "ena1",
		ram_block1a_52.clk1_input_clock_enable = "none",
		ram_block1a_52.clk1_output_clock_enable = "none",
		ram_block1a_52.connectivity_checking = "OFF",
		ram_block1a_52.data_interleave_offset_in_bits = 8,
		ram_block1a_52.data_interleave_width_in_bits = 1,
		ram_block1a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_52.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_52.operation_mode = "bidir_dual_port",
		ram_block1a_52.port_a_address_width = 13,
		ram_block1a_52.port_a_data_out_clear = "none",
		ram_block1a_52.port_a_data_out_clock = "clock0",
		ram_block1a_52.port_a_data_width = 1,
		ram_block1a_52.port_a_first_address = 49152,
		ram_block1a_52.port_a_first_bit_number = 4,
		ram_block1a_52.port_a_last_address = 57343,
		ram_block1a_52.port_a_logical_ram_depth = 65536,
		ram_block1a_52.port_a_logical_ram_width = 8,
		ram_block1a_52.port_a_read_during_write_mode = "old_data",
		ram_block1a_52.port_b_address_clock = "clock1",
		ram_block1a_52.port_b_address_width = 12,
		ram_block1a_52.port_b_data_in_clock = "clock1",
		ram_block1a_52.port_b_data_out_clear = "none",
		ram_block1a_52.port_b_data_out_clock = "clock1",
		ram_block1a_52.port_b_data_width = 2,
		ram_block1a_52.port_b_first_address = 24576,
		ram_block1a_52.port_b_first_bit_number = 4,
		ram_block1a_52.port_b_last_address = 28671,
		ram_block1a_52.port_b_logical_ram_depth = 32768,
		ram_block1a_52.port_b_logical_ram_width = 16,
		ram_block1a_52.port_b_read_during_write_mode = "old_data",
		ram_block1a_52.port_b_read_enable_clock = "clock1",
		ram_block1a_52.port_b_write_enable_clock = "clock1",
		ram_block1a_52.power_up_uninitialized = "false",
		ram_block1a_52.ram_block_type = "AUTO",
		ram_block1a_52.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_53
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_53portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_53portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[6])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_53.clk0_core_clock_enable = "ena0",
		ram_block1a_53.clk0_input_clock_enable = "none",
		ram_block1a_53.clk0_output_clock_enable = "none",
		ram_block1a_53.clk1_core_clock_enable = "ena1",
		ram_block1a_53.clk1_input_clock_enable = "none",
		ram_block1a_53.clk1_output_clock_enable = "none",
		ram_block1a_53.connectivity_checking = "OFF",
		ram_block1a_53.data_interleave_offset_in_bits = 8,
		ram_block1a_53.data_interleave_width_in_bits = 1,
		ram_block1a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_53.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_53.operation_mode = "bidir_dual_port",
		ram_block1a_53.port_a_address_width = 13,
		ram_block1a_53.port_a_data_out_clear = "none",
		ram_block1a_53.port_a_data_out_clock = "clock0",
		ram_block1a_53.port_a_data_width = 1,
		ram_block1a_53.port_a_first_address = 49152,
		ram_block1a_53.port_a_first_bit_number = 5,
		ram_block1a_53.port_a_last_address = 57343,
		ram_block1a_53.port_a_logical_ram_depth = 65536,
		ram_block1a_53.port_a_logical_ram_width = 8,
		ram_block1a_53.port_a_read_during_write_mode = "old_data",
		ram_block1a_53.port_b_address_clock = "clock1",
		ram_block1a_53.port_b_address_width = 12,
		ram_block1a_53.port_b_data_in_clock = "clock1",
		ram_block1a_53.port_b_data_out_clear = "none",
		ram_block1a_53.port_b_data_out_clock = "clock1",
		ram_block1a_53.port_b_data_width = 2,
		ram_block1a_53.port_b_first_address = 24576,
		ram_block1a_53.port_b_first_bit_number = 5,
		ram_block1a_53.port_b_last_address = 28671,
		ram_block1a_53.port_b_logical_ram_depth = 32768,
		ram_block1a_53.port_b_logical_ram_width = 16,
		ram_block1a_53.port_b_read_during_write_mode = "old_data",
		ram_block1a_53.port_b_read_enable_clock = "clock1",
		ram_block1a_53.port_b_write_enable_clock = "clock1",
		ram_block1a_53.power_up_uninitialized = "false",
		ram_block1a_53.ram_block_type = "AUTO",
		ram_block1a_53.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_54
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_54portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_54portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[6])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_54.clk0_core_clock_enable = "ena0",
		ram_block1a_54.clk0_input_clock_enable = "none",
		ram_block1a_54.clk0_output_clock_enable = "none",
		ram_block1a_54.clk1_core_clock_enable = "ena1",
		ram_block1a_54.clk1_input_clock_enable = "none",
		ram_block1a_54.clk1_output_clock_enable = "none",
		ram_block1a_54.connectivity_checking = "OFF",
		ram_block1a_54.data_interleave_offset_in_bits = 8,
		ram_block1a_54.data_interleave_width_in_bits = 1,
		ram_block1a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_54.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_54.operation_mode = "bidir_dual_port",
		ram_block1a_54.port_a_address_width = 13,
		ram_block1a_54.port_a_data_out_clear = "none",
		ram_block1a_54.port_a_data_out_clock = "clock0",
		ram_block1a_54.port_a_data_width = 1,
		ram_block1a_54.port_a_first_address = 49152,
		ram_block1a_54.port_a_first_bit_number = 6,
		ram_block1a_54.port_a_last_address = 57343,
		ram_block1a_54.port_a_logical_ram_depth = 65536,
		ram_block1a_54.port_a_logical_ram_width = 8,
		ram_block1a_54.port_a_read_during_write_mode = "old_data",
		ram_block1a_54.port_b_address_clock = "clock1",
		ram_block1a_54.port_b_address_width = 12,
		ram_block1a_54.port_b_data_in_clock = "clock1",
		ram_block1a_54.port_b_data_out_clear = "none",
		ram_block1a_54.port_b_data_out_clock = "clock1",
		ram_block1a_54.port_b_data_width = 2,
		ram_block1a_54.port_b_first_address = 24576,
		ram_block1a_54.port_b_first_bit_number = 6,
		ram_block1a_54.port_b_last_address = 28671,
		ram_block1a_54.port_b_logical_ram_depth = 32768,
		ram_block1a_54.port_b_logical_ram_width = 16,
		ram_block1a_54.port_b_read_during_write_mode = "old_data",
		ram_block1a_54.port_b_read_enable_clock = "clock1",
		ram_block1a_54.port_b_write_enable_clock = "clock1",
		ram_block1a_54.power_up_uninitialized = "false",
		ram_block1a_54.ram_block_type = "AUTO",
		ram_block1a_54.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_55
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[6]),
	.ena1(wire_rden_decode_b_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_55portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_55portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[6])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_55.clk0_core_clock_enable = "ena0",
		ram_block1a_55.clk0_input_clock_enable = "none",
		ram_block1a_55.clk0_output_clock_enable = "none",
		ram_block1a_55.clk1_core_clock_enable = "ena1",
		ram_block1a_55.clk1_input_clock_enable = "none",
		ram_block1a_55.clk1_output_clock_enable = "none",
		ram_block1a_55.connectivity_checking = "OFF",
		ram_block1a_55.data_interleave_offset_in_bits = 8,
		ram_block1a_55.data_interleave_width_in_bits = 1,
		ram_block1a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_55.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_55.operation_mode = "bidir_dual_port",
		ram_block1a_55.port_a_address_width = 13,
		ram_block1a_55.port_a_data_out_clear = "none",
		ram_block1a_55.port_a_data_out_clock = "clock0",
		ram_block1a_55.port_a_data_width = 1,
		ram_block1a_55.port_a_first_address = 49152,
		ram_block1a_55.port_a_first_bit_number = 7,
		ram_block1a_55.port_a_last_address = 57343,
		ram_block1a_55.port_a_logical_ram_depth = 65536,
		ram_block1a_55.port_a_logical_ram_width = 8,
		ram_block1a_55.port_a_read_during_write_mode = "old_data",
		ram_block1a_55.port_b_address_clock = "clock1",
		ram_block1a_55.port_b_address_width = 12,
		ram_block1a_55.port_b_data_in_clock = "clock1",
		ram_block1a_55.port_b_data_out_clear = "none",
		ram_block1a_55.port_b_data_out_clock = "clock1",
		ram_block1a_55.port_b_data_width = 2,
		ram_block1a_55.port_b_first_address = 24576,
		ram_block1a_55.port_b_first_bit_number = 7,
		ram_block1a_55.port_b_last_address = 28671,
		ram_block1a_55.port_b_logical_ram_depth = 32768,
		ram_block1a_55.port_b_logical_ram_width = 16,
		ram_block1a_55.port_b_read_during_write_mode = "old_data",
		ram_block1a_55.port_b_read_enable_clock = "clock1",
		ram_block1a_55.port_b_write_enable_clock = "clock1",
		ram_block1a_55.power_up_uninitialized = "false",
		ram_block1a_55.ram_block_type = "AUTO",
		ram_block1a_55.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_56
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_56portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[8], data_b[0]}),
	.portbdataout(wire_ram_block1a_56portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[7])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_56.clk0_core_clock_enable = "ena0",
		ram_block1a_56.clk0_input_clock_enable = "none",
		ram_block1a_56.clk0_output_clock_enable = "none",
		ram_block1a_56.clk1_core_clock_enable = "ena1",
		ram_block1a_56.clk1_input_clock_enable = "none",
		ram_block1a_56.clk1_output_clock_enable = "none",
		ram_block1a_56.connectivity_checking = "OFF",
		ram_block1a_56.data_interleave_offset_in_bits = 8,
		ram_block1a_56.data_interleave_width_in_bits = 1,
		ram_block1a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_56.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_56.operation_mode = "bidir_dual_port",
		ram_block1a_56.port_a_address_width = 13,
		ram_block1a_56.port_a_data_out_clear = "none",
		ram_block1a_56.port_a_data_out_clock = "clock0",
		ram_block1a_56.port_a_data_width = 1,
		ram_block1a_56.port_a_first_address = 57344,
		ram_block1a_56.port_a_first_bit_number = 0,
		ram_block1a_56.port_a_last_address = 65535,
		ram_block1a_56.port_a_logical_ram_depth = 65536,
		ram_block1a_56.port_a_logical_ram_width = 8,
		ram_block1a_56.port_a_read_during_write_mode = "old_data",
		ram_block1a_56.port_b_address_clock = "clock1",
		ram_block1a_56.port_b_address_width = 12,
		ram_block1a_56.port_b_data_in_clock = "clock1",
		ram_block1a_56.port_b_data_out_clear = "none",
		ram_block1a_56.port_b_data_out_clock = "clock1",
		ram_block1a_56.port_b_data_width = 2,
		ram_block1a_56.port_b_first_address = 28672,
		ram_block1a_56.port_b_first_bit_number = 0,
		ram_block1a_56.port_b_last_address = 32767,
		ram_block1a_56.port_b_logical_ram_depth = 32768,
		ram_block1a_56.port_b_logical_ram_width = 16,
		ram_block1a_56.port_b_read_during_write_mode = "old_data",
		ram_block1a_56.port_b_read_enable_clock = "clock1",
		ram_block1a_56.port_b_write_enable_clock = "clock1",
		ram_block1a_56.power_up_uninitialized = "false",
		ram_block1a_56.ram_block_type = "AUTO",
		ram_block1a_56.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_57
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_57portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[9], data_b[1]}),
	.portbdataout(wire_ram_block1a_57portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[7])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_57.clk0_core_clock_enable = "ena0",
		ram_block1a_57.clk0_input_clock_enable = "none",
		ram_block1a_57.clk0_output_clock_enable = "none",
		ram_block1a_57.clk1_core_clock_enable = "ena1",
		ram_block1a_57.clk1_input_clock_enable = "none",
		ram_block1a_57.clk1_output_clock_enable = "none",
		ram_block1a_57.connectivity_checking = "OFF",
		ram_block1a_57.data_interleave_offset_in_bits = 8,
		ram_block1a_57.data_interleave_width_in_bits = 1,
		ram_block1a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_57.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_57.operation_mode = "bidir_dual_port",
		ram_block1a_57.port_a_address_width = 13,
		ram_block1a_57.port_a_data_out_clear = "none",
		ram_block1a_57.port_a_data_out_clock = "clock0",
		ram_block1a_57.port_a_data_width = 1,
		ram_block1a_57.port_a_first_address = 57344,
		ram_block1a_57.port_a_first_bit_number = 1,
		ram_block1a_57.port_a_last_address = 65535,
		ram_block1a_57.port_a_logical_ram_depth = 65536,
		ram_block1a_57.port_a_logical_ram_width = 8,
		ram_block1a_57.port_a_read_during_write_mode = "old_data",
		ram_block1a_57.port_b_address_clock = "clock1",
		ram_block1a_57.port_b_address_width = 12,
		ram_block1a_57.port_b_data_in_clock = "clock1",
		ram_block1a_57.port_b_data_out_clear = "none",
		ram_block1a_57.port_b_data_out_clock = "clock1",
		ram_block1a_57.port_b_data_width = 2,
		ram_block1a_57.port_b_first_address = 28672,
		ram_block1a_57.port_b_first_bit_number = 1,
		ram_block1a_57.port_b_last_address = 32767,
		ram_block1a_57.port_b_logical_ram_depth = 32768,
		ram_block1a_57.port_b_logical_ram_width = 16,
		ram_block1a_57.port_b_read_during_write_mode = "old_data",
		ram_block1a_57.port_b_read_enable_clock = "clock1",
		ram_block1a_57.port_b_write_enable_clock = "clock1",
		ram_block1a_57.power_up_uninitialized = "false",
		ram_block1a_57.ram_block_type = "AUTO",
		ram_block1a_57.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_58
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_58portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[10], data_b[2]}),
	.portbdataout(wire_ram_block1a_58portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[7])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_58.clk0_core_clock_enable = "ena0",
		ram_block1a_58.clk0_input_clock_enable = "none",
		ram_block1a_58.clk0_output_clock_enable = "none",
		ram_block1a_58.clk1_core_clock_enable = "ena1",
		ram_block1a_58.clk1_input_clock_enable = "none",
		ram_block1a_58.clk1_output_clock_enable = "none",
		ram_block1a_58.connectivity_checking = "OFF",
		ram_block1a_58.data_interleave_offset_in_bits = 8,
		ram_block1a_58.data_interleave_width_in_bits = 1,
		ram_block1a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_58.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_58.operation_mode = "bidir_dual_port",
		ram_block1a_58.port_a_address_width = 13,
		ram_block1a_58.port_a_data_out_clear = "none",
		ram_block1a_58.port_a_data_out_clock = "clock0",
		ram_block1a_58.port_a_data_width = 1,
		ram_block1a_58.port_a_first_address = 57344,
		ram_block1a_58.port_a_first_bit_number = 2,
		ram_block1a_58.port_a_last_address = 65535,
		ram_block1a_58.port_a_logical_ram_depth = 65536,
		ram_block1a_58.port_a_logical_ram_width = 8,
		ram_block1a_58.port_a_read_during_write_mode = "old_data",
		ram_block1a_58.port_b_address_clock = "clock1",
		ram_block1a_58.port_b_address_width = 12,
		ram_block1a_58.port_b_data_in_clock = "clock1",
		ram_block1a_58.port_b_data_out_clear = "none",
		ram_block1a_58.port_b_data_out_clock = "clock1",
		ram_block1a_58.port_b_data_width = 2,
		ram_block1a_58.port_b_first_address = 28672,
		ram_block1a_58.port_b_first_bit_number = 2,
		ram_block1a_58.port_b_last_address = 32767,
		ram_block1a_58.port_b_logical_ram_depth = 32768,
		ram_block1a_58.port_b_logical_ram_width = 16,
		ram_block1a_58.port_b_read_during_write_mode = "old_data",
		ram_block1a_58.port_b_read_enable_clock = "clock1",
		ram_block1a_58.port_b_write_enable_clock = "clock1",
		ram_block1a_58.power_up_uninitialized = "false",
		ram_block1a_58.ram_block_type = "AUTO",
		ram_block1a_58.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_59
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_59portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[11], data_b[3]}),
	.portbdataout(wire_ram_block1a_59portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[7])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_59.clk0_core_clock_enable = "ena0",
		ram_block1a_59.clk0_input_clock_enable = "none",
		ram_block1a_59.clk0_output_clock_enable = "none",
		ram_block1a_59.clk1_core_clock_enable = "ena1",
		ram_block1a_59.clk1_input_clock_enable = "none",
		ram_block1a_59.clk1_output_clock_enable = "none",
		ram_block1a_59.connectivity_checking = "OFF",
		ram_block1a_59.data_interleave_offset_in_bits = 8,
		ram_block1a_59.data_interleave_width_in_bits = 1,
		ram_block1a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_59.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_59.operation_mode = "bidir_dual_port",
		ram_block1a_59.port_a_address_width = 13,
		ram_block1a_59.port_a_data_out_clear = "none",
		ram_block1a_59.port_a_data_out_clock = "clock0",
		ram_block1a_59.port_a_data_width = 1,
		ram_block1a_59.port_a_first_address = 57344,
		ram_block1a_59.port_a_first_bit_number = 3,
		ram_block1a_59.port_a_last_address = 65535,
		ram_block1a_59.port_a_logical_ram_depth = 65536,
		ram_block1a_59.port_a_logical_ram_width = 8,
		ram_block1a_59.port_a_read_during_write_mode = "old_data",
		ram_block1a_59.port_b_address_clock = "clock1",
		ram_block1a_59.port_b_address_width = 12,
		ram_block1a_59.port_b_data_in_clock = "clock1",
		ram_block1a_59.port_b_data_out_clear = "none",
		ram_block1a_59.port_b_data_out_clock = "clock1",
		ram_block1a_59.port_b_data_width = 2,
		ram_block1a_59.port_b_first_address = 28672,
		ram_block1a_59.port_b_first_bit_number = 3,
		ram_block1a_59.port_b_last_address = 32767,
		ram_block1a_59.port_b_logical_ram_depth = 32768,
		ram_block1a_59.port_b_logical_ram_width = 16,
		ram_block1a_59.port_b_read_during_write_mode = "old_data",
		ram_block1a_59.port_b_read_enable_clock = "clock1",
		ram_block1a_59.port_b_write_enable_clock = "clock1",
		ram_block1a_59.power_up_uninitialized = "false",
		ram_block1a_59.ram_block_type = "AUTO",
		ram_block1a_59.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_60
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_60portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[12], data_b[4]}),
	.portbdataout(wire_ram_block1a_60portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[7])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_60.clk0_core_clock_enable = "ena0",
		ram_block1a_60.clk0_input_clock_enable = "none",
		ram_block1a_60.clk0_output_clock_enable = "none",
		ram_block1a_60.clk1_core_clock_enable = "ena1",
		ram_block1a_60.clk1_input_clock_enable = "none",
		ram_block1a_60.clk1_output_clock_enable = "none",
		ram_block1a_60.connectivity_checking = "OFF",
		ram_block1a_60.data_interleave_offset_in_bits = 8,
		ram_block1a_60.data_interleave_width_in_bits = 1,
		ram_block1a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_60.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_60.operation_mode = "bidir_dual_port",
		ram_block1a_60.port_a_address_width = 13,
		ram_block1a_60.port_a_data_out_clear = "none",
		ram_block1a_60.port_a_data_out_clock = "clock0",
		ram_block1a_60.port_a_data_width = 1,
		ram_block1a_60.port_a_first_address = 57344,
		ram_block1a_60.port_a_first_bit_number = 4,
		ram_block1a_60.port_a_last_address = 65535,
		ram_block1a_60.port_a_logical_ram_depth = 65536,
		ram_block1a_60.port_a_logical_ram_width = 8,
		ram_block1a_60.port_a_read_during_write_mode = "old_data",
		ram_block1a_60.port_b_address_clock = "clock1",
		ram_block1a_60.port_b_address_width = 12,
		ram_block1a_60.port_b_data_in_clock = "clock1",
		ram_block1a_60.port_b_data_out_clear = "none",
		ram_block1a_60.port_b_data_out_clock = "clock1",
		ram_block1a_60.port_b_data_width = 2,
		ram_block1a_60.port_b_first_address = 28672,
		ram_block1a_60.port_b_first_bit_number = 4,
		ram_block1a_60.port_b_last_address = 32767,
		ram_block1a_60.port_b_logical_ram_depth = 32768,
		ram_block1a_60.port_b_logical_ram_width = 16,
		ram_block1a_60.port_b_read_during_write_mode = "old_data",
		ram_block1a_60.port_b_read_enable_clock = "clock1",
		ram_block1a_60.port_b_write_enable_clock = "clock1",
		ram_block1a_60.power_up_uninitialized = "false",
		ram_block1a_60.ram_block_type = "AUTO",
		ram_block1a_60.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_61
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_61portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[13], data_b[5]}),
	.portbdataout(wire_ram_block1a_61portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[7])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_61.clk0_core_clock_enable = "ena0",
		ram_block1a_61.clk0_input_clock_enable = "none",
		ram_block1a_61.clk0_output_clock_enable = "none",
		ram_block1a_61.clk1_core_clock_enable = "ena1",
		ram_block1a_61.clk1_input_clock_enable = "none",
		ram_block1a_61.clk1_output_clock_enable = "none",
		ram_block1a_61.connectivity_checking = "OFF",
		ram_block1a_61.data_interleave_offset_in_bits = 8,
		ram_block1a_61.data_interleave_width_in_bits = 1,
		ram_block1a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_61.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_61.operation_mode = "bidir_dual_port",
		ram_block1a_61.port_a_address_width = 13,
		ram_block1a_61.port_a_data_out_clear = "none",
		ram_block1a_61.port_a_data_out_clock = "clock0",
		ram_block1a_61.port_a_data_width = 1,
		ram_block1a_61.port_a_first_address = 57344,
		ram_block1a_61.port_a_first_bit_number = 5,
		ram_block1a_61.port_a_last_address = 65535,
		ram_block1a_61.port_a_logical_ram_depth = 65536,
		ram_block1a_61.port_a_logical_ram_width = 8,
		ram_block1a_61.port_a_read_during_write_mode = "old_data",
		ram_block1a_61.port_b_address_clock = "clock1",
		ram_block1a_61.port_b_address_width = 12,
		ram_block1a_61.port_b_data_in_clock = "clock1",
		ram_block1a_61.port_b_data_out_clear = "none",
		ram_block1a_61.port_b_data_out_clock = "clock1",
		ram_block1a_61.port_b_data_width = 2,
		ram_block1a_61.port_b_first_address = 28672,
		ram_block1a_61.port_b_first_bit_number = 5,
		ram_block1a_61.port_b_last_address = 32767,
		ram_block1a_61.port_b_logical_ram_depth = 32768,
		ram_block1a_61.port_b_logical_ram_width = 16,
		ram_block1a_61.port_b_read_during_write_mode = "old_data",
		ram_block1a_61.port_b_read_enable_clock = "clock1",
		ram_block1a_61.port_b_write_enable_clock = "clock1",
		ram_block1a_61.power_up_uninitialized = "false",
		ram_block1a_61.ram_block_type = "AUTO",
		ram_block1a_61.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_62
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_62portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[14], data_b[6]}),
	.portbdataout(wire_ram_block1a_62portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[7])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_62.clk0_core_clock_enable = "ena0",
		ram_block1a_62.clk0_input_clock_enable = "none",
		ram_block1a_62.clk0_output_clock_enable = "none",
		ram_block1a_62.clk1_core_clock_enable = "ena1",
		ram_block1a_62.clk1_input_clock_enable = "none",
		ram_block1a_62.clk1_output_clock_enable = "none",
		ram_block1a_62.connectivity_checking = "OFF",
		ram_block1a_62.data_interleave_offset_in_bits = 8,
		ram_block1a_62.data_interleave_width_in_bits = 1,
		ram_block1a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_62.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_62.operation_mode = "bidir_dual_port",
		ram_block1a_62.port_a_address_width = 13,
		ram_block1a_62.port_a_data_out_clear = "none",
		ram_block1a_62.port_a_data_out_clock = "clock0",
		ram_block1a_62.port_a_data_width = 1,
		ram_block1a_62.port_a_first_address = 57344,
		ram_block1a_62.port_a_first_bit_number = 6,
		ram_block1a_62.port_a_last_address = 65535,
		ram_block1a_62.port_a_logical_ram_depth = 65536,
		ram_block1a_62.port_a_logical_ram_width = 8,
		ram_block1a_62.port_a_read_during_write_mode = "old_data",
		ram_block1a_62.port_b_address_clock = "clock1",
		ram_block1a_62.port_b_address_width = 12,
		ram_block1a_62.port_b_data_in_clock = "clock1",
		ram_block1a_62.port_b_data_out_clear = "none",
		ram_block1a_62.port_b_data_out_clock = "clock1",
		ram_block1a_62.port_b_data_width = 2,
		ram_block1a_62.port_b_first_address = 28672,
		ram_block1a_62.port_b_first_bit_number = 6,
		ram_block1a_62.port_b_last_address = 32767,
		ram_block1a_62.port_b_logical_ram_depth = 32768,
		ram_block1a_62.port_b_logical_ram_width = 16,
		ram_block1a_62.port_b_read_during_write_mode = "old_data",
		ram_block1a_62.port_b_read_enable_clock = "clock1",
		ram_block1a_62.port_b_write_enable_clock = "clock1",
		ram_block1a_62.power_up_uninitialized = "false",
		ram_block1a_62.ram_block_type = "AUTO",
		ram_block1a_62.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_63
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[7]),
	.ena1(wire_rden_decode_b_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_63portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[15], data_b[7]}),
	.portbdataout(wire_ram_block1a_63portbdataout[1:0]),
	.portbre(1'b1),
	.portbwe(wire_decode3_eq[7])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_63.clk0_core_clock_enable = "ena0",
		ram_block1a_63.clk0_input_clock_enable = "none",
		ram_block1a_63.clk0_output_clock_enable = "none",
		ram_block1a_63.clk1_core_clock_enable = "ena1",
		ram_block1a_63.clk1_input_clock_enable = "none",
		ram_block1a_63.clk1_output_clock_enable = "none",
		ram_block1a_63.connectivity_checking = "OFF",
		ram_block1a_63.data_interleave_offset_in_bits = 8,
		ram_block1a_63.data_interleave_width_in_bits = 1,
		ram_block1a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_63.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_63.operation_mode = "bidir_dual_port",
		ram_block1a_63.port_a_address_width = 13,
		ram_block1a_63.port_a_data_out_clear = "none",
		ram_block1a_63.port_a_data_out_clock = "clock0",
		ram_block1a_63.port_a_data_width = 1,
		ram_block1a_63.port_a_first_address = 57344,
		ram_block1a_63.port_a_first_bit_number = 7,
		ram_block1a_63.port_a_last_address = 65535,
		ram_block1a_63.port_a_logical_ram_depth = 65536,
		ram_block1a_63.port_a_logical_ram_width = 8,
		ram_block1a_63.port_a_read_during_write_mode = "old_data",
		ram_block1a_63.port_b_address_clock = "clock1",
		ram_block1a_63.port_b_address_width = 12,
		ram_block1a_63.port_b_data_in_clock = "clock1",
		ram_block1a_63.port_b_data_out_clear = "none",
		ram_block1a_63.port_b_data_out_clock = "clock1",
		ram_block1a_63.port_b_data_width = 2,
		ram_block1a_63.port_b_first_address = 28672,
		ram_block1a_63.port_b_first_bit_number = 7,
		ram_block1a_63.port_b_last_address = 32767,
		ram_block1a_63.port_b_logical_ram_depth = 32768,
		ram_block1a_63.port_b_logical_ram_width = 16,
		ram_block1a_63.port_b_read_during_write_mode = "old_data",
		ram_block1a_63.port_b_read_enable_clock = "clock1",
		ram_block1a_63.port_b_write_enable_clock = "clock1",
		ram_block1a_63.power_up_uninitialized = "false",
		ram_block1a_63.ram_block_type = "AUTO",
		ram_block1a_63.lpm_type = "cycloneive_ram_block";
	assign
		address_a_sel = address_a[15:13],
		address_a_wire = address_a,
		address_b_sel = address_b[14:12],
		address_b_wire = address_b,
		q_a = wire_mux4_result,
		q_b = wire_mux5_result,
		w_addr_val_b4w = address_b_wire[14:12],
		w_addr_val_b8w = wren_decode_addr_sel_b,
		wren_decode_addr_sel_a = address_a_wire[15:13],
		wren_decode_addr_sel_b = address_b_wire[14:12];
endmodule //test_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module test (
	address_a,
	address_b,
	clock_a,
	clock_b,
	data_a,
	data_b,
	wren_a,
	wren_b,
	q_a,
	q_b)/* synthesis synthesis_clearbox = 1 */;

	input	[15:0]  address_a;
	input	[14:0]  address_b;
	input	  clock_a;
	input	  clock_b;
	input	[7:0]  data_a;
	input	[15:0]  data_b;
	input	  wren_a;
	input	  wren_b;
	output	[7:0]  q_a;
	output	[15:0]  q_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1	  clock_a;
	tri0	  wren_a;
	tri0	  wren_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [7:0] sub_wire0;
	wire [15:0] sub_wire1;
	wire [7:0] q_a = sub_wire0[7:0];
	wire [15:0] q_b = sub_wire1[15:0];

	test_altsyncram	test_altsyncram_component (
				.address_a (address_a),
				.address_b (address_b),
				.clock0 (clock_a),
				.clock1 (clock_b),
				.data_a (data_a),
				.data_b (data_b),
				.wren_a (wren_a),
				.wren_b (wren_b),
				.q_a (sub_wire0),
				.q_b (sub_wire1));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: ADDRESSSTALL_B NUMERIC "0"
// Retrieval info: PRIVATE: BYTEENA_ACLR_A NUMERIC "0"
// Retrieval info: PRIVATE: BYTEENA_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE_A NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE_B NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "1"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_B NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_B NUMERIC "0"
// Retrieval info: PRIVATE: CLRdata NUMERIC "0"
// Retrieval info: PRIVATE: CLRq NUMERIC "0"
// Retrieval info: PRIVATE: CLRrdaddress NUMERIC "0"
// Retrieval info: PRIVATE: CLRrren NUMERIC "0"
// Retrieval info: PRIVATE: CLRwraddress NUMERIC "0"
// Retrieval info: PRIVATE: CLRwren NUMERIC "0"
// Retrieval info: PRIVATE: Clock NUMERIC "5"
// Retrieval info: PRIVATE: Clock_A NUMERIC "0"
// Retrieval info: PRIVATE: Clock_B NUMERIC "0"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INDATA_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: INDATA_REG_B NUMERIC "1"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MEMSIZE NUMERIC "524288"
// Retrieval info: PRIVATE: MEM_IN_BITS NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING ""
// Retrieval info: PRIVATE: OPERATION_MODE NUMERIC "3"
// Retrieval info: PRIVATE: OUTDATA_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: OUTDATA_REG_B NUMERIC "1"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_MIXED_PORTS NUMERIC "2"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "1"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_B NUMERIC "1"
// Retrieval info: PRIVATE: REGdata NUMERIC "1"
// Retrieval info: PRIVATE: REGq NUMERIC "1"
// Retrieval info: PRIVATE: REGrdaddress NUMERIC "0"
// Retrieval info: PRIVATE: REGrren NUMERIC "0"
// Retrieval info: PRIVATE: REGwraddress NUMERIC "1"
// Retrieval info: PRIVATE: REGwren NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: USE_DIFF_CLKEN NUMERIC "0"
// Retrieval info: PRIVATE: UseDPRAM NUMERIC "1"
// Retrieval info: PRIVATE: VarWidth NUMERIC "1"
// Retrieval info: PRIVATE: WIDTH_READ_A NUMERIC "8"
// Retrieval info: PRIVATE: WIDTH_READ_B NUMERIC "16"
// Retrieval info: PRIVATE: WIDTH_WRITE_A NUMERIC "8"
// Retrieval info: PRIVATE: WIDTH_WRITE_B NUMERIC "16"
// Retrieval info: PRIVATE: WRADDR_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: WRADDR_REG_B NUMERIC "1"
// Retrieval info: PRIVATE: WRCTRL_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: enable NUMERIC "0"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: ADDRESS_REG_B STRING "CLOCK1"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_B STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_B STRING "BYPASS"
// Retrieval info: CONSTANT: INDATA_REG_B STRING "CLOCK1"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "65536"
// Retrieval info: CONSTANT: NUMWORDS_B NUMERIC "32768"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "BIDIR_DUAL_PORT"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_ACLR_B STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0"
// Retrieval info: CONSTANT: OUTDATA_REG_B STRING "CLOCK1"
// Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "OLD_DATA"
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_B STRING "OLD_DATA"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "16"
// Retrieval info: CONSTANT: WIDTHAD_B NUMERIC "15"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "8"
// Retrieval info: CONSTANT: WIDTH_B NUMERIC "16"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_B NUMERIC "1"
// Retrieval info: CONSTANT: WRCONTROL_WRADDRESS_REG_B STRING "CLOCK1"
// Retrieval info: USED_PORT: address_a 0 0 16 0 INPUT NODEFVAL "address_a[15..0]"
// Retrieval info: USED_PORT: address_b 0 0 15 0 INPUT NODEFVAL "address_b[14..0]"
// Retrieval info: USED_PORT: clock_a 0 0 0 0 INPUT VCC "clock_a"
// Retrieval info: USED_PORT: clock_b 0 0 0 0 INPUT NODEFVAL "clock_b"
// Retrieval info: USED_PORT: data_a 0 0 8 0 INPUT NODEFVAL "data_a[7..0]"
// Retrieval info: USED_PORT: data_b 0 0 16 0 INPUT NODEFVAL "data_b[15..0]"
// Retrieval info: USED_PORT: q_a 0 0 8 0 OUTPUT NODEFVAL "q_a[7..0]"
// Retrieval info: USED_PORT: q_b 0 0 16 0 OUTPUT NODEFVAL "q_b[15..0]"
// Retrieval info: USED_PORT: wren_a 0 0 0 0 INPUT GND "wren_a"
// Retrieval info: USED_PORT: wren_b 0 0 0 0 INPUT GND "wren_b"
// Retrieval info: CONNECT: @address_a 0 0 16 0 address_a 0 0 16 0
// Retrieval info: CONNECT: @address_b 0 0 15 0 address_b 0 0 15 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock_a 0 0 0 0
// Retrieval info: CONNECT: @clock1 0 0 0 0 clock_b 0 0 0 0
// Retrieval info: CONNECT: @data_a 0 0 8 0 data_a 0 0 8 0
// Retrieval info: CONNECT: @data_b 0 0 16 0 data_b 0 0 16 0
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren_a 0 0 0 0
// Retrieval info: CONNECT: @wren_b 0 0 0 0 wren_b 0 0 0 0
// Retrieval info: CONNECT: q_a 0 0 8 0 @q_a 0 0 8 0
// Retrieval info: CONNECT: q_b 0 0 16 0 @q_b 0 0 16 0
// Retrieval info: GEN_FILE: TYPE_NORMAL test.vhd TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL test.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL test.cmp TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL test.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL test_inst.vhd FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL test_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
