```verilog
module top_module (
    input clk,
    input reset,
    input [7:0] d,
    output reg [7:0] q
);

    // Synchronous reset active-high D Flip-Flops with negative edge clock trigger
    always @(negedge clk) begin
        if (reset) begin
            q <= 8'h34; // Reset to 0x34
        end else begin
            q <= d; // Capture input on negative clock edge
        end
    end

endmodule
```