<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<link rel="stylesheet" type="text/css" href="../../../data/ipcores/mkdown.css" />
<title>CLKDIV2</title></head>
<body class="markdown-body">
<h1>CLKDIV2</h1>
<hr />
<h2>Information</h2>
<p><strong>Type:</strong> CLKDIV2<br />
<strong>Vendor:</strong> GOWIN Semiconductor<br />
<strong>Summary:</strong> Gowin FPGA provides a clock division block (CLKDIV2) with a division factor of 2, which is used for high-speed clock division.<br />
<strong>Devices:</strong> GW1N-1, GW1NR-1, GW1NZ-1, GW1NZ-1C, GW1N-1S, GW1N-2, GW1NR-2, GW1N-4, GW1N-4B, GW1N-4D, GW1NR-4, GW1NR-4B, GW1NR-4D, GW1NRF-4B, GW1N-9, GW1N-9C, GW1NR-9, GW1NR-9C, GW1NS-2, GW1NS-2C, GW1NSR-2, GW1NSR-2C, GW1NSE-2C, GW1NS-4, GW1NS-4C, GW1NSR-4, GW1NSER-4C, GW1NSR-4C, GW2A-18, GW2AR-18, GW2A-18C, GW2AR-18C, GW2ANR-18C, GW2A-55, GW2A-55C, GW2AN-55C, GW2AN-18X, GW1N-1P5    </p>
</body>
</html>
