
knee_can_impedance_position_control_new_store_v4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e0f4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000011f0  0800e288  0800e288  0001e288  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f478  0800f478  0001f478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800f480  0800f480  0001f480  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800f484  0800f484  0001f484  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000004bc  20000000  0800f488  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ram2         00000000  10000000  10000000  000204bc  2**0
                  CONTENTS
  8 .bss          0000d044  200004c0  200004c0  000204c0  2**3
                  ALLOC
  9 ._user_heap_stack 00000400  2000d504  2000d504  000204c0  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000204bc  2**0
                  CONTENTS, READONLY
 11 .debug_info   00067673  00000000  00000000  000204ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000b2fe  00000000  00000000  00087b5f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000023d8  00000000  00000000  00092e60  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0001b9c8  00000000  00000000  00095238  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000cd5d  00000000  00000000  000b0c00  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000bd95d  2**0
                  CONTENTS, READONLY
 17 .debug_loc    0001fff5  00000000  00000000  000bd9d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00004098  00000000  00000000  000dd9d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_frame  0000754c  00000000  00000000  000e1a68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200004c0 	.word	0x200004c0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e26c 	.word	0x0800e26c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200004c4 	.word	0x200004c4
 80001cc:	0800e26c 	.word	0x0800e26c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_uldivmod>:
 8000c40:	b953      	cbnz	r3, 8000c58 <__aeabi_uldivmod+0x18>
 8000c42:	b94a      	cbnz	r2, 8000c58 <__aeabi_uldivmod+0x18>
 8000c44:	2900      	cmp	r1, #0
 8000c46:	bf08      	it	eq
 8000c48:	2800      	cmpeq	r0, #0
 8000c4a:	bf1c      	itt	ne
 8000c4c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c50:	f04f 30ff 	movne.w	r0, #4294967295
 8000c54:	f000 b97a 	b.w	8000f4c <__aeabi_idiv0>
 8000c58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c60:	f000 f806 	bl	8000c70 <__udivmoddi4>
 8000c64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c6c:	b004      	add	sp, #16
 8000c6e:	4770      	bx	lr

08000c70 <__udivmoddi4>:
 8000c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c74:	468c      	mov	ip, r1
 8000c76:	460d      	mov	r5, r1
 8000c78:	4604      	mov	r4, r0
 8000c7a:	9e08      	ldr	r6, [sp, #32]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d151      	bne.n	8000d24 <__udivmoddi4+0xb4>
 8000c80:	428a      	cmp	r2, r1
 8000c82:	4617      	mov	r7, r2
 8000c84:	d96d      	bls.n	8000d62 <__udivmoddi4+0xf2>
 8000c86:	fab2 fe82 	clz	lr, r2
 8000c8a:	f1be 0f00 	cmp.w	lr, #0
 8000c8e:	d00b      	beq.n	8000ca8 <__udivmoddi4+0x38>
 8000c90:	f1ce 0c20 	rsb	ip, lr, #32
 8000c94:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c98:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c9c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ca0:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ca4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ca8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000cac:	0c25      	lsrs	r5, r4, #16
 8000cae:	fbbc f8fa 	udiv	r8, ip, sl
 8000cb2:	fa1f f987 	uxth.w	r9, r7
 8000cb6:	fb0a cc18 	mls	ip, sl, r8, ip
 8000cba:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000cbe:	fb08 f309 	mul.w	r3, r8, r9
 8000cc2:	42ab      	cmp	r3, r5
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x6c>
 8000cc6:	19ed      	adds	r5, r5, r7
 8000cc8:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ccc:	f080 8123 	bcs.w	8000f16 <__udivmoddi4+0x2a6>
 8000cd0:	42ab      	cmp	r3, r5
 8000cd2:	f240 8120 	bls.w	8000f16 <__udivmoddi4+0x2a6>
 8000cd6:	f1a8 0802 	sub.w	r8, r8, #2
 8000cda:	443d      	add	r5, r7
 8000cdc:	1aed      	subs	r5, r5, r3
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000ce4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000ce8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cec:	fb00 f909 	mul.w	r9, r0, r9
 8000cf0:	45a1      	cmp	r9, r4
 8000cf2:	d909      	bls.n	8000d08 <__udivmoddi4+0x98>
 8000cf4:	19e4      	adds	r4, r4, r7
 8000cf6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfa:	f080 810a 	bcs.w	8000f12 <__udivmoddi4+0x2a2>
 8000cfe:	45a1      	cmp	r9, r4
 8000d00:	f240 8107 	bls.w	8000f12 <__udivmoddi4+0x2a2>
 8000d04:	3802      	subs	r0, #2
 8000d06:	443c      	add	r4, r7
 8000d08:	eba4 0409 	sub.w	r4, r4, r9
 8000d0c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d10:	2100      	movs	r1, #0
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	d061      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d16:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	6034      	str	r4, [r6, #0]
 8000d1e:	6073      	str	r3, [r6, #4]
 8000d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d24:	428b      	cmp	r3, r1
 8000d26:	d907      	bls.n	8000d38 <__udivmoddi4+0xc8>
 8000d28:	2e00      	cmp	r6, #0
 8000d2a:	d054      	beq.n	8000dd6 <__udivmoddi4+0x166>
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d32:	4608      	mov	r0, r1
 8000d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d38:	fab3 f183 	clz	r1, r3
 8000d3c:	2900      	cmp	r1, #0
 8000d3e:	f040 808e 	bne.w	8000e5e <__udivmoddi4+0x1ee>
 8000d42:	42ab      	cmp	r3, r5
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xdc>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80fa 	bhi.w	8000f40 <__udivmoddi4+0x2d0>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb65 0503 	sbc.w	r5, r5, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	46ac      	mov	ip, r5
 8000d56:	2e00      	cmp	r6, #0
 8000d58:	d03f      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d5a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	b912      	cbnz	r2, 8000d6a <__udivmoddi4+0xfa>
 8000d64:	2701      	movs	r7, #1
 8000d66:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d6a:	fab7 fe87 	clz	lr, r7
 8000d6e:	f1be 0f00 	cmp.w	lr, #0
 8000d72:	d134      	bne.n	8000dde <__udivmoddi4+0x16e>
 8000d74:	1beb      	subs	r3, r5, r7
 8000d76:	0c3a      	lsrs	r2, r7, #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d82:	0c25      	lsrs	r5, r4, #16
 8000d84:	fb02 3318 	mls	r3, r2, r8, r3
 8000d88:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d8c:	fb0c f308 	mul.w	r3, ip, r8
 8000d90:	42ab      	cmp	r3, r5
 8000d92:	d907      	bls.n	8000da4 <__udivmoddi4+0x134>
 8000d94:	19ed      	adds	r5, r5, r7
 8000d96:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x132>
 8000d9c:	42ab      	cmp	r3, r5
 8000d9e:	f200 80d1 	bhi.w	8000f44 <__udivmoddi4+0x2d4>
 8000da2:	4680      	mov	r8, r0
 8000da4:	1aed      	subs	r5, r5, r3
 8000da6:	b2a3      	uxth	r3, r4
 8000da8:	fbb5 f0f2 	udiv	r0, r5, r2
 8000dac:	fb02 5510 	mls	r5, r2, r0, r5
 8000db0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000db4:	fb0c fc00 	mul.w	ip, ip, r0
 8000db8:	45a4      	cmp	ip, r4
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x15c>
 8000dbc:	19e4      	adds	r4, r4, r7
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x15a>
 8000dc4:	45a4      	cmp	ip, r4
 8000dc6:	f200 80b8 	bhi.w	8000f3a <__udivmoddi4+0x2ca>
 8000dca:	4618      	mov	r0, r3
 8000dcc:	eba4 040c 	sub.w	r4, r4, ip
 8000dd0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dd4:	e79d      	b.n	8000d12 <__udivmoddi4+0xa2>
 8000dd6:	4631      	mov	r1, r6
 8000dd8:	4630      	mov	r0, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	f1ce 0420 	rsb	r4, lr, #32
 8000de2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000de6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dea:	fa20 f804 	lsr.w	r8, r0, r4
 8000dee:	0c3a      	lsrs	r2, r7, #16
 8000df0:	fa25 f404 	lsr.w	r4, r5, r4
 8000df4:	ea48 0803 	orr.w	r8, r8, r3
 8000df8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000dfc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e00:	fb02 4411 	mls	r4, r2, r1, r4
 8000e04:	fa1f fc87 	uxth.w	ip, r7
 8000e08:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e0c:	fb01 f30c 	mul.w	r3, r1, ip
 8000e10:	42ab      	cmp	r3, r5
 8000e12:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e16:	d909      	bls.n	8000e2c <__udivmoddi4+0x1bc>
 8000e18:	19ed      	adds	r5, r5, r7
 8000e1a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e1e:	f080 808a 	bcs.w	8000f36 <__udivmoddi4+0x2c6>
 8000e22:	42ab      	cmp	r3, r5
 8000e24:	f240 8087 	bls.w	8000f36 <__udivmoddi4+0x2c6>
 8000e28:	3902      	subs	r1, #2
 8000e2a:	443d      	add	r5, r7
 8000e2c:	1aeb      	subs	r3, r5, r3
 8000e2e:	fa1f f588 	uxth.w	r5, r8
 8000e32:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e36:	fb02 3310 	mls	r3, r2, r0, r3
 8000e3a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e3e:	fb00 f30c 	mul.w	r3, r0, ip
 8000e42:	42ab      	cmp	r3, r5
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x1e6>
 8000e46:	19ed      	adds	r5, r5, r7
 8000e48:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e4c:	d26f      	bcs.n	8000f2e <__udivmoddi4+0x2be>
 8000e4e:	42ab      	cmp	r3, r5
 8000e50:	d96d      	bls.n	8000f2e <__udivmoddi4+0x2be>
 8000e52:	3802      	subs	r0, #2
 8000e54:	443d      	add	r5, r7
 8000e56:	1aeb      	subs	r3, r5, r3
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	e78f      	b.n	8000d7e <__udivmoddi4+0x10e>
 8000e5e:	f1c1 0720 	rsb	r7, r1, #32
 8000e62:	fa22 f807 	lsr.w	r8, r2, r7
 8000e66:	408b      	lsls	r3, r1
 8000e68:	fa05 f401 	lsl.w	r4, r5, r1
 8000e6c:	ea48 0303 	orr.w	r3, r8, r3
 8000e70:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e74:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e7e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e82:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e86:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e8a:	fa1f f883 	uxth.w	r8, r3
 8000e8e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e92:	fb09 f408 	mul.w	r4, r9, r8
 8000e96:	42ac      	cmp	r4, r5
 8000e98:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ea0:	d908      	bls.n	8000eb4 <__udivmoddi4+0x244>
 8000ea2:	18ed      	adds	r5, r5, r3
 8000ea4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ea8:	d243      	bcs.n	8000f32 <__udivmoddi4+0x2c2>
 8000eaa:	42ac      	cmp	r4, r5
 8000eac:	d941      	bls.n	8000f32 <__udivmoddi4+0x2c2>
 8000eae:	f1a9 0902 	sub.w	r9, r9, #2
 8000eb2:	441d      	add	r5, r3
 8000eb4:	1b2d      	subs	r5, r5, r4
 8000eb6:	fa1f fe8e 	uxth.w	lr, lr
 8000eba:	fbb5 f0fc 	udiv	r0, r5, ip
 8000ebe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000ec2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000ec6:	fb00 f808 	mul.w	r8, r0, r8
 8000eca:	45a0      	cmp	r8, r4
 8000ecc:	d907      	bls.n	8000ede <__udivmoddi4+0x26e>
 8000ece:	18e4      	adds	r4, r4, r3
 8000ed0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ed4:	d229      	bcs.n	8000f2a <__udivmoddi4+0x2ba>
 8000ed6:	45a0      	cmp	r8, r4
 8000ed8:	d927      	bls.n	8000f2a <__udivmoddi4+0x2ba>
 8000eda:	3802      	subs	r0, #2
 8000edc:	441c      	add	r4, r3
 8000ede:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ee2:	eba4 0408 	sub.w	r4, r4, r8
 8000ee6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eea:	454c      	cmp	r4, r9
 8000eec:	46c6      	mov	lr, r8
 8000eee:	464d      	mov	r5, r9
 8000ef0:	d315      	bcc.n	8000f1e <__udivmoddi4+0x2ae>
 8000ef2:	d012      	beq.n	8000f1a <__udivmoddi4+0x2aa>
 8000ef4:	b156      	cbz	r6, 8000f0c <__udivmoddi4+0x29c>
 8000ef6:	ebba 030e 	subs.w	r3, sl, lr
 8000efa:	eb64 0405 	sbc.w	r4, r4, r5
 8000efe:	fa04 f707 	lsl.w	r7, r4, r7
 8000f02:	40cb      	lsrs	r3, r1
 8000f04:	431f      	orrs	r7, r3
 8000f06:	40cc      	lsrs	r4, r1
 8000f08:	6037      	str	r7, [r6, #0]
 8000f0a:	6074      	str	r4, [r6, #4]
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	4618      	mov	r0, r3
 8000f14:	e6f8      	b.n	8000d08 <__udivmoddi4+0x98>
 8000f16:	4690      	mov	r8, r2
 8000f18:	e6e0      	b.n	8000cdc <__udivmoddi4+0x6c>
 8000f1a:	45c2      	cmp	sl, r8
 8000f1c:	d2ea      	bcs.n	8000ef4 <__udivmoddi4+0x284>
 8000f1e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f22:	eb69 0503 	sbc.w	r5, r9, r3
 8000f26:	3801      	subs	r0, #1
 8000f28:	e7e4      	b.n	8000ef4 <__udivmoddi4+0x284>
 8000f2a:	4628      	mov	r0, r5
 8000f2c:	e7d7      	b.n	8000ede <__udivmoddi4+0x26e>
 8000f2e:	4640      	mov	r0, r8
 8000f30:	e791      	b.n	8000e56 <__udivmoddi4+0x1e6>
 8000f32:	4681      	mov	r9, r0
 8000f34:	e7be      	b.n	8000eb4 <__udivmoddi4+0x244>
 8000f36:	4601      	mov	r1, r0
 8000f38:	e778      	b.n	8000e2c <__udivmoddi4+0x1bc>
 8000f3a:	3802      	subs	r0, #2
 8000f3c:	443c      	add	r4, r7
 8000f3e:	e745      	b.n	8000dcc <__udivmoddi4+0x15c>
 8000f40:	4608      	mov	r0, r1
 8000f42:	e708      	b.n	8000d56 <__udivmoddi4+0xe6>
 8000f44:	f1a8 0802 	sub.w	r8, r8, #2
 8000f48:	443d      	add	r5, r7
 8000f4a:	e72b      	b.n	8000da4 <__udivmoddi4+0x134>

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8000f50:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 8000f52:	4c06      	ldr	r4, [pc, #24]	; (8000f6c <SD_initialize+0x1c>)
 8000f54:	2301      	movs	r3, #1
 8000f56:	7023      	strb	r3, [r4, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 8000f58:	f007 ff74 	bl	8008e44 <BSP_SD_Init>
 8000f5c:	4623      	mov	r3, r4
 8000f5e:	b918      	cbnz	r0, 8000f68 <SD_initialize+0x18>
  {
    Stat &= ~STA_NOINIT;
 8000f60:	7822      	ldrb	r2, [r4, #0]
 8000f62:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8000f66:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 8000f68:	7818      	ldrb	r0, [r3, #0]
}
 8000f6a:	bd10      	pop	{r4, pc}
 8000f6c:	20000000 	.word	0x20000000

08000f70 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8000f70:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 8000f72:	4c06      	ldr	r4, [pc, #24]	; (8000f8c <SD_status+0x1c>)
 8000f74:	2301      	movs	r3, #1
 8000f76:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetStatus() == MSD_OK)
 8000f78:	f007 fece 	bl	8008d18 <BSP_SD_GetStatus>
 8000f7c:	4623      	mov	r3, r4
 8000f7e:	b918      	cbnz	r0, 8000f88 <SD_status+0x18>
  {
    Stat &= ~STA_NOINIT;
 8000f80:	7822      	ldrb	r2, [r4, #0]
 8000f82:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8000f86:	7022      	strb	r2, [r4, #0]
  }
  
  return Stat;
 8000f88:	7818      	ldrb	r0, [r3, #0]
}
 8000f8a:	bd10      	pop	{r4, pc}
 8000f8c:	20000000 	.word	0x20000000

08000f90 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8000f90:	b507      	push	{r0, r1, r2, lr}
  DRESULT res = RES_OK;
  
  if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8000f92:	9301      	str	r3, [sp, #4]
 8000f94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f98:	9300      	str	r3, [sp, #0]
 8000f9a:	0252      	lsls	r2, r2, #9
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	4608      	mov	r0, r1
 8000fa0:	f007 fef8 	bl	8008d94 <BSP_SD_ReadBlocks_DMA>
  {
    res = RES_ERROR;
  }
  
  return res;
}
 8000fa4:	3000      	adds	r0, #0
 8000fa6:	bf18      	it	ne
 8000fa8:	2001      	movne	r0, #1
 8000faa:	b003      	add	sp, #12
 8000fac:	f85d fb04 	ldr.w	pc, [sp], #4

08000fb0 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8000fb0:	b507      	push	{r0, r1, r2, lr}
  DRESULT res = RES_OK;
  
  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8000fb2:	9301      	str	r3, [sp, #4]
 8000fb4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fb8:	9300      	str	r3, [sp, #0]
 8000fba:	0252      	lsls	r2, r2, #9
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	4608      	mov	r0, r1
 8000fc0:	f007 ffc2 	bl	8008f48 <BSP_SD_WriteBlocks_DMA>
  {
    res = RES_ERROR;
  }
  
  return res;
}
 8000fc4:	3000      	adds	r0, #0
 8000fc6:	bf18      	it	ne
 8000fc8:	2001      	movne	r0, #1
 8000fca:	b003      	add	sp, #12
 8000fcc:	f85d fb04 	ldr.w	pc, [sp], #4

08000fd0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8000fd0:	b510      	push	{r4, lr}
  DRESULT res = RES_ERROR;
  SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000fd2:	4b12      	ldr	r3, [pc, #72]	; (800101c <SD_ioctl+0x4c>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	07db      	lsls	r3, r3, #31
{
 8000fd8:	b096      	sub	sp, #88	; 0x58
 8000fda:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000fdc:	d41c      	bmi.n	8001018 <SD_ioctl+0x48>
  
  switch (cmd)
 8000fde:	2903      	cmp	r1, #3
 8000fe0:	d803      	bhi.n	8000fea <SD_ioctl+0x1a>
 8000fe2:	e8df f001 	tbb	[pc, r1]
 8000fe6:	050e      	.short	0x050e
 8000fe8:	1410      	.short	0x1410
  case GET_BLOCK_SIZE :
    *(DWORD*)buff = BLOCK_SIZE;
    break;
  
  default:
    res = RES_PARERR;
 8000fea:	2004      	movs	r0, #4
  }
  
  return res;
}
 8000fec:	b016      	add	sp, #88	; 0x58
 8000fee:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 8000ff0:	4668      	mov	r0, sp
 8000ff2:	f007 fe97 	bl	8008d24 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.CardCapacity / BLOCK_SIZE;
 8000ff6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8000ff8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8000ffa:	0a5b      	lsrs	r3, r3, #9
 8000ffc:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8001000:	6023      	str	r3, [r4, #0]
    res = RES_OK;
 8001002:	2000      	movs	r0, #0
 8001004:	e7f2      	b.n	8000fec <SD_ioctl+0x1c>
    *(WORD*)buff = BLOCK_SIZE;
 8001006:	f44f 7300 	mov.w	r3, #512	; 0x200
 800100a:	8013      	strh	r3, [r2, #0]
 800100c:	e7f9      	b.n	8001002 <SD_ioctl+0x32>
    *(DWORD*)buff = BLOCK_SIZE;
 800100e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001012:	6013      	str	r3, [r2, #0]
  DRESULT res = RES_ERROR;
 8001014:	2001      	movs	r0, #1
    break;
 8001016:	e7e9      	b.n	8000fec <SD_ioctl+0x1c>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001018:	2003      	movs	r0, #3
 800101a:	e7e7      	b.n	8000fec <SD_ioctl+0x1c>
 800101c:	20000000 	.word	0x20000000

08001020 <disk_status>:
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8001020:	4b03      	ldr	r3, [pc, #12]	; (8001030 <disk_status+0x10>)
 8001022:	181a      	adds	r2, r3, r0
 8001024:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8001028:	7a10      	ldrb	r0, [r2, #8]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	4718      	bx	r3
 8001030:	200004fc 	.word	0x200004fc

08001034 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;
  
  if(disk.is_initialized[pdrv] == 0)
 8001034:	4b06      	ldr	r3, [pc, #24]	; (8001050 <disk_initialize+0x1c>)
 8001036:	5c1a      	ldrb	r2, [r3, r0]
 8001038:	b942      	cbnz	r2, 800104c <disk_initialize+0x18>
  { 
    disk.is_initialized[pdrv] = 1;
 800103a:	2201      	movs	r2, #1
 800103c:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800103e:	181a      	adds	r2, r3, r0
 8001040:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8001044:	7a10      	ldrb	r0, [r2, #8]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4718      	bx	r3
  }
  return stat;
}
 800104c:	2000      	movs	r0, #0
 800104e:	4770      	bx	lr
 8001050:	200004fc 	.word	0x200004fc

08001054 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8001054:	b430      	push	{r4, r5}
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8001056:	4c05      	ldr	r4, [pc, #20]	; (800106c <disk_read+0x18>)
 8001058:	1825      	adds	r5, r4, r0
 800105a:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 800105e:	6860      	ldr	r0, [r4, #4]
 8001060:	6884      	ldr	r4, [r0, #8]
 8001062:	7a28      	ldrb	r0, [r5, #8]
 8001064:	46a4      	mov	ip, r4
  return res;
}
 8001066:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8001068:	4760      	bx	ip
 800106a:	bf00      	nop
 800106c:	200004fc 	.word	0x200004fc

08001070 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8001070:	b430      	push	{r4, r5}
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8001072:	4c05      	ldr	r4, [pc, #20]	; (8001088 <disk_write+0x18>)
 8001074:	1825      	adds	r5, r4, r0
 8001076:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 800107a:	6860      	ldr	r0, [r4, #4]
 800107c:	68c4      	ldr	r4, [r0, #12]
 800107e:	7a28      	ldrb	r0, [r5, #8]
 8001080:	46a4      	mov	ip, r4
  return res;
}
 8001082:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8001084:	4760      	bx	ip
 8001086:	bf00      	nop
 8001088:	200004fc 	.word	0x200004fc

0800108c <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800108c:	4b05      	ldr	r3, [pc, #20]	; (80010a4 <disk_ioctl+0x18>)
{
 800108e:	b410      	push	{r4}
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8001090:	181c      	adds	r4, r3, r0
 8001092:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8001096:	7a20      	ldrb	r0, [r4, #8]
 8001098:	685b      	ldr	r3, [r3, #4]
  return res;
}
 800109a:	f85d 4b04 	ldr.w	r4, [sp], #4
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800109e:	691b      	ldr	r3, [r3, #16]
 80010a0:	4718      	bx	r3
 80010a2:	bf00      	nop
 80010a4:	200004fc 	.word	0x200004fc

080010a8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80010a8:	3801      	subs	r0, #1
 80010aa:	440a      	add	r2, r1
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 80010ac:	4291      	cmp	r1, r2
 80010ae:	d100      	bne.n	80010b2 <mem_cpy+0xa>
		*d++ = *s++;
}
 80010b0:	4770      	bx	lr
		*d++ = *s++;
 80010b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80010b6:	f800 3f01 	strb.w	r3, [r0, #1]!
 80010ba:	e7f7      	b.n	80010ac <mem_cpy+0x4>

080010bc <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 80010bc:	4402      	add	r2, r0
	BYTE *d = (BYTE*)dst;

	while (cnt--)
 80010be:	4290      	cmp	r0, r2
 80010c0:	d100      	bne.n	80010c4 <mem_set+0x8>
		*d++ = (BYTE)val;
}
 80010c2:	4770      	bx	lr
		*d++ = (BYTE)val;
 80010c4:	f800 1b01 	strb.w	r1, [r0], #1
 80010c8:	e7f9      	b.n	80010be <mem_set+0x2>
	...

080010cc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80010cc:	4a17      	ldr	r2, [pc, #92]	; (800112c <chk_lock+0x60>)
 80010ce:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80010d0:	2400      	movs	r4, #0
 80010d2:	4623      	mov	r3, r4
 80010d4:	4616      	mov	r6, r2
		if (Files[i].fs) {	/* Existing entry */
 80010d6:	6815      	ldr	r5, [r2, #0]
 80010d8:	b1c5      	cbz	r5, 800110c <chk_lock+0x40>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 80010da:	f8d0 7200 	ldr.w	r7, [r0, #512]	; 0x200
 80010de:	42bd      	cmp	r5, r7
 80010e0:	d115      	bne.n	800110e <chk_lock+0x42>
 80010e2:	6857      	ldr	r7, [r2, #4]
 80010e4:	f8d0 5208 	ldr.w	r5, [r0, #520]	; 0x208
 80010e8:	42af      	cmp	r7, r5
 80010ea:	d110      	bne.n	800110e <chk_lock+0x42>
				Files[i].clu == dp->sclust &&
 80010ec:	8917      	ldrh	r7, [r2, #8]
 80010ee:	f8b0 5206 	ldrh.w	r5, [r0, #518]	; 0x206
 80010f2:	42af      	cmp	r7, r5
 80010f4:	d10b      	bne.n	800110e <chk_lock+0x42>
	}
	if (i == _FS_LOCK)	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80010f6:	b9b9      	cbnz	r1, 8001128 <chk_lock+0x5c>
 80010f8:	220c      	movs	r2, #12
 80010fa:	fb02 6303 	mla	r3, r2, r3, r6
 80010fe:	895b      	ldrh	r3, [r3, #10]
 8001100:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001104:	bf14      	ite	ne
 8001106:	2000      	movne	r0, #0
 8001108:	2010      	moveq	r0, #16
 800110a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			be = 1;
 800110c:	2401      	movs	r4, #1
	for (i = be = 0; i < _FS_LOCK; i++) {
 800110e:	3301      	adds	r3, #1
 8001110:	2b02      	cmp	r3, #2
 8001112:	f102 020c 	add.w	r2, r2, #12
 8001116:	d1de      	bne.n	80010d6 <chk_lock+0xa>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8001118:	b10c      	cbz	r4, 800111e <chk_lock+0x52>
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800111a:	2000      	movs	r0, #0
 800111c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800111e:	2902      	cmp	r1, #2
 8001120:	bf0c      	ite	eq
 8001122:	2000      	moveq	r0, #0
 8001124:	2012      	movne	r0, #18
 8001126:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8001128:	2010      	movs	r0, #16
 800112a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800112c:	200004e0 	.word	0x200004e0

08001130 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8001130:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001132:	4c20      	ldr	r4, [pc, #128]	; (80011b4 <inc_lock+0x84>)
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->fs &&
 8001134:	f8d0 6200 	ldr.w	r6, [r0, #512]	; 0x200
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8001138:	2300      	movs	r3, #0
 800113a:	4622      	mov	r2, r4
		if (Files[i].fs == dp->fs &&
 800113c:	6825      	ldr	r5, [r4, #0]
 800113e:	42b5      	cmp	r5, r6
 8001140:	d109      	bne.n	8001156 <inc_lock+0x26>
 8001142:	6867      	ldr	r7, [r4, #4]
 8001144:	f8d0 5208 	ldr.w	r5, [r0, #520]	; 0x208
 8001148:	42af      	cmp	r7, r5
 800114a:	d104      	bne.n	8001156 <inc_lock+0x26>
			Files[i].clu == dp->sclust &&
 800114c:	8927      	ldrh	r7, [r4, #8]
 800114e:	f8b0 5206 	ldrh.w	r5, [r0, #518]	; 0x206
 8001152:	42af      	cmp	r7, r5
 8001154:	d022      	beq.n	800119c <inc_lock+0x6c>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8001156:	3301      	adds	r3, #1
 8001158:	2b02      	cmp	r3, #2
 800115a:	f104 040c 	add.w	r4, r4, #12
 800115e:	d1ed      	bne.n	800113c <inc_lock+0xc>
			Files[i].idx == dp->index) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8001160:	6813      	ldr	r3, [r2, #0]
 8001162:	b113      	cbz	r3, 800116a <inc_lock+0x3a>
 8001164:	68d3      	ldr	r3, [r2, #12]
 8001166:	bb1b      	cbnz	r3, 80011b0 <inc_lock+0x80>
 8001168:	2301      	movs	r3, #1
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
		Files[i].fs = dp->fs;
 800116a:	240c      	movs	r4, #12
 800116c:	435c      	muls	r4, r3
 800116e:	1915      	adds	r5, r2, r4
 8001170:	5116      	str	r6, [r2, r4]
		Files[i].clu = dp->sclust;
 8001172:	f8d0 4208 	ldr.w	r4, [r0, #520]	; 0x208
		Files[i].idx = dp->index;
 8001176:	f8b0 0206 	ldrh.w	r0, [r0, #518]	; 0x206
 800117a:	8128      	strh	r0, [r5, #8]
		Files[i].ctr = 0;
 800117c:	2000      	movs	r0, #0
		Files[i].clu = dp->sclust;
 800117e:	606c      	str	r4, [r5, #4]
		Files[i].ctr = 0;
 8001180:	8168      	strh	r0, [r5, #10]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8001182:	b991      	cbnz	r1, 80011aa <inc_lock+0x7a>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8001184:	210c      	movs	r1, #12
 8001186:	fb01 2103 	mla	r1, r1, r3, r2
 800118a:	8949      	ldrh	r1, [r1, #10]
 800118c:	3101      	adds	r1, #1
 800118e:	b289      	uxth	r1, r1
 8001190:	200c      	movs	r0, #12
 8001192:	fb00 2203 	mla	r2, r0, r3, r2

	return i + 1;
 8001196:	1c58      	adds	r0, r3, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8001198:	8151      	strh	r1, [r2, #10]
	return i + 1;
 800119a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800119c:	2900      	cmp	r1, #0
 800119e:	d0f1      	beq.n	8001184 <inc_lock+0x54>
 80011a0:	210c      	movs	r1, #12
 80011a2:	fb01 2103 	mla	r1, r1, r3, r2
 80011a6:	8949      	ldrh	r1, [r1, #10]
 80011a8:	b911      	cbnz	r1, 80011b0 <inc_lock+0x80>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80011aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011ae:	e7ef      	b.n	8001190 <inc_lock+0x60>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80011b0:	2000      	movs	r0, #0
 80011b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011b4:	200004e0 	.word	0x200004e0

080011b8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80011b8:	b530      	push	{r4, r5, lr}
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80011ba:	1e45      	subs	r5, r0, #1
 80011bc:	2d01      	cmp	r5, #1
 80011be:	d811      	bhi.n	80011e4 <dec_lock+0x2c>
		n = Files[i].ctr;
 80011c0:	490a      	ldr	r1, [pc, #40]	; (80011ec <dec_lock+0x34>)
 80011c2:	220c      	movs	r2, #12
 80011c4:	fb02 1305 	mla	r3, r2, r5, r1
 80011c8:	895c      	ldrh	r4, [r3, #10]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
		if (n) n--;					/* Decrement read mode open count */
 80011ca:	f424 7380 	bic.w	r3, r4, #256	; 0x100
 80011ce:	b298      	uxth	r0, r3
 80011d0:	b108      	cbz	r0, 80011d6 <dec_lock+0x1e>
 80011d2:	3c01      	subs	r4, #1
 80011d4:	b2a0      	uxth	r0, r4
		Files[i].ctr = n;
 80011d6:	fb02 f305 	mul.w	r3, r2, r5
 80011da:	18ca      	adds	r2, r1, r3
 80011dc:	8150      	strh	r0, [r2, #10]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80011de:	b918      	cbnz	r0, 80011e8 <dec_lock+0x30>
 80011e0:	50c8      	str	r0, [r1, r3]
 80011e2:	bd30      	pop	{r4, r5, pc}
		res = FR_OK;
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80011e4:	2002      	movs	r0, #2
 80011e6:	bd30      	pop	{r4, r5, pc}
		res = FR_OK;
 80011e8:	2000      	movs	r0, #0
	}
	return res;
}
 80011ea:	bd30      	pop	{r4, r5, pc}
 80011ec:	200004e0 	.word	0x200004e0

080011f0 <clmt_clust>:
)
{
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80011f0:	f8d0 3224 	ldr.w	r3, [r0, #548]	; 0x224
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 80011f4:	f8d0 2200 	ldr.w	r2, [r0, #512]	; 0x200
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80011f8:	3304      	adds	r3, #4
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 80011fa:	0a49      	lsrs	r1, r1, #9
 80011fc:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8001200:	fbb1 f1f2 	udiv	r1, r1, r2
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8001204:	6818      	ldr	r0, [r3, #0]
		if (!ncl) return 0;		/* End of table? (error) */
 8001206:	b130      	cbz	r0, 8001216 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8001208:	4281      	cmp	r1, r0
 800120a:	d302      	bcc.n	8001212 <clmt_clust+0x22>
		cl -= ncl; tbl++;		/* Next fragment */
 800120c:	1a09      	subs	r1, r1, r0
 800120e:	3308      	adds	r3, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8001210:	e7f8      	b.n	8001204 <clmt_clust+0x14>
	}
	return cl + *tbl;	/* Return the cluster number */
 8001212:	6858      	ldr	r0, [r3, #4]
 8001214:	4408      	add	r0, r1
}
 8001216:	4770      	bx	lr

08001218 <get_fileinfo>:
#if _USE_LFN
	WCHAR w, *lfn;
#endif

	p = fno->fname;
	if (dp->sect) {		/* Get SFN */
 8001218:	f8d0 2210 	ldr.w	r2, [r0, #528]	; 0x210
{
 800121c:	b570      	push	{r4, r5, r6, lr}
	p = fno->fname;
 800121e:	f101 0309 	add.w	r3, r1, #9
	if (dp->sect) {		/* Get SFN */
 8001222:	b322      	cbz	r2, 800126e <get_fileinfo+0x56>
		dir = dp->dir;
 8001224:	f8d0 2214 	ldr.w	r2, [r0, #532]	; 0x214
		i = 0;
 8001228:	2400      	movs	r4, #0
 800122a:	1e55      	subs	r5, r2, #1
		while (i < 11) {		/* Copy name body and extension */
			c = (TCHAR)dir[i++];
			if (c == ' ') continue;				/* Skip padding spaces */
			if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
			if (i == 9) *p++ = '.';				/* Insert a . if extension is exist */
 800122c:	262e      	movs	r6, #46	; 0x2e
			c = (TCHAR)dir[i++];
 800122e:	f815 0f01 	ldrb.w	r0, [r5, #1]!
			if (c == ' ') continue;				/* Skip padding spaces */
 8001232:	2820      	cmp	r0, #32
			c = (TCHAR)dir[i++];
 8001234:	f104 0401 	add.w	r4, r4, #1
			if (c == ' ') continue;				/* Skip padding spaces */
 8001238:	d009      	beq.n	800124e <get_fileinfo+0x36>
			if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800123a:	2805      	cmp	r0, #5
 800123c:	bf08      	it	eq
 800123e:	20e5      	moveq	r0, #229	; 0xe5
			if (i == 9) *p++ = '.';				/* Insert a . if extension is exist */
 8001240:	2c09      	cmp	r4, #9
 8001242:	bf04      	itt	eq
 8001244:	701e      	strbeq	r6, [r3, #0]
 8001246:	3301      	addeq	r3, #1
				c = c << 8 | dir[i++];
			c = ff_convert(c, 1);	/* OEM -> Unicode */
			if (!c) c = '?';
#endif
#endif
			*p++ = c;
 8001248:	3301      	adds	r3, #1
 800124a:	f803 0c01 	strb.w	r0, [r3, #-1]
		while (i < 11) {		/* Copy name body and extension */
 800124e:	2c0b      	cmp	r4, #11
 8001250:	d1ed      	bne.n	800122e <get_fileinfo+0x16>
		}
		fno->fattrib = dir[DIR_Attr];				/* Attribute */
 8001252:	7ad0      	ldrb	r0, [r2, #11]
 8001254:	7208      	strb	r0, [r1, #8]
		fno->fsize = LD_DWORD(dir + DIR_FileSize);	/* Size */
 8001256:	69d0      	ldr	r0, [r2, #28]
 8001258:	6008      	str	r0, [r1, #0]
		fno->fdate = LD_WORD(dir + DIR_WrtDate);	/* Date */
 800125a:	7e54      	ldrb	r4, [r2, #25]
 800125c:	7e10      	ldrb	r0, [r2, #24]
 800125e:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
 8001262:	8088      	strh	r0, [r1, #4]
		fno->ftime = LD_WORD(dir + DIR_WrtTime);	/* Time */
 8001264:	7dd0      	ldrb	r0, [r2, #23]
 8001266:	7d92      	ldrb	r2, [r2, #22]
 8001268:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800126c:	80ca      	strh	r2, [r1, #6]
	}
	*p = 0;		/* Terminate SFN string by a \0 */
 800126e:	2200      	movs	r2, #0
 8001270:	701a      	strb	r2, [r3, #0]
 8001272:	bd70      	pop	{r4, r5, r6, pc}

08001274 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8001274:	6802      	ldr	r2, [r0, #0]
{
 8001276:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 8001278:	b152      	cbz	r2, 8001290 <get_ldnumber+0x1c>
 800127a:	4611      	mov	r1, r2
 800127c:	460b      	mov	r3, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800127e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001282:	2c20      	cmp	r4, #32
 8001284:	d90c      	bls.n	80012a0 <get_ldnumber+0x2c>
 8001286:	2c3a      	cmp	r4, #58	; 0x3a
 8001288:	d1f8      	bne.n	800127c <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0'; 
 800128a:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800128c:	428b      	cmp	r3, r1
 800128e:	d002      	beq.n	8001296 <get_ldnumber+0x22>
	int vol = -1;
 8001290:	f04f 30ff 	mov.w	r0, #4294967295
#else
		vol = 0;		/* Drive 0 */
#endif
	}
	return vol;
}
 8001294:	bd10      	pop	{r4, pc}
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8001296:	7812      	ldrb	r2, [r2, #0]
 8001298:	2a30      	cmp	r2, #48	; 0x30
 800129a:	d1f9      	bne.n	8001290 <get_ldnumber+0x1c>
					*path = ++tt;
 800129c:	3301      	adds	r3, #1
 800129e:	6003      	str	r3, [r0, #0]
		vol = 0;		/* Drive 0 */
 80012a0:	2000      	movs	r0, #0
 80012a2:	bd10      	pop	{r4, pc}

080012a4 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 80012a4:	b508      	push	{r3, lr}
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 80012a6:	b190      	cbz	r0, 80012ce <validate+0x2a>
 80012a8:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
 80012ac:	b17b      	cbz	r3, 80012ce <validate+0x2a>
 80012ae:	f893 2200 	ldrb.w	r2, [r3, #512]	; 0x200
 80012b2:	b162      	cbz	r2, 80012ce <validate+0x2a>
 80012b4:	f8b3 1206 	ldrh.w	r1, [r3, #518]	; 0x206
 80012b8:	f8b0 2204 	ldrh.w	r2, [r0, #516]	; 0x204
 80012bc:	4291      	cmp	r1, r2
 80012be:	d106      	bne.n	80012ce <validate+0x2a>
 80012c0:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 80012c4:	f7ff feac 	bl	8001020 <disk_status>
 80012c8:	f010 0001 	ands.w	r0, r0, #1
 80012cc:	d000      	beq.n	80012d0 <validate+0x2c>
		return FR_INVALID_OBJECT;
 80012ce:	2009      	movs	r0, #9

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
}
 80012d0:	bd08      	pop	{r3, pc}

080012d2 <ld_clust.isra.0>:
	cl = LD_WORD(dir + DIR_FstClusLO);
 80012d2:	7eca      	ldrb	r2, [r1, #27]
 80012d4:	7e8b      	ldrb	r3, [r1, #26]
	if (fs->fs_type == FS_FAT32)
 80012d6:	2803      	cmp	r0, #3
	cl = LD_WORD(dir + DIR_FstClusLO);
 80012d8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 80012dc:	bf01      	itttt	eq
 80012de:	7d48      	ldrbeq	r0, [r1, #21]
 80012e0:	7d0a      	ldrbeq	r2, [r1, #20]
 80012e2:	ea42 2200 	orreq.w	r2, r2, r0, lsl #8
 80012e6:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	4770      	bx	lr

080012ee <sync_window.part.2>:
FRESULT sync_window (
 80012ee:	b570      	push	{r4, r5, r6, lr}
		wsect = fs->winsect;	/* Current sector number */
 80012f0:	f8d0 522c 	ldr.w	r5, [r0, #556]	; 0x22c
FRESULT sync_window (
 80012f4:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 80012f6:	4601      	mov	r1, r0
 80012f8:	2301      	movs	r3, #1
 80012fa:	462a      	mov	r2, r5
 80012fc:	f890 0201 	ldrb.w	r0, [r0, #513]	; 0x201
 8001300:	f7ff feb6 	bl	8001070 <disk_write>
 8001304:	b9d0      	cbnz	r0, 800133c <sync_window.part.2+0x4e>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8001306:	f8d4 3220 	ldr.w	r3, [r4, #544]	; 0x220
 800130a:	f8d4 2218 	ldr.w	r2, [r4, #536]	; 0x218
			fs->wflag = 0;
 800130e:	f884 0204 	strb.w	r0, [r4, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8001312:	1aeb      	subs	r3, r5, r3
 8001314:	4293      	cmp	r3, r2
 8001316:	d301      	bcc.n	800131c <sync_window.part.2+0x2e>
	FRESULT res = FR_OK;
 8001318:	2000      	movs	r0, #0
 800131a:	bd70      	pop	{r4, r5, r6, pc}
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800131c:	f894 6203 	ldrb.w	r6, [r4, #515]	; 0x203
 8001320:	2e01      	cmp	r6, #1
 8001322:	d9f9      	bls.n	8001318 <sync_window.part.2+0x2a>
					wsect += fs->fsize;
 8001324:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8001328:	f894 0201 	ldrb.w	r0, [r4, #513]	; 0x201
					wsect += fs->fsize;
 800132c:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 800132e:	462a      	mov	r2, r5
 8001330:	2301      	movs	r3, #1
 8001332:	4621      	mov	r1, r4
 8001334:	f7ff fe9c 	bl	8001070 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8001338:	3e01      	subs	r6, #1
 800133a:	e7f1      	b.n	8001320 <sync_window.part.2+0x32>
			res = FR_DISK_ERR;
 800133c:	2001      	movs	r0, #1
}
 800133e:	bd70      	pop	{r4, r5, r6, pc}

08001340 <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8001340:	f890 3204 	ldrb.w	r3, [r0, #516]	; 0x204
 8001344:	b10b      	cbz	r3, 800134a <sync_window+0xa>
 8001346:	f7ff bfd2 	b.w	80012ee <sync_window.part.2>
}
 800134a:	4618      	mov	r0, r3
 800134c:	4770      	bx	lr

0800134e <sync_fs>:
{
 800134e:	b538      	push	{r3, r4, r5, lr}
 8001350:	4604      	mov	r4, r0
	res = sync_window(fs);
 8001352:	f7ff fff5 	bl	8001340 <sync_window>
 8001356:	4605      	mov	r5, r0
	if (res == FR_OK) {
 8001358:	2800      	cmp	r0, #0
 800135a:	d154      	bne.n	8001406 <sync_fs+0xb8>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800135c:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8001360:	2b03      	cmp	r3, #3
 8001362:	d147      	bne.n	80013f4 <sync_fs+0xa6>
 8001364:	f894 3205 	ldrb.w	r3, [r4, #517]	; 0x205
 8001368:	2b01      	cmp	r3, #1
 800136a:	d143      	bne.n	80013f4 <sync_fs+0xa6>
			mem_set(fs->win.d8, 0, SS(fs));
 800136c:	4601      	mov	r1, r0
 800136e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001372:	4620      	mov	r0, r4
 8001374:	f7ff fea2 	bl	80010bc <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8001378:	2255      	movs	r2, #85	; 0x55
 800137a:	f884 21fe 	strb.w	r2, [r4, #510]	; 0x1fe
 800137e:	22aa      	movs	r2, #170	; 0xaa
 8001380:	f884 21ff 	strb.w	r2, [r4, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8001384:	2252      	movs	r2, #82	; 0x52
 8001386:	7022      	strb	r2, [r4, #0]
 8001388:	7062      	strb	r2, [r4, #1]
 800138a:	2261      	movs	r2, #97	; 0x61
 800138c:	70a2      	strb	r2, [r4, #2]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 800138e:	f884 21e7 	strb.w	r2, [r4, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8001392:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 8001396:	f884 21e8 	strb.w	r2, [r4, #488]	; 0x1e8
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 800139a:	2141      	movs	r1, #65	; 0x41
 800139c:	70e1      	strb	r1, [r4, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 800139e:	f884 11e6 	strb.w	r1, [r4, #486]	; 0x1e6
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 80013a2:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80013a6:	f884 11e9 	strb.w	r1, [r4, #489]	; 0x1e9
 80013aa:	0c11      	lsrs	r1, r2, #16
 80013ac:	0e12      	lsrs	r2, r2, #24
 80013ae:	f884 21eb 	strb.w	r2, [r4, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 80013b2:	f8d4 220c 	ldr.w	r2, [r4, #524]	; 0x20c
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 80013b6:	f884 11ea 	strb.w	r1, [r4, #490]	; 0x1ea
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 80013ba:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80013be:	f884 21ec 	strb.w	r2, [r4, #492]	; 0x1ec
 80013c2:	f884 11ed 	strb.w	r1, [r4, #493]	; 0x1ed
 80013c6:	0c11      	lsrs	r1, r2, #16
 80013c8:	0e12      	lsrs	r2, r2, #24
 80013ca:	f884 21ef 	strb.w	r2, [r4, #495]	; 0x1ef
			fs->winsect = fs->volbase + 1;
 80013ce:	f8d4 221c 	ldr.w	r2, [r4, #540]	; 0x21c
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 80013d2:	f884 11ee 	strb.w	r1, [r4, #494]	; 0x1ee
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 80013d6:	2072      	movs	r0, #114	; 0x72
			fs->winsect = fs->volbase + 1;
 80013d8:	3201      	adds	r2, #1
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 80013da:	f884 01e4 	strb.w	r0, [r4, #484]	; 0x1e4
 80013de:	f884 01e5 	strb.w	r0, [r4, #485]	; 0x1e5
			fs->winsect = fs->volbase + 1;
 80013e2:	f8c4 222c 	str.w	r2, [r4, #556]	; 0x22c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 80013e6:	4621      	mov	r1, r4
 80013e8:	f894 0201 	ldrb.w	r0, [r4, #513]	; 0x201
 80013ec:	f7ff fe40 	bl	8001070 <disk_write>
			fs->fsi_flag = 0;
 80013f0:	f884 5205 	strb.w	r5, [r4, #517]	; 0x205
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 80013f4:	2200      	movs	r2, #0
 80013f6:	4611      	mov	r1, r2
 80013f8:	f894 0201 	ldrb.w	r0, [r4, #513]	; 0x201
 80013fc:	f7ff fe46 	bl	800108c <disk_ioctl>
 8001400:	3000      	adds	r0, #0
 8001402:	bf18      	it	ne
 8001404:	2001      	movne	r0, #1
}
 8001406:	bd38      	pop	{r3, r4, r5, pc}

08001408 <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 8001408:	f8d0 322c 	ldr.w	r3, [r0, #556]	; 0x22c
 800140c:	428b      	cmp	r3, r1
{
 800140e:	b570      	push	{r4, r5, r6, lr}
 8001410:	4606      	mov	r6, r0
 8001412:	460d      	mov	r5, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 8001414:	d013      	beq.n	800143e <move_window+0x36>
		res = sync_window(fs);		/* Write-back changes */
 8001416:	f7ff ff93 	bl	8001340 <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 800141a:	4604      	mov	r4, r0
 800141c:	b968      	cbnz	r0, 800143a <move_window+0x32>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 800141e:	462a      	mov	r2, r5
 8001420:	2301      	movs	r3, #1
 8001422:	4631      	mov	r1, r6
 8001424:	f896 0201 	ldrb.w	r0, [r6, #513]	; 0x201
 8001428:	f7ff fe14 	bl	8001054 <disk_read>
 800142c:	2800      	cmp	r0, #0
				res = FR_DISK_ERR;
 800142e:	bf1c      	itt	ne
 8001430:	f04f 35ff 	movne.w	r5, #4294967295
 8001434:	2401      	movne	r4, #1
			fs->winsect = sector;
 8001436:	f8c6 522c 	str.w	r5, [r6, #556]	; 0x22c
}
 800143a:	4620      	mov	r0, r4
 800143c:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_OK;
 800143e:	2400      	movs	r4, #0
 8001440:	e7fb      	b.n	800143a <move_window+0x32>
	...

08001444 <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8001444:	2300      	movs	r3, #0
{
 8001446:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8001448:	f880 3204 	strb.w	r3, [r0, #516]	; 0x204
 800144c:	f04f 33ff 	mov.w	r3, #4294967295
 8001450:	f8c0 322c 	str.w	r3, [r0, #556]	; 0x22c
{
 8001454:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8001456:	f7ff ffd7 	bl	8001408 <move_window>
 800145a:	b9c0      	cbnz	r0, 800148e <check_fs+0x4a>
	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 800145c:	f894 21ff 	ldrb.w	r2, [r4, #511]	; 0x1ff
 8001460:	f894 31fe 	ldrb.w	r3, [r4, #510]	; 0x1fe
 8001464:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001468:	f64a 2255 	movw	r2, #43605	; 0xaa55
 800146c:	4293      	cmp	r3, r2
 800146e:	d110      	bne.n	8001492 <check_fs+0x4e>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8001470:	f8d4 3036 	ldr.w	r3, [r4, #54]	; 0x36
 8001474:	4a08      	ldr	r2, [pc, #32]	; (8001498 <check_fs+0x54>)
 8001476:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800147a:	4293      	cmp	r3, r2
 800147c:	d00a      	beq.n	8001494 <check_fs+0x50>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 800147e:	f8d4 0052 	ldr.w	r0, [r4, #82]	; 0x52
 8001482:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		return 3;
 8001486:	1a80      	subs	r0, r0, r2
 8001488:	bf18      	it	ne
 800148a:	2001      	movne	r0, #1
 800148c:	bd10      	pop	{r4, pc}
 800148e:	2003      	movs	r0, #3
 8001490:	bd10      	pop	{r4, pc}
		return 2;
 8001492:	2002      	movs	r0, #2
}
 8001494:	bd10      	pop	{r4, pc}
 8001496:	bf00      	nop
 8001498:	00544146 	.word	0x00544146

0800149c <find_volume>:
{
 800149c:	b5f0      	push	{r4, r5, r6, r7, lr}
	*rfs = 0;
 800149e:	2300      	movs	r3, #0
 80014a0:	6003      	str	r3, [r0, #0]
{
 80014a2:	b085      	sub	sp, #20
 80014a4:	4607      	mov	r7, r0
	vol = get_ldnumber(path);
 80014a6:	4608      	mov	r0, r1
{
 80014a8:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 80014aa:	f7ff fee3 	bl	8001274 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 80014ae:	1e06      	subs	r6, r0, #0
 80014b0:	f2c0 8123 	blt.w	80016fa <find_volume+0x25e>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80014b4:	4b95      	ldr	r3, [pc, #596]	; (800170c <find_volume+0x270>)
 80014b6:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80014ba:	2c00      	cmp	r4, #0
 80014bc:	f000 811f 	beq.w	80016fe <find_volume+0x262>
	*rfs = fs;							/* Return pointer to the file system object */
 80014c0:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80014c2:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 80014c6:	b173      	cbz	r3, 80014e6 <find_volume+0x4a>
		stat = disk_status(fs->drv);
 80014c8:	f894 0201 	ldrb.w	r0, [r4, #513]	; 0x201
 80014cc:	f7ff fda8 	bl	8001020 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80014d0:	07c7      	lsls	r7, r0, #31
 80014d2:	d408      	bmi.n	80014e6 <find_volume+0x4a>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 80014d4:	2d00      	cmp	r5, #0
 80014d6:	f000 8114 	beq.w	8001702 <find_volume+0x266>
 80014da:	f010 0004 	ands.w	r0, r0, #4
 80014de:	d000      	beq.n	80014e2 <find_volume+0x46>
				return FR_WRITE_PROTECTED;
 80014e0:	200a      	movs	r0, #10
}
 80014e2:	b005      	add	sp, #20
 80014e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 80014e6:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80014e8:	b2f0      	uxtb	r0, r6
	fs->fs_type = 0;					/* Clear the file system object */
 80014ea:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80014ee:	f884 0201 	strb.w	r0, [r4, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80014f2:	f7ff fd9f 	bl	8001034 <disk_initialize>
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 80014f6:	07c1      	lsls	r1, r0, #31
 80014f8:	f100 8105 	bmi.w	8001706 <find_volume+0x26a>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 80014fc:	b10d      	cbz	r5, 8001502 <find_volume+0x66>
 80014fe:	0742      	lsls	r2, r0, #29
 8001500:	d4ee      	bmi.n	80014e0 <find_volume+0x44>
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8001502:	2100      	movs	r1, #0
 8001504:	4620      	mov	r0, r4
 8001506:	f7ff ff9d 	bl	8001444 <check_fs>
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 800150a:	2801      	cmp	r0, #1
 800150c:	f040 80dc 	bne.w	80016c8 <find_volume+0x22c>
 8001510:	f504 71e3 	add.w	r1, r4, #454	; 0x1c6
 8001514:	2200      	movs	r2, #0
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8001516:	f811 3c04 	ldrb.w	r3, [r1, #-4]
 800151a:	b103      	cbz	r3, 800151e <find_volume+0x82>
 800151c:	680b      	ldr	r3, [r1, #0]
 800151e:	f84d 3022 	str.w	r3, [sp, r2, lsl #2]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8001522:	3201      	adds	r2, #1
 8001524:	2a04      	cmp	r2, #4
 8001526:	f101 0110 	add.w	r1, r1, #16
 800152a:	d1f4      	bne.n	8001516 <find_volume+0x7a>
 800152c:	2600      	movs	r6, #0
			bsect = br[i];
 800152e:	f85d 5026 	ldr.w	r5, [sp, r6, lsl #2]
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8001532:	2d00      	cmp	r5, #0
 8001534:	f000 80bf 	beq.w	80016b6 <find_volume+0x21a>
 8001538:	4629      	mov	r1, r5
 800153a:	4620      	mov	r0, r4
 800153c:	f7ff ff82 	bl	8001444 <check_fs>
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8001540:	2800      	cmp	r0, #0
 8001542:	f040 80b9 	bne.w	80016b8 <find_volume+0x21c>
	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8001546:	7b22      	ldrb	r2, [r4, #12]
 8001548:	7ae3      	ldrb	r3, [r4, #11]
 800154a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800154e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001552:	f040 80bc 	bne.w	80016ce <find_volume+0x232>
	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8001556:	7de3      	ldrb	r3, [r4, #23]
	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8001558:	7c20      	ldrb	r0, [r4, #16]
	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 800155a:	7da1      	ldrb	r1, [r4, #22]
	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 800155c:	f884 0203 	strb.w	r0, [r4, #515]	; 0x203
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8001560:	ea51 2103 	orrs.w	r1, r1, r3, lsl #8
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8001564:	f100 33ff 	add.w	r3, r0, #4294967295
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8001568:	bf08      	it	eq
 800156a:	6a61      	ldreq	r1, [r4, #36]	; 0x24
	fs->fsize = fasize;
 800156c:	f8c4 1218 	str.w	r1, [r4, #536]	; 0x218
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8001570:	2b01      	cmp	r3, #1
 8001572:	f200 80ac 	bhi.w	80016ce <find_volume+0x232>
	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8001576:	7b66      	ldrb	r6, [r4, #13]
 8001578:	f884 6202 	strb.w	r6, [r4, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 800157c:	2e00      	cmp	r6, #0
 800157e:	f000 80a6 	beq.w	80016ce <find_volume+0x232>
 8001582:	1e73      	subs	r3, r6, #1
 8001584:	4233      	tst	r3, r6
 8001586:	f040 80a2 	bne.w	80016ce <find_volume+0x232>
	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 800158a:	7ca3      	ldrb	r3, [r4, #18]
 800158c:	7c67      	ldrb	r7, [r4, #17]
 800158e:	ea47 2703 	orr.w	r7, r7, r3, lsl #8
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8001592:	073b      	lsls	r3, r7, #28
	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8001594:	f8a4 7208 	strh.w	r7, [r4, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8001598:	f040 8099 	bne.w	80016ce <find_volume+0x232>
	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 800159c:	7d22      	ldrb	r2, [r4, #20]
 800159e:	7ce3      	ldrb	r3, [r4, #19]
	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 80015a0:	f894 e00f 	ldrb.w	lr, [r4, #15]
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 80015a4:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 80015a8:	7ba2      	ldrb	r2, [r4, #14]
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 80015aa:	bf08      	it	eq
 80015ac:	6a23      	ldreq	r3, [r4, #32]
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 80015ae:	ea52 220e 	orrs.w	r2, r2, lr, lsl #8
 80015b2:	f000 808c 	beq.w	80016ce <find_volume+0x232>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 80015b6:	fb01 fe00 	mul.w	lr, r1, r0
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 80015ba:	eb02 1017 	add.w	r0, r2, r7, lsr #4
 80015be:	4470      	add	r0, lr
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80015c0:	4283      	cmp	r3, r0
 80015c2:	f0c0 8084 	bcc.w	80016ce <find_volume+0x232>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 80015c6:	1a1b      	subs	r3, r3, r0
 80015c8:	fbb3 f3f6 	udiv	r3, r3, r6
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d07e      	beq.n	80016ce <find_volume+0x232>
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 80015d0:	f640 76f5 	movw	r6, #4085	; 0xff5
 80015d4:	42b3      	cmp	r3, r6
 80015d6:	d97e      	bls.n	80016d6 <find_volume+0x23a>
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 80015d8:	f64f 76f5 	movw	r6, #65525	; 0xfff5
 80015dc:	42b3      	cmp	r3, r6
 80015de:	bf94      	ite	ls
 80015e0:	2602      	movls	r6, #2
 80015e2:	2603      	movhi	r6, #3
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 80015e4:	3302      	adds	r3, #2
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 80015e6:	442a      	add	r2, r5
	fs->database = bsect + sysect;						/* Data start sector */
 80015e8:	4428      	add	r0, r5
	if (fmt == FS_FAT32) {
 80015ea:	2e03      	cmp	r6, #3
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 80015ec:	f8c4 3214 	str.w	r3, [r4, #532]	; 0x214
	fs->volbase = bsect;								/* Volume start sector */
 80015f0:	f8c4 521c 	str.w	r5, [r4, #540]	; 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 80015f4:	f8c4 2220 	str.w	r2, [r4, #544]	; 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 80015f8:	f8c4 0228 	str.w	r0, [r4, #552]	; 0x228
	if (fmt == FS_FAT32) {
 80015fc:	d16d      	bne.n	80016da <find_volume+0x23e>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 80015fe:	2f00      	cmp	r7, #0
 8001600:	d165      	bne.n	80016ce <find_volume+0x232>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 8001602:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001604:	f8c4 2224 	str.w	r2, [r4, #548]	; 0x224
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8001608:	009b      	lsls	r3, r3, #2
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 800160a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800160e:	ebb1 2f53 	cmp.w	r1, r3, lsr #9
 8001612:	d35c      	bcc.n	80016ce <find_volume+0x232>
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8001614:	f04f 33ff 	mov.w	r3, #4294967295
 8001618:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
 800161c:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8001620:	2e03      	cmp	r6, #3
	fs->fsi_flag = 0x80;
 8001622:	f04f 0380 	mov.w	r3, #128	; 0x80
 8001626:	f884 3205 	strb.w	r3, [r4, #517]	; 0x205
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 800162a:	d12d      	bne.n	8001688 <find_volume+0x1ec>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 800162c:	f894 2031 	ldrb.w	r2, [r4, #49]	; 0x31
 8001630:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8001634:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001638:	2b01      	cmp	r3, #1
 800163a:	d125      	bne.n	8001688 <find_volume+0x1ec>
		&& move_window(fs, bsect + 1) == FR_OK)
 800163c:	1c69      	adds	r1, r5, #1
 800163e:	4620      	mov	r0, r4
 8001640:	f7ff fee2 	bl	8001408 <move_window>
 8001644:	bb00      	cbnz	r0, 8001688 <find_volume+0x1ec>
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8001646:	f894 21ff 	ldrb.w	r2, [r4, #511]	; 0x1ff
 800164a:	f894 31fe 	ldrb.w	r3, [r4, #510]	; 0x1fe
		fs->fsi_flag = 0;
 800164e:	f884 0205 	strb.w	r0, [r4, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8001652:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001656:	f64a 2255 	movw	r2, #43605	; 0xaa55
 800165a:	4293      	cmp	r3, r2
 800165c:	d114      	bne.n	8001688 <find_volume+0x1ec>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 800165e:	6822      	ldr	r2, [r4, #0]
 8001660:	4b2b      	ldr	r3, [pc, #172]	; (8001710 <find_volume+0x274>)
 8001662:	429a      	cmp	r2, r3
 8001664:	d110      	bne.n	8001688 <find_volume+0x1ec>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 8001666:	f103 53ff 	add.w	r3, r3, #534773760	; 0x1fe00000
 800166a:	f8d4 21e4 	ldr.w	r2, [r4, #484]	; 0x1e4
 800166e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001672:	3320      	adds	r3, #32
 8001674:	429a      	cmp	r2, r3
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8001676:	bf01      	itttt	eq
 8001678:	f8d4 31e8 	ldreq.w	r3, [r4, #488]	; 0x1e8
 800167c:	f8c4 3210 	streq.w	r3, [r4, #528]	; 0x210
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 8001680:	f8d4 31ec 	ldreq.w	r3, [r4, #492]	; 0x1ec
 8001684:	f8c4 320c 	streq.w	r3, [r4, #524]	; 0x20c
	fs->id = ++Fsid;	/* File system mount ID */
 8001688:	4a22      	ldr	r2, [pc, #136]	; (8001714 <find_volume+0x278>)
	fs->fs_type = fmt;	/* FAT sub-type */
 800168a:	f884 6200 	strb.w	r6, [r4, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 800168e:	8813      	ldrh	r3, [r2, #0]
 8001690:	3301      	adds	r3, #1
 8001692:	b29b      	uxth	r3, r3
 8001694:	8013      	strh	r3, [r2, #0]
 8001696:	f8a4 3206 	strh.w	r3, [r4, #518]	; 0x206
		if (Files[i].fs == fs) Files[i].fs = 0;
 800169a:	4b1f      	ldr	r3, [pc, #124]	; (8001718 <find_volume+0x27c>)
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	4294      	cmp	r4, r2
 80016a0:	bf04      	itt	eq
 80016a2:	2200      	moveq	r2, #0
 80016a4:	601a      	streq	r2, [r3, #0]
 80016a6:	68da      	ldr	r2, [r3, #12]
 80016a8:	4294      	cmp	r4, r2
 80016aa:	f04f 0000 	mov.w	r0, #0
 80016ae:	f47f af18 	bne.w	80014e2 <find_volume+0x46>
 80016b2:	60d8      	str	r0, [r3, #12]
 80016b4:	e715      	b.n	80014e2 <find_volume+0x46>
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 80016b6:	2002      	movs	r0, #2
		} while (!LD2PT(vol) && fmt && ++i < 4);
 80016b8:	3601      	adds	r6, #1
 80016ba:	2e04      	cmp	r6, #4
 80016bc:	f47f af37 	bne.w	800152e <find_volume+0x92>
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80016c0:	2803      	cmp	r0, #3
 80016c2:	d104      	bne.n	80016ce <find_volume+0x232>
 80016c4:	2001      	movs	r0, #1
 80016c6:	e70c      	b.n	80014e2 <find_volume+0x46>
 80016c8:	2803      	cmp	r0, #3
 80016ca:	d0fb      	beq.n	80016c4 <find_volume+0x228>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 80016cc:	b108      	cbz	r0, 80016d2 <find_volume+0x236>
 80016ce:	200d      	movs	r0, #13
 80016d0:	e707      	b.n	80014e2 <find_volume+0x46>
	bsect = 0;
 80016d2:	4605      	mov	r5, r0
 80016d4:	e737      	b.n	8001546 <find_volume+0xaa>
	fmt = FS_FAT12;
 80016d6:	2601      	movs	r6, #1
 80016d8:	e784      	b.n	80015e4 <find_volume+0x148>
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80016da:	2f00      	cmp	r7, #0
 80016dc:	d0f7      	beq.n	80016ce <find_volume+0x232>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80016de:	4472      	add	r2, lr
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80016e0:	2e02      	cmp	r6, #2
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80016e2:	f8c4 2224 	str.w	r2, [r4, #548]	; 0x224
 80016e6:	ea4f 0243 	mov.w	r2, r3, lsl #1
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80016ea:	bf1b      	ittet	ne
 80016ec:	18d2      	addne	r2, r2, r3
 80016ee:	f003 0301 	andne.w	r3, r3, #1
 80016f2:	4613      	moveq	r3, r2
 80016f4:	eb03 0352 	addne.w	r3, r3, r2, lsr #1
 80016f8:	e787      	b.n	800160a <find_volume+0x16e>
	if (vol < 0) return FR_INVALID_DRIVE;
 80016fa:	200b      	movs	r0, #11
 80016fc:	e6f1      	b.n	80014e2 <find_volume+0x46>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80016fe:	200c      	movs	r0, #12
 8001700:	e6ef      	b.n	80014e2 <find_volume+0x46>
			return FR_OK;				/* The file system object is valid */
 8001702:	4628      	mov	r0, r5
 8001704:	e6ed      	b.n	80014e2 <find_volume+0x46>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8001706:	2003      	movs	r0, #3
 8001708:	e6eb      	b.n	80014e2 <find_volume+0x46>
 800170a:	bf00      	nop
 800170c:	200004dc 	.word	0x200004dc
 8001710:	41615252 	.word	0x41615252
 8001714:	200004f8 	.word	0x200004f8
 8001718:	200004e0 	.word	0x200004e0

0800171c <clust2sect>:
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800171c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
	clst -= 2;
 8001720:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8001722:	3b02      	subs	r3, #2
 8001724:	4299      	cmp	r1, r3
	return clst * fs->csize + fs->database;
 8001726:	bf3d      	ittte	cc
 8001728:	f890 3202 	ldrbcc.w	r3, [r0, #514]	; 0x202
 800172c:	f8d0 0228 	ldrcc.w	r0, [r0, #552]	; 0x228
 8001730:	fb01 0003 	mlacc	r0, r1, r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8001734:	2000      	movcs	r0, #0
}
 8001736:	4770      	bx	lr

08001738 <get_fat>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8001738:	2901      	cmp	r1, #1
{
 800173a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800173c:	4606      	mov	r6, r0
 800173e:	460d      	mov	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8001740:	d959      	bls.n	80017f6 <get_fat+0xbe>
 8001742:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8001746:	4299      	cmp	r1, r3
 8001748:	d255      	bcs.n	80017f6 <get_fat+0xbe>
		switch (fs->fs_type) {
 800174a:	f890 3200 	ldrb.w	r3, [r0, #512]	; 0x200
 800174e:	2b02      	cmp	r3, #2
 8001750:	d027      	beq.n	80017a2 <get_fat+0x6a>
 8001752:	2b03      	cmp	r3, #3
 8001754:	d036      	beq.n	80017c4 <get_fat+0x8c>
 8001756:	2b01      	cmp	r3, #1
 8001758:	d14d      	bne.n	80017f6 <get_fat+0xbe>
			bc = (UINT)clst; bc += bc / 2;
 800175a:	eb01 0451 	add.w	r4, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800175e:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 8001762:	eb01 2154 	add.w	r1, r1, r4, lsr #9
 8001766:	f7ff fe4f 	bl	8001408 <move_window>
 800176a:	b110      	cbz	r0, 8001772 <get_fat+0x3a>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800176c:	f04f 30ff 	mov.w	r0, #4294967295
 8001770:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001772:	f8d6 1220 	ldr.w	r1, [r6, #544]	; 0x220
			wc = fs->win.d8[bc++ % SS(fs)];
 8001776:	1c67      	adds	r7, r4, #1
 8001778:	f3c4 0408 	ubfx	r4, r4, #0, #9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800177c:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 8001780:	4630      	mov	r0, r6
			wc = fs->win.d8[bc++ % SS(fs)];
 8001782:	5d34      	ldrb	r4, [r6, r4]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001784:	f7ff fe40 	bl	8001408 <move_window>
 8001788:	2800      	cmp	r0, #0
 800178a:	d1ef      	bne.n	800176c <get_fat+0x34>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 800178c:	f3c7 0708 	ubfx	r7, r7, #0, #9
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8001790:	07eb      	lsls	r3, r5, #31
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8001792:	5df0      	ldrb	r0, [r6, r7]
 8001794:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8001798:	bf4c      	ite	mi
 800179a:	0900      	lsrmi	r0, r0, #4
 800179c:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 80017a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80017a2:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 80017a6:	eb01 2115 	add.w	r1, r1, r5, lsr #8
 80017aa:	f7ff fe2d 	bl	8001408 <move_window>
 80017ae:	2800      	cmp	r0, #0
 80017b0:	d1dc      	bne.n	800176c <get_fat+0x34>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 80017b2:	006d      	lsls	r5, r5, #1
 80017b4:	f405 75ff 	and.w	r5, r5, #510	; 0x1fe
			val = LD_WORD(p);
 80017b8:	1973      	adds	r3, r6, r5
 80017ba:	5d70      	ldrb	r0, [r6, r5]
 80017bc:	785b      	ldrb	r3, [r3, #1]
 80017be:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 80017c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80017c4:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 80017c8:	eb01 11d5 	add.w	r1, r1, r5, lsr #7
 80017cc:	f7ff fe1c 	bl	8001408 <move_window>
 80017d0:	2800      	cmp	r0, #0
 80017d2:	d1cb      	bne.n	800176c <get_fat+0x34>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 80017d4:	00ad      	lsls	r5, r5, #2
 80017d6:	f405 75fe 	and.w	r5, r5, #508	; 0x1fc
 80017da:	1973      	adds	r3, r6, r5
			val = LD_DWORD(p) & 0x0FFFFFFF;
 80017dc:	7898      	ldrb	r0, [r3, #2]
 80017de:	78da      	ldrb	r2, [r3, #3]
 80017e0:	785b      	ldrb	r3, [r3, #1]
 80017e2:	0400      	lsls	r0, r0, #16
 80017e4:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 80017e8:	5d72      	ldrb	r2, [r6, r5]
 80017ea:	4310      	orrs	r0, r2
 80017ec:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 80017f0:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 80017f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			val = 1;	/* Internal error */
 80017f6:	2001      	movs	r0, #1
}
 80017f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080017fa <dir_sdi>:
	clst = dp->sclust;		/* Table start cluster (0:root) */
 80017fa:	f8d0 2208 	ldr.w	r2, [r0, #520]	; 0x208
{
 80017fe:	b570      	push	{r4, r5, r6, lr}
 8001800:	4604      	mov	r4, r0
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8001802:	2a01      	cmp	r2, #1
{
 8001804:	460d      	mov	r5, r1
	dp->index = (WORD)idx;	/* Current index */
 8001806:	f8a4 1206 	strh.w	r1, [r4, #518]	; 0x206
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 800180a:	d101      	bne.n	8001810 <dir_sdi+0x16>
		return FR_INT_ERR;
 800180c:	2002      	movs	r0, #2
 800180e:	bd70      	pop	{r4, r5, r6, pc}
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8001810:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
 8001814:	f8d3 1214 	ldr.w	r1, [r3, #532]	; 0x214
 8001818:	428a      	cmp	r2, r1
 800181a:	d2f7      	bcs.n	800180c <dir_sdi+0x12>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 800181c:	b9f2      	cbnz	r2, 800185c <dir_sdi+0x62>
 800181e:	f893 1200 	ldrb.w	r1, [r3, #512]	; 0x200
 8001822:	2903      	cmp	r1, #3
 8001824:	d102      	bne.n	800182c <dir_sdi+0x32>
		clst = dp->fs->dirbase;
 8001826:	f8d3 1224 	ldr.w	r1, [r3, #548]	; 0x224
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800182a:	b9c1      	cbnz	r1, 800185e <dir_sdi+0x64>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 800182c:	f8b3 1208 	ldrh.w	r1, [r3, #520]	; 0x208
 8001830:	428d      	cmp	r5, r1
 8001832:	d2eb      	bcs.n	800180c <dir_sdi+0x12>
		sect = dp->fs->dirbase;
 8001834:	f8d3 0224 	ldr.w	r0, [r3, #548]	; 0x224
	dp->clust = clst;	/* Current cluster# */
 8001838:	f8c4 220c 	str.w	r2, [r4, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 800183c:	2800      	cmp	r0, #0
 800183e:	d0e5      	beq.n	800180c <dir_sdi+0x12>
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8001840:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8001844:	eb00 1015 	add.w	r0, r0, r5, lsr #4
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8001848:	f005 050f 	and.w	r5, r5, #15
 800184c:	eb03 1545 	add.w	r5, r3, r5, lsl #5
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8001850:	f8c4 0210 	str.w	r0, [r4, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8001854:	f8c4 5214 	str.w	r5, [r4, #532]	; 0x214
	return FR_OK;
 8001858:	2000      	movs	r0, #0
 800185a:	bd70      	pop	{r4, r5, r6, pc}
 800185c:	4611      	mov	r1, r2
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 800185e:	f893 6202 	ldrb.w	r6, [r3, #514]	; 0x202
		while (idx >= ic) {	/* Follow cluster chain */
 8001862:	460a      	mov	r2, r1
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8001864:	0136      	lsls	r6, r6, #4
		while (idx >= ic) {	/* Follow cluster chain */
 8001866:	42b5      	cmp	r5, r6
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8001868:	4611      	mov	r1, r2
 800186a:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
		while (idx >= ic) {	/* Follow cluster chain */
 800186e:	d202      	bcs.n	8001876 <dir_sdi+0x7c>
		sect = clust2sect(dp->fs, clst);
 8001870:	f7ff ff54 	bl	800171c <clust2sect>
 8001874:	e7e0      	b.n	8001838 <dir_sdi+0x3e>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8001876:	f7ff ff5f 	bl	8001738 <get_fat>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800187a:	1c43      	adds	r3, r0, #1
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 800187c:	4602      	mov	r2, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800187e:	d009      	beq.n	8001894 <dir_sdi+0x9a>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8001880:	2801      	cmp	r0, #1
 8001882:	d9c3      	bls.n	800180c <dir_sdi+0x12>
 8001884:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 8001888:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800188c:	4298      	cmp	r0, r3
 800188e:	d2bd      	bcs.n	800180c <dir_sdi+0x12>
			idx -= ic;
 8001890:	1bad      	subs	r5, r5, r6
 8001892:	e7e8      	b.n	8001866 <dir_sdi+0x6c>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8001894:	2001      	movs	r0, #1
}
 8001896:	bd70      	pop	{r4, r5, r6, pc}

08001898 <dir_remove>:
{
 8001898:	b510      	push	{r4, lr}
	res = dir_sdi(dp, dp->index);
 800189a:	f8b0 1206 	ldrh.w	r1, [r0, #518]	; 0x206
{
 800189e:	4604      	mov	r4, r0
	res = dir_sdi(dp, dp->index);
 80018a0:	f7ff ffab 	bl	80017fa <dir_sdi>
	if (res == FR_OK) {
 80018a4:	4603      	mov	r3, r0
 80018a6:	b9b0      	cbnz	r0, 80018d6 <dir_remove+0x3e>
		res = move_window(dp->fs, dp->sect);
 80018a8:	f8d4 1210 	ldr.w	r1, [r4, #528]	; 0x210
 80018ac:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 80018b0:	f7ff fdaa 	bl	8001408 <move_window>
		if (res == FR_OK) {
 80018b4:	4603      	mov	r3, r0
 80018b6:	b970      	cbnz	r0, 80018d6 <dir_remove+0x3e>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clear and mark the entry "deleted" */
 80018b8:	4601      	mov	r1, r0
 80018ba:	2220      	movs	r2, #32
 80018bc:	f8d4 0214 	ldr.w	r0, [r4, #532]	; 0x214
 80018c0:	f7ff fbfc 	bl	80010bc <mem_set>
			*dp->dir = DDEM;
 80018c4:	f8d4 2214 	ldr.w	r2, [r4, #532]	; 0x214
 80018c8:	21e5      	movs	r1, #229	; 0xe5
 80018ca:	7011      	strb	r1, [r2, #0]
			dp->fs->wflag = 1;
 80018cc:	f8d4 2200 	ldr.w	r2, [r4, #512]	; 0x200
 80018d0:	2101      	movs	r1, #1
 80018d2:	f882 1204 	strb.w	r1, [r2, #516]	; 0x204
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	bd10      	pop	{r4, pc}

080018da <put_fat>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80018da:	2901      	cmp	r1, #1
{
 80018dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80018e0:	4605      	mov	r5, r0
 80018e2:	460c      	mov	r4, r1
 80018e4:	4616      	mov	r6, r2
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80018e6:	d96f      	bls.n	80019c8 <put_fat+0xee>
 80018e8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80018ec:	4299      	cmp	r1, r3
 80018ee:	d26b      	bcs.n	80019c8 <put_fat+0xee>
		switch (fs->fs_type) {
 80018f0:	f890 3200 	ldrb.w	r3, [r0, #512]	; 0x200
 80018f4:	2b02      	cmp	r3, #2
 80018f6:	d03d      	beq.n	8001974 <put_fat+0x9a>
 80018f8:	2b03      	cmp	r3, #3
 80018fa:	d04b      	beq.n	8001994 <put_fat+0xba>
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	d163      	bne.n	80019c8 <put_fat+0xee>
			bc = (UINT)clst; bc += bc / 2;
 8001900:	eb01 0751 	add.w	r7, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8001904:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 8001908:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 800190c:	f7ff fd7c 	bl	8001408 <move_window>
			if (res != FR_OK) break;
 8001910:	2800      	cmp	r0, #0
 8001912:	d15a      	bne.n	80019ca <put_fat+0xf0>
			p = &fs->win.d8[bc++ % SS(fs)];
 8001914:	f107 0801 	add.w	r8, r7, #1
 8001918:	f3c7 0708 	ubfx	r7, r7, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800191c:	f014 0401 	ands.w	r4, r4, #1
 8001920:	bf1f      	itttt	ne
 8001922:	5deb      	ldrbne	r3, [r5, r7]
 8001924:	f003 020f 	andne.w	r2, r3, #15
 8001928:	0133      	lslne	r3, r6, #4
 800192a:	f003 03f0 	andne.w	r3, r3, #240	; 0xf0
 800192e:	bf14      	ite	ne
 8001930:	4313      	orrne	r3, r2
 8001932:	b2f3      	uxtbeq	r3, r6
 8001934:	55eb      	strb	r3, [r5, r7]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8001936:	f8d5 1220 	ldr.w	r1, [r5, #544]	; 0x220
			fs->wflag = 1;
 800193a:	2301      	movs	r3, #1
 800193c:	f885 3204 	strb.w	r3, [r5, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8001940:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 8001944:	4628      	mov	r0, r5
 8001946:	f7ff fd5f 	bl	8001408 <move_window>
			if (res != FR_OK) break;
 800194a:	bbf0      	cbnz	r0, 80019ca <put_fat+0xf0>
			p = &fs->win.d8[bc % SS(fs)];
 800194c:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8001950:	b144      	cbz	r4, 8001964 <put_fat+0x8a>
 8001952:	f3c6 1207 	ubfx	r2, r6, #4, #8
 8001956:	f805 2008 	strb.w	r2, [r5, r8]
			fs->wflag = 1;
 800195a:	2301      	movs	r3, #1
 800195c:	f885 3204 	strb.w	r3, [r5, #516]	; 0x204
 8001960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8001964:	f815 2008 	ldrb.w	r2, [r5, r8]
 8001968:	f3c6 2603 	ubfx	r6, r6, #8, #4
 800196c:	f022 020f 	bic.w	r2, r2, #15
 8001970:	4332      	orrs	r2, r6
 8001972:	e7f0      	b.n	8001956 <put_fat+0x7c>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8001974:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 8001978:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800197c:	f7ff fd44 	bl	8001408 <move_window>
			if (res != FR_OK) break;
 8001980:	bb18      	cbnz	r0, 80019ca <put_fat+0xf0>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8001982:	0064      	lsls	r4, r4, #1
 8001984:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
			ST_WORD(p, (WORD)val);
 8001988:	f3c6 2207 	ubfx	r2, r6, #8, #8
 800198c:	552e      	strb	r6, [r5, r4]
 800198e:	442c      	add	r4, r5
 8001990:	7062      	strb	r2, [r4, #1]
 8001992:	e7e2      	b.n	800195a <put_fat+0x80>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8001994:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 8001998:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800199c:	f7ff fd34 	bl	8001408 <move_window>
			if (res != FR_OK) break;
 80019a0:	b998      	cbnz	r0, 80019ca <put_fat+0xf0>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 80019a2:	00a4      	lsls	r4, r4, #2
 80019a4:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 80019a8:	1929      	adds	r1, r5, r4
			val |= LD_DWORD(p) & 0xF0000000;
 80019aa:	78cb      	ldrb	r3, [r1, #3]
 80019ac:	061b      	lsls	r3, r3, #24
 80019ae:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80019b2:	ea43 0206 	orr.w	r2, r3, r6
			ST_DWORD(p, val);
 80019b6:	f3c2 2307 	ubfx	r3, r2, #8, #8
 80019ba:	552a      	strb	r2, [r5, r4]
 80019bc:	704b      	strb	r3, [r1, #1]
 80019be:	0c13      	lsrs	r3, r2, #16
 80019c0:	0e12      	lsrs	r2, r2, #24
 80019c2:	708b      	strb	r3, [r1, #2]
 80019c4:	70ca      	strb	r2, [r1, #3]
 80019c6:	e7c8      	b.n	800195a <put_fat+0x80>
			res = FR_INT_ERR;
 80019c8:	2002      	movs	r0, #2
}
 80019ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080019ce <create_chain>:
{
 80019ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019d0:	4605      	mov	r5, r0
	if (clst == 0) {		/* Create a new chain */
 80019d2:	460f      	mov	r7, r1
 80019d4:	b989      	cbnz	r1, 80019fa <create_chain+0x2c>
		scl = fs->last_clust;			/* Get suggested start point */
 80019d6:	f8d0 620c 	ldr.w	r6, [r0, #524]	; 0x20c
		if (!scl || scl >= fs->n_fatent) scl = 1;
 80019da:	b1fe      	cbz	r6, 8001a1c <create_chain+0x4e>
 80019dc:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80019e0:	429e      	cmp	r6, r3
 80019e2:	bf28      	it	cs
 80019e4:	2601      	movcs	r6, #1
 80019e6:	4634      	mov	r4, r6
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 80019e8:	f8d5 3214 	ldr.w	r3, [r5, #532]	; 0x214
		ncl++;							/* Next cluster */
 80019ec:	3401      	adds	r4, #1
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 80019ee:	429c      	cmp	r4, r3
 80019f0:	d317      	bcc.n	8001a22 <create_chain+0x54>
			if (ncl > scl) return 0;	/* No free cluster */
 80019f2:	2e01      	cmp	r6, #1
 80019f4:	d814      	bhi.n	8001a20 <create_chain+0x52>
 80019f6:	2400      	movs	r4, #0
 80019f8:	e008      	b.n	8001a0c <create_chain+0x3e>
		cs = get_fat(fs, clst);			/* Check the cluster status */
 80019fa:	f7ff fe9d 	bl	8001738 <get_fat>
		if (cs < 2) return 1;			/* Invalid value */
 80019fe:	2801      	cmp	r0, #1
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8001a00:	4604      	mov	r4, r0
		if (cs < 2) return 1;			/* Invalid value */
 8001a02:	d93b      	bls.n	8001a7c <create_chain+0xae>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8001a04:	3001      	adds	r0, #1
 8001a06:	d103      	bne.n	8001a10 <create_chain+0x42>
			ncl = 2;
 8001a08:	f04f 34ff 	mov.w	r4, #4294967295
}
 8001a0c:	4620      	mov	r0, r4
 8001a0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8001a10:	f8d5 3214 	ldr.w	r3, [r5, #532]	; 0x214
 8001a14:	429c      	cmp	r4, r3
 8001a16:	d3f9      	bcc.n	8001a0c <create_chain+0x3e>
 8001a18:	463e      	mov	r6, r7
 8001a1a:	e7e4      	b.n	80019e6 <create_chain+0x18>
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8001a1c:	2601      	movs	r6, #1
 8001a1e:	e7e2      	b.n	80019e6 <create_chain+0x18>
			ncl = 2;
 8001a20:	2402      	movs	r4, #2
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 8001a22:	4621      	mov	r1, r4
 8001a24:	4628      	mov	r0, r5
 8001a26:	f7ff fe87 	bl	8001738 <get_fat>
		if (cs == 0) break;				/* Found a free cluster */
 8001a2a:	b130      	cbz	r0, 8001a3a <create_chain+0x6c>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8001a2c:	1c41      	adds	r1, r0, #1
 8001a2e:	d0eb      	beq.n	8001a08 <create_chain+0x3a>
 8001a30:	2801      	cmp	r0, #1
 8001a32:	d023      	beq.n	8001a7c <create_chain+0xae>
		if (ncl == scl) return 0;		/* No free cluster */
 8001a34:	42b4      	cmp	r4, r6
 8001a36:	d1d7      	bne.n	80019e8 <create_chain+0x1a>
 8001a38:	e7dd      	b.n	80019f6 <create_chain+0x28>
	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8001a3a:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8001a3e:	4621      	mov	r1, r4
 8001a40:	4628      	mov	r0, r5
 8001a42:	f7ff ff4a 	bl	80018da <put_fat>
	if (res == FR_OK && clst != 0) {
 8001a46:	b9b8      	cbnz	r0, 8001a78 <create_chain+0xaa>
 8001a48:	b97f      	cbnz	r7, 8001a6a <create_chain+0x9c>
		if (fs->free_clust != 0xFFFFFFFF) {
 8001a4a:	f8d5 3210 	ldr.w	r3, [r5, #528]	; 0x210
		fs->last_clust = ncl;			/* Update FSINFO */
 8001a4e:	f8c5 420c 	str.w	r4, [r5, #524]	; 0x20c
		if (fs->free_clust != 0xFFFFFFFF) {
 8001a52:	1c5a      	adds	r2, r3, #1
 8001a54:	d0da      	beq.n	8001a0c <create_chain+0x3e>
			fs->free_clust--;
 8001a56:	3b01      	subs	r3, #1
 8001a58:	f8c5 3210 	str.w	r3, [r5, #528]	; 0x210
			fs->fsi_flag |= 1;
 8001a5c:	f895 3205 	ldrb.w	r3, [r5, #517]	; 0x205
 8001a60:	f043 0301 	orr.w	r3, r3, #1
 8001a64:	f885 3205 	strb.w	r3, [r5, #517]	; 0x205
 8001a68:	e7d0      	b.n	8001a0c <create_chain+0x3e>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8001a6a:	4622      	mov	r2, r4
 8001a6c:	4639      	mov	r1, r7
 8001a6e:	4628      	mov	r0, r5
 8001a70:	f7ff ff33 	bl	80018da <put_fat>
	if (res == FR_OK) {
 8001a74:	2800      	cmp	r0, #0
 8001a76:	d0e8      	beq.n	8001a4a <create_chain+0x7c>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8001a78:	2801      	cmp	r0, #1
 8001a7a:	d0c5      	beq.n	8001a08 <create_chain+0x3a>
 8001a7c:	2401      	movs	r4, #1
 8001a7e:	e7c5      	b.n	8001a0c <create_chain+0x3e>

08001a80 <dir_next>:
{
 8001a80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	i = dp->index + 1;
 8001a84:	f8b0 6206 	ldrh.w	r6, [r0, #518]	; 0x206
 8001a88:	3601      	adds	r6, #1
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8001a8a:	b2b3      	uxth	r3, r6
{
 8001a8c:	4604      	mov	r4, r0
 8001a8e:	4689      	mov	r9, r1
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8001a90:	b913      	cbnz	r3, 8001a98 <dir_next+0x18>
		return FR_NO_FILE;
 8001a92:	2004      	movs	r0, #4
 8001a94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8001a98:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d0f8      	beq.n	8001a92 <dir_next+0x12>
	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 8001aa0:	f016 080f 	ands.w	r8, r6, #15
 8001aa4:	d10b      	bne.n	8001abe <dir_next+0x3e>
		if (!dp->clust) {		/* Static table */
 8001aa6:	f8d0 120c 	ldr.w	r1, [r0, #524]	; 0x20c
		dp->sect++;					/* Next sector */
 8001aaa:	3301      	adds	r3, #1
 8001aac:	f8c0 3210 	str.w	r3, [r0, #528]	; 0x210
 8001ab0:	f8d0 0200 	ldr.w	r0, [r0, #512]	; 0x200
		if (!dp->clust) {		/* Static table */
 8001ab4:	b971      	cbnz	r1, 8001ad4 <dir_next+0x54>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8001ab6:	f8b0 3208 	ldrh.w	r3, [r0, #520]	; 0x208
 8001aba:	429e      	cmp	r6, r3
 8001abc:	d2e9      	bcs.n	8001a92 <dir_next+0x12>
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8001abe:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
	dp->index = (WORD)i;	/* Current index */
 8001ac2:	f8a4 6206 	strh.w	r6, [r4, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8001ac6:	eb03 1348 	add.w	r3, r3, r8, lsl #5
 8001aca:	f8c4 3214 	str.w	r3, [r4, #532]	; 0x214
	return FR_OK;
 8001ace:	2000      	movs	r0, #0
 8001ad0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 8001ad4:	f890 7202 	ldrb.w	r7, [r0, #514]	; 0x202
 8001ad8:	3f01      	subs	r7, #1
 8001ada:	ea17 1716 	ands.w	r7, r7, r6, lsr #4
 8001ade:	d1ee      	bne.n	8001abe <dir_next+0x3e>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8001ae0:	f7ff fe2a 	bl	8001738 <get_fat>
				if (clst <= 1) return FR_INT_ERR;
 8001ae4:	2801      	cmp	r0, #1
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8001ae6:	4605      	mov	r5, r0
				if (clst <= 1) return FR_INT_ERR;
 8001ae8:	d802      	bhi.n	8001af0 <dir_next+0x70>
 8001aea:	2002      	movs	r0, #2
 8001aec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8001af0:	1c42      	adds	r2, r0, #1
 8001af2:	d102      	bne.n	8001afa <dir_next+0x7a>
 8001af4:	2001      	movs	r0, #1
 8001af6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 8001afa:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8001afe:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8001b02:	429d      	cmp	r5, r3
 8001b04:	d32f      	bcc.n	8001b66 <dir_next+0xe6>
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 8001b06:	f1b9 0f00 	cmp.w	r9, #0
 8001b0a:	d0c2      	beq.n	8001a92 <dir_next+0x12>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 8001b0c:	f8d4 120c 	ldr.w	r1, [r4, #524]	; 0x20c
 8001b10:	f7ff ff5d 	bl	80019ce <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8001b14:	4605      	mov	r5, r0
 8001b16:	2800      	cmp	r0, #0
 8001b18:	d03e      	beq.n	8001b98 <dir_next+0x118>
					if (clst == 1) return FR_INT_ERR;
 8001b1a:	2801      	cmp	r0, #1
 8001b1c:	d0e5      	beq.n	8001aea <dir_next+0x6a>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8001b1e:	1c43      	adds	r3, r0, #1
 8001b20:	d0e8      	beq.n	8001af4 <dir_next+0x74>
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 8001b22:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8001b26:	f7ff fc0b 	bl	8001340 <sync_window>
 8001b2a:	4601      	mov	r1, r0
 8001b2c:	2800      	cmp	r0, #0
 8001b2e:	d1e1      	bne.n	8001af4 <dir_next+0x74>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 8001b30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b34:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8001b38:	f7ff fac0 	bl	80010bc <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 8001b3c:	f8d4 2200 	ldr.w	r2, [r4, #512]	; 0x200
 8001b40:	4629      	mov	r1, r5
 8001b42:	4610      	mov	r0, r2
 8001b44:	f7ff fdea 	bl	800171c <clust2sect>
						dp->fs->wflag = 1;
 8001b48:	f04f 0901 	mov.w	r9, #1
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 8001b4c:	f8c2 022c 	str.w	r0, [r2, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8001b50:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8001b54:	f890 3202 	ldrb.w	r3, [r0, #514]	; 0x202
 8001b58:	429f      	cmp	r7, r3
 8001b5a:	d30e      	bcc.n	8001b7a <dir_next+0xfa>
					dp->fs->winsect -= c;						/* Rewind window offset */
 8001b5c:	f8d0 322c 	ldr.w	r3, [r0, #556]	; 0x22c
 8001b60:	1bdf      	subs	r7, r3, r7
 8001b62:	f8c0 722c 	str.w	r7, [r0, #556]	; 0x22c
				dp->clust = clst;				/* Initialize data for new cluster */
 8001b66:	f8c4 520c 	str.w	r5, [r4, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 8001b6a:	4629      	mov	r1, r5
 8001b6c:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8001b70:	f7ff fdd4 	bl	800171c <clust2sect>
 8001b74:	f8c4 0210 	str.w	r0, [r4, #528]	; 0x210
 8001b78:	e7a1      	b.n	8001abe <dir_next+0x3e>
						dp->fs->wflag = 1;
 8001b7a:	f880 9204 	strb.w	r9, [r0, #516]	; 0x204
 8001b7e:	f7ff fbb6 	bl	80012ee <sync_window.part.2>
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 8001b82:	2800      	cmp	r0, #0
 8001b84:	d1b6      	bne.n	8001af4 <dir_next+0x74>
						dp->fs->winsect++;
 8001b86:	f8d4 2200 	ldr.w	r2, [r4, #512]	; 0x200
 8001b8a:	f8d2 322c 	ldr.w	r3, [r2, #556]	; 0x22c
 8001b8e:	3301      	adds	r3, #1
 8001b90:	f8c2 322c 	str.w	r3, [r2, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8001b94:	3701      	adds	r7, #1
 8001b96:	e7db      	b.n	8001b50 <dir_next+0xd0>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8001b98:	2007      	movs	r0, #7
}
 8001b9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08001ba0 <follow_path>:
{
 8001ba0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8001ba4:	780b      	ldrb	r3, [r1, #0]
 8001ba6:	2b2f      	cmp	r3, #47	; 0x2f
{
 8001ba8:	4604      	mov	r4, r0
 8001baa:	460d      	mov	r5, r1
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8001bac:	d001      	beq.n	8001bb2 <follow_path+0x12>
 8001bae:	2b5c      	cmp	r3, #92	; 0x5c
 8001bb0:	d100      	bne.n	8001bb4 <follow_path+0x14>
		path++;
 8001bb2:	3501      	adds	r5, #1
	dp->sclust = 0;							/* Always start from the root directory */
 8001bb4:	2600      	movs	r6, #0
 8001bb6:	f8c4 6208 	str.w	r6, [r4, #520]	; 0x208
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8001bba:	782b      	ldrb	r3, [r5, #0]
 8001bbc:	2b1f      	cmp	r3, #31
 8001bbe:	d936      	bls.n	8001c2e <follow_path+0x8e>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8001bc0:	4e5f      	ldr	r6, [pc, #380]	; (8001d40 <follow_path+0x1a0>)
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8001bc2:	782b      	ldrb	r3, [r5, #0]
 8001bc4:	2b2f      	cmp	r3, #47	; 0x2f
 8001bc6:	46a8      	mov	r8, r5
 8001bc8:	f105 0501 	add.w	r5, r5, #1
 8001bcc:	d0f9      	beq.n	8001bc2 <follow_path+0x22>
 8001bce:	2b5c      	cmp	r3, #92	; 0x5c
 8001bd0:	d0f7      	beq.n	8001bc2 <follow_path+0x22>
	sfn = dp->fn;
 8001bd2:	f8d4 7218 	ldr.w	r7, [r4, #536]	; 0x218
	mem_set(sfn, ' ', 11);
 8001bd6:	220b      	movs	r2, #11
 8001bd8:	2120      	movs	r1, #32
 8001bda:	4638      	mov	r0, r7
 8001bdc:	f7ff fa6e 	bl	80010bc <mem_set>
	si = i = b = 0; ni = 8;
 8001be0:	f04f 0e00 	mov.w	lr, #0
 8001be4:	f108 39ff 	add.w	r9, r8, #4294967295
 8001be8:	46f4      	mov	ip, lr
 8001bea:	2108      	movs	r1, #8
 8001bec:	4672      	mov	r2, lr
		c = (BYTE)p[si++];
 8001bee:	f819 3f01 	ldrb.w	r3, [r9, #1]!
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 8001bf2:	2b20      	cmp	r3, #32
		c = (BYTE)p[si++];
 8001bf4:	f10c 0c01 	add.w	ip, ip, #1
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 8001bf8:	d928      	bls.n	8001c4c <follow_path+0xac>
 8001bfa:	2b2f      	cmp	r3, #47	; 0x2f
 8001bfc:	d026      	beq.n	8001c4c <follow_path+0xac>
 8001bfe:	2b5c      	cmp	r3, #92	; 0x5c
 8001c00:	d024      	beq.n	8001c4c <follow_path+0xac>
		if (c == '.' || i >= ni) {
 8001c02:	2b2e      	cmp	r3, #46	; 0x2e
 8001c04:	f000 8085 	beq.w	8001d12 <follow_path+0x172>
 8001c08:	4571      	cmp	r1, lr
 8001c0a:	d90d      	bls.n	8001c28 <follow_path+0x88>
		if (c >= 0x80) {				/* Extended character? */
 8001c0c:	0618      	lsls	r0, r3, #24
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8001c0e:	bf48      	it	mi
 8001c10:	3b80      	submi	r3, #128	; 0x80
 8001c12:	4d4c      	ldr	r5, [pc, #304]	; (8001d44 <follow_path+0x1a4>)
 8001c14:	bf44      	itt	mi
 8001c16:	5cf3      	ldrbmi	r3, [r6, r3]
			b |= 3;						/* Eliminate NT flag */
 8001c18:	f042 0203 	orrmi.w	r2, r2, #3
	while (*str && *str != chr) str++;
 8001c1c:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 8001c20:	2800      	cmp	r0, #0
 8001c22:	d07d      	beq.n	8001d20 <follow_path+0x180>
 8001c24:	4283      	cmp	r3, r0
 8001c26:	d1f9      	bne.n	8001c1c <follow_path+0x7c>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8001c28:	2006      	movs	r0, #6
	return res;
 8001c2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		res = dir_sdi(dp, 0);
 8001c2e:	4631      	mov	r1, r6
 8001c30:	4620      	mov	r0, r4
 8001c32:	f7ff fde2 	bl	80017fa <dir_sdi>
		dp->dir = 0;
 8001c36:	f8c4 6214 	str.w	r6, [r4, #532]	; 0x214
 8001c3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				b |= 2;
 8001c3e:	f042 0202 	orr.w	r2, r2, #2
			sfn[i++] = c;
 8001c42:	f807 300e 	strb.w	r3, [r7, lr]
 8001c46:	f10e 0e01 	add.w	lr, lr, #1
 8001c4a:	e7d0      	b.n	8001bee <follow_path+0x4e>
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8001c4c:	2b21      	cmp	r3, #33	; 0x21
	*path = &p[si];						/* Return pointer to the next segment */
 8001c4e:	eb08 050c 	add.w	r5, r8, ip
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8001c52:	bf34      	ite	cc
 8001c54:	2304      	movcc	r3, #4
 8001c56:	2300      	movcs	r3, #0
	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 8001c58:	f1be 0f00 	cmp.w	lr, #0
 8001c5c:	d0e4      	beq.n	8001c28 <follow_path+0x88>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 8001c5e:	7838      	ldrb	r0, [r7, #0]
 8001c60:	28e5      	cmp	r0, #229	; 0xe5
 8001c62:	bf04      	itt	eq
 8001c64:	2005      	moveq	r0, #5
 8001c66:	7038      	strbeq	r0, [r7, #0]
	if (ni == 8) b <<= 2;
 8001c68:	2908      	cmp	r1, #8
 8001c6a:	bf04      	itt	eq
 8001c6c:	0092      	lsleq	r2, r2, #2
 8001c6e:	b2d2      	uxtbeq	r2, r2
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 8001c70:	f002 0103 	and.w	r1, r2, #3
 8001c74:	2901      	cmp	r1, #1
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 8001c76:	f002 020c 	and.w	r2, r2, #12
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 8001c7a:	bf08      	it	eq
 8001c7c:	f043 0310 	orreq.w	r3, r3, #16
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 8001c80:	2a04      	cmp	r2, #4
 8001c82:	bf08      	it	eq
 8001c84:	f043 0308 	orreq.w	r3, r3, #8
	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 8001c88:	72fb      	strb	r3, [r7, #11]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	4620      	mov	r0, r4
 8001c8e:	f7ff fdb4 	bl	80017fa <dir_sdi>
	if (res != FR_OK) return res;
 8001c92:	b9f8      	cbnz	r0, 8001cd4 <follow_path+0x134>
		res = move_window(dp->fs, dp->sect);
 8001c94:	f8d4 1210 	ldr.w	r1, [r4, #528]	; 0x210
 8001c98:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8001c9c:	f7ff fbb4 	bl	8001408 <move_window>
		if (res != FR_OK) break;
 8001ca0:	b9c0      	cbnz	r0, 8001cd4 <follow_path+0x134>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8001ca2:	f8d4 2214 	ldr.w	r2, [r4, #532]	; 0x214
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8001ca6:	7813      	ldrb	r3, [r2, #0]
 8001ca8:	b19b      	cbz	r3, 8001cd2 <follow_path+0x132>
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 8001caa:	7ad3      	ldrb	r3, [r2, #11]
 8001cac:	0719      	lsls	r1, r3, #28
 8001cae:	d40b      	bmi.n	8001cc8 <follow_path+0x128>
 8001cb0:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8001cb4:	f103 0e0b 	add.w	lr, r3, #11
	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8001cb8:	4573      	cmp	r3, lr
 8001cba:	d00b      	beq.n	8001cd4 <follow_path+0x134>
 8001cbc:	f812 7b01 	ldrb.w	r7, [r2], #1
 8001cc0:	f813 1b01 	ldrb.w	r1, [r3], #1
 8001cc4:	428f      	cmp	r7, r1
 8001cc6:	d0f7      	beq.n	8001cb8 <follow_path+0x118>
		res = dir_next(dp, 0);		/* Next entry */
 8001cc8:	2100      	movs	r1, #0
 8001cca:	4620      	mov	r0, r4
 8001ccc:	f7ff fed8 	bl	8001a80 <dir_next>
 8001cd0:	e7df      	b.n	8001c92 <follow_path+0xf2>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8001cd2:	2004      	movs	r0, #4
			ns = dp->fn[NSFLAG];
 8001cd4:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8001cd8:	7adb      	ldrb	r3, [r3, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8001cda:	b138      	cbz	r0, 8001cec <follow_path+0x14c>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8001cdc:	2804      	cmp	r0, #4
 8001cde:	d12c      	bne.n	8001d3a <follow_path+0x19a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8001ce0:	f013 0f04 	tst.w	r3, #4
 8001ce4:	bf08      	it	eq
 8001ce6:	2005      	moveq	r0, #5
 8001ce8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8001cec:	075a      	lsls	r2, r3, #29
 8001cee:	d424      	bmi.n	8001d3a <follow_path+0x19a>
			dir = dp->dir;						/* Follow the sub-directory */
 8001cf0:	f8d4 1214 	ldr.w	r1, [r4, #532]	; 0x214
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8001cf4:	7acb      	ldrb	r3, [r1, #11]
 8001cf6:	06db      	lsls	r3, r3, #27
 8001cf8:	d508      	bpl.n	8001d0c <follow_path+0x16c>
			dp->sclust = ld_clust(dp->fs, dir);
 8001cfa:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 8001cfe:	f893 0200 	ldrb.w	r0, [r3, #512]	; 0x200
 8001d02:	f7ff fae6 	bl	80012d2 <ld_clust.isra.0>
 8001d06:	f8c4 0208 	str.w	r0, [r4, #520]	; 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8001d0a:	e75a      	b.n	8001bc2 <follow_path+0x22>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8001d0c:	2005      	movs	r0, #5
 8001d0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8001d12:	2908      	cmp	r1, #8
 8001d14:	d188      	bne.n	8001c28 <follow_path+0x88>
			b <<= 2; continue;
 8001d16:	0092      	lsls	r2, r2, #2
			i = 8; ni = 11;
 8001d18:	468e      	mov	lr, r1
			b <<= 2; continue;
 8001d1a:	b2d2      	uxtb	r2, r2
			i = 8; ni = 11;
 8001d1c:	210b      	movs	r1, #11
 8001d1e:	e766      	b.n	8001bee <follow_path+0x4e>
			if (IsUpper(c)) {			/* ASCII large capital? */
 8001d20:	f1a3 0041 	sub.w	r0, r3, #65	; 0x41
 8001d24:	2819      	cmp	r0, #25
 8001d26:	d98a      	bls.n	8001c3e <follow_path+0x9e>
				if (IsLower(c)) {		/* ASCII small capital? */
 8001d28:	f1a3 0061 	sub.w	r0, r3, #97	; 0x61
 8001d2c:	2819      	cmp	r0, #25
					b |= 1; c -= 0x20;
 8001d2e:	bf9e      	ittt	ls
 8001d30:	3b20      	subls	r3, #32
 8001d32:	f042 0201 	orrls.w	r2, r2, #1
 8001d36:	b2db      	uxtbls	r3, r3
 8001d38:	e783      	b.n	8001c42 <follow_path+0xa2>
}
 8001d3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001d3e:	bf00      	nop
 8001d40:	0800e2e8 	.word	0x0800e2e8
 8001d44:	0800e367 	.word	0x0800e367

08001d48 <dir_read.constprop.13>:
FRESULT dir_read (
 8001d48:	b510      	push	{r4, lr}
 8001d4a:	4604      	mov	r4, r0
	res = FR_NO_FILE;
 8001d4c:	2004      	movs	r0, #4
	while (dp->sect) {
 8001d4e:	f8d4 1210 	ldr.w	r1, [r4, #528]	; 0x210
 8001d52:	b909      	cbnz	r1, 8001d58 <dir_read.constprop.13+0x10>
	if (res != FR_OK) dp->sect = 0;
 8001d54:	b1b0      	cbz	r0, 8001d84 <dir_read.constprop.13+0x3c>
 8001d56:	e01d      	b.n	8001d94 <dir_read.constprop.13+0x4c>
		res = move_window(dp->fs, dp->sect);
 8001d58:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8001d5c:	f7ff fb54 	bl	8001408 <move_window>
		if (res != FR_OK) break;
 8001d60:	b9c0      	cbnz	r0, 8001d94 <dir_read.constprop.13+0x4c>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8001d62:	f8d4 2214 	ldr.w	r2, [r4, #532]	; 0x214
		c = dir[DIR_Name];
 8001d66:	7813      	ldrb	r3, [r2, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8001d68:	b1c3      	cbz	r3, 8001d9c <dir_read.constprop.13+0x54>
		if (c != DDEM && (_FS_RPATH || c != '.') && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol)	/* Is it a valid entry? */
 8001d6a:	2be5      	cmp	r3, #229	; 0xe5
 8001d6c:	d00c      	beq.n	8001d88 <dir_read.constprop.13+0x40>
 8001d6e:	2b2e      	cmp	r3, #46	; 0x2e
 8001d70:	d00a      	beq.n	8001d88 <dir_read.constprop.13+0x40>
		a = dir[DIR_Attr] & AM_MASK;
 8001d72:	7ad3      	ldrb	r3, [r2, #11]
 8001d74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
		if (c != DDEM && (_FS_RPATH || c != '.') && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol)	/* Is it a valid entry? */
 8001d78:	2b0f      	cmp	r3, #15
 8001d7a:	d005      	beq.n	8001d88 <dir_read.constprop.13+0x40>
 8001d7c:	f023 0320 	bic.w	r3, r3, #32
 8001d80:	2b08      	cmp	r3, #8
 8001d82:	d001      	beq.n	8001d88 <dir_read.constprop.13+0x40>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8001d84:	2000      	movs	r0, #0
 8001d86:	bd10      	pop	{r4, pc}
		res = dir_next(dp, 0);				/* Next entry */
 8001d88:	2100      	movs	r1, #0
 8001d8a:	4620      	mov	r0, r4
 8001d8c:	f7ff fe78 	bl	8001a80 <dir_next>
		if (res != FR_OK) break;
 8001d90:	2800      	cmp	r0, #0
 8001d92:	d0dc      	beq.n	8001d4e <dir_read.constprop.13+0x6>
	if (res != FR_OK) dp->sect = 0;
 8001d94:	2300      	movs	r3, #0
 8001d96:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
}
 8001d9a:	bd10      	pop	{r4, pc}
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8001d9c:	2004      	movs	r0, #4
 8001d9e:	e7f9      	b.n	8001d94 <dir_read.constprop.13+0x4c>

08001da0 <dir_register>:
{
 8001da0:	b538      	push	{r3, r4, r5, lr}
	res = dir_sdi(dp, 0);
 8001da2:	2100      	movs	r1, #0
{
 8001da4:	4605      	mov	r5, r0
	res = dir_sdi(dp, 0);
 8001da6:	f7ff fd28 	bl	80017fa <dir_sdi>
	if (res == FR_OK) {
 8001daa:	4604      	mov	r4, r0
 8001dac:	bb78      	cbnz	r0, 8001e0e <dir_register+0x6e>
			res = move_window(dp->fs, dp->sect);
 8001dae:	f8d5 1210 	ldr.w	r1, [r5, #528]	; 0x210
 8001db2:	f8d5 0200 	ldr.w	r0, [r5, #512]	; 0x200
 8001db6:	f7ff fb27 	bl	8001408 <move_window>
			if (res != FR_OK) break;
 8001dba:	4604      	mov	r4, r0
 8001dbc:	bb38      	cbnz	r0, 8001e0e <dir_register+0x6e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 8001dbe:	f8d5 3214 	ldr.w	r3, [r5, #532]	; 0x214
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	2be5      	cmp	r3, #229	; 0xe5
 8001dc6:	d11b      	bne.n	8001e00 <dir_register+0x60>
		res = move_window(dp->fs, dp->sect);
 8001dc8:	f8d5 1210 	ldr.w	r1, [r5, #528]	; 0x210
 8001dcc:	f8d5 0200 	ldr.w	r0, [r5, #512]	; 0x200
 8001dd0:	f7ff fb1a 	bl	8001408 <move_window>
		if (res == FR_OK) {
 8001dd4:	4604      	mov	r4, r0
 8001dd6:	b988      	cbnz	r0, 8001dfc <dir_register+0x5c>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 8001dd8:	4601      	mov	r1, r0
 8001dda:	2220      	movs	r2, #32
 8001ddc:	f8d5 0214 	ldr.w	r0, [r5, #532]	; 0x214
 8001de0:	f7ff f96c 	bl	80010bc <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8001de4:	220b      	movs	r2, #11
 8001de6:	f8d5 1218 	ldr.w	r1, [r5, #536]	; 0x218
 8001dea:	f8d5 0214 	ldr.w	r0, [r5, #532]	; 0x214
 8001dee:	f7ff f95b 	bl	80010a8 <mem_cpy>
			dp->fs->wflag = 1;
 8001df2:	f8d5 3200 	ldr.w	r3, [r5, #512]	; 0x200
 8001df6:	2201      	movs	r2, #1
 8001df8:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
}
 8001dfc:	4620      	mov	r0, r4
 8001dfe:	bd38      	pop	{r3, r4, r5, pc}
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d0e1      	beq.n	8001dc8 <dir_register+0x28>
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8001e04:	2101      	movs	r1, #1
 8001e06:	4628      	mov	r0, r5
 8001e08:	f7ff fe3a 	bl	8001a80 <dir_next>
 8001e0c:	e7cd      	b.n	8001daa <dir_register+0xa>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8001e0e:	2c04      	cmp	r4, #4
 8001e10:	bf08      	it	eq
 8001e12:	2407      	moveq	r4, #7
 8001e14:	e7f2      	b.n	8001dfc <dir_register+0x5c>

08001e16 <remove_chain>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8001e16:	2901      	cmp	r1, #1
{
 8001e18:	b570      	push	{r4, r5, r6, lr}
 8001e1a:	4604      	mov	r4, r0
 8001e1c:	460d      	mov	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8001e1e:	d801      	bhi.n	8001e24 <remove_chain+0xe>
		res = FR_INT_ERR;
 8001e20:	2002      	movs	r0, #2
 8001e22:	bd70      	pop	{r4, r5, r6, pc}
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8001e24:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8001e28:	4299      	cmp	r1, r3
 8001e2a:	d2f9      	bcs.n	8001e20 <remove_chain+0xa>
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8001e2c:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8001e30:	429d      	cmp	r5, r3
 8001e32:	d205      	bcs.n	8001e40 <remove_chain+0x2a>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8001e34:	4629      	mov	r1, r5
 8001e36:	4620      	mov	r0, r4
 8001e38:	f7ff fc7e 	bl	8001738 <get_fat>
			if (nxt == 0) break;				/* Empty cluster? */
 8001e3c:	4606      	mov	r6, r0
 8001e3e:	b908      	cbnz	r0, 8001e44 <remove_chain+0x2e>
		res = FR_INT_ERR;
 8001e40:	2000      	movs	r0, #0
 8001e42:	bd70      	pop	{r4, r5, r6, pc}
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8001e44:	2801      	cmp	r0, #1
 8001e46:	d0eb      	beq.n	8001e20 <remove_chain+0xa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8001e48:	1c41      	adds	r1, r0, #1
 8001e4a:	d014      	beq.n	8001e76 <remove_chain+0x60>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	4629      	mov	r1, r5
 8001e50:	4620      	mov	r0, r4
 8001e52:	f7ff fd42 	bl	80018da <put_fat>
			if (res != FR_OK) break;
 8001e56:	b978      	cbnz	r0, 8001e78 <remove_chain+0x62>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 8001e58:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
 8001e5c:	1c5a      	adds	r2, r3, #1
 8001e5e:	d008      	beq.n	8001e72 <remove_chain+0x5c>
				fs->free_clust++;
 8001e60:	3301      	adds	r3, #1
 8001e62:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
				fs->fsi_flag |= 1;
 8001e66:	f894 3205 	ldrb.w	r3, [r4, #517]	; 0x205
 8001e6a:	f043 0301 	orr.w	r3, r3, #1
 8001e6e:	f884 3205 	strb.w	r3, [r4, #517]	; 0x205
{
 8001e72:	4635      	mov	r5, r6
 8001e74:	e7da      	b.n	8001e2c <remove_chain+0x16>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8001e76:	2001      	movs	r0, #1
}
 8001e78:	bd70      	pop	{r4, r5, r6, pc}
	...

08001e7c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8001e7c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8001e7e:	9001      	str	r0, [sp, #4]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8001e80:	a804      	add	r0, sp, #16
{
 8001e82:	9100      	str	r1, [sp, #0]
	const TCHAR *rp = path;
 8001e84:	f840 1d04 	str.w	r1, [r0, #-4]!
{
 8001e88:	4616      	mov	r6, r2


	vol = get_ldnumber(&rp);
 8001e8a:	f7ff f9f3 	bl	8001274 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8001e8e:	1e05      	subs	r5, r0, #0
 8001e90:	db21      	blt.n	8001ed6 <f_mount+0x5a>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8001e92:	4913      	ldr	r1, [pc, #76]	; (8001ee0 <f_mount+0x64>)
 8001e94:	f851 4025 	ldr.w	r4, [r1, r5, lsl #2]

	if (cfs) {
 8001e98:	b164      	cbz	r4, 8001eb4 <f_mount+0x38>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8001e9a:	4b12      	ldr	r3, [pc, #72]	; (8001ee4 <f_mount+0x68>)
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	4294      	cmp	r4, r2
 8001ea0:	bf04      	itt	eq
 8001ea2:	2200      	moveq	r2, #0
 8001ea4:	601a      	streq	r2, [r3, #0]
 8001ea6:	68da      	ldr	r2, [r3, #12]
 8001ea8:	2000      	movs	r0, #0
 8001eaa:	4294      	cmp	r4, r2
 8001eac:	bf08      	it	eq
 8001eae:	60d8      	streq	r0, [r3, #12]
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8001eb0:	f884 0200 	strb.w	r0, [r4, #512]	; 0x200
	}

	if (fs) {
 8001eb4:	9801      	ldr	r0, [sp, #4]
 8001eb6:	b110      	cbz	r0, 8001ebe <f_mount+0x42>
		fs->fs_type = 0;				/* Clear new fs object */
 8001eb8:	2300      	movs	r3, #0
 8001eba:	f880 3200 	strb.w	r3, [r0, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8001ebe:	f841 0025 	str.w	r0, [r1, r5, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8001ec2:	b130      	cbz	r0, 8001ed2 <f_mount+0x56>
 8001ec4:	2e01      	cmp	r6, #1
 8001ec6:	d108      	bne.n	8001eda <f_mount+0x5e>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8001ec8:	2200      	movs	r2, #0
 8001eca:	4669      	mov	r1, sp
 8001ecc:	a801      	add	r0, sp, #4
 8001ece:	f7ff fae5 	bl	800149c <find_volume>
	LEAVE_FF(fs, res);
}
 8001ed2:	b004      	add	sp, #16
 8001ed4:	bd70      	pop	{r4, r5, r6, pc}
	if (vol < 0) return FR_INVALID_DRIVE;
 8001ed6:	200b      	movs	r0, #11
 8001ed8:	e7fb      	b.n	8001ed2 <f_mount+0x56>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8001eda:	2000      	movs	r0, #0
 8001edc:	e7f9      	b.n	8001ed2 <f_mount+0x56>
 8001ede:	bf00      	nop
 8001ee0:	200004dc 	.word	0x200004dc
 8001ee4:	200004e0 	.word	0x200004e0

08001ee8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8001ee8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001eec:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 8001ef0:	4690      	mov	r8, r2
 8001ef2:	9101      	str	r1, [sp, #4]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8001ef4:	4605      	mov	r5, r0
 8001ef6:	2800      	cmp	r0, #0
 8001ef8:	f000 80a6 	beq.w	8002048 <f_open+0x160>
	fp->fs = 0;			/* Clear file object */
 8001efc:	2300      	movs	r3, #0
 8001efe:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8001f02:	f002 021e 	and.w	r2, r2, #30
 8001f06:	a901      	add	r1, sp, #4
 8001f08:	a886      	add	r0, sp, #536	; 0x218
 8001f0a:	f7ff fac7 	bl	800149c <find_volume>
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8001f0e:	4606      	mov	r6, r0
 8001f10:	2800      	cmp	r0, #0
 8001f12:	f040 8094 	bne.w	800203e <f_open+0x156>
		INIT_BUF(dj);
 8001f16:	ab03      	add	r3, sp, #12
		res = follow_path(&dj, path);	/* Follow the file path */
 8001f18:	9901      	ldr	r1, [sp, #4]
		INIT_BUF(dj);
 8001f1a:	938c      	str	r3, [sp, #560]	; 0x230
		res = follow_path(&dj, path);	/* Follow the file path */
 8001f1c:	a806      	add	r0, sp, #24
 8001f1e:	f7ff fe3f 	bl	8001ba0 <follow_path>
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8001f22:	f008 071f 	and.w	r7, r8, #31
		dir = dj.dir;
 8001f26:	9c8b      	ldr	r4, [sp, #556]	; 0x22c
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8001f28:	b948      	cbnz	r0, 8001f3e <f_open+0x56>
			if (!dir)	/* Default directory itself */
 8001f2a:	2c00      	cmp	r4, #0
 8001f2c:	d05b      	beq.n	8001fe6 <f_open+0xfe>
				res = FR_INVALID_NAME;
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8001f2e:	f017 0f1e 	tst.w	r7, #30
 8001f32:	bf14      	ite	ne
 8001f34:	2101      	movne	r1, #1
 8001f36:	2100      	moveq	r1, #0
 8001f38:	a806      	add	r0, sp, #24
 8001f3a:	f7ff f8c7 	bl	80010cc <chk_lock>
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8001f3e:	f018 0f1c 	tst.w	r8, #28
 8001f42:	d05b      	beq.n	8001ffc <f_open+0x114>
			if (res != FR_OK) {					/* No file, create new */
 8001f44:	2800      	cmp	r0, #0
 8001f46:	d050      	beq.n	8001fea <f_open+0x102>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 8001f48:	2804      	cmp	r0, #4
 8001f4a:	d14a      	bne.n	8001fe2 <f_open+0xfa>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8001f4c:	4b51      	ldr	r3, [pc, #324]	; (8002094 <f_open+0x1ac>)
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	b11a      	cbz	r2, 8001f5a <f_open+0x72>
 8001f52:	68db      	ldr	r3, [r3, #12]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	f040 809b 	bne.w	8002090 <f_open+0x1a8>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8001f5a:	a806      	add	r0, sp, #24
 8001f5c:	f7ff ff20 	bl	8001da0 <dir_register>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
						res = FR_EXIST;
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8001f60:	2800      	cmp	r0, #0
 8001f62:	d13e      	bne.n	8001fe2 <f_open+0xfa>
				dir = dj.dir;					/* New entry */
 8001f64:	9c8b      	ldr	r4, [sp, #556]	; 0x22c
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8001f66:	f047 0708 	orr.w	r7, r7, #8
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8001f6a:	073b      	lsls	r3, r7, #28
 8001f6c:	d550      	bpl.n	8002010 <f_open+0x128>
				dw = GET_FATTIME();				/* Created time */
 8001f6e:	f007 f89f 	bl	80090b0 <get_fattime>
				ST_DWORD(dir + DIR_CrtTime, dw);
 8001f72:	f3c0 2307 	ubfx	r3, r0, #8, #8
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8001f76:	f04f 0800 	mov.w	r8, #0
				ST_DWORD(dir + DIR_CrtTime, dw);
 8001f7a:	73a0      	strb	r0, [r4, #14]
 8001f7c:	73e3      	strb	r3, [r4, #15]
 8001f7e:	0c03      	lsrs	r3, r0, #16
 8001f80:	0e00      	lsrs	r0, r0, #24
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8001f82:	f884 800b 	strb.w	r8, [r4, #11]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 8001f86:	f884 801c 	strb.w	r8, [r4, #28]
 8001f8a:	f884 801d 	strb.w	r8, [r4, #29]
 8001f8e:	f884 801e 	strb.w	r8, [r4, #30]
 8001f92:	f884 801f 	strb.w	r8, [r4, #31]
				ST_DWORD(dir + DIR_CrtTime, dw);
 8001f96:	7423      	strb	r3, [r4, #16]
 8001f98:	7460      	strb	r0, [r4, #17]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8001f9a:	9b86      	ldr	r3, [sp, #536]	; 0x218
 8001f9c:	4621      	mov	r1, r4
 8001f9e:	f893 0200 	ldrb.w	r0, [r3, #512]	; 0x200
 8001fa2:	f7ff f996 	bl	80012d2 <ld_clust.isra.0>
	ST_WORD(dir + DIR_FstClusLO, cl);
 8001fa6:	f884 801a 	strb.w	r8, [r4, #26]
 8001faa:	f884 801b 	strb.w	r8, [r4, #27]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8001fae:	f884 8014 	strb.w	r8, [r4, #20]
 8001fb2:	f884 8015 	strb.w	r8, [r4, #21]
				st_clust(dir, 0);				/* cluster = 0 */
				dj.fs->wflag = 1;
 8001fb6:	9b86      	ldr	r3, [sp, #536]	; 0x218
 8001fb8:	2201      	movs	r2, #1
 8001fba:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 8001fbe:	4680      	mov	r8, r0
 8001fc0:	b330      	cbz	r0, 8002010 <f_open+0x128>
					dw = dj.fs->winsect;
					res = remove_chain(dj.fs, cl);
 8001fc2:	4601      	mov	r1, r0
 8001fc4:	4618      	mov	r0, r3
					dw = dj.fs->winsect;
 8001fc6:	f8d3 922c 	ldr.w	r9, [r3, #556]	; 0x22c
					res = remove_chain(dj.fs, cl);
 8001fca:	f7ff ff24 	bl	8001e16 <remove_chain>
					if (res == FR_OK) {
 8001fce:	b940      	cbnz	r0, 8001fe2 <f_open+0xfa>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8001fd0:	9886      	ldr	r0, [sp, #536]	; 0x218
 8001fd2:	f108 33ff 	add.w	r3, r8, #4294967295
 8001fd6:	f8c0 320c 	str.w	r3, [r0, #524]	; 0x20c
						res = move_window(dj.fs, dw);
 8001fda:	4649      	mov	r1, r9
 8001fdc:	f7ff fa14 	bl	8001408 <move_window>
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
						res = FR_DENIED;
				}
			}
		}
		if (res == FR_OK) {
 8001fe0:	b1b0      	cbz	r0, 8002010 <f_open+0x128>
					res = FR_DENIED;
 8001fe2:	4606      	mov	r6, r0
 8001fe4:	e02b      	b.n	800203e <f_open+0x156>
				res = FR_INVALID_NAME;
 8001fe6:	2006      	movs	r0, #6
 8001fe8:	e7a9      	b.n	8001f3e <f_open+0x56>
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8001fea:	7ae3      	ldrb	r3, [r4, #11]
 8001fec:	f013 0f11 	tst.w	r3, #17
 8001ff0:	d12e      	bne.n	8002050 <f_open+0x168>
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8001ff2:	f018 0f04 	tst.w	r8, #4
 8001ff6:	d0b8      	beq.n	8001f6a <f_open+0x82>
						res = FR_EXIST;
 8001ff8:	2608      	movs	r6, #8
 8001ffa:	e020      	b.n	800203e <f_open+0x156>
			if (res == FR_OK) {					/* Follow succeeded */
 8001ffc:	2800      	cmp	r0, #0
 8001ffe:	d1f0      	bne.n	8001fe2 <f_open+0xfa>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8002000:	7ae3      	ldrb	r3, [r4, #11]
 8002002:	06d8      	lsls	r0, r3, #27
 8002004:	d422      	bmi.n	800204c <f_open+0x164>
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8002006:	f018 0f02 	tst.w	r8, #2
 800200a:	d001      	beq.n	8002010 <f_open+0x128>
 800200c:	07da      	lsls	r2, r3, #31
 800200e:	d41f      	bmi.n	8002050 <f_open+0x168>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8002010:	073b      	lsls	r3, r7, #28
				mode |= FA__WRITTEN;
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8002012:	9b86      	ldr	r3, [sp, #536]	; 0x218
				mode |= FA__WRITTEN;
 8002014:	bf48      	it	mi
 8002016:	f047 0720 	orrmi.w	r7, r7, #32
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 800201a:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800201e:	f8c5 321c 	str.w	r3, [r5, #540]	; 0x21c
			fp->dir_ptr = dir;
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8002022:	f017 0ffe 	tst.w	r7, #254	; 0xfe
			fp->dir_ptr = dir;
 8002026:	f8c5 4220 	str.w	r4, [r5, #544]	; 0x220
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800202a:	bf14      	ite	ne
 800202c:	2101      	movne	r1, #1
 800202e:	2100      	moveq	r1, #0
 8002030:	a806      	add	r0, sp, #24
 8002032:	f7ff f87d 	bl	8001130 <inc_lock>
 8002036:	f8c5 0228 	str.w	r0, [r5, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 800203a:	b958      	cbnz	r0, 8002054 <f_open+0x16c>
 800203c:	2602      	movs	r6, #2
			fp->id = fp->fs->id;
		}
	}

	LEAVE_FF(dj.fs, res);
}
 800203e:	4630      	mov	r0, r6
 8002040:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8002044:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (!fp) return FR_INVALID_OBJECT;
 8002048:	2609      	movs	r6, #9
 800204a:	e7f8      	b.n	800203e <f_open+0x156>
					res = FR_NO_FILE;
 800204c:	2604      	movs	r6, #4
 800204e:	e7f6      	b.n	800203e <f_open+0x156>
					res = FR_DENIED;
 8002050:	2607      	movs	r6, #7
 8002052:	e7f4      	b.n	800203e <f_open+0x156>
			fp->flag = mode;					/* File access mode */
 8002054:	f885 7206 	strb.w	r7, [r5, #518]	; 0x206
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8002058:	f8dd 8218 	ldr.w	r8, [sp, #536]	; 0x218
			fp->err = 0;						/* Clear error flag */
 800205c:	2700      	movs	r7, #0
 800205e:	f885 7207 	strb.w	r7, [r5, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8002062:	f898 0200 	ldrb.w	r0, [r8, #512]	; 0x200
 8002066:	4621      	mov	r1, r4
 8002068:	f7ff f933 	bl	80012d2 <ld_clust.isra.0>
 800206c:	f8c5 0210 	str.w	r0, [r5, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8002070:	69e3      	ldr	r3, [r4, #28]
 8002072:	f8c5 320c 	str.w	r3, [r5, #524]	; 0x20c
			fp->id = fp->fs->id;
 8002076:	f8b8 3206 	ldrh.w	r3, [r8, #518]	; 0x206
			fp->fptr = 0;						/* File pointer */
 800207a:	f8c5 7208 	str.w	r7, [r5, #520]	; 0x208
			fp->dsect = 0;
 800207e:	f8c5 7218 	str.w	r7, [r5, #536]	; 0x218
			fp->cltbl = 0;						/* Normal seek mode */
 8002082:	f8c5 7224 	str.w	r7, [r5, #548]	; 0x224
			fp->fs = dj.fs;	 					/* Validate file object */
 8002086:	f8c5 8200 	str.w	r8, [r5, #512]	; 0x200
			fp->id = fp->fs->id;
 800208a:	f8a5 3204 	strh.w	r3, [r5, #516]	; 0x204
 800208e:	e7d6      	b.n	800203e <f_open+0x156>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8002090:	2012      	movs	r0, #18
 8002092:	e7a6      	b.n	8001fe2 <f_open+0xfa>
 8002094:	200004e0 	.word	0x200004e0

08002098 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8002098:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800209c:	469b      	mov	fp, r3
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 800209e:	2300      	movs	r3, #0
 80020a0:	f8cb 3000 	str.w	r3, [fp]
{
 80020a4:	4604      	mov	r4, r0
 80020a6:	4689      	mov	r9, r1
 80020a8:	4617      	mov	r7, r2

	res = validate(fp);						/* Check validity */
 80020aa:	f7ff f8fb 	bl	80012a4 <validate>
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 80020ae:	4606      	mov	r6, r0
 80020b0:	bb50      	cbnz	r0, 8002108 <f_write+0x70>
	if (fp->err)							/* Check error */
 80020b2:	f894 3207 	ldrb.w	r3, [r4, #519]	; 0x207
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	f040 80d9 	bne.w	800226e <f_write+0x1d6>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 80020bc:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 80020c0:	0799      	lsls	r1, r3, #30
 80020c2:	f140 80d6 	bpl.w	8002272 <f_write+0x1da>
		LEAVE_FF(fp->fs, FR_DENIED);
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 80020c6:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
 80020ca:	42df      	cmn	r7, r3
 80020cc:	f0c0 8083 	bcc.w	80021d6 <f_write+0x13e>
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->flag |= FA__DIRTY;
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 80020d0:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
 80020d4:	f8d4 220c 	ldr.w	r2, [r4, #524]	; 0x20c
 80020d8:	4293      	cmp	r3, r2
 80020da:	f200 80c5 	bhi.w	8002268 <f_write+0x1d0>
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 80020de:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 80020e2:	f043 0320 	orr.w	r3, r3, #32
 80020e6:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
 80020ea:	e00d      	b.n	8002108 <f_write+0x70>
					if (fp->cltbl)
 80020ec:	f8d4 3224 	ldr.w	r3, [r4, #548]	; 0x224
 80020f0:	b173      	cbz	r3, 8002110 <f_write+0x78>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80020f2:	4620      	mov	r0, r4
 80020f4:	f7ff f87c 	bl	80011f0 <clmt_clust>
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80020f8:	4601      	mov	r1, r0
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80020fa:	2800      	cmp	r0, #0
 80020fc:	d0e8      	beq.n	80020d0 <f_write+0x38>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 80020fe:	2901      	cmp	r1, #1
 8002100:	d109      	bne.n	8002116 <f_write+0x7e>
 8002102:	2602      	movs	r6, #2
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8002104:	f884 6207 	strb.w	r6, [r4, #519]	; 0x207

	LEAVE_FF(fp->fs, FR_OK);
}
 8002108:	4630      	mov	r0, r6
 800210a:	b003      	add	sp, #12
 800210c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8002110:	f8d4 1214 	ldr.w	r1, [r4, #532]	; 0x214
 8002114:	e07a      	b.n	800220c <f_write+0x174>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8002116:	1c4a      	adds	r2, r1, #1
 8002118:	d101      	bne.n	800211e <f_write+0x86>
 800211a:	2601      	movs	r6, #1
 800211c:	e7f2      	b.n	8002104 <f_write+0x6c>
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 800211e:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
				fp->clust = clst;			/* Update current cluster */
 8002122:	f8c4 1214 	str.w	r1, [r4, #532]	; 0x214
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 8002126:	b90b      	cbnz	r3, 800212c <f_write+0x94>
 8002128:	f8c4 1210 	str.w	r1, [r4, #528]	; 0x210
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 800212c:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8002130:	065b      	lsls	r3, r3, #25
 8002132:	d511      	bpl.n	8002158 <f_write+0xc0>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8002134:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8002138:	f8d4 2218 	ldr.w	r2, [r4, #536]	; 0x218
 800213c:	f890 0201 	ldrb.w	r0, [r0, #513]	; 0x201
 8002140:	2301      	movs	r3, #1
 8002142:	4621      	mov	r1, r4
 8002144:	f7fe ff94 	bl	8001070 <disk_write>
 8002148:	2800      	cmp	r0, #0
 800214a:	d1e6      	bne.n	800211a <f_write+0x82>
				fp->flag &= ~FA__DIRTY;
 800214c:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8002150:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002154:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8002158:	f8d4 a200 	ldr.w	sl, [r4, #512]	; 0x200
 800215c:	f8d4 1214 	ldr.w	r1, [r4, #532]	; 0x214
 8002160:	4650      	mov	r0, sl
 8002162:	f7ff fadb 	bl	800171c <clust2sect>
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8002166:	2800      	cmp	r0, #0
 8002168:	d0cb      	beq.n	8002102 <f_write+0x6a>
			sect += csect;
 800216a:	9b01      	ldr	r3, [sp, #4]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800216c:	0a7d      	lsrs	r5, r7, #9
			sect += csect;
 800216e:	eb00 0803 	add.w	r8, r0, r3
			if (cc) {						/* Write maximum contiguous sectors directly */
 8002172:	d04e      	beq.n	8002212 <f_write+0x17a>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8002174:	9a01      	ldr	r2, [sp, #4]
 8002176:	f89a 3202 	ldrb.w	r3, [sl, #514]	; 0x202
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 800217a:	f89a 0201 	ldrb.w	r0, [sl, #513]	; 0x201
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800217e:	442a      	add	r2, r5
 8002180:	429a      	cmp	r2, r3
					cc = fp->fs->csize - csect;
 8002182:	bf84      	itt	hi
 8002184:	9a01      	ldrhi	r2, [sp, #4]
 8002186:	1a9d      	subhi	r5, r3, r2
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 8002188:	462b      	mov	r3, r5
 800218a:	4642      	mov	r2, r8
 800218c:	4649      	mov	r1, r9
 800218e:	f7fe ff6f 	bl	8001070 <disk_write>
 8002192:	2800      	cmp	r0, #0
 8002194:	d1c1      	bne.n	800211a <f_write+0x82>
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8002196:	f8d4 1218 	ldr.w	r1, [r4, #536]	; 0x218
 800219a:	eba1 0108 	sub.w	r1, r1, r8
 800219e:	428d      	cmp	r5, r1
 80021a0:	d90c      	bls.n	80021bc <f_write+0x124>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 80021a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021a6:	eb09 2141 	add.w	r1, r9, r1, lsl #9
 80021aa:	4620      	mov	r0, r4
 80021ac:	f7fe ff7c 	bl	80010a8 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 80021b0:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 80021b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80021b8:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 80021bc:	026d      	lsls	r5, r5, #9
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 80021be:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
 80021c2:	442b      	add	r3, r5
 80021c4:	f8c4 3208 	str.w	r3, [r4, #520]	; 0x208
 80021c8:	f8db 3000 	ldr.w	r3, [fp]
 80021cc:	442b      	add	r3, r5
 80021ce:	44a9      	add	r9, r5
 80021d0:	f8cb 3000 	str.w	r3, [fp]
 80021d4:	1b7f      	subs	r7, r7, r5
	for ( ;  btw;							/* Repeat until all data written */
 80021d6:	2f00      	cmp	r7, #0
 80021d8:	f43f af7a 	beq.w	80020d0 <f_write+0x38>
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 80021dc:	f8d4 1208 	ldr.w	r1, [r4, #520]	; 0x208
 80021e0:	f3c1 0308 	ubfx	r3, r1, #0, #9
 80021e4:	bb5b      	cbnz	r3, 800223e <f_write+0x1a6>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 80021e6:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 80021ea:	f890 3202 	ldrb.w	r3, [r0, #514]	; 0x202
 80021ee:	3b01      	subs	r3, #1
 80021f0:	ea03 2351 	and.w	r3, r3, r1, lsr #9
			if (!csect) {					/* On the cluster boundary? */
 80021f4:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 80021f8:	9301      	str	r3, [sp, #4]
 80021fa:	d197      	bne.n	800212c <f_write+0x94>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80021fc:	2900      	cmp	r1, #0
 80021fe:	f47f af75 	bne.w	80020ec <f_write+0x54>
					clst = fp->sclust;		/* Follow from the origin */
 8002202:	f8d4 1210 	ldr.w	r1, [r4, #528]	; 0x210
					if (clst == 0)			/* When no cluster is allocated, */
 8002206:	2900      	cmp	r1, #0
 8002208:	f47f af79 	bne.w	80020fe <f_write+0x66>
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800220c:	f7ff fbdf 	bl	80019ce <create_chain>
 8002210:	e772      	b.n	80020f8 <f_write+0x60>
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 8002212:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8002216:	4598      	cmp	r8, r3
 8002218:	d00f      	beq.n	800223a <f_write+0x1a2>
				if (fp->fptr < fp->fsize &&
 800221a:	f8d4 2208 	ldr.w	r2, [r4, #520]	; 0x208
 800221e:	f8d4 320c 	ldr.w	r3, [r4, #524]	; 0x20c
 8002222:	429a      	cmp	r2, r3
 8002224:	d209      	bcs.n	800223a <f_write+0x1a2>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 8002226:	2301      	movs	r3, #1
 8002228:	4642      	mov	r2, r8
 800222a:	4621      	mov	r1, r4
 800222c:	f89a 0201 	ldrb.w	r0, [sl, #513]	; 0x201
 8002230:	f7fe ff10 	bl	8001054 <disk_read>
				if (fp->fptr < fp->fsize &&
 8002234:	2800      	cmp	r0, #0
 8002236:	f47f af70 	bne.w	800211a <f_write+0x82>
			fp->dsect = sect;
 800223a:	f8c4 8218 	str.w	r8, [r4, #536]	; 0x218
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 800223e:	f8d4 0208 	ldr.w	r0, [r4, #520]	; 0x208
 8002242:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8002246:	f5c0 7500 	rsb	r5, r0, #512	; 0x200
 800224a:	42bd      	cmp	r5, r7
 800224c:	bf28      	it	cs
 800224e:	463d      	movcs	r5, r7
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8002250:	462a      	mov	r2, r5
 8002252:	4649      	mov	r1, r9
 8002254:	4420      	add	r0, r4
 8002256:	f7fe ff27 	bl	80010a8 <mem_cpy>
		fp->flag |= FA__DIRTY;
 800225a:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 800225e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002262:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
 8002266:	e7aa      	b.n	80021be <f_write+0x126>
	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8002268:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
 800226c:	e737      	b.n	80020de <f_write+0x46>
 800226e:	461e      	mov	r6, r3
 8002270:	e74a      	b.n	8002108 <f_write+0x70>
		LEAVE_FF(fp->fs, FR_DENIED);
 8002272:	2607      	movs	r6, #7
 8002274:	e748      	b.n	8002108 <f_write+0x70>

08002276 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8002276:	b570      	push	{r4, r5, r6, lr}
 8002278:	4604      	mov	r4, r0
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 800227a:	f7ff f813 	bl	80012a4 <validate>
	if (res == FR_OK) {
 800227e:	2800      	cmp	r0, #0
 8002280:	d158      	bne.n	8002334 <f_sync+0xbe>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8002282:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8002286:	069a      	lsls	r2, r3, #26
 8002288:	d554      	bpl.n	8002334 <f_sync+0xbe>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 800228a:	065b      	lsls	r3, r3, #25
 800228c:	d511      	bpl.n	80022b2 <f_sync+0x3c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800228e:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8002292:	f8d4 2218 	ldr.w	r2, [r4, #536]	; 0x218
 8002296:	f890 0201 	ldrb.w	r0, [r0, #513]	; 0x201
 800229a:	2301      	movs	r3, #1
 800229c:	4621      	mov	r1, r4
 800229e:	f7fe fee7 	bl	8001070 <disk_write>
 80022a2:	2800      	cmp	r0, #0
 80022a4:	d145      	bne.n	8002332 <f_sync+0xbc>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
 80022a6:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 80022aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022ae:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 80022b2:	f8d4 121c 	ldr.w	r1, [r4, #540]	; 0x21c
 80022b6:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 80022ba:	f7ff f8a5 	bl	8001408 <move_window>
 80022be:	4606      	mov	r6, r0
			if (res == FR_OK) {
 80022c0:	bbc0      	cbnz	r0, 8002334 <f_sync+0xbe>
				dir = fp->dir_ptr;
 80022c2:	f8d4 5220 	ldr.w	r5, [r4, #544]	; 0x220
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 80022c6:	7aeb      	ldrb	r3, [r5, #11]
 80022c8:	f043 0320 	orr.w	r3, r3, #32
 80022cc:	72eb      	strb	r3, [r5, #11]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 80022ce:	f8d4 320c 	ldr.w	r3, [r4, #524]	; 0x20c
 80022d2:	772b      	strb	r3, [r5, #28]
 80022d4:	f8b4 320c 	ldrh.w	r3, [r4, #524]	; 0x20c
 80022d8:	0a1b      	lsrs	r3, r3, #8
 80022da:	776b      	strb	r3, [r5, #29]
 80022dc:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 80022e0:	77ab      	strb	r3, [r5, #30]
 80022e2:	f894 320f 	ldrb.w	r3, [r4, #527]	; 0x20f
 80022e6:	77eb      	strb	r3, [r5, #31]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 80022e8:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
	ST_WORD(dir + DIR_FstClusLO, cl);
 80022ec:	76ab      	strb	r3, [r5, #26]
 80022ee:	f3c3 2207 	ubfx	r2, r3, #8, #8
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 80022f2:	0c1b      	lsrs	r3, r3, #16
 80022f4:	752b      	strb	r3, [r5, #20]
 80022f6:	0a1b      	lsrs	r3, r3, #8
 80022f8:	756b      	strb	r3, [r5, #21]
	ST_WORD(dir + DIR_FstClusLO, cl);
 80022fa:	76ea      	strb	r2, [r5, #27]
				tm = GET_FATTIME();							/* Update updated time */
 80022fc:	f006 fed8 	bl	80090b0 <get_fattime>
				ST_DWORD(dir + DIR_WrtTime, tm);
 8002300:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8002304:	75a8      	strb	r0, [r5, #22]
 8002306:	75eb      	strb	r3, [r5, #23]
 8002308:	0c03      	lsrs	r3, r0, #16
 800230a:	0e00      	lsrs	r0, r0, #24
 800230c:	762b      	strb	r3, [r5, #24]
 800230e:	7668      	strb	r0, [r5, #25]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8002310:	74ae      	strb	r6, [r5, #18]
 8002312:	74ee      	strb	r6, [r5, #19]
				fp->flag &= ~FA__WRITTEN;
 8002314:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
				fp->fs->wflag = 1;
 8002318:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
				fp->flag &= ~FA__WRITTEN;
 800231c:	f023 0320 	bic.w	r3, r3, #32
 8002320:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
				fp->fs->wflag = 1;
 8002324:	2301      	movs	r3, #1
 8002326:	f880 3204 	strb.w	r3, [r0, #516]	; 0x204
			}
		}
	}

	LEAVE_FF(fp->fs, res);
}
 800232a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				res = sync_fs(fp->fs);
 800232e:	f7ff b80e 	b.w	800134e <sync_fs>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8002332:	2001      	movs	r0, #1
}
 8002334:	bd70      	pop	{r4, r5, r6, pc}

08002336 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8002336:	b510      	push	{r4, lr}
 8002338:	4604      	mov	r4, r0
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800233a:	f7ff ff9c 	bl	8002276 <f_sync>
	if (res == FR_OK)
 800233e:	b950      	cbnz	r0, 8002356 <f_close+0x20>
#endif
	{
		res = validate(fp);				/* Lock volume */
 8002340:	4620      	mov	r0, r4
 8002342:	f7fe ffaf 	bl	80012a4 <validate>
		if (res == FR_OK) {
 8002346:	b930      	cbnz	r0, 8002356 <f_close+0x20>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 8002348:	f8d4 0228 	ldr.w	r0, [r4, #552]	; 0x228
 800234c:	f7fe ff34 	bl	80011b8 <dec_lock>
			if (res == FR_OK)
 8002350:	b908      	cbnz	r0, 8002356 <f_close+0x20>
#endif
				fp->fs = 0;				/* Invalidate file object */
 8002352:	f8c4 0200 	str.w	r0, [r4, #512]	; 0x200
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 8002356:	bd10      	pop	{r4, pc}

08002358 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 8002358:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800235c:	4604      	mov	r4, r0
 800235e:	460d      	mov	r5, r1
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif


	res = validate(fp);					/* Check validity of the object */
 8002360:	f7fe ffa0 	bl	80012a4 <validate>
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8002364:	4606      	mov	r6, r0
 8002366:	bb10      	cbnz	r0, 80023ae <f_lseek+0x56>
	if (fp->err)						/* Check error */
 8002368:	f894 3207 	ldrb.w	r3, [r4, #519]	; 0x207
 800236c:	2b00      	cmp	r3, #0
 800236e:	f040 813e 	bne.w	80025ee <f_lseek+0x296>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8002372:	f8d4 3224 	ldr.w	r3, [r4, #548]	; 0x224
 8002376:	2b00      	cmp	r3, #0
 8002378:	f000 8087 	beq.w	800248a <f_lseek+0x132>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800237c:	1c6a      	adds	r2, r5, #1
 800237e:	d13d      	bne.n	80023fc <f_lseek+0xa4>
			tbl = fp->cltbl;
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
			cl = fp->sclust;			/* Top of the chain */
 8002380:	f8d4 7210 	ldr.w	r7, [r4, #528]	; 0x210
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8002384:	f8d3 b000 	ldr.w	fp, [r3]
 8002388:	f103 0a04 	add.w	sl, r3, #4
 800238c:	2502      	movs	r5, #2
			if (cl) {
 800238e:	b35f      	cbz	r7, 80023e8 <f_lseek+0x90>
 8002390:	46b8      	mov	r8, r7
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8002392:	f04f 0900 	mov.w	r9, #0
					do {
						pcl = cl; ncl++;
						cl = get_fat(fp->fs, cl);
 8002396:	4641      	mov	r1, r8
 8002398:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800239c:	f7ff f9cc 	bl	8001738 <get_fat>
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
 80023a0:	2801      	cmp	r0, #1
						pcl = cl; ncl++;
 80023a2:	f109 0901 	add.w	r9, r9, #1
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
 80023a6:	d807      	bhi.n	80023b8 <f_lseek+0x60>
 80023a8:	2602      	movs	r6, #2
						if (cl == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 80023aa:	f884 6207 	strb.w	r6, [r4, #519]	; 0x207
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
}
 80023ae:	4630      	mov	r0, r6
 80023b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80023b4:	4607      	mov	r7, r0
 80023b6:	e7eb      	b.n	8002390 <f_lseek+0x38>
						if (cl == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 80023b8:	1c43      	adds	r3, r0, #1
 80023ba:	d101      	bne.n	80023c0 <f_lseek+0x68>
 80023bc:	2601      	movs	r6, #1
 80023be:	e7f4      	b.n	80023aa <f_lseek+0x52>
					} while (cl == pcl + 1);
 80023c0:	f108 0301 	add.w	r3, r8, #1
 80023c4:	4298      	cmp	r0, r3
 80023c6:	4680      	mov	r8, r0
 80023c8:	d0e5      	beq.n	8002396 <f_lseek+0x3e>
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 80023ca:	3502      	adds	r5, #2
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80023cc:	45ab      	cmp	fp, r5
						*tbl++ = ncl; *tbl++ = tcl;
 80023ce:	bf21      	itttt	cs
 80023d0:	4653      	movcs	r3, sl
 80023d2:	f843 9b08 	strcs.w	r9, [r3], #8
 80023d6:	f8ca 7004 	strcs.w	r7, [sl, #4]
 80023da:	469a      	movcs	sl, r3
				} while (cl < fp->fs->n_fatent);	/* Repeat until end of chain */
 80023dc:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 80023e0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80023e4:	4298      	cmp	r0, r3
 80023e6:	d3e5      	bcc.n	80023b4 <f_lseek+0x5c>
			*fp->cltbl = ulen;	/* Number of items used */
 80023e8:	f8d4 3224 	ldr.w	r3, [r4, #548]	; 0x224
			if (ulen <= tlen)
 80023ec:	455d      	cmp	r5, fp
			*fp->cltbl = ulen;	/* Number of items used */
 80023ee:	601d      	str	r5, [r3, #0]
			if (ulen <= tlen)
 80023f0:	f200 80ff 	bhi.w	80025f2 <f_lseek+0x29a>
				*tbl = 0;		/* Terminate table */
 80023f4:	2300      	movs	r3, #0
 80023f6:	f8ca 3000 	str.w	r3, [sl]
 80023fa:	e7d8      	b.n	80023ae <f_lseek+0x56>
 80023fc:	f8d4 020c 	ldr.w	r0, [r4, #524]	; 0x20c
 8002400:	4285      	cmp	r5, r0
 8002402:	bf28      	it	cs
 8002404:	4605      	movcs	r5, r0
			fp->fptr = ofs;				/* Set file pointer */
 8002406:	f8c4 5208 	str.w	r5, [r4, #520]	; 0x208
			if (ofs) {
 800240a:	2d00      	cmp	r5, #0
 800240c:	d0cf      	beq.n	80023ae <f_lseek+0x56>
				fp->clust = clmt_clust(fp, ofs - 1);
 800240e:	f105 38ff 	add.w	r8, r5, #4294967295
 8002412:	4641      	mov	r1, r8
 8002414:	4620      	mov	r0, r4
 8002416:	f7fe feeb 	bl	80011f0 <clmt_clust>
				dsc = clust2sect(fp->fs, fp->clust);
 800241a:	f8d4 7200 	ldr.w	r7, [r4, #512]	; 0x200
				fp->clust = clmt_clust(fp, ofs - 1);
 800241e:	f8c4 0214 	str.w	r0, [r4, #532]	; 0x214
 8002422:	4601      	mov	r1, r0
				dsc = clust2sect(fp->fs, fp->clust);
 8002424:	4638      	mov	r0, r7
 8002426:	f7ff f979 	bl	800171c <clust2sect>
				if (!dsc) ABORT(fp->fs, FR_INT_ERR);
 800242a:	2800      	cmp	r0, #0
 800242c:	d0bc      	beq.n	80023a8 <f_lseek+0x50>
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 800242e:	f3c5 0508 	ubfx	r5, r5, #0, #9
 8002432:	2d00      	cmp	r5, #0
 8002434:	d0bb      	beq.n	80023ae <f_lseek+0x56>
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
 8002436:	f897 5202 	ldrb.w	r5, [r7, #514]	; 0x202
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 800243a:	f8d4 2218 	ldr.w	r2, [r4, #536]	; 0x218
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
 800243e:	3d01      	subs	r5, #1
 8002440:	ea05 2558 	and.w	r5, r5, r8, lsr #9
 8002444:	4405      	add	r5, r0
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 8002446:	4295      	cmp	r5, r2
 8002448:	d0b1      	beq.n	80023ae <f_lseek+0x56>
					if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 800244a:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 800244e:	0659      	lsls	r1, r3, #25
 8002450:	d50d      	bpl.n	800246e <f_lseek+0x116>
						if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8002452:	2301      	movs	r3, #1
 8002454:	4621      	mov	r1, r4
 8002456:	f897 0201 	ldrb.w	r0, [r7, #513]	; 0x201
 800245a:	f7fe fe09 	bl	8001070 <disk_write>
 800245e:	2800      	cmp	r0, #0
 8002460:	d1ac      	bne.n	80023bc <f_lseek+0x64>
						fp->flag &= ~FA__DIRTY;
 8002462:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8002466:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800246a:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
					if (disk_read(fp->fs->drv, fp->buf.d8, dsc, 1) != RES_OK)	/* Load current sector */
 800246e:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8002472:	2301      	movs	r3, #1
 8002474:	462a      	mov	r2, r5
 8002476:	4621      	mov	r1, r4
 8002478:	f890 0201 	ldrb.w	r0, [r0, #513]	; 0x201
 800247c:	f7fe fdea 	bl	8001054 <disk_read>
 8002480:	2800      	cmp	r0, #0
 8002482:	d19b      	bne.n	80023bc <f_lseek+0x64>
					fp->dsect = dsc;
 8002484:	f8c4 5218 	str.w	r5, [r4, #536]	; 0x218
 8002488:	e791      	b.n	80023ae <f_lseek+0x56>
		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 800248a:	f8d4 320c 	ldr.w	r3, [r4, #524]	; 0x20c
 800248e:	429d      	cmp	r5, r3
 8002490:	d905      	bls.n	800249e <f_lseek+0x146>
			 && !(fp->flag & FA_WRITE)
 8002492:	f894 2206 	ldrb.w	r2, [r4, #518]	; 0x206
 8002496:	f012 0f02 	tst.w	r2, #2
 800249a:	bf08      	it	eq
 800249c:	461d      	moveq	r5, r3
		fp->fptr = nsect = 0;
 800249e:	2200      	movs	r2, #0
		ifptr = fp->fptr;
 80024a0:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
		fp->fptr = nsect = 0;
 80024a4:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
		if (ofs) {
 80024a8:	2d00      	cmp	r5, #0
 80024aa:	d13e      	bne.n	800252a <f_lseek+0x1d2>
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 80024ac:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
 80024b0:	f8d4 220c 	ldr.w	r2, [r4, #524]	; 0x20c
 80024b4:	4293      	cmp	r3, r2
 80024b6:	f67f af7a 	bls.w	80023ae <f_lseek+0x56>
			fp->fsize = fp->fptr;
 80024ba:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
			fp->flag |= FA__WRITTEN;
 80024be:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 80024c2:	f043 0320 	orr.w	r3, r3, #32
 80024c6:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
 80024ca:	e770      	b.n	80023ae <f_lseek+0x56>
		fp->fptr = nsect = 0;
 80024cc:	2500      	movs	r5, #0
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 80024ce:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
 80024d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d0e8      	beq.n	80024ac <f_lseek+0x154>
 80024da:	f8d4 2218 	ldr.w	r2, [r4, #536]	; 0x218
 80024de:	4295      	cmp	r5, r2
 80024e0:	d0e4      	beq.n	80024ac <f_lseek+0x154>
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 80024e2:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 80024e6:	065b      	lsls	r3, r3, #25
 80024e8:	d510      	bpl.n	800250c <f_lseek+0x1b4>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 80024ea:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 80024ee:	2301      	movs	r3, #1
 80024f0:	4621      	mov	r1, r4
 80024f2:	f890 0201 	ldrb.w	r0, [r0, #513]	; 0x201
 80024f6:	f7fe fdbb 	bl	8001070 <disk_write>
 80024fa:	2800      	cmp	r0, #0
 80024fc:	f47f af5e 	bne.w	80023bc <f_lseek+0x64>
				fp->flag &= ~FA__DIRTY;
 8002500:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8002504:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002508:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
			if (disk_read(fp->fs->drv, fp->buf.d8, nsect, 1) != RES_OK)	/* Fill sector cache */
 800250c:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8002510:	2301      	movs	r3, #1
 8002512:	462a      	mov	r2, r5
 8002514:	4621      	mov	r1, r4
 8002516:	f890 0201 	ldrb.w	r0, [r0, #513]	; 0x201
 800251a:	f7fe fd9b 	bl	8001054 <disk_read>
 800251e:	2800      	cmp	r0, #0
 8002520:	f47f af4c 	bne.w	80023bc <f_lseek+0x64>
			fp->dsect = nsect;
 8002524:	f8c4 5218 	str.w	r5, [r4, #536]	; 0x218
 8002528:	e7c0      	b.n	80024ac <f_lseek+0x154>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 800252a:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800252e:	f890 7202 	ldrb.w	r7, [r0, #514]	; 0x202
 8002532:	027f      	lsls	r7, r7, #9
			if (ifptr > 0 &&
 8002534:	b32b      	cbz	r3, 8002582 <f_lseek+0x22a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8002536:	3b01      	subs	r3, #1
 8002538:	1e6a      	subs	r2, r5, #1
 800253a:	fbb3 f1f7 	udiv	r1, r3, r7
 800253e:	fbb2 f2f7 	udiv	r2, r2, r7
			if (ifptr > 0 &&
 8002542:	428a      	cmp	r2, r1
 8002544:	d31d      	bcc.n	8002582 <f_lseek+0x22a>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 8002546:	427a      	negs	r2, r7
 8002548:	4013      	ands	r3, r2
				clst = fp->clust;
 800254a:	f8d4 1214 	ldr.w	r1, [r4, #532]	; 0x214
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 800254e:	f8c4 3208 	str.w	r3, [r4, #520]	; 0x208
				ofs -= fp->fptr;
 8002552:	1aed      	subs	r5, r5, r3
			if (clst != 0) {
 8002554:	2900      	cmp	r1, #0
 8002556:	d0b9      	beq.n	80024cc <f_lseek+0x174>
				while (ofs > bcs) {						/* Cluster following loop */
 8002558:	42bd      	cmp	r5, r7
 800255a:	d823      	bhi.n	80025a4 <f_lseek+0x24c>
				fp->fptr += ofs;
 800255c:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
 8002560:	442b      	add	r3, r5
 8002562:	f8c4 3208 	str.w	r3, [r4, #520]	; 0x208
				if (ofs % SS(fp->fs)) {
 8002566:	f3c5 0308 	ubfx	r3, r5, #0, #9
 800256a:	2b00      	cmp	r3, #0
 800256c:	d0ae      	beq.n	80024cc <f_lseek+0x174>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 800256e:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8002572:	f7ff f8d3 	bl	800171c <clust2sect>
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 8002576:	2800      	cmp	r0, #0
 8002578:	f43f af16 	beq.w	80023a8 <f_lseek+0x50>
					nsect += ofs / SS(fp->fs);
 800257c:	eb00 2555 	add.w	r5, r0, r5, lsr #9
 8002580:	e7a5      	b.n	80024ce <f_lseek+0x176>
				clst = fp->sclust;						/* start from the first cluster */
 8002582:	f8d4 1210 	ldr.w	r1, [r4, #528]	; 0x210
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8002586:	b951      	cbnz	r1, 800259e <f_lseek+0x246>
					clst = create_chain(fp->fs, 0);
 8002588:	f7ff fa21 	bl	80019ce <create_chain>
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800258c:	2801      	cmp	r0, #1
					clst = create_chain(fp->fs, 0);
 800258e:	4601      	mov	r1, r0
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8002590:	f43f af0a 	beq.w	80023a8 <f_lseek+0x50>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8002594:	1c42      	adds	r2, r0, #1
 8002596:	f43f af11 	beq.w	80023bc <f_lseek+0x64>
					fp->sclust = clst;
 800259a:	f8c4 0210 	str.w	r0, [r4, #528]	; 0x210
				fp->clust = clst;
 800259e:	f8c4 1214 	str.w	r1, [r4, #532]	; 0x214
 80025a2:	e7d7      	b.n	8002554 <f_lseek+0x1fc>
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 80025a4:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 80025a8:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 80025ac:	079b      	lsls	r3, r3, #30
 80025ae:	d505      	bpl.n	80025bc <f_lseek+0x264>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 80025b0:	f7ff fa0d 	bl	80019ce <create_chain>
						if (clst == 0) {				/* When disk gets full, clip file size */
 80025b4:	4601      	mov	r1, r0
 80025b6:	b920      	cbnz	r0, 80025c2 <f_lseek+0x26a>
 80025b8:	463d      	mov	r5, r7
 80025ba:	e7cf      	b.n	800255c <f_lseek+0x204>
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 80025bc:	f7ff f8bc 	bl	8001738 <get_fat>
 80025c0:	4601      	mov	r1, r0
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 80025c2:	1c4a      	adds	r2, r1, #1
 80025c4:	f43f aefa 	beq.w	80023bc <f_lseek+0x64>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 80025c8:	2901      	cmp	r1, #1
 80025ca:	f67f aeed 	bls.w	80023a8 <f_lseek+0x50>
 80025ce:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 80025d2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80025d6:	4299      	cmp	r1, r3
 80025d8:	f4bf aee6 	bcs.w	80023a8 <f_lseek+0x50>
					fp->fptr += bcs;
 80025dc:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
					fp->clust = clst;
 80025e0:	f8c4 1214 	str.w	r1, [r4, #532]	; 0x214
					fp->fptr += bcs;
 80025e4:	443b      	add	r3, r7
 80025e6:	f8c4 3208 	str.w	r3, [r4, #520]	; 0x208
					ofs -= bcs;
 80025ea:	1bed      	subs	r5, r5, r7
 80025ec:	e7b4      	b.n	8002558 <f_lseek+0x200>
 80025ee:	461e      	mov	r6, r3
 80025f0:	e6dd      	b.n	80023ae <f_lseek+0x56>
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 80025f2:	2611      	movs	r6, #17
 80025f4:	e6db      	b.n	80023ae <f_lseek+0x56>

080025f6 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 80025f6:	b530      	push	{r4, r5, lr}
 80025f8:	b087      	sub	sp, #28
	FRESULT res;
	FATFS* fs;
	DEFINE_NAMEBUF;


	if (!dp) return FR_INVALID_OBJECT;
 80025fa:	4605      	mov	r5, r0
{
 80025fc:	9101      	str	r1, [sp, #4]
	if (!dp) return FR_INVALID_OBJECT;
 80025fe:	2800      	cmp	r0, #0
 8002600:	d045      	beq.n	800268e <f_opendir+0x98>

	/* Get logical drive number */
	res = find_volume(&fs, &path, 0);
 8002602:	2200      	movs	r2, #0
 8002604:	a901      	add	r1, sp, #4
 8002606:	a802      	add	r0, sp, #8
 8002608:	f7fe ff48 	bl	800149c <find_volume>
	if (res == FR_OK) {
 800260c:	4604      	mov	r4, r0
 800260e:	bb30      	cbnz	r0, 800265e <f_opendir+0x68>
		dp->fs = fs;
 8002610:	9b02      	ldr	r3, [sp, #8]
 8002612:	f8c5 3200 	str.w	r3, [r5, #512]	; 0x200
		INIT_BUF(*dp);
 8002616:	ab03      	add	r3, sp, #12
 8002618:	f8c5 3218 	str.w	r3, [r5, #536]	; 0x218
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800261c:	9901      	ldr	r1, [sp, #4]
 800261e:	4628      	mov	r0, r5
 8002620:	f7ff fabe 	bl	8001ba0 <follow_path>
		FREE_BUF();
		if (res == FR_OK) {						/* Follow completed */
 8002624:	4604      	mov	r4, r0
 8002626:	b9b8      	cbnz	r0, 8002658 <f_opendir+0x62>
			if (dp->dir) {						/* It is not the origin directory itself */
 8002628:	f8d5 1214 	ldr.w	r1, [r5, #532]	; 0x214
 800262c:	b149      	cbz	r1, 8002642 <f_opendir+0x4c>
				if (dp->dir[DIR_Attr] & AM_DIR)	/* The object is a sub directory */
 800262e:	7acb      	ldrb	r3, [r1, #11]
 8002630:	06db      	lsls	r3, r3, #27
 8002632:	d528      	bpl.n	8002686 <f_opendir+0x90>
					dp->sclust = ld_clust(fs, dp->dir);
 8002634:	9b02      	ldr	r3, [sp, #8]
 8002636:	f893 0200 	ldrb.w	r0, [r3, #512]	; 0x200
 800263a:	f7fe fe4a 	bl	80012d2 <ld_clust.isra.0>
 800263e:	f8c5 0208 	str.w	r0, [r5, #520]	; 0x208
				else							/* The object is a file */
					res = FR_NO_PATH;
			}
			if (res == FR_OK) {
				dp->id = fs->id;
 8002642:	9b02      	ldr	r3, [sp, #8]
 8002644:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 8002648:	f8a5 3204 	strh.w	r3, [r5, #516]	; 0x204
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800264c:	2100      	movs	r1, #0
 800264e:	4628      	mov	r0, r5
 8002650:	f7ff f8d3 	bl	80017fa <dir_sdi>
#if _FS_LOCK
				if (res == FR_OK) {
 8002654:	4604      	mov	r4, r0
 8002656:	b130      	cbz	r0, 8002666 <f_opendir+0x70>
					}
				}
#endif
			}
		}
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8002658:	2c04      	cmp	r4, #4
 800265a:	bf08      	it	eq
 800265c:	2405      	moveq	r4, #5
	}
	if (res != FR_OK) dp->fs = 0;		/* Invalidate the directory object if function faild */
 800265e:	2300      	movs	r3, #0
 8002660:	f8c5 3200 	str.w	r3, [r5, #512]	; 0x200
 8002664:	e009      	b.n	800267a <f_opendir+0x84>
					if (dp->sclust) {
 8002666:	f8d5 3208 	ldr.w	r3, [r5, #520]	; 0x208
 800266a:	b14b      	cbz	r3, 8002680 <f_opendir+0x8a>
						dp->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800266c:	4621      	mov	r1, r4
 800266e:	4628      	mov	r0, r5
 8002670:	f7fe fd5e 	bl	8001130 <inc_lock>
 8002674:	f8c5 021c 	str.w	r0, [r5, #540]	; 0x21c
						if (!dp->lockid)
 8002678:	b138      	cbz	r0, 800268a <f_opendir+0x94>

	LEAVE_FF(fs, res);
}
 800267a:	4620      	mov	r0, r4
 800267c:	b007      	add	sp, #28
 800267e:	bd30      	pop	{r4, r5, pc}
						dp->lockid = 0;	/* Root directory need not to be locked */
 8002680:	f8c5 421c 	str.w	r4, [r5, #540]	; 0x21c
 8002684:	e7f9      	b.n	800267a <f_opendir+0x84>
					res = FR_NO_PATH;
 8002686:	2405      	movs	r4, #5
 8002688:	e7e9      	b.n	800265e <f_opendir+0x68>
							res = FR_TOO_MANY_OPEN_FILES;
 800268a:	2412      	movs	r4, #18
 800268c:	e7e7      	b.n	800265e <f_opendir+0x68>
	if (!dp) return FR_INVALID_OBJECT;
 800268e:	2409      	movs	r4, #9
 8002690:	e7f3      	b.n	800267a <f_opendir+0x84>

08002692 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8002692:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8002694:	4605      	mov	r5, r0
 8002696:	460e      	mov	r6, r1
	FRESULT res;
	DEFINE_NAMEBUF;


	res = validate(dp);						/* Check validity of the object */
 8002698:	f7fe fe04 	bl	80012a4 <validate>
	if (res == FR_OK) {
 800269c:	4604      	mov	r4, r0
 800269e:	b9e8      	cbnz	r0, 80026dc <f_readdir+0x4a>
		if (!fno) {
 80026a0:	b92e      	cbnz	r6, 80026ae <f_readdir+0x1c>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 80026a2:	4601      	mov	r1, r0
 80026a4:	4628      	mov	r0, r5
 80026a6:	f7ff f8a8 	bl	80017fa <dir_sdi>
 80026aa:	4604      	mov	r4, r0
 80026ac:	e016      	b.n	80026dc <f_readdir+0x4a>
		} else {
			INIT_BUF(*dp);
 80026ae:	ab01      	add	r3, sp, #4
 80026b0:	f8c5 3218 	str.w	r3, [r5, #536]	; 0x218
			res = dir_read(dp, 0);			/* Read an item */
 80026b4:	4628      	mov	r0, r5
 80026b6:	f7ff fb47 	bl	8001d48 <dir_read.constprop.13>
			if (res == FR_NO_FILE) {		/* Reached end of directory */
 80026ba:	2804      	cmp	r0, #4
 80026bc:	d111      	bne.n	80026e2 <f_readdir+0x50>
				dp->sect = 0;
 80026be:	f8c5 4210 	str.w	r4, [r5, #528]	; 0x210
				res = FR_OK;
			}
			if (res == FR_OK) {				/* A valid entry is found */
				get_fileinfo(dp, fno);		/* Get the object information */
 80026c2:	4631      	mov	r1, r6
 80026c4:	4628      	mov	r0, r5
 80026c6:	f7fe fda7 	bl	8001218 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 80026ca:	2100      	movs	r1, #0
 80026cc:	4628      	mov	r0, r5
 80026ce:	f7ff f9d7 	bl	8001a80 <dir_next>
				if (res == FR_NO_FILE) {
 80026d2:	2804      	cmp	r0, #4
 80026d4:	d1e9      	bne.n	80026aa <f_readdir+0x18>
					dp->sect = 0;
 80026d6:	2300      	movs	r3, #0
 80026d8:	f8c5 3210 	str.w	r3, [r5, #528]	; 0x210
			FREE_BUF();
		}
	}

	LEAVE_FF(dp->fs, res);
}
 80026dc:	4620      	mov	r0, r4
 80026de:	b004      	add	sp, #16
 80026e0:	bd70      	pop	{r4, r5, r6, pc}
			if (res == FR_OK) {				/* A valid entry is found */
 80026e2:	2800      	cmp	r0, #0
 80026e4:	d1e1      	bne.n	80026aa <f_readdir+0x18>
 80026e6:	e7ec      	b.n	80026c2 <f_readdir+0x30>

080026e8 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 80026e8:	b530      	push	{r4, r5, lr}
 80026ea:	f2ad 4d5c 	subw	sp, sp, #1116	; 0x45c
	DWORD dclst = 0;
	DEFINE_NAMEBUF;


	/* Get logical drive number */
	res = find_volume(&dj.fs, &path, 1);
 80026ee:	2201      	movs	r2, #1
{
 80026f0:	9001      	str	r0, [sp, #4]
	res = find_volume(&dj.fs, &path, 1);
 80026f2:	a901      	add	r1, sp, #4
 80026f4:	a886      	add	r0, sp, #536	; 0x218
 80026f6:	f7fe fed1 	bl	800149c <find_volume>
	if (res == FR_OK) {
 80026fa:	b988      	cbnz	r0, 8002720 <f_unlink+0x38>
		INIT_BUF(dj);
 80026fc:	ab03      	add	r3, sp, #12
		res = follow_path(&dj, path);		/* Follow the file path */
 80026fe:	9901      	ldr	r1, [sp, #4]
		INIT_BUF(dj);
 8002700:	938c      	str	r3, [sp, #560]	; 0x230
		res = follow_path(&dj, path);		/* Follow the file path */
 8002702:	a806      	add	r0, sp, #24
 8002704:	f7ff fa4c 	bl	8001ba0 <follow_path>
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT))
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
#if _FS_LOCK
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Cannot remove open object */
 8002708:	b950      	cbnz	r0, 8002720 <f_unlink+0x38>
 800270a:	2102      	movs	r1, #2
 800270c:	a806      	add	r0, sp, #24
 800270e:	f7fe fcdd 	bl	80010cc <chk_lock>
#endif
		if (res == FR_OK) {					/* The object is accessible */
 8002712:	b928      	cbnz	r0, 8002720 <f_unlink+0x38>
			dir = dj.dir;
 8002714:	998b      	ldr	r1, [sp, #556]	; 0x22c
			if (!dir) {
 8002716:	b169      	cbz	r1, 8002734 <f_unlink+0x4c>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
			} else {
				if (dir[DIR_Attr] & AM_RDO)
 8002718:	7acd      	ldrb	r5, [r1, #11]
 800271a:	07ea      	lsls	r2, r5, #31
 800271c:	d50c      	bpl.n	8002738 <f_unlink+0x50>
					res = FR_DENIED;		/* Cannot remove R/O object */
 800271e:	2007      	movs	r0, #7
		}
		FREE_BUF();
	}

	LEAVE_FF(dj.fs, res);
}
 8002720:	f20d 4d5c 	addw	sp, sp, #1116	; 0x45c
 8002724:	bd30      	pop	{r4, r5, pc}
					res = remove_chain(dj.fs, dclst);
 8002726:	4621      	mov	r1, r4
 8002728:	9886      	ldr	r0, [sp, #536]	; 0x218
 800272a:	f7ff fb74 	bl	8001e16 <remove_chain>
				if (res == FR_OK) res = sync_fs(dj.fs);
 800272e:	2800      	cmp	r0, #0
 8002730:	d1f6      	bne.n	8002720 <f_unlink+0x38>
 8002732:	e026      	b.n	8002782 <f_unlink+0x9a>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 8002734:	2006      	movs	r0, #6
 8002736:	e7f3      	b.n	8002720 <f_unlink+0x38>
				dclst = ld_clust(dj.fs, dir);
 8002738:	9b86      	ldr	r3, [sp, #536]	; 0x218
 800273a:	f893 0200 	ldrb.w	r0, [r3, #512]	; 0x200
 800273e:	f7fe fdc8 	bl	80012d2 <ld_clust.isra.0>
				if (dclst && (dir[DIR_Attr] & AM_DIR)) {	/* Is it a sub-directory ? */
 8002742:	4604      	mov	r4, r0
 8002744:	b1b0      	cbz	r0, 8002774 <f_unlink+0x8c>
 8002746:	06eb      	lsls	r3, r5, #27
 8002748:	d514      	bpl.n	8002774 <f_unlink+0x8c>
						mem_cpy(&sdj, &dj, sizeof (DIR));	/* Open the sub-directory */
 800274a:	a906      	add	r1, sp, #24
 800274c:	a88e      	add	r0, sp, #568	; 0x238
 800274e:	f44f 7208 	mov.w	r2, #544	; 0x220
 8002752:	f7fe fca9 	bl	80010a8 <mem_cpy>
						res = dir_sdi(&sdj, 2);
 8002756:	2102      	movs	r1, #2
 8002758:	a88e      	add	r0, sp, #568	; 0x238
						sdj.sclust = dclst;
 800275a:	f8cd 4440 	str.w	r4, [sp, #1088]	; 0x440
						res = dir_sdi(&sdj, 2);
 800275e:	f7ff f84c 	bl	80017fa <dir_sdi>
						if (res == FR_OK) {
 8002762:	2800      	cmp	r0, #0
 8002764:	d1dc      	bne.n	8002720 <f_unlink+0x38>
							res = dir_read(&sdj, 0);			/* Read an item (excluding dot entries) */
 8002766:	a88e      	add	r0, sp, #568	; 0x238
 8002768:	f7ff faee 	bl	8001d48 <dir_read.constprop.13>
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? (cannot remove) */
 800276c:	2800      	cmp	r0, #0
 800276e:	d0d6      	beq.n	800271e <f_unlink+0x36>
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? (can remove) */
 8002770:	2804      	cmp	r0, #4
 8002772:	d1d5      	bne.n	8002720 <f_unlink+0x38>
				res = dir_remove(&dj);		/* Remove the directory entry */
 8002774:	a806      	add	r0, sp, #24
 8002776:	f7ff f88f 	bl	8001898 <dir_remove>
				if (res == FR_OK && dclst)	/* Remove the cluster chain if exist */
 800277a:	2800      	cmp	r0, #0
 800277c:	d1d0      	bne.n	8002720 <f_unlink+0x38>
 800277e:	2c00      	cmp	r4, #0
 8002780:	d1d1      	bne.n	8002726 <f_unlink+0x3e>
				if (res == FR_OK) res = sync_fs(dj.fs);
 8002782:	9886      	ldr	r0, [sp, #536]	; 0x218
 8002784:	f7fe fde3 	bl	800134e <sync_fs>
 8002788:	e7ca      	b.n	8002720 <f_unlink+0x38>

0800278a <f_utime>:

FRESULT f_utime (
	const TCHAR* path,	/* Pointer to the file/directory name */
	const FILINFO* fno	/* Pointer to the time stamp to be set */
)
{
 800278a:	b510      	push	{r4, lr}
 800278c:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 8002790:	460c      	mov	r4, r1
 8002792:	9001      	str	r0, [sp, #4]
	BYTE *dir;
	DEFINE_NAMEBUF;


	/* Get logical drive number */
	res = find_volume(&dj.fs, &path, 1);
 8002794:	2201      	movs	r2, #1
 8002796:	a901      	add	r1, sp, #4
 8002798:	a886      	add	r0, sp, #536	; 0x218
 800279a:	f7fe fe7f 	bl	800149c <find_volume>
	if (res == FR_OK) {
 800279e:	b9c0      	cbnz	r0, 80027d2 <f_utime+0x48>
		INIT_BUF(dj);
 80027a0:	ab03      	add	r3, sp, #12
		res = follow_path(&dj, path);	/* Follow the file path */
 80027a2:	9901      	ldr	r1, [sp, #4]
		INIT_BUF(dj);
 80027a4:	938c      	str	r3, [sp, #560]	; 0x230
		res = follow_path(&dj, path);	/* Follow the file path */
 80027a6:	a806      	add	r0, sp, #24
 80027a8:	f7ff f9fa 	bl	8001ba0 <follow_path>
		FREE_BUF();
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT))
			res = FR_INVALID_NAME;
		if (res == FR_OK) {
 80027ac:	b988      	cbnz	r0, 80027d2 <f_utime+0x48>
			dir = dj.dir;
 80027ae:	9b8b      	ldr	r3, [sp, #556]	; 0x22c
			if (!dir) {					/* Root directory */
 80027b0:	b193      	cbz	r3, 80027d8 <f_utime+0x4e>
				res = FR_INVALID_NAME;
			} else {					/* File or sub-directory */
				ST_WORD(dir + DIR_WrtTime, fno->ftime);
 80027b2:	88e2      	ldrh	r2, [r4, #6]
 80027b4:	759a      	strb	r2, [r3, #22]
 80027b6:	88e2      	ldrh	r2, [r4, #6]
 80027b8:	0a12      	lsrs	r2, r2, #8
 80027ba:	75da      	strb	r2, [r3, #23]
				ST_WORD(dir + DIR_WrtDate, fno->fdate);
 80027bc:	88a2      	ldrh	r2, [r4, #4]
 80027be:	761a      	strb	r2, [r3, #24]
 80027c0:	88a2      	ldrh	r2, [r4, #4]
 80027c2:	0a12      	lsrs	r2, r2, #8
 80027c4:	765a      	strb	r2, [r3, #25]
				dj.fs->wflag = 1;
 80027c6:	9886      	ldr	r0, [sp, #536]	; 0x218
 80027c8:	2301      	movs	r3, #1
 80027ca:	f880 3204 	strb.w	r3, [r0, #516]	; 0x204
				res = sync_fs(dj.fs);
 80027ce:	f7fe fdbe 	bl	800134e <sync_fs>
			}
		}
	}

	LEAVE_FF(dj.fs, res);
}
 80027d2:	f50d 7d0e 	add.w	sp, sp, #568	; 0x238
 80027d6:	bd10      	pop	{r4, pc}
				res = FR_INVALID_NAME;
 80027d8:	2006      	movs	r0, #6
 80027da:	e7fa      	b.n	80027d2 <f_utime+0x48>

080027dc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80027dc:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;
  
  if(disk.nbr <= _VOLUMES)
 80027de:	4b0f      	ldr	r3, [pc, #60]	; (800281c <FATFS_LinkDriverEx+0x40>)
 80027e0:	7a5c      	ldrb	r4, [r3, #9]
 80027e2:	2c01      	cmp	r4, #1
 80027e4:	d818      	bhi.n	8002818 <FATFS_LinkDriverEx+0x3c>
  {
    disk.is_initialized[disk.nbr] = 0;
 80027e6:	7a5d      	ldrb	r5, [r3, #9]
 80027e8:	b2ed      	uxtb	r5, r5
 80027ea:	2400      	movs	r4, #0
 80027ec:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;  
 80027ee:	7a5d      	ldrb	r5, [r3, #9]
 80027f0:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 80027f4:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;  
 80027f6:	7a58      	ldrb	r0, [r3, #9]
 80027f8:	4418      	add	r0, r3
 80027fa:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 80027fc:	7a5a      	ldrb	r2, [r3, #9]
 80027fe:	b2d2      	uxtb	r2, r2
 8002800:	1c50      	adds	r0, r2, #1
 8002802:	b2c0      	uxtb	r0, r0
 8002804:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 8002806:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 8002808:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 800280a:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 800280c:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 800280e:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 8002810:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 8002812:	70cc      	strb	r4, [r1, #3]
 8002814:	4620      	mov	r0, r4
 8002816:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 8002818:	2001      	movs	r0, #1
    ret = 0;
  }
  
  return ret;
}
 800281a:	bd30      	pop	{r4, r5, pc}
 800281c:	200004fc 	.word	0x200004fc

08002820 <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 8002820:	2200      	movs	r2, #0
 8002822:	f7ff bfdb 	b.w	80027dc <FATFS_LinkDriverEx>
	...

08002828 <FATFS_UnLinkDriverEx>:
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{ 
  uint8_t DiskNum = 0;
  uint8_t ret = 1;
  
  if(disk.nbr >= 1)
 8002828:	4a0a      	ldr	r2, [pc, #40]	; (8002854 <FATFS_UnLinkDriverEx+0x2c>)
 800282a:	7a53      	ldrb	r3, [r2, #9]
 800282c:	b17b      	cbz	r3, 800284e <FATFS_UnLinkDriverEx+0x26>
  {    
    DiskNum = path[0] - '0';
 800282e:	7803      	ldrb	r3, [r0, #0]
 8002830:	3b30      	subs	r3, #48	; 0x30
    if(disk.drv[DiskNum] != 0)
 8002832:	b2db      	uxtb	r3, r3
 8002834:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8002838:	6848      	ldr	r0, [r1, #4]
 800283a:	b140      	cbz	r0, 800284e <FATFS_UnLinkDriverEx+0x26>
    {
      disk.drv[DiskNum] = 0;
      disk.lun[DiskNum] = 0;
 800283c:	4413      	add	r3, r2
      disk.drv[DiskNum] = 0;
 800283e:	2000      	movs	r0, #0
      disk.lun[DiskNum] = 0;
 8002840:	7218      	strb	r0, [r3, #8]
      disk.nbr--;
 8002842:	7a53      	ldrb	r3, [r2, #9]
      disk.drv[DiskNum] = 0;
 8002844:	6048      	str	r0, [r1, #4]
      disk.nbr--;
 8002846:	3b01      	subs	r3, #1
 8002848:	b2db      	uxtb	r3, r3
 800284a:	7253      	strb	r3, [r2, #9]
 800284c:	4770      	bx	lr
  uint8_t ret = 1;
 800284e:	2001      	movs	r0, #1
      ret = 0;
    }
  }
  
  return ret;
}
 8002850:	4770      	bx	lr
 8002852:	bf00      	nop
 8002854:	200004fc 	.word	0x200004fc

08002858 <FATFS_UnLinkDriver>:
  * @param  path: pointer to the logical drive path  
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{ 
  return FATFS_UnLinkDriverEx(path, 0);
 8002858:	2100      	movs	r1, #0
 800285a:	f7ff bfe5 	b.w	8002828 <FATFS_UnLinkDriverEx>
	...

08002860 <systick_app_timer_tickAndProcess>:
/*
 * Use this if you want the systick to incrment timers and process alarms/callbacks.
 * Do not use with long callback context
 * This is useful if at least one of the timers needs interrupt priority
 */
void systick_app_timer_tickAndProcess() {
 8002860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002864:	4d11      	ldr	r5, [pc, #68]	; (80028ac <systick_app_timer_tickAndProcess+0x4c>)
 8002866:	2400      	movs	r4, #0
 8002868:	462e      	mov	r6, r5
								appTimer.channel[i].timer->timerAlarmCallback();
								appTimer.channel[i].timer->value = 0;
							}
							// if single shot, make not active after expiration
							if (appTimer.channel[i].timer->mode == APP_TIMER_MODE_SINGLE) {
								appTimer.channel[i].active = false;
 800286a:	4627      	mov	r7, r4
			if (appTimer.channel[i].timer != 0) {
 800286c:	686b      	ldr	r3, [r5, #4]
 800286e:	b1b3      	cbz	r3, 800289e <systick_app_timer_tickAndProcess+0x3e>
				if (appTimer.channel[i].active) {
 8002870:	f816 2034 	ldrb.w	r2, [r6, r4, lsl #3]
 8002874:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8002878:	b18a      	cbz	r2, 800289e <systick_app_timer_tickAndProcess+0x3e>
					appTimer.channel[i].timer->value++;
 800287a:	685a      	ldr	r2, [r3, #4]
					if (appTimer.channel[i].timer->alarm > 0) {
 800287c:	68d9      	ldr	r1, [r3, #12]
					appTimer.channel[i].timer->value++;
 800287e:	3201      	adds	r2, #1
 8002880:	605a      	str	r2, [r3, #4]
					if (appTimer.channel[i].timer->alarm > 0) {
 8002882:	b161      	cbz	r1, 800289e <systick_app_timer_tickAndProcess+0x3e>
						if (appTimer.channel[i].timer->value >= appTimer.channel[i].timer->alarm) {
 8002884:	428a      	cmp	r2, r1
 8002886:	d30a      	bcc.n	800289e <systick_app_timer_tickAndProcess+0x3e>
							if (appTimer.channel[i].timer->timerAlarmCallback) {
 8002888:	691b      	ldr	r3, [r3, #16]
 800288a:	b113      	cbz	r3, 8002892 <systick_app_timer_tickAndProcess+0x32>
								appTimer.channel[i].timer->timerAlarmCallback();
 800288c:	4798      	blx	r3
								appTimer.channel[i].timer->value = 0;
 800288e:	686b      	ldr	r3, [r5, #4]
 8002890:	605f      	str	r7, [r3, #4]
							if (appTimer.channel[i].timer->mode == APP_TIMER_MODE_SINGLE) {
 8002892:	686b      	ldr	r3, [r5, #4]
 8002894:	7a1b      	ldrb	r3, [r3, #8]
 8002896:	2b01      	cmp	r3, #1
								appTimer.channel[i].active = false;
 8002898:	bf08      	it	eq
 800289a:	f806 7008 	strbeq.w	r7, [r6, r8]
 800289e:	3401      	adds	r4, #1
	for (uint8_t i = 0; i < APP_TIMER_MAX_CHANNELS; i++) {
 80028a0:	2c0a      	cmp	r4, #10
 80028a2:	f105 0508 	add.w	r5, r5, #8
 80028a6:	d1e1      	bne.n	800286c <systick_app_timer_tickAndProcess+0xc>
						}
					}
				}
			}
		}
}
 80028a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80028ac:	20000508 	.word	0x20000508

080028b0 <systick_app_timer_channel_start>:

	return 1; // channel not found
}

uint32_t systick_app_timer_channel_start(uint8_t channel){
	if (channel >= APP_TIMER_MAX_CHANNELS) {
 80028b0:	2809      	cmp	r0, #9
uint32_t systick_app_timer_channel_start(uint8_t channel){
 80028b2:	b510      	push	{r4, lr}
	if (channel >= APP_TIMER_MAX_CHANNELS) {
 80028b4:	d80b      	bhi.n	80028ce <systick_app_timer_channel_start+0x1e>
		return 2; // channel number out of bounds
	}

	if (appTimer.channel[channel].timer) {
 80028b6:	4908      	ldr	r1, [pc, #32]	; (80028d8 <systick_app_timer_channel_start+0x28>)
 80028b8:	eb01 03c0 	add.w	r3, r1, r0, lsl #3
 80028bc:	685c      	ldr	r4, [r3, #4]
 80028be:	2301      	movs	r3, #1
 80028c0:	b13c      	cbz	r4, 80028d2 <systick_app_timer_channel_start+0x22>
		appTimer.channel[channel].timer->value = 0; // reset when starting
 80028c2:	2200      	movs	r2, #0
 80028c4:	6062      	str	r2, [r4, #4]
		appTimer.channel[channel].active = true;
 80028c6:	f801 3030 	strb.w	r3, [r1, r0, lsl #3]
		return 0;
 80028ca:	4610      	mov	r0, r2
 80028cc:	bd10      	pop	{r4, pc}
		return 2; // channel number out of bounds
 80028ce:	2002      	movs	r0, #2
 80028d0:	bd10      	pop	{r4, pc}
	}

	return 1; // channel not found
 80028d2:	4618      	mov	r0, r3
}
 80028d4:	bd10      	pop	{r4, pc}
 80028d6:	bf00      	nop
 80028d8:	20000508 	.word	0x20000508

080028dc <systick_app_timer_channel_create>:
/*
 * Register a channel. The channel pointer should be declared
 * in memory by the requesting module. It is only pointed at by
 * the app timer module.
 */
uint32_t systick_app_timer_channel_create(systick_app_timer_t * timer){
 80028dc:	b570      	push	{r4, r5, r6, lr}
	if (appTimer.count >= APP_TIMER_MAX_CHANNELS) {
 80028de:	4b0c      	ldr	r3, [pc, #48]	; (8002910 <systick_app_timer_channel_create+0x34>)
 80028e0:	f893 1050 	ldrb.w	r1, [r3, #80]	; 0x50
 80028e4:	2909      	cmp	r1, #9
 80028e6:	d810      	bhi.n	800290a <systick_app_timer_channel_create+0x2e>
 80028e8:	2200      	movs	r2, #0
	}

	uint8_t i;
	for (i = 0; i < APP_TIMER_MAX_CHANNELS; i++) {
		// take the first available slot
		if (appTimer.channel[i].timer == 0) {
 80028ea:	eb03 04c2 	add.w	r4, r3, r2, lsl #3
 80028ee:	b2d5      	uxtb	r5, r2
 80028f0:	6866      	ldr	r6, [r4, #4]
 80028f2:	b936      	cbnz	r6, 8002902 <systick_app_timer_channel_create+0x26>
			appTimer.channel[i].timer = timer;
 80028f4:	6060      	str	r0, [r4, #4]
			appTimer.channel[i].timer->channel = i;
 80028f6:	7005      	strb	r5, [r0, #0]
			break;
		}
	}

	appTimer.count++;
 80028f8:	3101      	adds	r1, #1
 80028fa:	f883 1050 	strb.w	r1, [r3, #80]	; 0x50

	return 0;
 80028fe:	2000      	movs	r0, #0
 8002900:	bd70      	pop	{r4, r5, r6, pc}
 8002902:	3201      	adds	r2, #1
	for (i = 0; i < APP_TIMER_MAX_CHANNELS; i++) {
 8002904:	2a0a      	cmp	r2, #10
 8002906:	d1f0      	bne.n	80028ea <systick_app_timer_channel_create+0xe>
 8002908:	e7f6      	b.n	80028f8 <systick_app_timer_channel_create+0x1c>
		return 2; // timer module is full
 800290a:	2002      	movs	r0, #2
}
 800290c:	bd70      	pop	{r4, r5, r6, pc}
 800290e:	bf00      	nop
 8002910:	20000508 	.word	0x20000508

08002914 <systick_app_timer_module_init>:

void systick_app_timer_module_init() {

	memset(&appTimer, 0, sizeof(appTimer));
 8002914:	2254      	movs	r2, #84	; 0x54
 8002916:	2100      	movs	r1, #0
 8002918:	4801      	ldr	r0, [pc, #4]	; (8002920 <systick_app_timer_module_init+0xc>)
 800291a:	f00a b8b9 	b.w	800ca90 <memset>
 800291e:	bf00      	nop
 8002920:	20000508 	.word	0x20000508

08002924 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8002924:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8002926:	b180      	cbz	r0, 800294a <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8002928:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800292c:	b113      	cbz	r3, 8002934 <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 800292e:	2300      	movs	r3, #0
 8002930:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8002934:	b109      	cbz	r1, 800293a <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 8002936:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800293a:	2301      	movs	r3, #1
 800293c:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  pdev->id = id;
 8002940:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8002942:	f009 f9ff 	bl	800bd44 <USBD_LL_Init>

  return USBD_OK;
 8002946:	2000      	movs	r0, #0
 8002948:	bd08      	pop	{r3, pc}
    return USBD_FAIL; 
 800294a:	2002      	movs	r0, #2
}
 800294c:	bd08      	pop	{r3, pc}

0800294e <Battey_Charge_Mode>:

USBD_StatusTypeDef Battey_Charge_Mode(USBD_HandleTypeDef *pdev)
{
	if ( pdev->dev_state  == USBD_STATE_DEFAULT)
 800294e:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002952:	2b01      	cmp	r3, #1
		return USBD_OK;
	else
		return USBD_FAIL;

}
 8002954:	bf14      	ite	ne
 8002956:	2002      	movne	r0, #2
 8002958:	2000      	moveq	r0, #0
 800295a:	4770      	bx	lr

0800295c <USBD_DeInit>:
* @retval status: status
*/
USBD_StatusTypeDef USBD_DeInit(USBD_HandleTypeDef *pdev)
{
  /* Set Default State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800295c:	2301      	movs	r3, #1
{
 800295e:	b510      	push	{r4, lr}
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8002960:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  
  /* Free Class Resources */
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8002964:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002968:	7901      	ldrb	r1, [r0, #4]
 800296a:	685b      	ldr	r3, [r3, #4]
{
 800296c:	4604      	mov	r4, r0
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 800296e:	4798      	blx	r3
  
    /* Stop the low level driver  */
  USBD_LL_Stop(pdev); 
 8002970:	4620      	mov	r0, r4
 8002972:	f009 fa23 	bl	800bdbc <USBD_LL_Stop>
  
  /* Initialize low level driver */
  USBD_LL_DeInit(pdev);
 8002976:	4620      	mov	r0, r4
 8002978:	f009 fa12 	bl	800bda0 <USBD_LL_DeInit>
  
  return USBD_OK;
}
 800297c:	2000      	movs	r0, #0
 800297e:	bd10      	pop	{r4, pc}

08002980 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 8002980:	b119      	cbz	r1, 800298a <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8002982:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 8002986:	2000      	movs	r0, #0
 8002988:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 800298a:	2002      	movs	r0, #2
  }
  
  return status;
}
 800298c:	4770      	bx	lr

0800298e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 800298e:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 8002990:	f009 fa0d 	bl	800bdae <USBD_LL_Start>
  
  return USBD_OK;  
}
 8002994:	2000      	movs	r0, #0
 8002996:	bd08      	pop	{r3, pc}

08002998 <USBD_Stop>:
  *         Stop the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Stop   (USBD_HandleTypeDef *pdev)
{
 8002998:	b510      	push	{r4, lr}
  /* Free Class Resources */
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 800299a:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800299e:	7901      	ldrb	r1, [r0, #4]
 80029a0:	685b      	ldr	r3, [r3, #4]
{
 80029a2:	4604      	mov	r4, r0
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 80029a4:	4798      	blx	r3

  /* Stop the low level driver  */
  USBD_LL_Stop(pdev); 
 80029a6:	4620      	mov	r0, r4
 80029a8:	f009 fa08 	bl	800bdbc <USBD_LL_Stop>
  
  return USBD_OK;  
}
 80029ac:	2000      	movs	r0, #0
 80029ae:	bd10      	pop	{r4, pc}

080029b0 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80029b0:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 80029b2:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80029b6:	b90b      	cbnz	r3, 80029bc <USBD_SetClassConfig+0xc>
  USBD_StatusTypeDef   ret = USBD_FAIL;
 80029b8:	2002      	movs	r0, #2
 80029ba:	bd08      	pop	{r3, pc}
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4798      	blx	r3
 80029c0:	2800      	cmp	r0, #0
 80029c2:	d1f9      	bne.n	80029b8 <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 80029c4:	bd08      	pop	{r3, pc}

080029c6 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80029c6:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 80029c8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	4798      	blx	r3
  return USBD_OK;
}
 80029d0:	2000      	movs	r0, #0
 80029d2:	bd08      	pop	{r3, pc}

080029d4 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80029d4:	b538      	push	{r3, r4, r5, lr}
 80029d6:	4604      	mov	r4, r0

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80029d8:	f500 7502 	add.w	r5, r0, #520	; 0x208
 80029dc:	4628      	mov	r0, r5
 80029de:	f000 fa76 	bl	8002ece <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 80029e2:	2301      	movs	r3, #1
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 80029e4:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
  pdev->ep0_state = USBD_EP0_SETUP;
 80029e8:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 80029ec:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 80029f0:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  switch (pdev->request.bmRequest & 0x1F) 
 80029f4:	f001 031f 	and.w	r3, r1, #31
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d00e      	beq.n	8002a1a <USBD_LL_SetupStage+0x46>
 80029fc:	d307      	bcc.n	8002a0e <USBD_LL_SetupStage+0x3a>
 80029fe:	2b02      	cmp	r3, #2
 8002a00:	d010      	beq.n	8002a24 <USBD_LL_SetupStage+0x50>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8002a02:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8002a06:	4620      	mov	r0, r4
 8002a08:	f009 f9f7 	bl	800bdfa <USBD_LL_StallEP>
    break;
 8002a0c:	e003      	b.n	8002a16 <USBD_LL_SetupStage+0x42>
    USBD_StdDevReq (pdev, &pdev->request);
 8002a0e:	4629      	mov	r1, r5
 8002a10:	4620      	mov	r0, r4
 8002a12:	f000 f8e7 	bl	8002be4 <USBD_StdDevReq>
  }  
  return USBD_OK;  
}
 8002a16:	2000      	movs	r0, #0
 8002a18:	bd38      	pop	{r3, r4, r5, pc}
    USBD_StdItfReq(pdev, &pdev->request);
 8002a1a:	4629      	mov	r1, r5
 8002a1c:	4620      	mov	r0, r4
 8002a1e:	f000 f9db 	bl	8002dd8 <USBD_StdItfReq>
    break;
 8002a22:	e7f8      	b.n	8002a16 <USBD_LL_SetupStage+0x42>
    USBD_StdEPReq(pdev, &pdev->request);   
 8002a24:	4629      	mov	r1, r5
 8002a26:	4620      	mov	r0, r4
 8002a28:	f000 f9ee 	bl	8002e08 <USBD_StdEPReq>
    break;
 8002a2c:	e7f3      	b.n	8002a16 <USBD_LL_SetupStage+0x42>

08002a2e <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 8002a2e:	b538      	push	{r3, r4, r5, lr}
 8002a30:	4604      	mov	r4, r0
 8002a32:	4615      	mov	r5, r2
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8002a34:	bb11      	cbnz	r1, 8002a7c <USBD_LL_DataOutStage+0x4e>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8002a36:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 8002a3a:	2b03      	cmp	r3, #3
 8002a3c:	d10f      	bne.n	8002a5e <USBD_LL_DataOutStage+0x30>
    {
      if(pep->rem_length > pep->maxpacket)
 8002a3e:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 8002a42:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d90b      	bls.n	8002a62 <USBD_LL_DataOutStage+0x34>
      {
        pep->rem_length -=  pep->maxpacket;
 8002a4a:	1a9b      	subs	r3, r3, r2
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	bf28      	it	cs
 8002a50:	461a      	movcs	r2, r3
        pep->rem_length -=  pep->maxpacket;
 8002a52:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
        USBD_CtlContinueRx (pdev, 
 8002a56:	b292      	uxth	r2, r2
 8002a58:	4629      	mov	r1, r5
 8002a5a:	f000 fa97 	bl	8002f8c <USBD_CtlContinueRx>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
  }  
  return USBD_OK;
}
 8002a5e:	2000      	movs	r0, #0
 8002a60:	bd38      	pop	{r3, r4, r5, pc}
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8002a62:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002a66:	691b      	ldr	r3, [r3, #16]
 8002a68:	b123      	cbz	r3, 8002a74 <USBD_LL_DataOutStage+0x46>
 8002a6a:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002a6e:	2a03      	cmp	r2, #3
 8002a70:	d100      	bne.n	8002a74 <USBD_LL_DataOutStage+0x46>
          pdev->pClass->EP0_RxReady(pdev); 
 8002a72:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8002a74:	4620      	mov	r0, r4
 8002a76:	f000 fa91 	bl	8002f9c <USBD_CtlSendStatus>
 8002a7a:	e7f0      	b.n	8002a5e <USBD_LL_DataOutStage+0x30>
  else if((pdev->pClass->DataOut != NULL)&&
 8002a7c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002a80:	699b      	ldr	r3, [r3, #24]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d0eb      	beq.n	8002a5e <USBD_LL_DataOutStage+0x30>
 8002a86:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002a8a:	2a03      	cmp	r2, #3
 8002a8c:	d1e7      	bne.n	8002a5e <USBD_LL_DataOutStage+0x30>
    pdev->pClass->DataOut(pdev, epnum); 
 8002a8e:	4798      	blx	r3
 8002a90:	e7e5      	b.n	8002a5e <USBD_LL_DataOutStage+0x30>

08002a92 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8002a92:	b570      	push	{r4, r5, r6, lr}
 8002a94:	4613      	mov	r3, r2
 8002a96:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8002a98:	460e      	mov	r6, r1
 8002a9a:	2900      	cmp	r1, #0
 8002a9c:	d13d      	bne.n	8002b1a <USBD_LL_DataInStage+0x88>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8002a9e:	f8d0 21f4 	ldr.w	r2, [r0, #500]	; 0x1f4
 8002aa2:	2a02      	cmp	r2, #2
 8002aa4:	d10f      	bne.n	8002ac6 <USBD_LL_DataInStage+0x34>
    {
      if(pep->rem_length > pep->maxpacket)
 8002aa6:	69c5      	ldr	r5, [r0, #28]
 8002aa8:	6a02      	ldr	r2, [r0, #32]
 8002aaa:	4295      	cmp	r5, r2
 8002aac:	d914      	bls.n	8002ad8 <USBD_LL_DataInStage+0x46>
      {
        pep->rem_length -=  pep->maxpacket;
 8002aae:	1aaa      	subs	r2, r5, r2
 8002ab0:	61c2      	str	r2, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	b292      	uxth	r2, r2
 8002ab6:	f000 fa52 	bl	8002f5e <USBD_CtlContinueSendData>
                                  pdata, 
                                  pep->rem_length);
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8002aba:	4633      	mov	r3, r6
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
          pdev->ep0_data_len = 0;
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8002abc:	461a      	mov	r2, r3
 8002abe:	4619      	mov	r1, r3
 8002ac0:	4620      	mov	r0, r4
 8002ac2:	f009 f9c9 	bl	800be58 <USBD_LL_PrepareReceive>
          }          
          USBD_CtlReceiveStatus(pdev);
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8002ac6:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d102      	bne.n	8002ad4 <USBD_LL_DataInStage+0x42>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
  }  
  return USBD_OK;
}
 8002ad4:	2000      	movs	r0, #0
 8002ad6:	bd70      	pop	{r4, r5, r6, pc}
        if((pep->total_length % pep->maxpacket == 0) &&
 8002ad8:	6983      	ldr	r3, [r0, #24]
 8002ada:	fbb3 f5f2 	udiv	r5, r3, r2
 8002ade:	fb02 3515 	mls	r5, r2, r5, r3
 8002ae2:	b965      	cbnz	r5, 8002afe <USBD_LL_DataInStage+0x6c>
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d80a      	bhi.n	8002afe <USBD_LL_DataInStage+0x6c>
           (pep->total_length >= pep->maxpacket) &&
 8002ae8:	f8d0 21f8 	ldr.w	r2, [r0, #504]	; 0x1f8
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d206      	bcs.n	8002afe <USBD_LL_DataInStage+0x6c>
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8002af0:	462a      	mov	r2, r5
 8002af2:	f000 fa34 	bl	8002f5e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8002af6:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
        USBD_LL_PrepareReceive (pdev,
 8002afa:	462b      	mov	r3, r5
 8002afc:	e7de      	b.n	8002abc <USBD_LL_DataInStage+0x2a>
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8002afe:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	b12b      	cbz	r3, 8002b12 <USBD_LL_DataInStage+0x80>
 8002b06:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 8002b0a:	2a03      	cmp	r2, #3
 8002b0c:	d101      	bne.n	8002b12 <USBD_LL_DataInStage+0x80>
            pdev->pClass->EP0_TxSent(pdev); 
 8002b0e:	4620      	mov	r0, r4
 8002b10:	4798      	blx	r3
          USBD_CtlReceiveStatus(pdev);
 8002b12:	4620      	mov	r0, r4
 8002b14:	f000 fa4d 	bl	8002fb2 <USBD_CtlReceiveStatus>
 8002b18:	e7d5      	b.n	8002ac6 <USBD_LL_DataInStage+0x34>
  else if((pdev->pClass->DataIn != NULL)&& 
 8002b1a:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002b1e:	695b      	ldr	r3, [r3, #20]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d0d7      	beq.n	8002ad4 <USBD_LL_DataInStage+0x42>
 8002b24:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002b28:	2a03      	cmp	r2, #3
 8002b2a:	d1d3      	bne.n	8002ad4 <USBD_LL_DataInStage+0x42>
    pdev->pClass->DataIn(pdev, epnum); 
 8002b2c:	4798      	blx	r3
 8002b2e:	e7d1      	b.n	8002ad4 <USBD_LL_DataInStage+0x42>

08002b30 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8002b30:	b538      	push	{r3, r4, r5, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8002b32:	2200      	movs	r2, #0
{
 8002b34:	4604      	mov	r4, r0
  USBD_LL_OpenEP(pdev,
 8002b36:	4611      	mov	r1, r2
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8002b38:	2540      	movs	r5, #64	; 0x40
  USBD_LL_OpenEP(pdev,
 8002b3a:	2340      	movs	r3, #64	; 0x40
 8002b3c:	f009 f945 	bl	800bdca <USBD_LL_OpenEP>
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8002b40:	462b      	mov	r3, r5
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8002b42:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  USBD_LL_OpenEP(pdev,
 8002b46:	2200      	movs	r2, #0
 8002b48:	2180      	movs	r1, #128	; 0x80
 8002b4a:	4620      	mov	r0, r4
 8002b4c:	f009 f93d 	bl	800bdca <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8002b50:	2301      	movs	r3, #1
 8002b52:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8002b56:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8002b5a:	6225      	str	r5, [r4, #32]
  if (pdev->pClassData) 
 8002b5c:	b12b      	cbz	r3, 8002b6a <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8002b5e:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8002b62:	7921      	ldrb	r1, [r4, #4]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	4620      	mov	r0, r4
 8002b68:	4798      	blx	r3
 
  
  return USBD_OK;
}
 8002b6a:	2000      	movs	r0, #0
 8002b6c:	bd38      	pop	{r3, r4, r5, pc}

08002b6e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8002b6e:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 8002b70:	2000      	movs	r0, #0
 8002b72:	4770      	bx	lr

08002b74 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8002b74:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002b78:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8002b7c:	2304      	movs	r3, #4
 8002b7e:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8002b82:	2000      	movs	r0, #0
 8002b84:	4770      	bx	lr

08002b86 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;  
 8002b86:	f890 31fd 	ldrb.w	r3, [r0, #509]	; 0x1fd
 8002b8a:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8002b8e:	2000      	movs	r0, #0
 8002b90:	4770      	bx	lr

08002b92 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8002b92:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8002b94:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002b98:	2a03      	cmp	r2, #3
 8002b9a:	d104      	bne.n	8002ba6 <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 8002b9c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002ba0:	69db      	ldr	r3, [r3, #28]
 8002ba2:	b103      	cbz	r3, 8002ba6 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8002ba4:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 8002ba6:	2000      	movs	r0, #0
 8002ba8:	bd08      	pop	{r3, pc}

08002baa <USBD_LL_IsoINIncomplete>:
 8002baa:	2000      	movs	r0, #0
 8002bac:	4770      	bx	lr

08002bae <USBD_LL_IsoOUTIncomplete>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
  return USBD_OK;
}
 8002bae:	2000      	movs	r0, #0
 8002bb0:	4770      	bx	lr

08002bb2 <USBD_LL_DevConnected>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
  return USBD_OK;
}
 8002bb2:	2000      	movs	r0, #0
 8002bb4:	4770      	bx	lr

08002bb6 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 8002bb6:	b508      	push	{r3, lr}
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8002bb8:	2201      	movs	r2, #1
 8002bba:	f880 21fc 	strb.w	r2, [r0, #508]	; 0x1fc
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8002bbe:	f8d0 2214 	ldr.w	r2, [r0, #532]	; 0x214
 8002bc2:	7901      	ldrb	r1, [r0, #4]
 8002bc4:	6852      	ldr	r2, [r2, #4]
 8002bc6:	4790      	blx	r2
   
  return USBD_OK;
}
 8002bc8:	2000      	movs	r0, #0
 8002bca:	bd08      	pop	{r3, pc}

08002bcc <USBD_CtlError.constprop.0>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 8002bcc:	b510      	push	{r4, lr}
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
 8002bce:	2180      	movs	r1, #128	; 0x80
void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 8002bd0:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 8002bd2:	f009 f912 	bl	800bdfa <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8002bd6:	4620      	mov	r0, r4
 8002bd8:	2100      	movs	r1, #0
}
 8002bda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0);
 8002bde:	f009 b90c 	b.w	800bdfa <USBD_LL_StallEP>
	...

08002be4 <USBD_StdDevReq>:
{
 8002be4:	b537      	push	{r0, r1, r2, r4, r5, lr}
  switch (req->bRequest) 
 8002be6:	784b      	ldrb	r3, [r1, #1]
{
 8002be8:	4604      	mov	r4, r0
 8002bea:	460d      	mov	r5, r1
  switch (req->bRequest) 
 8002bec:	2b09      	cmp	r3, #9
 8002bee:	d879      	bhi.n	8002ce4 <USBD_StdDevReq+0x100>
 8002bf0:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002bf4:	00e500c9 	.word	0x00e500c9
 8002bf8:	00d90078 	.word	0x00d90078
 8002bfc:	006d0078 	.word	0x006d0078
 8002c00:	0078000a 	.word	0x0078000a
 8002c04:	008d00b9 	.word	0x008d00b9
  switch (req->wValue >> 8)
 8002c08:	884b      	ldrh	r3, [r1, #2]
 8002c0a:	0a1a      	lsrs	r2, r3, #8
 8002c0c:	3a01      	subs	r2, #1
 8002c0e:	2a06      	cmp	r2, #6
 8002c10:	d868      	bhi.n	8002ce4 <USBD_StdDevReq+0x100>
 8002c12:	e8df f002 	tbb	[pc, r2]
 8002c16:	1c04      	.short	0x1c04
 8002c18:	49676729 	.word	0x49676729
 8002c1c:	52          	.byte	0x52
 8002c1d:	00          	.byte	0x00
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8002c1e:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002c22:	681b      	ldr	r3, [r3, #0]
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8002c24:	7c20      	ldrb	r0, [r4, #16]
 8002c26:	f10d 0106 	add.w	r1, sp, #6
 8002c2a:	4798      	blx	r3
  if((len != 0)&& (req->wLength != 0))
 8002c2c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8002c30:	2a00      	cmp	r2, #0
 8002c32:	d067      	beq.n	8002d04 <USBD_StdDevReq+0x120>
 8002c34:	88eb      	ldrh	r3, [r5, #6]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d064      	beq.n	8002d04 <USBD_StdDevReq+0x120>
    len = MIN(len , req->wLength);
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	bf28      	it	cs
 8002c3e:	461a      	movcs	r2, r3
 8002c40:	f8ad 2006 	strh.w	r2, [sp, #6]
    USBD_CtlSendData (pdev, 
 8002c44:	4601      	mov	r1, r0
    USBD_CtlSendData (pdev, 
 8002c46:	4620      	mov	r0, r4
 8002c48:	f000 f97c 	bl	8002f44 <USBD_CtlSendData>
 8002c4c:	e05a      	b.n	8002d04 <USBD_StdDevReq+0x120>
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8002c4e:	7c02      	ldrb	r2, [r0, #16]
 8002c50:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002c54:	b932      	cbnz	r2, 8002c64 <USBD_StdDevReq+0x80>
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8002c56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8002c58:	f10d 0006 	add.w	r0, sp, #6
 8002c5c:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8002c5e:	2302      	movs	r3, #2
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8002c60:	7043      	strb	r3, [r0, #1]
 8002c62:	e7e3      	b.n	8002c2c <USBD_StdDevReq+0x48>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8002c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c66:	e7f7      	b.n	8002c58 <USBD_StdDevReq+0x74>
    switch ((uint8_t)(req->wValue))
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	2b05      	cmp	r3, #5
 8002c6c:	d83a      	bhi.n	8002ce4 <USBD_StdDevReq+0x100>
 8002c6e:	e8df f003 	tbb	[pc, r3]
 8002c72:	0703      	.short	0x0703
 8002c74:	17130f0b 	.word	0x17130f0b
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8002c78:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	e7d1      	b.n	8002c24 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8002c80:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	e7cd      	b.n	8002c24 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8002c88:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	e7c9      	b.n	8002c24 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8002c90:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002c94:	691b      	ldr	r3, [r3, #16]
 8002c96:	e7c5      	b.n	8002c24 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8002c98:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	e7c1      	b.n	8002c24 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8002ca0:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002ca4:	699b      	ldr	r3, [r3, #24]
 8002ca6:	e7bd      	b.n	8002c24 <USBD_StdDevReq+0x40>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8002ca8:	7c03      	ldrb	r3, [r0, #16]
 8002caa:	b9db      	cbnz	r3, 8002ce4 <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8002cac:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002cb0:	f10d 0006 	add.w	r0, sp, #6
 8002cb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cb6:	4798      	blx	r3
 8002cb8:	e7b8      	b.n	8002c2c <USBD_StdDevReq+0x48>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8002cba:	7c03      	ldrb	r3, [r0, #16]
 8002cbc:	b993      	cbnz	r3, 8002ce4 <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8002cbe:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002cc2:	f10d 0006 	add.w	r0, sp, #6
 8002cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc8:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8002cca:	2307      	movs	r3, #7
 8002ccc:	e7c8      	b.n	8002c60 <USBD_StdDevReq+0x7c>
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8002cce:	888b      	ldrh	r3, [r1, #4]
 8002cd0:	b943      	cbnz	r3, 8002ce4 <USBD_StdDevReq+0x100>
 8002cd2:	88cb      	ldrh	r3, [r1, #6]
 8002cd4:	b933      	cbnz	r3, 8002ce4 <USBD_StdDevReq+0x100>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8002cd6:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8002cda:	788d      	ldrb	r5, [r1, #2]
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8002cdc:	2b03      	cmp	r3, #3
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8002cde:	f005 057f 	and.w	r5, r5, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8002ce2:	d103      	bne.n	8002cec <USBD_StdDevReq+0x108>
    USBD_CtlError(pdev , req);
 8002ce4:	4620      	mov	r0, r4
 8002ce6:	f7ff ff71 	bl	8002bcc <USBD_CtlError.constprop.0>
    break;
 8002cea:	e00b      	b.n	8002d04 <USBD_StdDevReq+0x120>
      pdev->dev_address = dev_addr;
 8002cec:	f880 51fe 	strb.w	r5, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8002cf0:	4629      	mov	r1, r5
 8002cf2:	f009 f8a3 	bl	800be3c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8002cf6:	4620      	mov	r0, r4
 8002cf8:	f000 f950 	bl	8002f9c <USBD_CtlSendStatus>
      if (dev_addr != 0) 
 8002cfc:	b12d      	cbz	r5, 8002d0a <USBD_StdDevReq+0x126>
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8002cfe:	2302      	movs	r3, #2
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8002d00:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
}
 8002d04:	2000      	movs	r0, #0
 8002d06:	b003      	add	sp, #12
 8002d08:	bd30      	pop	{r4, r5, pc}
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e7f8      	b.n	8002d00 <USBD_StdDevReq+0x11c>
  cfgidx = (uint8_t)(req->wValue);                 
 8002d0e:	7889      	ldrb	r1, [r1, #2]
 8002d10:	4d30      	ldr	r5, [pc, #192]	; (8002dd4 <USBD_StdDevReq+0x1f0>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8002d12:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);                 
 8002d14:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8002d16:	d8e5      	bhi.n	8002ce4 <USBD_StdDevReq+0x100>
    switch (pdev->dev_state) 
 8002d18:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	d00c      	beq.n	8002d3a <USBD_StdDevReq+0x156>
 8002d20:	2b03      	cmp	r3, #3
 8002d22:	d1df      	bne.n	8002ce4 <USBD_StdDevReq+0x100>
      if (cfgidx == 0) 
 8002d24:	b9b1      	cbnz	r1, 8002d54 <USBD_StdDevReq+0x170>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8002d26:	2302      	movs	r3, #2
 8002d28:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8002d2c:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8002d2e:	f7ff fe4a 	bl	80029c6 <USBD_ClrClassConfig>
      USBD_CtlSendStatus(pdev);
 8002d32:	4620      	mov	r0, r4
 8002d34:	f000 f932 	bl	8002f9c <USBD_CtlSendStatus>
 8002d38:	e7e4      	b.n	8002d04 <USBD_StdDevReq+0x120>
      if (cfgidx) 
 8002d3a:	2900      	cmp	r1, #0
 8002d3c:	d0f9      	beq.n	8002d32 <USBD_StdDevReq+0x14e>
        pdev->dev_config = cfgidx;
 8002d3e:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8002d40:	2303      	movs	r3, #3
        pdev->dev_config = cfgidx;
 8002d42:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8002d44:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8002d48:	4620      	mov	r0, r4
 8002d4a:	f7ff fe31 	bl	80029b0 <USBD_SetClassConfig>
 8002d4e:	2802      	cmp	r0, #2
 8002d50:	d1ef      	bne.n	8002d32 <USBD_StdDevReq+0x14e>
 8002d52:	e7c7      	b.n	8002ce4 <USBD_StdDevReq+0x100>
      else  if (cfgidx != pdev->dev_config) 
 8002d54:	6841      	ldr	r1, [r0, #4]
 8002d56:	2901      	cmp	r1, #1
 8002d58:	d0eb      	beq.n	8002d32 <USBD_StdDevReq+0x14e>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8002d5a:	b2c9      	uxtb	r1, r1
 8002d5c:	f7ff fe33 	bl	80029c6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8002d60:	7829      	ldrb	r1, [r5, #0]
 8002d62:	6061      	str	r1, [r4, #4]
 8002d64:	e7f0      	b.n	8002d48 <USBD_StdDevReq+0x164>
  if (req->wLength != 1) 
 8002d66:	88ca      	ldrh	r2, [r1, #6]
 8002d68:	2a01      	cmp	r2, #1
 8002d6a:	d1bb      	bne.n	8002ce4 <USBD_StdDevReq+0x100>
    switch (pdev->dev_state )  
 8002d6c:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002d70:	2b02      	cmp	r3, #2
 8002d72:	d003      	beq.n	8002d7c <USBD_StdDevReq+0x198>
 8002d74:	2b03      	cmp	r3, #3
 8002d76:	d1b5      	bne.n	8002ce4 <USBD_StdDevReq+0x100>
      USBD_CtlSendData (pdev, 
 8002d78:	1d01      	adds	r1, r0, #4
 8002d7a:	e764      	b.n	8002c46 <USBD_StdDevReq+0x62>
      pdev->dev_default_config = 0;
 8002d7c:	4601      	mov	r1, r0
 8002d7e:	2300      	movs	r3, #0
 8002d80:	f841 3f08 	str.w	r3, [r1, #8]!
 8002d84:	e75f      	b.n	8002c46 <USBD_StdDevReq+0x62>
  switch (pdev->dev_state) 
 8002d86:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002d8a:	3b02      	subs	r3, #2
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d8a9      	bhi.n	8002ce4 <USBD_StdDevReq+0x100>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8002d90:	2301      	movs	r3, #1
 8002d92:	60c3      	str	r3, [r0, #12]
    if (pdev->dev_remote_wakeup) 
 8002d94:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8002d98:	b10b      	cbz	r3, 8002d9e <USBD_StdDevReq+0x1ba>
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	60c3      	str	r3, [r0, #12]
    USBD_CtlSendData (pdev, 
 8002d9e:	2202      	movs	r2, #2
 8002da0:	f104 010c 	add.w	r1, r4, #12
 8002da4:	e74f      	b.n	8002c46 <USBD_StdDevReq+0x62>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8002da6:	884b      	ldrh	r3, [r1, #2]
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d1ab      	bne.n	8002d04 <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 8002dac:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8002db0:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8002db4:	4629      	mov	r1, r5
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	4620      	mov	r0, r4
 8002dba:	4798      	blx	r3
 8002dbc:	e7b9      	b.n	8002d32 <USBD_StdDevReq+0x14e>
  switch (pdev->dev_state)
 8002dbe:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002dc2:	3b02      	subs	r3, #2
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d88d      	bhi.n	8002ce4 <USBD_StdDevReq+0x100>
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8002dc8:	884b      	ldrh	r3, [r1, #2]
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d19a      	bne.n	8002d04 <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 8002dce:	2300      	movs	r3, #0
 8002dd0:	e7ec      	b.n	8002dac <USBD_StdDevReq+0x1c8>
 8002dd2:	bf00      	nop
 8002dd4:	2000055c 	.word	0x2000055c

08002dd8 <USBD_StdItfReq>:
{
 8002dd8:	b538      	push	{r3, r4, r5, lr}
  switch (pdev->dev_state) 
 8002dda:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002dde:	2b03      	cmp	r3, #3
{
 8002de0:	4604      	mov	r4, r0
 8002de2:	460d      	mov	r5, r1
  switch (pdev->dev_state) 
 8002de4:	d10d      	bne.n	8002e02 <USBD_StdItfReq+0x2a>
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8002de6:	790b      	ldrb	r3, [r1, #4]
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d80a      	bhi.n	8002e02 <USBD_StdItfReq+0x2a>
      pdev->pClass->Setup (pdev, req); 
 8002dec:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	4798      	blx	r3
      if((req->wLength == 0)&& (ret == USBD_OK))
 8002df4:	88eb      	ldrh	r3, [r5, #6]
 8002df6:	b913      	cbnz	r3, 8002dfe <USBD_StdItfReq+0x26>
         USBD_CtlSendStatus(pdev);
 8002df8:	4620      	mov	r0, r4
 8002dfa:	f000 f8cf 	bl	8002f9c <USBD_CtlSendStatus>
}
 8002dfe:	2000      	movs	r0, #0
 8002e00:	bd38      	pop	{r3, r4, r5, pc}
     USBD_CtlError(pdev , req);
 8002e02:	f7ff fee3 	bl	8002bcc <USBD_CtlError.constprop.0>
    break;
 8002e06:	e7fa      	b.n	8002dfe <USBD_StdItfReq+0x26>

08002e08 <USBD_StdEPReq>:
{
 8002e08:	b570      	push	{r4, r5, r6, lr}
  if ((req->bmRequest & 0x60) == 0x20)
 8002e0a:	780a      	ldrb	r2, [r1, #0]
  ep_addr  = LOBYTE(req->wIndex);   
 8002e0c:	888e      	ldrh	r6, [r1, #4]
  if ((req->bmRequest & 0x60) == 0x20)
 8002e0e:	f002 0260 	and.w	r2, r2, #96	; 0x60
 8002e12:	2a20      	cmp	r2, #32
{
 8002e14:	4604      	mov	r4, r0
 8002e16:	460d      	mov	r5, r1
  ep_addr  = LOBYTE(req->wIndex);   
 8002e18:	b2f3      	uxtb	r3, r6
  if ((req->bmRequest & 0x60) == 0x20)
 8002e1a:	d105      	bne.n	8002e28 <USBD_StdEPReq+0x20>
    pdev->pClass->Setup (pdev, req);
 8002e1c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	4798      	blx	r3
}
 8002e24:	2000      	movs	r0, #0
 8002e26:	bd70      	pop	{r4, r5, r6, pc}
  switch (req->bRequest) 
 8002e28:	784a      	ldrb	r2, [r1, #1]
 8002e2a:	2a01      	cmp	r2, #1
 8002e2c:	d01c      	beq.n	8002e68 <USBD_StdEPReq+0x60>
 8002e2e:	d32a      	bcc.n	8002e86 <USBD_StdEPReq+0x7e>
 8002e30:	2a03      	cmp	r2, #3
 8002e32:	d1f7      	bne.n	8002e24 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8002e34:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002e38:	2a02      	cmp	r2, #2
 8002e3a:	d040      	beq.n	8002ebe <USBD_StdEPReq+0xb6>
 8002e3c:	2a03      	cmp	r2, #3
 8002e3e:	d002      	beq.n	8002e46 <USBD_StdEPReq+0x3e>
      USBD_CtlError(pdev , req);
 8002e40:	f7ff fec4 	bl	8002bcc <USBD_CtlError.constprop.0>
      break;
 8002e44:	e7ee      	b.n	8002e24 <USBD_StdEPReq+0x1c>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8002e46:	884a      	ldrh	r2, [r1, #2]
 8002e48:	b922      	cbnz	r2, 8002e54 <USBD_StdEPReq+0x4c>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8002e4a:	065e      	lsls	r6, r3, #25
 8002e4c:	d002      	beq.n	8002e54 <USBD_StdEPReq+0x4c>
          USBD_LL_StallEP(pdev , ep_addr);
 8002e4e:	4619      	mov	r1, r3
 8002e50:	f008 ffd3 	bl	800bdfa <USBD_LL_StallEP>
          pdev->pClass->Setup (pdev, req);
 8002e54:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8002e58:	4629      	mov	r1, r5
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	4620      	mov	r0, r4
 8002e5e:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8002e60:	4620      	mov	r0, r4
 8002e62:	f000 f89b 	bl	8002f9c <USBD_CtlSendStatus>
 8002e66:	e7dd      	b.n	8002e24 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8002e68:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002e6c:	2a02      	cmp	r2, #2
 8002e6e:	d026      	beq.n	8002ebe <USBD_StdEPReq+0xb6>
 8002e70:	2a03      	cmp	r2, #3
 8002e72:	d1e5      	bne.n	8002e40 <USBD_StdEPReq+0x38>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8002e74:	884a      	ldrh	r2, [r1, #2]
 8002e76:	2a00      	cmp	r2, #0
 8002e78:	d1d4      	bne.n	8002e24 <USBD_StdEPReq+0x1c>
        if ((ep_addr & 0x7F) != 0x00) 
 8002e7a:	0659      	lsls	r1, r3, #25
 8002e7c:	d0f0      	beq.n	8002e60 <USBD_StdEPReq+0x58>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8002e7e:	4619      	mov	r1, r3
 8002e80:	f008 ffc2 	bl	800be08 <USBD_LL_ClearStallEP>
 8002e84:	e7e6      	b.n	8002e54 <USBD_StdEPReq+0x4c>
    switch (pdev->dev_state) 
 8002e86:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002e8a:	2a02      	cmp	r2, #2
 8002e8c:	d017      	beq.n	8002ebe <USBD_StdEPReq+0xb6>
 8002e8e:	2a03      	cmp	r2, #3
 8002e90:	d1d6      	bne.n	8002e40 <USBD_StdEPReq+0x38>
 8002e92:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8002e96:	f016 0f80 	tst.w	r6, #128	; 0x80
 8002e9a:	eb00 1505 	add.w	r5, r0, r5, lsl #4
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8002e9e:	4619      	mov	r1, r3
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8002ea0:	bf14      	ite	ne
 8002ea2:	3514      	addne	r5, #20
 8002ea4:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8002ea8:	f008 ffb5 	bl	800be16 <USBD_LL_IsStallEP>
 8002eac:	b168      	cbz	r0, 8002eca <USBD_StdEPReq+0xc2>
        pep->status = 0x0001;     
 8002eae:	2301      	movs	r3, #1
 8002eb0:	602b      	str	r3, [r5, #0]
      USBD_CtlSendData (pdev,
 8002eb2:	2202      	movs	r2, #2
 8002eb4:	4629      	mov	r1, r5
 8002eb6:	4620      	mov	r0, r4
 8002eb8:	f000 f844 	bl	8002f44 <USBD_CtlSendData>
      break;
 8002ebc:	e7b2      	b.n	8002e24 <USBD_StdEPReq+0x1c>
      if ((ep_addr & 0x7F) != 0x00) 
 8002ebe:	065a      	lsls	r2, r3, #25
 8002ec0:	d0b0      	beq.n	8002e24 <USBD_StdEPReq+0x1c>
        USBD_LL_StallEP(pdev , ep_addr);
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	f008 ff99 	bl	800bdfa <USBD_LL_StallEP>
 8002ec8:	e7ac      	b.n	8002e24 <USBD_StdEPReq+0x1c>
        pep->status = 0x0000;  
 8002eca:	6028      	str	r0, [r5, #0]
 8002ecc:	e7f1      	b.n	8002eb2 <USBD_StdEPReq+0xaa>

08002ece <USBD_ParseSetupRequest>:
  req->bmRequest     = *(uint8_t *)  (pdata);
 8002ece:	780b      	ldrb	r3, [r1, #0]
 8002ed0:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8002ed2:	784b      	ldrb	r3, [r1, #1]
 8002ed4:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8002ed6:	78ca      	ldrb	r2, [r1, #3]
 8002ed8:	788b      	ldrb	r3, [r1, #2]
 8002eda:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002ede:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8002ee0:	794a      	ldrb	r2, [r1, #5]
 8002ee2:	790b      	ldrb	r3, [r1, #4]
 8002ee4:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002ee8:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8002eea:	79ca      	ldrb	r2, [r1, #7]
 8002eec:	798b      	ldrb	r3, [r1, #6]
 8002eee:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002ef2:	80c3      	strh	r3, [r0, #6]
 8002ef4:	4770      	bx	lr

08002ef6 <USBD_CtlError>:
{
 8002ef6:	b510      	push	{r4, lr}
  USBD_LL_StallEP(pdev , 0x80);
 8002ef8:	2180      	movs	r1, #128	; 0x80
{
 8002efa:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 8002efc:	f008 ff7d 	bl	800bdfa <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8002f00:	4620      	mov	r0, r4
 8002f02:	2100      	movs	r1, #0
}
 8002f04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0);
 8002f08:	f008 bf77 	b.w	800bdfa <USBD_LL_StallEP>

08002f0c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8002f0c:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 8002f0e:	b188      	cbz	r0, 8002f34 <USBD_GetString+0x28>
 8002f10:	4605      	mov	r5, r0
 8002f12:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 8002f14:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	2c00      	cmp	r4, #0
 8002f1c:	d1f9      	bne.n	8002f12 <USBD_GetString+0x6>
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	3302      	adds	r3, #2
 8002f22:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 8002f24:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8002f26:	2303      	movs	r3, #3
 8002f28:	704b      	strb	r3, [r1, #1]
 8002f2a:	3801      	subs	r0, #1
 8002f2c:	2302      	movs	r3, #2
    while (*desc != '\0') 
 8002f2e:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8002f32:	b905      	cbnz	r5, 8002f36 <USBD_GetString+0x2a>
 8002f34:	bd30      	pop	{r4, r5, pc}
      unicode[idx++] = *desc++;
 8002f36:	1c5a      	adds	r2, r3, #1
 8002f38:	b2d2      	uxtb	r2, r2
 8002f3a:	54cd      	strb	r5, [r1, r3]
      unicode[idx++] =  0x00;
 8002f3c:	3302      	adds	r3, #2
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	548c      	strb	r4, [r1, r2]
 8002f42:	e7f4      	b.n	8002f2e <USBD_GetString+0x22>

08002f44 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8002f44:	b510      	push	{r4, lr}
 8002f46:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8002f48:	2202      	movs	r2, #2
 8002f4a:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8002f4e:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8002f50:	460a      	mov	r2, r1
  pdev->ep_in[0].rem_length   = len;
 8002f52:	61c3      	str	r3, [r0, #28]
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8002f54:	2100      	movs	r1, #0
 8002f56:	f008 ff78 	bl	800be4a <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8002f5a:	2000      	movs	r0, #0
 8002f5c:	bd10      	pop	{r4, pc}

08002f5e <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8002f5e:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8002f60:	4613      	mov	r3, r2
 8002f62:	460a      	mov	r2, r1
 8002f64:	2100      	movs	r1, #0
 8002f66:	f008 ff70 	bl	800be4a <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8002f6a:	2000      	movs	r0, #0
 8002f6c:	bd08      	pop	{r3, pc}

08002f6e <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8002f6e:	b510      	push	{r4, lr}
 8002f70:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8002f72:	2203      	movs	r2, #3
 8002f74:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 8002f78:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8002f7c:	460a      	mov	r2, r1
  pdev->ep_out[0].rem_length   = len;
 8002f7e:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  USBD_LL_PrepareReceive (pdev,
 8002f82:	2100      	movs	r1, #0
 8002f84:	f008 ff68 	bl	800be58 <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 8002f88:	2000      	movs	r0, #0
 8002f8a:	bd10      	pop	{r4, pc}

08002f8c <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8002f8c:	b508      	push	{r3, lr}

  USBD_LL_PrepareReceive (pdev,
 8002f8e:	4613      	mov	r3, r2
 8002f90:	460a      	mov	r2, r1
 8002f92:	2100      	movs	r1, #0
 8002f94:	f008 ff60 	bl	800be58 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 8002f98:	2000      	movs	r0, #0
 8002f9a:	bd08      	pop	{r3, pc}

08002f9c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8002f9c:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8002f9e:	2304      	movs	r3, #4
 8002fa0:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	461a      	mov	r2, r3
 8002fa8:	4619      	mov	r1, r3
 8002faa:	f008 ff4e 	bl	800be4a <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8002fae:	2000      	movs	r0, #0
 8002fb0:	bd08      	pop	{r3, pc}

08002fb2 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8002fb2:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8002fb4:	2305      	movs	r3, #5
 8002fb6:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8002fba:	2300      	movs	r3, #0
 8002fbc:	461a      	mov	r2, r3
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	f008 ff4a 	bl	800be58 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 8002fc4:	2000      	movs	r0, #0
 8002fc6:	bd08      	pop	{r3, pc}

08002fc8 <USBD_MSC_GetHSCfgDesc>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_MSC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_MSC_CfgHSDesc);
 8002fc8:	2320      	movs	r3, #32
 8002fca:	8003      	strh	r3, [r0, #0]
  return USBD_MSC_CfgHSDesc;
}
 8002fcc:	4800      	ldr	r0, [pc, #0]	; (8002fd0 <USBD_MSC_GetHSCfgDesc+0x8>)
 8002fce:	4770      	bx	lr
 8002fd0:	2000005c 	.word	0x2000005c

08002fd4 <USBD_MSC_GetFSCfgDesc>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_MSC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_MSC_CfgFSDesc);
 8002fd4:	2320      	movs	r3, #32
 8002fd6:	8003      	strh	r3, [r0, #0]
  return USBD_MSC_CfgFSDesc;
}
 8002fd8:	4800      	ldr	r0, [pc, #0]	; (8002fdc <USBD_MSC_GetFSCfgDesc+0x8>)
 8002fda:	4770      	bx	lr
 8002fdc:	2000003c 	.word	0x2000003c

08002fe0 <USBD_MSC_GetOtherSpeedCfgDesc>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_MSC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_MSC_OtherSpeedCfgDesc);
 8002fe0:	2320      	movs	r3, #32
 8002fe2:	8003      	strh	r3, [r0, #0]
  return USBD_MSC_OtherSpeedCfgDesc;
}
 8002fe4:	4800      	ldr	r0, [pc, #0]	; (8002fe8 <USBD_MSC_GetOtherSpeedCfgDesc+0x8>)
 8002fe6:	4770      	bx	lr
 8002fe8:	20000088 	.word	0x20000088

08002fec <USBD_MSC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_MSC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_MSC_DeviceQualifierDesc);
 8002fec:	230a      	movs	r3, #10
 8002fee:	8003      	strh	r3, [r0, #0]
  return USBD_MSC_DeviceQualifierDesc;
}
 8002ff0:	4800      	ldr	r0, [pc, #0]	; (8002ff4 <USBD_MSC_GetDeviceQualifierDescriptor+0x8>)
 8002ff2:	4770      	bx	lr
 8002ff4:	2000007c 	.word	0x2000007c

08002ff8 <USBD_MSC_Init>:
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8002ff8:	7c03      	ldrb	r3, [r0, #16]
{
 8002ffa:	b510      	push	{r4, lr}
 8002ffc:	4604      	mov	r4, r0
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8002ffe:	b9c3      	cbnz	r3, 8003032 <USBD_MSC_Init+0x3a>
    USBD_LL_OpenEP(pdev,
 8003000:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003004:	2202      	movs	r2, #2
 8003006:	2101      	movs	r1, #1
 8003008:	f008 fedf 	bl	800bdca <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 800300c:	f44f 7300 	mov.w	r3, #512	; 0x200
    USBD_LL_OpenEP(pdev,
 8003010:	2202      	movs	r2, #2
 8003012:	2181      	movs	r1, #129	; 0x81
 8003014:	4620      	mov	r0, r4
 8003016:	f008 fed8 	bl	800bdca <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof (USBD_MSC_BOT_HandleTypeDef));
 800301a:	f242 006c 	movw	r0, #8300	; 0x206c
 800301e:	f009 fd0d 	bl	800ca3c <malloc>
 8003022:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  if(pdev->pClassData == NULL)
 8003026:	b158      	cbz	r0, 8003040 <USBD_MSC_Init+0x48>
    MSC_BOT_Init(pdev); 
 8003028:	4620      	mov	r0, r4
 800302a:	f000 f8be 	bl	80031aa <MSC_BOT_Init>
    ret = 0;
 800302e:	2000      	movs	r0, #0
 8003030:	bd10      	pop	{r4, pc}
    USBD_LL_OpenEP(pdev,
 8003032:	2340      	movs	r3, #64	; 0x40
 8003034:	2202      	movs	r2, #2
 8003036:	2101      	movs	r1, #1
 8003038:	f008 fec7 	bl	800bdca <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 800303c:	2340      	movs	r3, #64	; 0x40
 800303e:	e7e7      	b.n	8003010 <USBD_MSC_Init+0x18>
    ret = 1; 
 8003040:	2001      	movs	r0, #1
}
 8003042:	bd10      	pop	{r4, pc}

08003044 <USBD_MSC_DeInit>:
{
 8003044:	b510      	push	{r4, lr}
  USBD_LL_CloseEP(pdev,
 8003046:	2101      	movs	r1, #1
{
 8003048:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev,
 800304a:	f008 fec8 	bl	800bdde <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 800304e:	2181      	movs	r1, #129	; 0x81
 8003050:	4620      	mov	r0, r4
 8003052:	f008 fec4 	bl	800bdde <USBD_LL_CloseEP>
  MSC_BOT_DeInit(pdev);
 8003056:	4620      	mov	r0, r4
 8003058:	f000 f8d6 	bl	8003208 <MSC_BOT_DeInit>
  if(pdev->pClassData != NULL)
 800305c:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 8003060:	b120      	cbz	r0, 800306c <USBD_MSC_DeInit+0x28>
    USBD_free(pdev->pClassData);
 8003062:	f009 fcf3 	bl	800ca4c <free>
    pdev->pClassData  = NULL; 
 8003066:	2300      	movs	r3, #0
 8003068:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
}
 800306c:	2000      	movs	r0, #0
 800306e:	bd10      	pop	{r4, pc}

08003070 <USBD_MSC_Setup>:
{
 8003070:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003074:	780b      	ldrb	r3, [r1, #0]
  USBD_MSC_BOT_HandleTypeDef     *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData;
 8003076:	f8d0 8218 	ldr.w	r8, [r0, #536]	; 0x218
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800307a:	f013 0460 	ands.w	r4, r3, #96	; 0x60
{
 800307e:	4606      	mov	r6, r0
 8003080:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003082:	d02d      	beq.n	80030e0 <USBD_MSC_Setup+0x70>
 8003084:	2c20      	cmp	r4, #32
 8003086:	d14a      	bne.n	800311e <USBD_MSC_Setup+0xae>
    switch (req->bRequest)
 8003088:	784a      	ldrb	r2, [r1, #1]
 800308a:	2afe      	cmp	r2, #254	; 0xfe
 800308c:	d005      	beq.n	800309a <USBD_MSC_Setup+0x2a>
 800308e:	2aff      	cmp	r2, #255	; 0xff
 8003090:	d019      	beq.n	80030c6 <USBD_MSC_Setup+0x56>
       USBD_CtlError(pdev , req);
 8003092:	f7ff ff30 	bl	8002ef6 <USBD_CtlError>
       return USBD_FAIL; 
 8003096:	2402      	movs	r4, #2
 8003098:	e01f      	b.n	80030da <USBD_MSC_Setup+0x6a>
      if((req->wValue  == 0) && 
 800309a:	884c      	ldrh	r4, [r1, #2]
 800309c:	b984      	cbnz	r4, 80030c0 <USBD_MSC_Setup+0x50>
 800309e:	88cf      	ldrh	r7, [r1, #6]
 80030a0:	2f01      	cmp	r7, #1
 80030a2:	d10d      	bne.n	80030c0 <USBD_MSC_Setup+0x50>
         (req->wLength == 1) &&
 80030a4:	061a      	lsls	r2, r3, #24
 80030a6:	d50b      	bpl.n	80030c0 <USBD_MSC_Setup+0x50>
        hmsc->max_lun = ((USBD_StorageTypeDef *)pdev->pUserData)->GetMaxLun();
 80030a8:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
 80030ac:	699b      	ldr	r3, [r3, #24]
 80030ae:	4798      	blx	r3
        USBD_CtlSendData (pdev,
 80030b0:	463a      	mov	r2, r7
        hmsc->max_lun = ((USBD_StorageTypeDef *)pdev->pUserData)->GetMaxLun();
 80030b2:	f8c8 0000 	str.w	r0, [r8]
        USBD_CtlSendData (pdev,
 80030b6:	4641      	mov	r1, r8
 80030b8:	4630      	mov	r0, r6
      USBD_CtlSendData (pdev,
 80030ba:	f7ff ff43 	bl	8002f44 <USBD_CtlSendData>
      break;
 80030be:	e00c      	b.n	80030da <USBD_MSC_Setup+0x6a>
         USBD_CtlError(pdev , req);
 80030c0:	4629      	mov	r1, r5
 80030c2:	4630      	mov	r0, r6
 80030c4:	e7e5      	b.n	8003092 <USBD_MSC_Setup+0x22>
      if((req->wValue  == 0) && 
 80030c6:	884a      	ldrh	r2, [r1, #2]
 80030c8:	2a00      	cmp	r2, #0
 80030ca:	d1f9      	bne.n	80030c0 <USBD_MSC_Setup+0x50>
 80030cc:	88cc      	ldrh	r4, [r1, #6]
 80030ce:	2c00      	cmp	r4, #0
 80030d0:	d1f6      	bne.n	80030c0 <USBD_MSC_Setup+0x50>
         (req->wLength == 0) &&
 80030d2:	061b      	lsls	r3, r3, #24
 80030d4:	d4f4      	bmi.n	80030c0 <USBD_MSC_Setup+0x50>
         MSC_BOT_Reset(pdev);
 80030d6:	f000 f88b 	bl	80031f0 <MSC_BOT_Reset>
}
 80030da:	4620      	mov	r0, r4
 80030dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    switch (req->bRequest)
 80030e0:	784f      	ldrb	r7, [r1, #1]
 80030e2:	2f0a      	cmp	r7, #10
 80030e4:	d01d      	beq.n	8003122 <USBD_MSC_Setup+0xb2>
 80030e6:	2f0b      	cmp	r7, #11
 80030e8:	d01f      	beq.n	800312a <USBD_MSC_Setup+0xba>
 80030ea:	2f01      	cmp	r7, #1
 80030ec:	d1f5      	bne.n	80030da <USBD_MSC_Setup+0x6a>
      USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 80030ee:	7909      	ldrb	r1, [r1, #4]
 80030f0:	f008 fe7c 	bl	800bdec <USBD_LL_FlushEP>
      USBD_LL_CloseEP (pdev , (uint8_t)req->wIndex);
 80030f4:	7929      	ldrb	r1, [r5, #4]
 80030f6:	4630      	mov	r0, r6
 80030f8:	f008 fe71 	bl	800bdde <USBD_LL_CloseEP>
      if((((uint8_t)req->wIndex) & 0x80) == 0x80)
 80030fc:	f995 3004 	ldrsb.w	r3, [r5, #4]
 8003100:	2b00      	cmp	r3, #0
 8003102:	7c33      	ldrb	r3, [r6, #16]
 8003104:	da17      	bge.n	8003136 <USBD_MSC_Setup+0xc6>
        if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8003106:	b9a3      	cbnz	r3, 8003132 <USBD_MSC_Setup+0xc2>
          USBD_LL_OpenEP(pdev,
 8003108:	f44f 7300 	mov.w	r3, #512	; 0x200
          USBD_LL_OpenEP(pdev,
 800310c:	2202      	movs	r2, #2
 800310e:	2181      	movs	r1, #129	; 0x81
          USBD_LL_OpenEP(pdev,
 8003110:	4630      	mov	r0, r6
 8003112:	f008 fe5a 	bl	800bdca <USBD_LL_OpenEP>
      MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 8003116:	7929      	ldrb	r1, [r5, #4]
 8003118:	4630      	mov	r0, r6
 800311a:	f000 f931 	bl	8003380 <MSC_BOT_CplClrFeature>
  return 0;
 800311e:	2400      	movs	r4, #0
 8003120:	e7db      	b.n	80030da <USBD_MSC_Setup+0x6a>
      USBD_CtlSendData (pdev,
 8003122:	2201      	movs	r2, #1
 8003124:	f108 0104 	add.w	r1, r8, #4
 8003128:	e7c7      	b.n	80030ba <USBD_MSC_Setup+0x4a>
      hmsc->interface = (uint8_t)(req->wValue);
 800312a:	788b      	ldrb	r3, [r1, #2]
 800312c:	f8c8 3004 	str.w	r3, [r8, #4]
      break;
 8003130:	e7d3      	b.n	80030da <USBD_MSC_Setup+0x6a>
          USBD_LL_OpenEP(pdev,
 8003132:	2340      	movs	r3, #64	; 0x40
 8003134:	e7ea      	b.n	800310c <USBD_MSC_Setup+0x9c>
        if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8003136:	b923      	cbnz	r3, 8003142 <USBD_MSC_Setup+0xd2>
          USBD_LL_OpenEP(pdev,
 8003138:	f44f 7300 	mov.w	r3, #512	; 0x200
          USBD_LL_OpenEP(pdev,
 800313c:	2202      	movs	r2, #2
 800313e:	4639      	mov	r1, r7
 8003140:	e7e6      	b.n	8003110 <USBD_MSC_Setup+0xa0>
 8003142:	2340      	movs	r3, #64	; 0x40
 8003144:	e7fa      	b.n	800313c <USBD_MSC_Setup+0xcc>

08003146 <USBD_MSC_DataIn>:
{
 8003146:	b508      	push	{r3, lr}
  MSC_BOT_DataIn(pdev , epnum);
 8003148:	f000 f882 	bl	8003250 <MSC_BOT_DataIn>
}
 800314c:	2000      	movs	r0, #0
 800314e:	bd08      	pop	{r3, pc}

08003150 <USBD_MSC_DataOut>:
{
 8003150:	b508      	push	{r3, lr}
  MSC_BOT_DataOut(pdev , epnum);
 8003152:	f000 f89b 	bl	800328c <MSC_BOT_DataOut>
}
 8003156:	2000      	movs	r0, #0
 8003158:	bd08      	pop	{r3, pc}

0800315a <USBD_MSC_RegisterStorage>:
* @retval status
*/
uint8_t  USBD_MSC_RegisterStorage  (USBD_HandleTypeDef   *pdev, 
                                    USBD_StorageTypeDef *fops)
{
  if(fops != NULL)
 800315a:	b109      	cbz	r1, 8003160 <USBD_MSC_RegisterStorage+0x6>
  {
    pdev->pUserData= fops;
 800315c:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
  }
  return 0;
}
 8003160:	2000      	movs	r0, #0
 8003162:	4770      	bx	lr

08003164 <MSC_BOT_Abort>:
* @param  pdev: device instance
* @retval status
*/

static void  MSC_BOT_Abort (USBD_HandleTypeDef  *pdev)
{
 8003164:	b570      	push	{r4, r5, r6, lr}
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData; 
  
  if ((hmsc->cbw.bmFlags == 0) && 
 8003166:	f242 0318 	movw	r3, #8216	; 0x2018
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData; 
 800316a:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  if ((hmsc->cbw.bmFlags == 0) && 
 800316e:	5ce3      	ldrb	r3, [r4, r3]
{
 8003170:	4605      	mov	r5, r0
  if ((hmsc->cbw.bmFlags == 0) && 
 8003172:	b943      	cbnz	r3, 8003186 <MSC_BOT_Abort+0x22>
      (hmsc->cbw.dDataLength != 0) &&
 8003174:	f242 0314 	movw	r3, #8212	; 0x2014
  if ((hmsc->cbw.bmFlags == 0) && 
 8003178:	58e3      	ldr	r3, [r4, r3]
 800317a:	b123      	cbz	r3, 8003186 <MSC_BOT_Abort+0x22>
      (hmsc->cbw.dDataLength != 0) &&
 800317c:	7a63      	ldrb	r3, [r4, #9]
 800317e:	b913      	cbnz	r3, 8003186 <MSC_BOT_Abort+0x22>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL) )
  {
    USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR );
 8003180:	2101      	movs	r1, #1
 8003182:	f008 fe3a 	bl	800bdfa <USBD_LL_StallEP>
  }
  USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 8003186:	2181      	movs	r1, #129	; 0x81
 8003188:	4628      	mov	r0, r5
 800318a:	f008 fe36 	bl	800bdfa <USBD_LL_StallEP>
  
  if(hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 800318e:	7a63      	ldrb	r3, [r4, #9]
 8003190:	2b02      	cmp	r3, #2
 8003192:	d109      	bne.n	80031a8 <MSC_BOT_Abort+0x44>
  {
    USBD_LL_PrepareReceive (pdev,
 8003194:	f504 5200 	add.w	r2, r4, #8192	; 0x2000
 8003198:	4628      	mov	r0, r5
 800319a:	231f      	movs	r3, #31
 800319c:	320c      	adds	r2, #12
 800319e:	2101      	movs	r1, #1
                      MSC_EPOUT_ADDR,
                      (uint8_t *)&hmsc->cbw, 
                      USBD_BOT_CBW_LENGTH);    
  }
}
 80031a0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    USBD_LL_PrepareReceive (pdev,
 80031a4:	f008 be58 	b.w	800be58 <USBD_LL_PrepareReceive>
 80031a8:	bd70      	pop	{r4, r5, r6, pc}

080031aa <MSC_BOT_Init>:
{
 80031aa:	b570      	push	{r4, r5, r6, lr}
  hmsc->scsi_sense_tail = 0;
 80031ac:	f242 035d 	movw	r3, #8285	; 0x205d
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 80031b0:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
{
 80031b4:	4604      	mov	r4, r0
  hmsc->bot_state  = USBD_BOT_IDLE;
 80031b6:	2000      	movs	r0, #0
 80031b8:	7228      	strb	r0, [r5, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 80031ba:	7268      	strb	r0, [r5, #9]
  hmsc->scsi_sense_tail = 0;
 80031bc:	54e8      	strb	r0, [r5, r3]
  hmsc->scsi_sense_head = 0;
 80031be:	f242 035c 	movw	r3, #8284	; 0x205c
 80031c2:	54e8      	strb	r0, [r5, r3]
  ((USBD_StorageTypeDef *)pdev->pUserData)->Init(0);
 80031c4:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4798      	blx	r3
  USBD_LL_FlushEP(pdev, MSC_EPOUT_ADDR);
 80031cc:	2101      	movs	r1, #1
 80031ce:	4620      	mov	r0, r4
 80031d0:	f008 fe0c 	bl	800bdec <USBD_LL_FlushEP>
  USBD_LL_FlushEP(pdev, MSC_EPIN_ADDR);
 80031d4:	2181      	movs	r1, #129	; 0x81
 80031d6:	4620      	mov	r0, r4
 80031d8:	f008 fe08 	bl	800bdec <USBD_LL_FlushEP>
  USBD_LL_PrepareReceive (pdev,
 80031dc:	f505 5200 	add.w	r2, r5, #8192	; 0x2000
 80031e0:	4620      	mov	r0, r4
 80031e2:	231f      	movs	r3, #31
 80031e4:	320c      	adds	r2, #12
 80031e6:	2101      	movs	r1, #1
}
 80031e8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  USBD_LL_PrepareReceive (pdev,
 80031ec:	f008 be34 	b.w	800be58 <USBD_LL_PrepareReceive>

080031f0 <MSC_BOT_Reset>:
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 80031f0:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  hmsc->bot_state  = USBD_BOT_IDLE;
 80031f4:	2300      	movs	r3, #0
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;  
 80031f6:	2101      	movs	r1, #1
  hmsc->bot_state  = USBD_BOT_IDLE;
 80031f8:	7213      	strb	r3, [r2, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;  
 80031fa:	7251      	strb	r1, [r2, #9]
  USBD_LL_PrepareReceive (pdev,
 80031fc:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8003200:	231f      	movs	r3, #31
 8003202:	320c      	adds	r2, #12
 8003204:	f008 be28 	b.w	800be58 <USBD_LL_PrepareReceive>

08003208 <MSC_BOT_DeInit>:
  hmsc->bot_state  = USBD_BOT_IDLE;
 8003208:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
 800320c:	2200      	movs	r2, #0
 800320e:	721a      	strb	r2, [r3, #8]
 8003210:	4770      	bx	lr
	...

08003214 <MSC_BOT_SendCSW>:
{
 8003214:	b570      	push	{r4, r5, r6, lr}
  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 8003216:	f242 022c 	movw	r2, #8236	; 0x202c
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData; 
 800321a:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 800321e:	4b0b      	ldr	r3, [pc, #44]	; (800324c <MSC_BOT_SendCSW+0x38>)
 8003220:	50a3      	str	r3, [r4, r2]
  hmsc->csw.bStatus = CSW_Status;
 8003222:	f242 0338 	movw	r3, #8248	; 0x2038
  USBD_LL_Transmit (pdev, 
 8003226:	4422      	add	r2, r4
  hmsc->csw.bStatus = CSW_Status;
 8003228:	54e1      	strb	r1, [r4, r3]
  hmsc->bot_state = USBD_BOT_IDLE;
 800322a:	2300      	movs	r3, #0
 800322c:	7223      	strb	r3, [r4, #8]
  USBD_LL_Transmit (pdev, 
 800322e:	2181      	movs	r1, #129	; 0x81
 8003230:	230d      	movs	r3, #13
{
 8003232:	4605      	mov	r5, r0
  USBD_LL_Transmit (pdev, 
 8003234:	f008 fe09 	bl	800be4a <USBD_LL_Transmit>
  USBD_LL_PrepareReceive (pdev,
 8003238:	f504 5200 	add.w	r2, r4, #8192	; 0x2000
 800323c:	4628      	mov	r0, r5
 800323e:	231f      	movs	r3, #31
 8003240:	320c      	adds	r2, #12
 8003242:	2101      	movs	r1, #1
}
 8003244:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  USBD_LL_PrepareReceive (pdev,
 8003248:	f008 be06 	b.w	800be58 <USBD_LL_PrepareReceive>
 800324c:	53425355 	.word	0x53425355

08003250 <MSC_BOT_DataIn>:
{
 8003250:	b510      	push	{r4, lr}
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;  
 8003252:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  switch (hmsc->bot_state)
 8003256:	7a1a      	ldrb	r2, [r3, #8]
 8003258:	2a02      	cmp	r2, #2
{
 800325a:	4604      	mov	r4, r0
  switch (hmsc->bot_state)
 800325c:	d003      	beq.n	8003266 <MSC_BOT_DataIn+0x16>
 800325e:	d314      	bcc.n	800328a <MSC_BOT_DataIn+0x3a>
 8003260:	2a04      	cmp	r2, #4
 8003262:	d910      	bls.n	8003286 <MSC_BOT_DataIn+0x36>
 8003264:	bd10      	pop	{r4, pc}
    if(SCSI_ProcessCmd(pdev,
 8003266:	f242 0119 	movw	r1, #8217	; 0x2019
 800326a:	f503 5200 	add.w	r2, r3, #8192	; 0x2000
 800326e:	321b      	adds	r2, #27
 8003270:	5c59      	ldrb	r1, [r3, r1]
 8003272:	f000 f8b3 	bl	80033dc <SCSI_ProcessCmd>
 8003276:	2800      	cmp	r0, #0
 8003278:	da07      	bge.n	800328a <MSC_BOT_DataIn+0x3a>
      MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_FAILED);
 800327a:	2101      	movs	r1, #1
 800327c:	4620      	mov	r0, r4
}
 800327e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_PASSED);
 8003282:	f7ff bfc7 	b.w	8003214 <MSC_BOT_SendCSW>
 8003286:	2100      	movs	r1, #0
 8003288:	e7f9      	b.n	800327e <MSC_BOT_DataIn+0x2e>
 800328a:	bd10      	pop	{r4, pc}

0800328c <MSC_BOT_DataOut>:
{
 800328c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 8003290:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  switch (hmsc->bot_state)
 8003294:	7a26      	ldrb	r6, [r4, #8]
{
 8003296:	4605      	mov	r5, r0
  switch (hmsc->bot_state)
 8003298:	b11e      	cbz	r6, 80032a2 <MSC_BOT_DataOut+0x16>
 800329a:	2e01      	cmp	r6, #1
 800329c:	d062      	beq.n	8003364 <MSC_BOT_DataOut+0xd8>
 800329e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  hmsc->csw.dTag = hmsc->cbw.dTag;
 80032a2:	f242 0310 	movw	r3, #8208	; 0x2010
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 80032a6:	f242 0814 	movw	r8, #8212	; 0x2014
  hmsc->csw.dTag = hmsc->cbw.dTag;
 80032aa:	58e2      	ldr	r2, [r4, r3]
 80032ac:	f242 0330 	movw	r3, #8240	; 0x2030
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 80032b0:	f242 0734 	movw	r7, #8244	; 0x2034
  hmsc->csw.dTag = hmsc->cbw.dTag;
 80032b4:	50e2      	str	r2, [r4, r3]
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 80032b6:	f854 3008 	ldr.w	r3, [r4, r8]
 80032ba:	51e3      	str	r3, [r4, r7]
  if ((USBD_LL_GetRxDataSize (pdev ,MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 80032bc:	2101      	movs	r1, #1
 80032be:	f008 fdd2 	bl	800be66 <USBD_LL_GetRxDataSize>
 80032c2:	281f      	cmp	r0, #31
 80032c4:	d110      	bne.n	80032e8 <MSC_BOT_DataOut+0x5c>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE)||
 80032c6:	f242 030c 	movw	r3, #8204	; 0x200c
  if ((USBD_LL_GetRxDataSize (pdev ,MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 80032ca:	58e2      	ldr	r2, [r4, r3]
 80032cc:	4b2b      	ldr	r3, [pc, #172]	; (800337c <MSC_BOT_DataOut+0xf0>)
 80032ce:	429a      	cmp	r2, r3
 80032d0:	d10a      	bne.n	80032e8 <MSC_BOT_DataOut+0x5c>
        (hmsc->cbw.bLUN > 1) || 
 80032d2:	f242 0319 	movw	r3, #8217	; 0x2019
 80032d6:	5ce1      	ldrb	r1, [r4, r3]
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE)||
 80032d8:	2901      	cmp	r1, #1
 80032da:	d805      	bhi.n	80032e8 <MSC_BOT_DataOut+0x5c>
          (hmsc->cbw.bCBLength < 1) || 
 80032dc:	f242 031a 	movw	r3, #8218	; 0x201a
        (hmsc->cbw.bLUN > 1) || 
 80032e0:	5ce3      	ldrb	r3, [r4, r3]
 80032e2:	3b01      	subs	r3, #1
 80032e4:	2b0f      	cmp	r3, #15
 80032e6:	d90e      	bls.n	8003306 <MSC_BOT_DataOut+0x7a>
    SCSI_SenseCode(pdev,
 80032e8:	f242 0119 	movw	r1, #8217	; 0x2019
 80032ec:	2320      	movs	r3, #32
 80032ee:	2205      	movs	r2, #5
 80032f0:	5c61      	ldrb	r1, [r4, r1]
 80032f2:	4628      	mov	r0, r5
 80032f4:	f000 fac2 	bl	800387c <SCSI_SenseCode>
    hmsc->bot_status = USBD_BOT_STATUS_ERROR;   
 80032f8:	2302      	movs	r3, #2
 80032fa:	7263      	strb	r3, [r4, #9]
        MSC_BOT_Abort(pdev);
 80032fc:	4628      	mov	r0, r5
}
 80032fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        MSC_BOT_Abort(pdev);
 8003302:	f7ff bf2f 	b.w	8003164 <MSC_BOT_Abort>
    if(SCSI_ProcessCmd(pdev,
 8003306:	f504 5200 	add.w	r2, r4, #8192	; 0x2000
 800330a:	321b      	adds	r2, #27
 800330c:	4628      	mov	r0, r5
 800330e:	f000 f865 	bl	80033dc <SCSI_ProcessCmd>
 8003312:	2800      	cmp	r0, #0
 8003314:	7a23      	ldrb	r3, [r4, #8]
 8003316:	da07      	bge.n	8003328 <MSC_BOT_DataOut+0x9c>
      if(hmsc->bot_state == USBD_BOT_NO_DATA)
 8003318:	2b05      	cmp	r3, #5
 800331a:	d1ef      	bne.n	80032fc <MSC_BOT_DataOut+0x70>
       MSC_BOT_SendCSW (pdev,
 800331c:	2101      	movs	r1, #1
        MSC_BOT_SendCSW (pdev,
 800331e:	4628      	mov	r0, r5
}
 8003320:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        MSC_BOT_SendCSW (pdev,
 8003324:	f7ff bf76 	b.w	8003214 <MSC_BOT_SendCSW>
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) && 
 8003328:	3b01      	subs	r3, #1
 800332a:	2b02      	cmp	r3, #2
 800332c:	d924      	bls.n	8003378 <MSC_BOT_DataOut+0xec>
      if (hmsc->bot_data_length > 0)
 800332e:	8961      	ldrh	r1, [r4, #10]
 8003330:	2900      	cmp	r1, #0
 8003332:	d0f4      	beq.n	800331e <MSC_BOT_DataOut+0x92>
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData; 
 8003334:	f8d5 2218 	ldr.w	r2, [r5, #536]	; 0x218
  len = MIN (hmsc->cbw.dDataLength, len);
 8003338:	f852 3008 	ldr.w	r3, [r2, r8]
 800333c:	4299      	cmp	r1, r3
 800333e:	bf28      	it	cs
 8003340:	4619      	movcs	r1, r3
  hmsc->csw.dDataResidue -= len;
 8003342:	59d3      	ldr	r3, [r2, r7]
 8003344:	1a5b      	subs	r3, r3, r1
 8003346:	51d3      	str	r3, [r2, r7]
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 8003348:	f242 0338 	movw	r3, #8248	; 0x2038
  USBD_LL_Transmit (pdev, MSC_EPIN_ADDR, buf, len);  
 800334c:	4628      	mov	r0, r5
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 800334e:	54d6      	strb	r6, [r2, r3]
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 8003350:	2304      	movs	r3, #4
 8003352:	7213      	strb	r3, [r2, #8]
  USBD_LL_Transmit (pdev, MSC_EPIN_ADDR, buf, len);  
 8003354:	b28b      	uxth	r3, r1
 8003356:	f104 020c 	add.w	r2, r4, #12
 800335a:	2181      	movs	r1, #129	; 0x81
}
 800335c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  USBD_LL_Transmit (pdev, MSC_EPIN_ADDR, buf, len);  
 8003360:	f008 bd73 	b.w	800be4a <USBD_LL_Transmit>
    if(SCSI_ProcessCmd(pdev,
 8003364:	f242 0319 	movw	r3, #8217	; 0x2019
 8003368:	f504 5200 	add.w	r2, r4, #8192	; 0x2000
 800336c:	321b      	adds	r2, #27
 800336e:	5ce1      	ldrb	r1, [r4, r3]
 8003370:	f000 f834 	bl	80033dc <SCSI_ProcessCmd>
 8003374:	2800      	cmp	r0, #0
 8003376:	dbd1      	blt.n	800331c <MSC_BOT_DataOut+0x90>
 8003378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800337c:	43425355 	.word	0x43425355

08003380 <MSC_BOT_CplClrFeature>:
* @param  epnum: endpoint index
* @retval None
*/

void  MSC_BOT_CplClrFeature (USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 8003380:	b510      	push	{r4, lr}
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData; 
 8003382:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  
  if(hmsc->bot_status == USBD_BOT_STATUS_ERROR )/* Bad CBW Signature */
 8003386:	7a63      	ldrb	r3, [r4, #9]
 8003388:	2b02      	cmp	r3, #2
 800338a:	d105      	bne.n	8003398 <MSC_BOT_CplClrFeature+0x18>
  {
    USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 800338c:	2181      	movs	r1, #129	; 0x81
 800338e:	f008 fd34 	bl	800bdfa <USBD_LL_StallEP>
    hmsc->bot_status = USBD_BOT_STATUS_NORMAL;    
 8003392:	2300      	movs	r3, #0
 8003394:	7263      	strb	r3, [r4, #9]
 8003396:	bd10      	pop	{r4, pc}
  }
  else if(((epnum & 0x80) == 0x80) && ( hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 8003398:	060a      	lsls	r2, r1, #24
 800339a:	d506      	bpl.n	80033aa <MSC_BOT_CplClrFeature+0x2a>
 800339c:	2b01      	cmp	r3, #1
 800339e:	d004      	beq.n	80033aa <MSC_BOT_CplClrFeature+0x2a>
  {
    MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_FAILED);
 80033a0:	2101      	movs	r1, #1
  }
  
}
 80033a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_FAILED);
 80033a6:	f7ff bf35 	b.w	8003214 <MSC_BOT_SendCSW>
 80033aa:	bd10      	pop	{r4, pc}

080033ac <SCSI_SenseCode.constprop.8>:
* @param  sKey: Sense Key
* @param  ASC: Additional Sense Key
* @retval none

*/
void SCSI_SenseCode(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
 80033ac:	b570      	push	{r4, r5, r6, lr}
{
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData; 
 80033ae:	f8d0 0218 	ldr.w	r0, [r0, #536]	; 0x218
  
  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey  = sKey;
 80033b2:	f242 055d 	movw	r5, #8285	; 0x205d
 80033b6:	f242 063c 	movw	r6, #8252	; 0x203c
 80033ba:	5d43      	ldrb	r3, [r0, r5]
 80033bc:	eb00 04c3 	add.w	r4, r0, r3, lsl #3
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.ASC = ASC << 8;
  hmsc->scsi_sense_tail++;
 80033c0:	3301      	adds	r3, #1
 80033c2:	b2db      	uxtb	r3, r3
  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey  = sKey;
 80033c4:	55a1      	strb	r1, [r4, r6]
  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 80033c6:	2b04      	cmp	r3, #4
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.ASC = ASC << 8;
 80033c8:	f504 5401 	add.w	r4, r4, #8256	; 0x2040
 80033cc:	ea4f 2202 	mov.w	r2, r2, lsl #8
  {
    hmsc->scsi_sense_tail = 0;
 80033d0:	bf08      	it	eq
 80033d2:	2300      	moveq	r3, #0
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.ASC = ASC << 8;
 80033d4:	6022      	str	r2, [r4, #0]
    hmsc->scsi_sense_tail = 0;
 80033d6:	5543      	strb	r3, [r0, r5]
 80033d8:	bd70      	pop	{r4, r5, r6, pc}
	...

080033dc <SCSI_ProcessCmd>:
{
 80033dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  switch (params[0])
 80033e0:	7813      	ldrb	r3, [r2, #0]
 80033e2:	2b1e      	cmp	r3, #30
{
 80033e4:	4605      	mov	r5, r0
 80033e6:	460c      	mov	r4, r1
 80033e8:	4617      	mov	r7, r2
  switch (params[0])
 80033ea:	d00f      	beq.n	800340c <SCSI_ProcessCmd+0x30>
 80033ec:	d813      	bhi.n	8003416 <SCSI_ProcessCmd+0x3a>
 80033ee:	2b12      	cmp	r3, #18
 80033f0:	f000 80b4 	beq.w	800355c <SCSI_ProcessCmd+0x180>
 80033f4:	d805      	bhi.n	8003402 <SCSI_ProcessCmd+0x26>
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d060      	beq.n	80034bc <SCSI_ProcessCmd+0xe0>
 80033fa:	2b03      	cmp	r3, #3
 80033fc:	d07b      	beq.n	80034f6 <SCSI_ProcessCmd+0x11a>
    SCSI_SenseCode(pdev, 
 80033fe:	2220      	movs	r2, #32
 8003400:	e14a      	b.n	8003698 <SCSI_ProcessCmd+0x2bc>
  switch (params[0])
 8003402:	2b1a      	cmp	r3, #26
 8003404:	f000 80c8 	beq.w	8003598 <SCSI_ProcessCmd+0x1bc>
 8003408:	2b1b      	cmp	r3, #27
 800340a:	d1f8      	bne.n	80033fe <SCSI_ProcessCmd+0x22>
* @retval status
*/
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData;   
  hmsc->bot_data_length = 0;
 800340c:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
 8003410:	2400      	movs	r4, #0
                            hmsc->scsi_blk_addr, 
                            hmsc->scsi_blk_len) < 0)
  {
    return -1; /* error */      
  }
  hmsc->bot_data_length = 0;
 8003412:	815c      	strh	r4, [r3, #10]
 8003414:	e06b      	b.n	80034ee <SCSI_ProcessCmd+0x112>
  switch (params[0])
 8003416:	2b28      	cmp	r3, #40	; 0x28
 8003418:	f000 810b 	beq.w	8003632 <SCSI_ProcessCmd+0x256>
 800341c:	d828      	bhi.n	8003470 <SCSI_ProcessCmd+0x94>
 800341e:	2b23      	cmp	r3, #35	; 0x23
 8003420:	f000 80d8 	beq.w	80035d4 <SCSI_ProcessCmd+0x1f8>
 8003424:	2b25      	cmp	r3, #37	; 0x25
 8003426:	d1ea      	bne.n	80033fe <SCSI_ProcessCmd+0x22>
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData; 
 8003428:	f8d0 6218 	ldr.w	r6, [r0, #536]	; 0x218
  if(((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size) != 0)
 800342c:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
 8003430:	f242 075e 	movw	r7, #8286	; 0x205e
 8003434:	f242 0860 	movw	r8, #8288	; 0x2060
 8003438:	4620      	mov	r0, r4
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	19f2      	adds	r2, r6, r7
 800343e:	eb06 0108 	add.w	r1, r6, r8
 8003442:	4798      	blx	r3
 8003444:	4604      	mov	r4, r0
 8003446:	2800      	cmp	r0, #0
 8003448:	f040 80d9 	bne.w	80035fe <SCSI_ProcessCmd+0x222>
    hmsc->bot_data[0] = (uint8_t)((hmsc->scsi_blk_nbr - 1) >> 24);
 800344c:	f856 3008 	ldr.w	r3, [r6, r8]
 8003450:	3b01      	subs	r3, #1
 8003452:	0e1a      	lsrs	r2, r3, #24
 8003454:	7332      	strb	r2, [r6, #12]
    hmsc->bot_data[1] = (uint8_t)((hmsc->scsi_blk_nbr - 1) >> 16);
 8003456:	0c1a      	lsrs	r2, r3, #16
 8003458:	7372      	strb	r2, [r6, #13]
    hmsc->bot_data[2] = (uint8_t)((hmsc->scsi_blk_nbr - 1) >>  8);
 800345a:	0a1a      	lsrs	r2, r3, #8
 800345c:	73b2      	strb	r2, [r6, #14]
    hmsc->bot_data[3] = (uint8_t)(hmsc->scsi_blk_nbr - 1);
 800345e:	73f3      	strb	r3, [r6, #15]
    hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 8003460:	5bf3      	ldrh	r3, [r6, r7]
    hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_size);
 8003462:	74f3      	strb	r3, [r6, #19]
    hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 8003464:	0a1a      	lsrs	r2, r3, #8
    hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 8003466:	7430      	strb	r0, [r6, #16]
    hmsc->bot_data[5] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 8003468:	7470      	strb	r0, [r6, #17]
    hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 800346a:	74b2      	strb	r2, [r6, #18]
    hmsc->bot_data_length = 8;
 800346c:	2308      	movs	r3, #8
 800346e:	e0de      	b.n	800362e <SCSI_ProcessCmd+0x252>
  switch (params[0])
 8003470:	2b2f      	cmp	r3, #47	; 0x2f
 8003472:	f000 81ac 	beq.w	80037ce <SCSI_ProcessCmd+0x3f2>
 8003476:	2b5a      	cmp	r3, #90	; 0x5a
 8003478:	f000 809d 	beq.w	80035b6 <SCSI_ProcessCmd+0x1da>
 800347c:	2b2a      	cmp	r3, #42	; 0x2a
 800347e:	d1be      	bne.n	80033fe <SCSI_ProcessCmd+0x22>
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData; 
 8003480:	f8d0 6218 	ldr.w	r6, [r0, #536]	; 0x218
  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8003484:	7a33      	ldrb	r3, [r6, #8]
 8003486:	2b00      	cmp	r3, #0
 8003488:	f040 815e 	bne.w	8003748 <SCSI_ProcessCmd+0x36c>
    if ((hmsc->cbw.bmFlags & 0x80) == 0x80)
 800348c:	f242 0318 	movw	r3, #8216	; 0x2018
 8003490:	56f3      	ldrsb	r3, [r6, r3]
 8003492:	2b00      	cmp	r3, #0
 8003494:	dbb3      	blt.n	80033fe <SCSI_ProcessCmd+0x22>
    if(((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) !=0 )
 8003496:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
 800349a:	4608      	mov	r0, r1
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	4798      	blx	r3
 80034a0:	2800      	cmp	r0, #0
 80034a2:	f040 80ac 	bne.w	80035fe <SCSI_ProcessCmd+0x222>
    if(((USBD_StorageTypeDef *)pdev->pUserData)->IsWriteProtected(lun) !=0 )
 80034a6:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 80034aa:	4620      	mov	r0, r4
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	4798      	blx	r3
 80034b0:	4604      	mov	r4, r0
 80034b2:	2800      	cmp	r0, #0
 80034b4:	f000 810d 	beq.w	80036d2 <SCSI_ProcessCmd+0x2f6>
      SCSI_SenseCode(pdev,
 80034b8:	2227      	movs	r2, #39	; 0x27
 80034ba:	e0a1      	b.n	8003600 <SCSI_ProcessCmd+0x224>
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;  
 80034bc:	f8d0 6218 	ldr.w	r6, [r0, #536]	; 0x218
  if (hmsc->cbw.dDataLength != 0)
 80034c0:	f242 0314 	movw	r3, #8212	; 0x2014
 80034c4:	58f3      	ldr	r3, [r6, r3]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d199      	bne.n	80033fe <SCSI_ProcessCmd+0x22>
  if(((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) !=0 )
 80034ca:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
 80034ce:	4608      	mov	r0, r1
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	4798      	blx	r3
 80034d4:	4604      	mov	r4, r0
 80034d6:	b148      	cbz	r0, 80034ec <SCSI_ProcessCmd+0x110>
    SCSI_SenseCode(pdev,
 80034d8:	223a      	movs	r2, #58	; 0x3a
 80034da:	2102      	movs	r1, #2
 80034dc:	4628      	mov	r0, r5
 80034de:	f7ff ff65 	bl	80033ac <SCSI_SenseCode.constprop.8>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 80034e2:	2305      	movs	r3, #5
 80034e4:	7233      	strb	r3, [r6, #8]
    return -1;
 80034e6:	f04f 34ff 	mov.w	r4, #4294967295
 80034ea:	e000      	b.n	80034ee <SCSI_ProcessCmd+0x112>
  hmsc->bot_data_length = 0;
 80034ec:	8170      	strh	r0, [r6, #10]
}
 80034ee:	4620      	mov	r0, r4
 80034f0:	b003      	add	sp, #12
 80034f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034f6:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
    hmsc->bot_data[i] = 0;
 80034fa:	2400      	movs	r4, #0
 80034fc:	f103 020c 	add.w	r2, r3, #12
 8003500:	f103 011e 	add.w	r1, r3, #30
 8003504:	f802 4b01 	strb.w	r4, [r2], #1
  for(i=0 ; i < REQUEST_SENSE_DATA_LEN ; i++) 
 8003508:	428a      	cmp	r2, r1
 800350a:	d1fb      	bne.n	8003504 <SCSI_ProcessCmd+0x128>
  hmsc->bot_data[0]	= 0x70;		
 800350c:	2270      	movs	r2, #112	; 0x70
 800350e:	731a      	strb	r2, [r3, #12]
  if((hmsc->scsi_sense_head != hmsc->scsi_sense_tail)) {
 8003510:	f242 005c 	movw	r0, #8284	; 0x205c
  hmsc->bot_data[7]	= REQUEST_SENSE_DATA_LEN - 6;	
 8003514:	220c      	movs	r2, #12
  if((hmsc->scsi_sense_head != hmsc->scsi_sense_tail)) {
 8003516:	f242 015d 	movw	r1, #8285	; 0x205d
  hmsc->bot_data[7]	= REQUEST_SENSE_DATA_LEN - 6;	
 800351a:	74da      	strb	r2, [r3, #19]
  if((hmsc->scsi_sense_head != hmsc->scsi_sense_tail)) {
 800351c:	5c1a      	ldrb	r2, [r3, r0]
 800351e:	5c59      	ldrb	r1, [r3, r1]
 8003520:	4291      	cmp	r1, r2
 8003522:	d013      	beq.n	800354c <SCSI_ProcessCmd+0x170>
 8003524:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
    hmsc->bot_data[2]     = hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;		
 8003528:	f242 053c 	movw	r5, #8252	; 0x203c
    hmsc->scsi_sense_head++;
 800352c:	3201      	adds	r2, #1
    hmsc->bot_data[2]     = hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;		
 800352e:	5d4d      	ldrb	r5, [r1, r5]
 8003530:	739d      	strb	r5, [r3, #14]
    hmsc->bot_data[12]    = hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;	
 8003532:	f242 0541 	movw	r5, #8257	; 0x2041
    hmsc->scsi_sense_head++;
 8003536:	b2d2      	uxtb	r2, r2
    hmsc->bot_data[12]    = hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;	
 8003538:	5d4d      	ldrb	r5, [r1, r5]
 800353a:	761d      	strb	r5, [r3, #24]
    hmsc->bot_data[13]    = hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;	
 800353c:	f501 5101 	add.w	r1, r1, #8256	; 0x2040
    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 8003540:	2a04      	cmp	r2, #4
    hmsc->bot_data[13]    = hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;	
 8003542:	7809      	ldrb	r1, [r1, #0]
 8003544:	7659      	strb	r1, [r3, #25]
    hmsc->scsi_sense_head++;
 8003546:	bf14      	ite	ne
 8003548:	541a      	strbne	r2, [r3, r0]
      hmsc->scsi_sense_head = 0;
 800354a:	541c      	strbeq	r4, [r3, r0]
  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;  
 800354c:	2212      	movs	r2, #18
 800354e:	815a      	strh	r2, [r3, #10]
  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 8003550:	793a      	ldrb	r2, [r7, #4]
 8003552:	2a12      	cmp	r2, #18
    hmsc->bot_data_length = params[4];
 8003554:	bf98      	it	ls
 8003556:	815a      	strhls	r2, [r3, #10]
                            MSC_EPOUT_ADDR,
                            hmsc->bot_data, 
                            MIN (hmsc->scsi_blk_len, MSC_MEDIA_PACKET)); 
  }
  
  return 0;
 8003558:	2400      	movs	r4, #0
 800355a:	e7c8      	b.n	80034ee <SCSI_ProcessCmd+0x112>
  if (params[1] & 0x01)/*Evpd is set*/
 800355c:	787b      	ldrb	r3, [r7, #1]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData; 
 800355e:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  if (params[1] & 0x01)/*Evpd is set*/
 8003562:	07db      	lsls	r3, r3, #31
 8003564:	d415      	bmi.n	8003592 <SCSI_ProcessCmd+0x1b6>
    pPage = (uint8_t *)&((USBD_StorageTypeDef *)pdev->pUserData)->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 8003566:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
 800356a:	69db      	ldr	r3, [r3, #28]
 800356c:	eb01 04c1 	add.w	r4, r1, r1, lsl #3
 8003570:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8003574:	7939      	ldrb	r1, [r7, #4]
    len = pPage[4] + 5;
 8003576:	7923      	ldrb	r3, [r4, #4]
 8003578:	3305      	adds	r3, #5
 800357a:	428b      	cmp	r3, r1
 800357c:	bf28      	it	cs
 800357e:	460b      	movcs	r3, r1
  hmsc->bot_data_length = len;
 8003580:	8153      	strh	r3, [r2, #10]
  while (len) 
 8003582:	2b00      	cmp	r3, #0
 8003584:	d0e8      	beq.n	8003558 <SCSI_ProcessCmd+0x17c>
    len--;
 8003586:	3b01      	subs	r3, #1
 8003588:	b29b      	uxth	r3, r3
    hmsc->bot_data[len] = pPage[len];
 800358a:	18d1      	adds	r1, r2, r3
 800358c:	5ce0      	ldrb	r0, [r4, r3]
 800358e:	7308      	strb	r0, [r1, #12]
 8003590:	e7f7      	b.n	8003582 <SCSI_ProcessCmd+0x1a6>
    len = LENGTH_INQUIRY_PAGE00;
 8003592:	2307      	movs	r3, #7
    pPage = (uint8_t *)MSC_Page00_Inquiry_Data;
 8003594:	4cb6      	ldr	r4, [pc, #728]	; (8003870 <SCSI_ProcessCmd+0x494>)
 8003596:	e7f3      	b.n	8003580 <SCSI_ProcessCmd+0x1a4>
 8003598:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
 800359c:	49b5      	ldr	r1, [pc, #724]	; (8003874 <SCSI_ProcessCmd+0x498>)
  hmsc->bot_data_length = len;
 800359e:	2208      	movs	r2, #8
 80035a0:	815a      	strh	r2, [r3, #10]
 80035a2:	f103 0213 	add.w	r2, r3, #19
 80035a6:	330b      	adds	r3, #11
    hmsc->bot_data[len] = MSC_Mode_Sense6_data[len];
 80035a8:	f811 0d01 	ldrb.w	r0, [r1, #-1]!
 80035ac:	f802 0901 	strb.w	r0, [r2], #-1
  while (len) 
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d1f9      	bne.n	80035a8 <SCSI_ProcessCmd+0x1cc>
 80035b4:	e7d0      	b.n	8003558 <SCSI_ProcessCmd+0x17c>
 80035b6:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
 80035ba:	49af      	ldr	r1, [pc, #700]	; (8003878 <SCSI_ProcessCmd+0x49c>)
  hmsc->bot_data_length = len;
 80035bc:	2208      	movs	r2, #8
 80035be:	815a      	strh	r2, [r3, #10]
 80035c0:	f103 0213 	add.w	r2, r3, #19
 80035c4:	330b      	adds	r3, #11
    hmsc->bot_data[len] = MSC_Mode_Sense10_data[len];
 80035c6:	f811 0d01 	ldrb.w	r0, [r1, #-1]!
 80035ca:	f802 0901 	strb.w	r0, [r2], #-1
  while (len) 
 80035ce:	429a      	cmp	r2, r3
 80035d0:	d1f9      	bne.n	80035c6 <SCSI_ProcessCmd+0x1ea>
 80035d2:	e7c1      	b.n	8003558 <SCSI_ProcessCmd+0x17c>
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData; 
 80035d4:	f8d0 6218 	ldr.w	r6, [r0, #536]	; 0x218
    hmsc->bot_data[i] = 0;
 80035d8:	2100      	movs	r1, #0
 80035da:	f106 030c 	add.w	r3, r6, #12
 80035de:	f106 0218 	add.w	r2, r6, #24
 80035e2:	f803 1b01 	strb.w	r1, [r3], #1
  for(i=0 ; i < 12 ; i++) 
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d1fb      	bne.n	80035e2 <SCSI_ProcessCmd+0x206>
  if(((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &blk_nbr, &blk_size) != 0)
 80035ea:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 80035ee:	4620      	mov	r0, r4
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	f10d 0202 	add.w	r2, sp, #2
 80035f6:	a901      	add	r1, sp, #4
 80035f8:	4798      	blx	r3
 80035fa:	4604      	mov	r4, r0
 80035fc:	b118      	cbz	r0, 8003606 <SCSI_ProcessCmd+0x22a>
    SCSI_SenseCode(pdev,
 80035fe:	223a      	movs	r2, #58	; 0x3a
      SCSI_SenseCode(pdev,
 8003600:	2102      	movs	r1, #2
    SCSI_SenseCode(pdev, 
 8003602:	4628      	mov	r0, r5
 8003604:	e0eb      	b.n	80037de <SCSI_ProcessCmd+0x402>
    hmsc->bot_data[3] = 0x08;
 8003606:	2308      	movs	r3, #8
 8003608:	73f3      	strb	r3, [r6, #15]
    hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1) >> 24);
 800360a:	9b01      	ldr	r3, [sp, #4]
    hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 800360c:	7570      	strb	r0, [r6, #21]
    hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1) >> 24);
 800360e:	3b01      	subs	r3, #1
 8003610:	0e1a      	lsrs	r2, r3, #24
 8003612:	7432      	strb	r2, [r6, #16]
    hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1) >> 16);
 8003614:	0c1a      	lsrs	r2, r3, #16
 8003616:	7472      	strb	r2, [r6, #17]
    hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1);
 8003618:	74f3      	strb	r3, [r6, #19]
    hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1) >>  8);
 800361a:	0a1a      	lsrs	r2, r3, #8
    hmsc->bot_data[8] = 0x02;
 800361c:	2302      	movs	r3, #2
 800361e:	7533      	strb	r3, [r6, #20]
    hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 8003620:	f8bd 3002 	ldrh.w	r3, [sp, #2]
    hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1) >>  8);
 8003624:	74b2      	strb	r2, [r6, #18]
    hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 8003626:	0a1a      	lsrs	r2, r3, #8
    hmsc->bot_data[11] = (uint8_t)(blk_size);
 8003628:	75f3      	strb	r3, [r6, #23]
    hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 800362a:	75b2      	strb	r2, [r6, #22]
    hmsc->bot_data_length = 12;
 800362c:	230c      	movs	r3, #12
    hmsc->bot_data_length = 8;
 800362e:	8173      	strh	r3, [r6, #10]
 8003630:	e75d      	b.n	80034ee <SCSI_ProcessCmd+0x112>
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData; 
 8003632:	f8d0 6218 	ldr.w	r6, [r0, #536]	; 0x218
  if(hmsc->bot_state == USBD_BOT_IDLE)  /* Idle */
 8003636:	7a33      	ldrb	r3, [r6, #8]
 8003638:	2b00      	cmp	r3, #0
 800363a:	f040 80f1 	bne.w	8003820 <SCSI_ProcessCmd+0x444>
    if ((hmsc->cbw.bmFlags & 0x80) != 0x80)
 800363e:	f242 0318 	movw	r3, #8216	; 0x2018
 8003642:	56f3      	ldrsb	r3, [r6, r3]
 8003644:	2b00      	cmp	r3, #0
 8003646:	f6bf aeda 	bge.w	80033fe <SCSI_ProcessCmd+0x22>
    if(((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) !=0 )
 800364a:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
 800364e:	4608      	mov	r0, r1
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	4798      	blx	r3
 8003654:	2800      	cmp	r0, #0
 8003656:	d1d2      	bne.n	80035fe <SCSI_ProcessCmd+0x222>
      (params[3] << 16) | \
 8003658:	78fb      	ldrb	r3, [r7, #3]
    hmsc->scsi_blk_addr = (params[2] << 24) | \
 800365a:	78ba      	ldrb	r2, [r7, #2]
      (params[3] << 16) | \
 800365c:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = (params[2] << 24) | \
 800365e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
          params[5];
 8003662:	797a      	ldrb	r2, [r7, #5]
        (params[4] <<  8) | \
 8003664:	4313      	orrs	r3, r2
 8003666:	793a      	ldrb	r2, [r7, #4]
    hmsc->scsi_blk_addr = (params[2] << 24) | \
 8003668:	f242 0e64 	movw	lr, #8292	; 0x2064
        (params[4] <<  8) | \
 800366c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    hmsc->scsi_blk_addr = (params[2] << 24) | \
 8003670:	f846 300e 	str.w	r3, [r6, lr]
    hmsc->scsi_blk_len =  (params[7] <<  8) | \
 8003674:	79fa      	ldrb	r2, [r7, #7]
      params[8];  
 8003676:	7a39      	ldrb	r1, [r7, #8]
  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr )
 8003678:	f242 0c60 	movw	ip, #8288	; 0x2060
    hmsc->scsi_blk_len =  (params[7] <<  8) | \
 800367c:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr )
 8003680:	f8d5 2218 	ldr.w	r2, [r5, #536]	; 0x218
 8003684:	f852 200c 	ldr.w	r2, [r2, ip]
    hmsc->scsi_blk_len =  (params[7] <<  8) | \
 8003688:	f242 0068 	movw	r0, #8296	; 0x2068
  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr )
 800368c:	185f      	adds	r7, r3, r1
 800368e:	4297      	cmp	r7, r2
    hmsc->scsi_blk_len =  (params[7] <<  8) | \
 8003690:	5031      	str	r1, [r6, r0]
  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr )
 8003692:	f240 80b5 	bls.w	8003800 <SCSI_ProcessCmd+0x424>
    SCSI_SenseCode(pdev,
 8003696:	2221      	movs	r2, #33	; 0x21
    SCSI_SenseCode(pdev, 
 8003698:	2105      	movs	r1, #5
 800369a:	e7b2      	b.n	8003602 <SCSI_ProcessCmd+0x226>
  USBD_LL_Transmit (pdev, 
 800369c:	b2bb      	uxth	r3, r7
 800369e:	4652      	mov	r2, sl
 80036a0:	2181      	movs	r1, #129	; 0x81
 80036a2:	4628      	mov	r0, r5
 80036a4:	f008 fbd1 	bl	800be4a <USBD_LL_Transmit>
  hmsc->scsi_blk_addr   += len; 
 80036a8:	f856 3009 	ldr.w	r3, [r6, r9]
  hmsc->scsi_blk_len    -= len;  
 80036ac:	f856 4008 	ldr.w	r4, [r6, r8]
  hmsc->csw.dDataResidue -= len;
 80036b0:	f242 0234 	movw	r2, #8244	; 0x2034
  hmsc->scsi_blk_addr   += len; 
 80036b4:	443b      	add	r3, r7
 80036b6:	f846 3009 	str.w	r3, [r6, r9]
  hmsc->csw.dDataResidue -= len;
 80036ba:	58b3      	ldr	r3, [r6, r2]
  hmsc->scsi_blk_len    -= len;  
 80036bc:	1be4      	subs	r4, r4, r7
  hmsc->csw.dDataResidue -= len;
 80036be:	1bdf      	subs	r7, r3, r7
  hmsc->scsi_blk_len    -= len;  
 80036c0:	f846 4008 	str.w	r4, [r6, r8]
  hmsc->csw.dDataResidue -= len;
 80036c4:	50b7      	str	r7, [r6, r2]
  if (hmsc->scsi_blk_len == 0)
 80036c6:	2c00      	cmp	r4, #0
 80036c8:	f47f af46 	bne.w	8003558 <SCSI_ProcessCmd+0x17c>
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 80036cc:	2303      	movs	r3, #3
 80036ce:	7233      	strb	r3, [r6, #8]
 80036d0:	e70d      	b.n	80034ee <SCSI_ProcessCmd+0x112>
      (params[3] << 16) | \
 80036d2:	78fa      	ldrb	r2, [r7, #3]
    hmsc->scsi_blk_addr = (params[2] << 24) | \
 80036d4:	78bb      	ldrb	r3, [r7, #2]
      (params[3] << 16) | \
 80036d6:	0412      	lsls	r2, r2, #16
    hmsc->scsi_blk_addr = (params[2] << 24) | \
 80036d8:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
          params[5];
 80036dc:	797b      	ldrb	r3, [r7, #5]
        (params[4] <<  8) | \
 80036de:	431a      	orrs	r2, r3
 80036e0:	793b      	ldrb	r3, [r7, #4]
    hmsc->scsi_blk_addr = (params[2] << 24) | \
 80036e2:	f242 0e64 	movw	lr, #8292	; 0x2064
        (params[4] <<  8) | \
 80036e6:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
    hmsc->scsi_blk_addr = (params[2] << 24) | \
 80036ea:	f846 200e 	str.w	r2, [r6, lr]
      params[8];  
 80036ee:	7a3b      	ldrb	r3, [r7, #8]
    hmsc->scsi_blk_len = (params[7] <<  8) | \
 80036f0:	79f9      	ldrb	r1, [r7, #7]
  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr )
 80036f2:	f242 0c60 	movw	ip, #8288	; 0x2060
    hmsc->scsi_blk_len = (params[7] <<  8) | \
 80036f6:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr )
 80036fa:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
 80036fe:	f853 300c 	ldr.w	r3, [r3, ip]
    hmsc->scsi_blk_len = (params[7] <<  8) | \
 8003702:	f242 0068 	movw	r0, #8296	; 0x2068
  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr )
 8003706:	1857      	adds	r7, r2, r1
 8003708:	429f      	cmp	r7, r3
    hmsc->scsi_blk_len = (params[7] <<  8) | \
 800370a:	5031      	str	r1, [r6, r0]
  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr )
 800370c:	d8c3      	bhi.n	8003696 <SCSI_ProcessCmd+0x2ba>
    hmsc->scsi_blk_addr *= hmsc->scsi_blk_size;
 800370e:	f242 035e 	movw	r3, #8286	; 0x205e
 8003712:	5af3      	ldrh	r3, [r6, r3]
 8003714:	435a      	muls	r2, r3
 8003716:	f846 200e 	str.w	r2, [r6, lr]
    if (hmsc->cbw.dDataLength != hmsc->scsi_blk_len)
 800371a:	f242 0214 	movw	r2, #8212	; 0x2014
    hmsc->scsi_blk_len  *= hmsc->scsi_blk_size;
 800371e:	434b      	muls	r3, r1
    if (hmsc->cbw.dDataLength != hmsc->scsi_blk_len)
 8003720:	58b2      	ldr	r2, [r6, r2]
    hmsc->scsi_blk_len  *= hmsc->scsi_blk_size;
 8003722:	5033      	str	r3, [r6, r0]
    if (hmsc->cbw.dDataLength != hmsc->scsi_blk_len)
 8003724:	4293      	cmp	r3, r2
 8003726:	f47f ae6a 	bne.w	80033fe <SCSI_ProcessCmd+0x22>
                      MIN (hmsc->scsi_blk_len, MSC_MEDIA_PACKET));  
 800372a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    hmsc->bot_state = USBD_BOT_DATA_OUT;  
 800372e:	f04f 0101 	mov.w	r1, #1
                      MIN (hmsc->scsi_blk_len, MSC_MEDIA_PACKET));  
 8003732:	bf28      	it	cs
 8003734:	f44f 5300 	movcs.w	r3, #8192	; 0x2000
    hmsc->bot_state = USBD_BOT_DATA_OUT;  
 8003738:	7231      	strb	r1, [r6, #8]
    USBD_LL_PrepareReceive (pdev,
 800373a:	b29b      	uxth	r3, r3
 800373c:	f106 020c 	add.w	r2, r6, #12
 8003740:	4628      	mov	r0, r5
 8003742:	f008 fb89 	bl	800be58 <USBD_LL_PrepareReceive>
 8003746:	e6d2      	b.n	80034ee <SCSI_ProcessCmd+0x112>
  len = MIN(hmsc->scsi_blk_len , MSC_MEDIA_PACKET); 
 8003748:	f242 0968 	movw	r9, #8296	; 0x2068
  if(((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun ,
 800374c:	f8d0 021c 	ldr.w	r0, [r0, #540]	; 0x21c
  len = MIN(hmsc->scsi_blk_len , MSC_MEDIA_PACKET); 
 8003750:	f856 7009 	ldr.w	r7, [r6, r9]
  if(((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun ,
 8003754:	f8d0 b014 	ldr.w	fp, [r0, #20]
                              hmsc->scsi_blk_addr / hmsc->scsi_blk_size, 
 8003758:	f242 035e 	movw	r3, #8286	; 0x205e
 800375c:	f242 0a64 	movw	sl, #8292	; 0x2064
  len = MIN(hmsc->scsi_blk_len , MSC_MEDIA_PACKET); 
 8003760:	f5b7 5f00 	cmp.w	r7, #8192	; 0x2000
                              hmsc->bot_data, 
 8003764:	f106 080c 	add.w	r8, r6, #12
  len = MIN(hmsc->scsi_blk_len , MSC_MEDIA_PACKET); 
 8003768:	bf28      	it	cs
 800376a:	f44f 5700 	movcs.w	r7, #8192	; 0x2000
                              hmsc->scsi_blk_addr / hmsc->scsi_blk_size, 
 800376e:	5af2      	ldrh	r2, [r6, r3]
  if(((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun ,
 8003770:	f856 100a 	ldr.w	r1, [r6, sl]
                              len / hmsc->scsi_blk_size) < 0)
 8003774:	fbb7 f3f2 	udiv	r3, r7, r2
  if(((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun ,
 8003778:	4620      	mov	r0, r4
 800377a:	fbb1 f2f2 	udiv	r2, r1, r2
 800377e:	b29b      	uxth	r3, r3
 8003780:	4641      	mov	r1, r8
 8003782:	47d8      	blx	fp
 8003784:	2800      	cmp	r0, #0
 8003786:	da01      	bge.n	800378c <SCSI_ProcessCmd+0x3b0>
    SCSI_SenseCode(pdev,
 8003788:	2203      	movs	r2, #3
 800378a:	e06e      	b.n	800386a <SCSI_ProcessCmd+0x48e>
  hmsc->scsi_blk_addr  += len; 
 800378c:	f856 300a 	ldr.w	r3, [r6, sl]
  hmsc->csw.dDataResidue -= len;
 8003790:	f242 0134 	movw	r1, #8244	; 0x2034
  hmsc->scsi_blk_addr  += len; 
 8003794:	443b      	add	r3, r7
 8003796:	f846 300a 	str.w	r3, [r6, sl]
  hmsc->csw.dDataResidue -= len;
 800379a:	5872      	ldr	r2, [r6, r1]
  hmsc->scsi_blk_len   -= len; 
 800379c:	f856 3009 	ldr.w	r3, [r6, r9]
 80037a0:	1bdb      	subs	r3, r3, r7
  hmsc->csw.dDataResidue -= len;
 80037a2:	1bd7      	subs	r7, r2, r7
  hmsc->scsi_blk_len   -= len; 
 80037a4:	f846 3009 	str.w	r3, [r6, r9]
  hmsc->csw.dDataResidue -= len;
 80037a8:	5077      	str	r7, [r6, r1]
  if (hmsc->scsi_blk_len == 0)
 80037aa:	b923      	cbnz	r3, 80037b6 <SCSI_ProcessCmd+0x3da>
    MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_PASSED);
 80037ac:	2100      	movs	r1, #0
 80037ae:	4628      	mov	r0, r5
 80037b0:	f7ff fd30 	bl	8003214 <MSC_BOT_SendCSW>
 80037b4:	e6d0      	b.n	8003558 <SCSI_ProcessCmd+0x17c>
                            MIN (hmsc->scsi_blk_len, MSC_MEDIA_PACKET)); 
 80037b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037ba:	bf28      	it	cs
 80037bc:	f44f 5300 	movcs.w	r3, #8192	; 0x2000
    USBD_LL_PrepareReceive (pdev,
 80037c0:	b29b      	uxth	r3, r3
 80037c2:	4642      	mov	r2, r8
 80037c4:	2101      	movs	r1, #1
 80037c6:	4628      	mov	r0, r5
 80037c8:	f008 fb46 	bl	800be58 <USBD_LL_PrepareReceive>
 80037cc:	e6c4      	b.n	8003558 <SCSI_ProcessCmd+0x17c>
  if ((params[1]& 0x02) == 0x02) 
 80037ce:	7854      	ldrb	r4, [r2, #1]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData; 
 80037d0:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  if ((params[1]& 0x02) == 0x02) 
 80037d4:	f014 0402 	ands.w	r4, r4, #2
 80037d8:	d004      	beq.n	80037e4 <SCSI_ProcessCmd+0x408>
    SCSI_SenseCode (pdev,
 80037da:	2224      	movs	r2, #36	; 0x24
 80037dc:	2105      	movs	r1, #5
    SCSI_SenseCode(pdev, 
 80037de:	f7ff fde5 	bl	80033ac <SCSI_SenseCode.constprop.8>
 80037e2:	e680      	b.n	80034e6 <SCSI_ProcessCmd+0x10a>
  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr )
 80037e4:	f242 0268 	movw	r2, #8296	; 0x2068
  if(SCSI_CheckAddressRange(pdev,
 80037e8:	f242 0164 	movw	r1, #8292	; 0x2064
  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr )
 80037ec:	5a9a      	ldrh	r2, [r3, r2]
 80037ee:	5859      	ldr	r1, [r3, r1]
 80037f0:	440a      	add	r2, r1
 80037f2:	f242 0160 	movw	r1, #8288	; 0x2060
 80037f6:	5859      	ldr	r1, [r3, r1]
 80037f8:	428a      	cmp	r2, r1
 80037fa:	f67f ae0a 	bls.w	8003412 <SCSI_ProcessCmd+0x36>
 80037fe:	e74a      	b.n	8003696 <SCSI_ProcessCmd+0x2ba>
    hmsc->bot_state = USBD_BOT_DATA_IN;
 8003800:	2202      	movs	r2, #2
 8003802:	7232      	strb	r2, [r6, #8]
    hmsc->scsi_blk_addr *= hmsc->scsi_blk_size;
 8003804:	f242 025e 	movw	r2, #8286	; 0x205e
 8003808:	5ab2      	ldrh	r2, [r6, r2]
    hmsc->scsi_blk_len  *= hmsc->scsi_blk_size;
 800380a:	4351      	muls	r1, r2
    hmsc->scsi_blk_addr *= hmsc->scsi_blk_size;
 800380c:	4353      	muls	r3, r2
    if (hmsc->cbw.dDataLength != hmsc->scsi_blk_len)
 800380e:	f242 0214 	movw	r2, #8212	; 0x2014
    hmsc->scsi_blk_addr *= hmsc->scsi_blk_size;
 8003812:	f846 300e 	str.w	r3, [r6, lr]
    if (hmsc->cbw.dDataLength != hmsc->scsi_blk_len)
 8003816:	58b2      	ldr	r2, [r6, r2]
    hmsc->scsi_blk_len  *= hmsc->scsi_blk_size;
 8003818:	5031      	str	r1, [r6, r0]
    if (hmsc->cbw.dDataLength != hmsc->scsi_blk_len)
 800381a:	4291      	cmp	r1, r2
 800381c:	f47f adef 	bne.w	80033fe <SCSI_ProcessCmd+0x22>
  hmsc->bot_data_length = MSC_MEDIA_PACKET;  
 8003820:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003824:	8173      	strh	r3, [r6, #10]
  len = MIN(hmsc->scsi_blk_len , MSC_MEDIA_PACKET); 
 8003826:	f242 0868 	movw	r8, #8296	; 0x2068
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;   
 800382a:	f8d5 6218 	ldr.w	r6, [r5, #536]	; 0x218
  if( ((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun ,
 800382e:	f8d5 021c 	ldr.w	r0, [r5, #540]	; 0x21c
  len = MIN(hmsc->scsi_blk_len , MSC_MEDIA_PACKET); 
 8003832:	f856 7008 	ldr.w	r7, [r6, r8]
  if( ((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun ,
 8003836:	f8d0 b010 	ldr.w	fp, [r0, #16]
  len = MIN(hmsc->scsi_blk_len , MSC_MEDIA_PACKET); 
 800383a:	429f      	cmp	r7, r3
 800383c:	bf28      	it	cs
 800383e:	461f      	movcs	r7, r3
                              hmsc->scsi_blk_addr / hmsc->scsi_blk_size, 
 8003840:	f242 0964 	movw	r9, #8292	; 0x2064
 8003844:	f242 035e 	movw	r3, #8286	; 0x205e
                              hmsc->bot_data, 
 8003848:	f106 0a0c 	add.w	sl, r6, #12
                              hmsc->scsi_blk_addr / hmsc->scsi_blk_size, 
 800384c:	5af2      	ldrh	r2, [r6, r3]
  if( ((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun ,
 800384e:	f856 1009 	ldr.w	r1, [r6, r9]
                              len / hmsc->scsi_blk_size) < 0)
 8003852:	fbb7 f3f2 	udiv	r3, r7, r2
  if( ((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun ,
 8003856:	4620      	mov	r0, r4
 8003858:	fbb1 f2f2 	udiv	r2, r1, r2
 800385c:	b29b      	uxth	r3, r3
 800385e:	4651      	mov	r1, sl
 8003860:	47d8      	blx	fp
 8003862:	2800      	cmp	r0, #0
 8003864:	f6bf af1a 	bge.w	800369c <SCSI_ProcessCmd+0x2c0>
    SCSI_SenseCode(pdev,
 8003868:	2211      	movs	r2, #17
    SCSI_SenseCode(pdev,
 800386a:	2104      	movs	r1, #4
 800386c:	e6c9      	b.n	8003602 <SCSI_ProcessCmd+0x226>
 800386e:	bf00      	nop
 8003870:	0800e387 	.word	0x0800e387
 8003874:	0800e387 	.word	0x0800e387
 8003878:	0800e37f 	.word	0x0800e37f

0800387c <SCSI_SenseCode>:
{
 800387c:	b570      	push	{r4, r5, r6, lr}
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData; 
 800387e:	f8d0 0218 	ldr.w	r0, [r0, #536]	; 0x218
  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey  = sKey;
 8003882:	f242 055d 	movw	r5, #8285	; 0x205d
 8003886:	f242 063c 	movw	r6, #8252	; 0x203c
 800388a:	5d41      	ldrb	r1, [r0, r5]
 800388c:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
  hmsc->scsi_sense_tail++;
 8003890:	3101      	adds	r1, #1
  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey  = sKey;
 8003892:	55a2      	strb	r2, [r4, r6]
  hmsc->scsi_sense_tail++;
 8003894:	b2c9      	uxtb	r1, r1
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.ASC = ASC << 8;
 8003896:	f504 5401 	add.w	r4, r4, #8256	; 0x2040
 800389a:	021b      	lsls	r3, r3, #8
  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 800389c:	2904      	cmp	r1, #4
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.ASC = ASC << 8;
 800389e:	6023      	str	r3, [r4, #0]
    hmsc->scsi_sense_tail = 0;
 80038a0:	bf0a      	itet	eq
 80038a2:	2300      	moveq	r3, #0
  hmsc->scsi_sense_tail++;
 80038a4:	5541      	strbne	r1, [r0, r5]
    hmsc->scsi_sense_tail = 0;
 80038a6:	5543      	strbeq	r3, [r0, r5]
 80038a8:	bd70      	pop	{r4, r5, r6, pc}
	...

080038ac <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 80038ac:	b513      	push	{r0, r1, r4, lr}
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 80038ae:	4c13      	ldr	r4, [pc, #76]	; (80038fc <set_int_enable+0x50>)
 80038b0:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80038b4:	b193      	cbz	r3, 80038dc <set_int_enable+0x30>
        if (enable)
 80038b6:	b1c0      	cbz	r0, 80038ea <set_int_enable+0x3e>
            tmp = BIT_DMP_INT_EN;
 80038b8:	2302      	movs	r3, #2
        if (!st.chip_cfg.sensors)
            return -1;
        if (enable && st.chip_cfg.int_enable)
            return 0;
        if (enable)
            tmp = BIT_DATA_RDY_EN;
 80038ba:	f88d 3007 	strb.w	r3, [sp, #7]
        else
            tmp = 0x00;
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 80038be:	6821      	ldr	r1, [r4, #0]
 80038c0:	6860      	ldr	r0, [r4, #4]
 80038c2:	7c49      	ldrb	r1, [r1, #17]
 80038c4:	7800      	ldrb	r0, [r0, #0]
 80038c6:	f10d 0307 	add.w	r3, sp, #7
 80038ca:	2201      	movs	r2, #1
 80038cc:	f004 fef8 	bl	80086c0 <mpu9255_write>
 80038d0:	b970      	cbnz	r0, 80038f0 <set_int_enable+0x44>
            return -1;
        st.chip_cfg.int_enable = tmp;
 80038d2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80038d6:	7463      	strb	r3, [r4, #17]
    }
    return 0;
}
 80038d8:	b002      	add	sp, #8
 80038da:	bd10      	pop	{r4, pc}
        if (!st.chip_cfg.sensors)
 80038dc:	7aa2      	ldrb	r2, [r4, #10]
 80038de:	b13a      	cbz	r2, 80038f0 <set_int_enable+0x44>
        if (enable && st.chip_cfg.int_enable)
 80038e0:	b118      	cbz	r0, 80038ea <set_int_enable+0x3e>
 80038e2:	7c62      	ldrb	r2, [r4, #17]
 80038e4:	b93a      	cbnz	r2, 80038f6 <set_int_enable+0x4a>
            tmp = BIT_DATA_RDY_EN;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e7e7      	b.n	80038ba <set_int_enable+0xe>
            tmp = 0x00;
 80038ea:	f88d 0007 	strb.w	r0, [sp, #7]
 80038ee:	e7e6      	b.n	80038be <set_int_enable+0x12>
            return -1;
 80038f0:	f04f 30ff 	mov.w	r0, #4294967295
 80038f4:	e7f0      	b.n	80038d8 <set_int_enable+0x2c>
            return 0;
 80038f6:	4618      	mov	r0, r3
 80038f8:	e7ee      	b.n	80038d8 <set_int_enable+0x2c>
 80038fa:	bf00      	nop
 80038fc:	200000a8 	.word	0x200000a8

08003900 <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 8003900:	b537      	push	{r0, r1, r2, r4, r5, lr}
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8003902:	4c53      	ldr	r4, [pc, #332]	; (8003a50 <mpu_reset_fifo+0x150>)
 8003904:	7aa3      	ldrb	r3, [r4, #10]
 8003906:	b91b      	cbnz	r3, 8003910 <mpu_reset_fifo+0x10>
        return -1;
 8003908:	f04f 30ff 	mov.w	r0, #4294967295
            return -1;
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
            return -1;
    }
    return 0;
}
 800390c:	b003      	add	sp, #12
 800390e:	bd30      	pop	{r4, r5, pc}
    data = 0;
 8003910:	ad02      	add	r5, sp, #8
 8003912:	2300      	movs	r3, #0
 8003914:	f805 3d01 	strb.w	r3, [r5, #-1]!
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8003918:	6821      	ldr	r1, [r4, #0]
 800391a:	6860      	ldr	r0, [r4, #4]
 800391c:	7c49      	ldrb	r1, [r1, #17]
 800391e:	7800      	ldrb	r0, [r0, #0]
 8003920:	462b      	mov	r3, r5
 8003922:	2201      	movs	r2, #1
 8003924:	f004 fecc 	bl	80086c0 <mpu9255_write>
 8003928:	2800      	cmp	r0, #0
 800392a:	d1ed      	bne.n	8003908 <mpu_reset_fifo+0x8>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 800392c:	6821      	ldr	r1, [r4, #0]
 800392e:	6860      	ldr	r0, [r4, #4]
 8003930:	7949      	ldrb	r1, [r1, #5]
 8003932:	7800      	ldrb	r0, [r0, #0]
 8003934:	462b      	mov	r3, r5
 8003936:	2201      	movs	r2, #1
 8003938:	f004 fec2 	bl	80086c0 <mpu9255_write>
 800393c:	2800      	cmp	r0, #0
 800393e:	d1e3      	bne.n	8003908 <mpu_reset_fifo+0x8>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8003940:	6821      	ldr	r1, [r4, #0]
 8003942:	6860      	ldr	r0, [r4, #4]
 8003944:	7909      	ldrb	r1, [r1, #4]
 8003946:	7800      	ldrb	r0, [r0, #0]
 8003948:	462b      	mov	r3, r5
 800394a:	2201      	movs	r2, #1
 800394c:	f004 feb8 	bl	80086c0 <mpu9255_write>
 8003950:	2800      	cmp	r0, #0
 8003952:	d1d9      	bne.n	8003908 <mpu_reset_fifo+0x8>
    if (st.chip_cfg.dmp_on) {
 8003954:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8003958:	2b00      	cmp	r3, #0
 800395a:	d040      	beq.n	80039de <mpu_reset_fifo+0xde>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 800395c:	230c      	movs	r3, #12
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 800395e:	6821      	ldr	r1, [r4, #0]
 8003960:	6860      	ldr	r0, [r4, #4]
        data = BIT_FIFO_RST | BIT_DMP_RST;
 8003962:	f88d 3007 	strb.w	r3, [sp, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8003966:	2201      	movs	r2, #1
 8003968:	462b      	mov	r3, r5
 800396a:	7909      	ldrb	r1, [r1, #4]
 800396c:	7800      	ldrb	r0, [r0, #0]
 800396e:	f004 fea7 	bl	80086c0 <mpu9255_write>
 8003972:	2800      	cmp	r0, #0
 8003974:	d1c8      	bne.n	8003908 <mpu_reset_fifo+0x8>
        delay_ms(50);
 8003976:	2032      	movs	r0, #50	; 0x32
 8003978:	f004 fefa 	bl	8008770 <mpu9255_delay_ms>
        data = BIT_DMP_EN | BIT_FIFO_EN;
 800397c:	23c0      	movs	r3, #192	; 0xc0
 800397e:	f88d 3007 	strb.w	r3, [sp, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8003982:	7aa3      	ldrb	r3, [r4, #10]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8003984:	6821      	ldr	r1, [r4, #0]
 8003986:	6860      	ldr	r0, [r4, #4]
 8003988:	7909      	ldrb	r1, [r1, #4]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 800398a:	07da      	lsls	r2, r3, #31
            data |= BIT_AUX_IF_EN;
 800398c:	bf44      	itt	mi
 800398e:	23e0      	movmi	r3, #224	; 0xe0
 8003990:	f88d 3007 	strbmi.w	r3, [sp, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8003994:	2201      	movs	r2, #1
 8003996:	462b      	mov	r3, r5
 8003998:	7800      	ldrb	r0, [r0, #0]
 800399a:	f004 fe91 	bl	80086c0 <mpu9255_write>
 800399e:	2800      	cmp	r0, #0
 80039a0:	d1b2      	bne.n	8003908 <mpu_reset_fifo+0x8>
        if (st.chip_cfg.int_enable)
 80039a2:	7c63      	ldrb	r3, [r4, #17]
 80039a4:	b103      	cbz	r3, 80039a8 <mpu_reset_fifo+0xa8>
            data = BIT_DMP_INT_EN;
 80039a6:	2302      	movs	r3, #2
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 80039a8:	6821      	ldr	r1, [r4, #0]
 80039aa:	6860      	ldr	r0, [r4, #4]
            data = 0;
 80039ac:	f88d 3007 	strb.w	r3, [sp, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 80039b0:	2201      	movs	r2, #1
 80039b2:	462b      	mov	r3, r5
 80039b4:	7c49      	ldrb	r1, [r1, #17]
 80039b6:	7800      	ldrb	r0, [r0, #0]
 80039b8:	f004 fe82 	bl	80086c0 <mpu9255_write>
 80039bc:	2800      	cmp	r0, #0
 80039be:	d1a3      	bne.n	8003908 <mpu_reset_fifo+0x8>
        data = 0;
 80039c0:	f88d 0007 	strb.w	r0, [sp, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 80039c4:	6821      	ldr	r1, [r4, #0]
 80039c6:	6860      	ldr	r0, [r4, #4]
 80039c8:	462b      	mov	r3, r5
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 80039ca:	2201      	movs	r2, #1
 80039cc:	7949      	ldrb	r1, [r1, #5]
 80039ce:	7800      	ldrb	r0, [r0, #0]
 80039d0:	f004 fe76 	bl	80086c0 <mpu9255_write>
 80039d4:	3000      	adds	r0, #0
 80039d6:	bf18      	it	ne
 80039d8:	2001      	movne	r0, #1
 80039da:	4240      	negs	r0, r0
 80039dc:	e796      	b.n	800390c <mpu_reset_fifo+0xc>
        data = BIT_FIFO_RST;
 80039de:	2304      	movs	r3, #4
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80039e0:	6821      	ldr	r1, [r4, #0]
 80039e2:	6860      	ldr	r0, [r4, #4]
        data = BIT_FIFO_RST;
 80039e4:	f88d 3007 	strb.w	r3, [sp, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80039e8:	2201      	movs	r2, #1
 80039ea:	462b      	mov	r3, r5
 80039ec:	7909      	ldrb	r1, [r1, #4]
 80039ee:	7800      	ldrb	r0, [r0, #0]
 80039f0:	f004 fe66 	bl	80086c0 <mpu9255_write>
 80039f4:	2800      	cmp	r0, #0
 80039f6:	d187      	bne.n	8003908 <mpu_reset_fifo+0x8>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 80039f8:	7ca3      	ldrb	r3, [r4, #18]
 80039fa:	b913      	cbnz	r3, 8003a02 <mpu_reset_fifo+0x102>
 80039fc:	7aa3      	ldrb	r3, [r4, #10]
 80039fe:	07db      	lsls	r3, r3, #31
 8003a00:	d424      	bmi.n	8003a4c <mpu_reset_fifo+0x14c>
            data = BIT_FIFO_EN;
 8003a02:	2340      	movs	r3, #64	; 0x40
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8003a04:	6821      	ldr	r1, [r4, #0]
 8003a06:	6860      	ldr	r0, [r4, #4]
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 8003a08:	f88d 3007 	strb.w	r3, [sp, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	462b      	mov	r3, r5
 8003a10:	7909      	ldrb	r1, [r1, #4]
 8003a12:	7800      	ldrb	r0, [r0, #0]
 8003a14:	f004 fe54 	bl	80086c0 <mpu9255_write>
 8003a18:	2800      	cmp	r0, #0
 8003a1a:	f47f af75 	bne.w	8003908 <mpu_reset_fifo+0x8>
        delay_ms(50);
 8003a1e:	2032      	movs	r0, #50	; 0x32
 8003a20:	f004 fea6 	bl	8008770 <mpu9255_delay_ms>
        if (st.chip_cfg.int_enable)
 8003a24:	7c63      	ldrb	r3, [r4, #17]
 8003a26:	b103      	cbz	r3, 8003a2a <mpu_reset_fifo+0x12a>
            data = BIT_DATA_RDY_EN;
 8003a28:	2301      	movs	r3, #1
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8003a2a:	6821      	ldr	r1, [r4, #0]
 8003a2c:	6860      	ldr	r0, [r4, #4]
            data = 0;
 8003a2e:	f88d 3007 	strb.w	r3, [sp, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8003a32:	2201      	movs	r2, #1
 8003a34:	462b      	mov	r3, r5
 8003a36:	7c49      	ldrb	r1, [r1, #17]
 8003a38:	7800      	ldrb	r0, [r0, #0]
 8003a3a:	f004 fe41 	bl	80086c0 <mpu9255_write>
 8003a3e:	2800      	cmp	r0, #0
 8003a40:	f47f af62 	bne.w	8003908 <mpu_reset_fifo+0x8>
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 8003a44:	6821      	ldr	r1, [r4, #0]
 8003a46:	6860      	ldr	r0, [r4, #4]
 8003a48:	4b02      	ldr	r3, [pc, #8]	; (8003a54 <mpu_reset_fifo+0x154>)
 8003a4a:	e7be      	b.n	80039ca <mpu_reset_fifo+0xca>
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 8003a4c:	2360      	movs	r3, #96	; 0x60
 8003a4e:	e7d9      	b.n	8003a04 <mpu_reset_fifo+0x104>
 8003a50:	200000a8 	.word	0x200000a8
 8003a54:	200000b8 	.word	0x200000b8

08003a58 <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 8003a58:	b513      	push	{r0, r1, r4, lr}
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8003a5a:	4c1a      	ldr	r4, [pc, #104]	; (8003ac4 <mpu_set_gyro_fsr+0x6c>)
 8003a5c:	7aa3      	ldrb	r3, [r4, #10]
 8003a5e:	b913      	cbnz	r3, 8003a66 <mpu_set_gyro_fsr+0xe>
        break;
    case 2000:
        data = INV_FSR_2000DPS << 3;
        break;
    default:
        return -1;
 8003a60:	f04f 30ff 	mov.w	r0, #4294967295
 8003a64:	e01d      	b.n	8003aa2 <mpu_set_gyro_fsr+0x4a>
    switch (fsr) {
 8003a66:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8003a6a:	d024      	beq.n	8003ab6 <mpu_set_gyro_fsr+0x5e>
 8003a6c:	d81b      	bhi.n	8003aa6 <mpu_set_gyro_fsr+0x4e>
 8003a6e:	28fa      	cmp	r0, #250	; 0xfa
 8003a70:	d1f6      	bne.n	8003a60 <mpu_set_gyro_fsr+0x8>
        data = INV_FSR_250DPS << 3;
 8003a72:	2300      	movs	r3, #0
        data = INV_FSR_2000DPS << 3;
 8003a74:	f88d 3007 	strb.w	r3, [sp, #7]
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8003a78:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8003a7c:	7a23      	ldrb	r3, [r4, #8]
 8003a7e:	ebb3 0fd2 	cmp.w	r3, r2, lsr #3
 8003a82:	d01c      	beq.n	8003abe <mpu_set_gyro_fsr+0x66>
        return 0;
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8003a84:	6821      	ldr	r1, [r4, #0]
 8003a86:	6860      	ldr	r0, [r4, #4]
 8003a88:	7989      	ldrb	r1, [r1, #6]
 8003a8a:	7800      	ldrb	r0, [r0, #0]
 8003a8c:	f10d 0307 	add.w	r3, sp, #7
 8003a90:	2201      	movs	r2, #1
 8003a92:	f004 fe15 	bl	80086c0 <mpu9255_write>
 8003a96:	2800      	cmp	r0, #0
 8003a98:	d1e2      	bne.n	8003a60 <mpu_set_gyro_fsr+0x8>
        return -1;
    st.chip_cfg.gyro_fsr = data >> 3;
 8003a9a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003a9e:	08db      	lsrs	r3, r3, #3
 8003aa0:	7223      	strb	r3, [r4, #8]
    return 0;
}
 8003aa2:	b002      	add	sp, #8
 8003aa4:	bd10      	pop	{r4, pc}
    switch (fsr) {
 8003aa6:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003aaa:	d006      	beq.n	8003aba <mpu_set_gyro_fsr+0x62>
 8003aac:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
 8003ab0:	d1d6      	bne.n	8003a60 <mpu_set_gyro_fsr+0x8>
        data = INV_FSR_2000DPS << 3;
 8003ab2:	2318      	movs	r3, #24
 8003ab4:	e7de      	b.n	8003a74 <mpu_set_gyro_fsr+0x1c>
        data = INV_FSR_500DPS << 3;
 8003ab6:	2308      	movs	r3, #8
 8003ab8:	e7dc      	b.n	8003a74 <mpu_set_gyro_fsr+0x1c>
        data = INV_FSR_1000DPS << 3;
 8003aba:	2310      	movs	r3, #16
 8003abc:	e7da      	b.n	8003a74 <mpu_set_gyro_fsr+0x1c>
        return 0;
 8003abe:	2000      	movs	r0, #0
 8003ac0:	e7ef      	b.n	8003aa2 <mpu_set_gyro_fsr+0x4a>
 8003ac2:	bf00      	nop
 8003ac4:	200000a8 	.word	0x200000a8

08003ac8 <mpu_get_accel_fsr>:
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
    switch (st.chip_cfg.accel_fsr) {
 8003ac8:	4b0c      	ldr	r3, [pc, #48]	; (8003afc <mpu_get_accel_fsr+0x34>)
 8003aca:	7a5a      	ldrb	r2, [r3, #9]
 8003acc:	2a03      	cmp	r2, #3
 8003ace:	d812      	bhi.n	8003af6 <mpu_get_accel_fsr+0x2e>
 8003ad0:	e8df f002 	tbb	[pc, r2]
 8003ad4:	0f0d0b02 	.word	0x0f0d0b02
    case INV_FSR_2G:
        fsr[0] = 2;
 8003ad8:	2202      	movs	r2, #2
        break;
    case INV_FSR_8G:
        fsr[0] = 8;
        break;
    case INV_FSR_16G:
        fsr[0] = 16;
 8003ada:	7002      	strb	r2, [r0, #0]
        break;
    default:
        return -1;
    }
    if (st.chip_cfg.accel_half)
 8003adc:	7cdb      	ldrb	r3, [r3, #19]
 8003ade:	b113      	cbz	r3, 8003ae6 <mpu_get_accel_fsr+0x1e>
        fsr[0] <<= 1;
 8003ae0:	7803      	ldrb	r3, [r0, #0]
 8003ae2:	005b      	lsls	r3, r3, #1
 8003ae4:	7003      	strb	r3, [r0, #0]
    return 0;
 8003ae6:	2000      	movs	r0, #0
 8003ae8:	4770      	bx	lr
        fsr[0] = 4;
 8003aea:	2204      	movs	r2, #4
 8003aec:	e7f5      	b.n	8003ada <mpu_get_accel_fsr+0x12>
        fsr[0] = 8;
 8003aee:	2208      	movs	r2, #8
 8003af0:	e7f3      	b.n	8003ada <mpu_get_accel_fsr+0x12>
        fsr[0] = 16;
 8003af2:	2210      	movs	r2, #16
 8003af4:	e7f1      	b.n	8003ada <mpu_get_accel_fsr+0x12>
        return -1;
 8003af6:	f04f 30ff 	mov.w	r0, #4294967295
 8003afa:	4770      	bx	lr
 8003afc:	200000a8 	.word	0x200000a8

08003b00 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 8003b00:	b513      	push	{r0, r1, r4, lr}
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8003b02:	4c18      	ldr	r4, [pc, #96]	; (8003b64 <mpu_set_accel_fsr+0x64>)
 8003b04:	7aa3      	ldrb	r3, [r4, #10]
 8003b06:	b913      	cbnz	r3, 8003b0e <mpu_set_accel_fsr+0xe>
        break;
    case 16:
        data = INV_FSR_16G << 3;
        break;
    default:
        return -1;
 8003b08:	f04f 30ff 	mov.w	r0, #4294967295
 8003b0c:	e01c      	b.n	8003b48 <mpu_set_accel_fsr+0x48>
    switch (fsr) {
 8003b0e:	2804      	cmp	r0, #4
 8003b10:	d022      	beq.n	8003b58 <mpu_set_accel_fsr+0x58>
 8003b12:	d81b      	bhi.n	8003b4c <mpu_set_accel_fsr+0x4c>
 8003b14:	2802      	cmp	r0, #2
 8003b16:	d1f7      	bne.n	8003b08 <mpu_set_accel_fsr+0x8>
        data = INV_FSR_2G << 3;
 8003b18:	2300      	movs	r3, #0
        data = INV_FSR_16G << 3;
 8003b1a:	f88d 3007 	strb.w	r3, [sp, #7]
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 8003b1e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8003b22:	7a63      	ldrb	r3, [r4, #9]
 8003b24:	ebb3 0fd2 	cmp.w	r3, r2, lsr #3
 8003b28:	d01a      	beq.n	8003b60 <mpu_set_accel_fsr+0x60>
        return 0;
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 8003b2a:	6821      	ldr	r1, [r4, #0]
 8003b2c:	6860      	ldr	r0, [r4, #4]
 8003b2e:	79c9      	ldrb	r1, [r1, #7]
 8003b30:	7800      	ldrb	r0, [r0, #0]
 8003b32:	f10d 0307 	add.w	r3, sp, #7
 8003b36:	2201      	movs	r2, #1
 8003b38:	f004 fdc2 	bl	80086c0 <mpu9255_write>
 8003b3c:	2800      	cmp	r0, #0
 8003b3e:	d1e3      	bne.n	8003b08 <mpu_set_accel_fsr+0x8>
        return -1;
    st.chip_cfg.accel_fsr = data >> 3;
 8003b40:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003b44:	08db      	lsrs	r3, r3, #3
 8003b46:	7263      	strb	r3, [r4, #9]
    return 0;
}
 8003b48:	b002      	add	sp, #8
 8003b4a:	bd10      	pop	{r4, pc}
    switch (fsr) {
 8003b4c:	2808      	cmp	r0, #8
 8003b4e:	d005      	beq.n	8003b5c <mpu_set_accel_fsr+0x5c>
 8003b50:	2810      	cmp	r0, #16
 8003b52:	d1d9      	bne.n	8003b08 <mpu_set_accel_fsr+0x8>
        data = INV_FSR_16G << 3;
 8003b54:	2318      	movs	r3, #24
 8003b56:	e7e0      	b.n	8003b1a <mpu_set_accel_fsr+0x1a>
        data = INV_FSR_4G << 3;
 8003b58:	2308      	movs	r3, #8
 8003b5a:	e7de      	b.n	8003b1a <mpu_set_accel_fsr+0x1a>
        data = INV_FSR_8G << 3;
 8003b5c:	2310      	movs	r3, #16
 8003b5e:	e7dc      	b.n	8003b1a <mpu_set_accel_fsr+0x1a>
        return 0;
 8003b60:	2000      	movs	r0, #0
 8003b62:	e7f1      	b.n	8003b48 <mpu_set_accel_fsr+0x48>
 8003b64:	200000a8 	.word	0x200000a8

08003b68 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 8003b68:	b513      	push	{r0, r1, r4, lr}
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8003b6a:	4c19      	ldr	r4, [pc, #100]	; (8003bd0 <mpu_set_lpf+0x68>)
 8003b6c:	7aa3      	ldrb	r3, [r4, #10]
 8003b6e:	b91b      	cbnz	r3, 8003b78 <mpu_set_lpf+0x10>
        return -1;
 8003b70:	f04f 30ff 	mov.w	r0, #4294967295
        return 0;
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
        return -1;
    st.chip_cfg.lpf = data;
    return 0;
}
 8003b74:	b002      	add	sp, #8
 8003b76:	bd10      	pop	{r4, pc}
    if (lpf >= 188)
 8003b78:	28bb      	cmp	r0, #187	; 0xbb
 8003b7a:	d916      	bls.n	8003baa <mpu_set_lpf+0x42>
        data = INV_FILTER_188HZ;
 8003b7c:	2301      	movs	r3, #1
        data = INV_FILTER_5HZ;
 8003b7e:	f88d 3007 	strb.w	r3, [sp, #7]
    if (st.chip_cfg.lpf == data)
 8003b82:	7ae2      	ldrb	r2, [r4, #11]
 8003b84:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d01f      	beq.n	8003bcc <mpu_set_lpf+0x64>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 8003b8c:	6821      	ldr	r1, [r4, #0]
 8003b8e:	6860      	ldr	r0, [r4, #4]
 8003b90:	7889      	ldrb	r1, [r1, #2]
 8003b92:	7800      	ldrb	r0, [r0, #0]
 8003b94:	f10d 0307 	add.w	r3, sp, #7
 8003b98:	2201      	movs	r2, #1
 8003b9a:	f004 fd91 	bl	80086c0 <mpu9255_write>
 8003b9e:	2800      	cmp	r0, #0
 8003ba0:	d1e6      	bne.n	8003b70 <mpu_set_lpf+0x8>
    st.chip_cfg.lpf = data;
 8003ba2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003ba6:	72e3      	strb	r3, [r4, #11]
    return 0;
 8003ba8:	e7e4      	b.n	8003b74 <mpu_set_lpf+0xc>
    else if (lpf >= 98)
 8003baa:	2861      	cmp	r0, #97	; 0x61
 8003bac:	d901      	bls.n	8003bb2 <mpu_set_lpf+0x4a>
        data = INV_FILTER_98HZ;
 8003bae:	2302      	movs	r3, #2
 8003bb0:	e7e5      	b.n	8003b7e <mpu_set_lpf+0x16>
    else if (lpf >= 42)
 8003bb2:	2829      	cmp	r0, #41	; 0x29
 8003bb4:	d901      	bls.n	8003bba <mpu_set_lpf+0x52>
        data = INV_FILTER_42HZ;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e7e1      	b.n	8003b7e <mpu_set_lpf+0x16>
    else if (lpf >= 20)
 8003bba:	2813      	cmp	r0, #19
 8003bbc:	d901      	bls.n	8003bc2 <mpu_set_lpf+0x5a>
        data = INV_FILTER_20HZ;
 8003bbe:	2304      	movs	r3, #4
 8003bc0:	e7dd      	b.n	8003b7e <mpu_set_lpf+0x16>
    else if (lpf >= 10)
 8003bc2:	2809      	cmp	r0, #9
        data = INV_FILTER_10HZ;
 8003bc4:	bf8c      	ite	hi
 8003bc6:	2305      	movhi	r3, #5
        data = INV_FILTER_5HZ;
 8003bc8:	2306      	movls	r3, #6
 8003bca:	e7d8      	b.n	8003b7e <mpu_set_lpf+0x16>
        return 0;
 8003bcc:	2000      	movs	r0, #0
 8003bce:	e7d1      	b.n	8003b74 <mpu_set_lpf+0xc>
 8003bd0:	200000a8 	.word	0x200000a8

08003bd4 <mpu_set_compass_sample_rate>:
 *  mpu_get_compass_sample_rate to check the actual setting.
 *  @param[in]  rate    Desired compass sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_compass_sample_rate(unsigned short rate)
{
 8003bd4:	b513      	push	{r0, r1, r4, lr}
#ifdef AK89xx_SECONDARY
    unsigned char div;
    if (!rate || rate > st.chip_cfg.sample_rate || rate > MAX_COMPASS_SAMPLE_RATE)
 8003bd6:	b918      	cbnz	r0, 8003be0 <mpu_set_compass_sample_rate+0xc>
        return -1;
 8003bd8:	f04f 30ff 	mov.w	r0, #4294967295
    st.chip_cfg.compass_sample_rate = st.chip_cfg.sample_rate / (div + 1);
    return 0;
#else
    return -1;
#endif
}
 8003bdc:	b002      	add	sp, #8
 8003bde:	bd10      	pop	{r4, pc}
    if (!rate || rate > st.chip_cfg.sample_rate || rate > MAX_COMPASS_SAMPLE_RATE)
 8003be0:	4c0e      	ldr	r4, [pc, #56]	; (8003c1c <mpu_set_compass_sample_rate+0x48>)
 8003be2:	89e3      	ldrh	r3, [r4, #14]
 8003be4:	4298      	cmp	r0, r3
 8003be6:	d8f7      	bhi.n	8003bd8 <mpu_set_compass_sample_rate+0x4>
 8003be8:	2864      	cmp	r0, #100	; 0x64
 8003bea:	d8f5      	bhi.n	8003bd8 <mpu_set_compass_sample_rate+0x4>
    div = st.chip_cfg.sample_rate / rate - 1;
 8003bec:	fbb3 f0f0 	udiv	r0, r3, r0
 8003bf0:	ab02      	add	r3, sp, #8
 8003bf2:	3801      	subs	r0, #1
 8003bf4:	f803 0d01 	strb.w	r0, [r3, #-1]!
    if (i2c_write(st.hw->addr, st.reg->s4_ctrl, 1, &div))
 8003bf8:	6821      	ldr	r1, [r4, #0]
 8003bfa:	6860      	ldr	r0, [r4, #4]
 8003bfc:	f891 1024 	ldrb.w	r1, [r1, #36]	; 0x24
 8003c00:	7800      	ldrb	r0, [r0, #0]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f004 fd5c 	bl	80086c0 <mpu9255_write>
 8003c08:	2800      	cmp	r0, #0
 8003c0a:	d1e5      	bne.n	8003bd8 <mpu_set_compass_sample_rate+0x4>
    st.chip_cfg.compass_sample_rate = st.chip_cfg.sample_rate / (div + 1);
 8003c0c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8003c10:	89e3      	ldrh	r3, [r4, #14]
 8003c12:	3201      	adds	r2, #1
 8003c14:	fb93 f3f2 	sdiv	r3, r3, r2
 8003c18:	8523      	strh	r3, [r4, #40]	; 0x28
    return 0;
 8003c1a:	e7df      	b.n	8003bdc <mpu_set_compass_sample_rate+0x8>
 8003c1c:	200000a8 	.word	0x200000a8

08003c20 <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 8003c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    int result = 0;

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;

    if (st.chip_cfg.dmp_on)
 8003c22:	4b12      	ldr	r3, [pc, #72]	; (8003c6c <mpu_configure_fifo+0x4c>)
 8003c24:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8003c28:	461e      	mov	r6, r3
 8003c2a:	b9e2      	cbnz	r2, 8003c66 <mpu_configure_fifo+0x46>
        return 0;
    else {
        if (!(st.chip_cfg.sensors))
 8003c2c:	7a9c      	ldrb	r4, [r3, #10]
 8003c2e:	b19c      	cbz	r4, 8003c58 <mpu_configure_fifo+0x38>
    sensors &= ~INV_XYZ_COMPASS;
 8003c30:	f000 05fe 	and.w	r5, r0, #254	; 0xfe
            return -1;
        prev = st.chip_cfg.fifo_enable;
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 8003c34:	402c      	ands	r4, r5
        prev = st.chip_cfg.fifo_enable;
 8003c36:	7c1f      	ldrb	r7, [r3, #16]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 8003c38:	741c      	strb	r4, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 8003c3a:	1b2c      	subs	r4, r5, r4
 8003c3c:	bf18      	it	ne
 8003c3e:	f04f 34ff 	movne.w	r4, #4294967295
             * asleep.
             */
            result = -1;
        else
            result = 0;
        if (sensors || st.chip_cfg.lp_accel_mode)
 8003c42:	b90d      	cbnz	r5, 8003c48 <mpu_configure_fifo+0x28>
 8003c44:	7d18      	ldrb	r0, [r3, #20]
 8003c46:	b150      	cbz	r0, 8003c5e <mpu_configure_fifo+0x3e>
            set_int_enable(1);
 8003c48:	2001      	movs	r0, #1
 8003c4a:	f7ff fe2f 	bl	80038ac <set_int_enable>
        else
            set_int_enable(0);
        if (sensors) {
 8003c4e:	b145      	cbz	r5, 8003c62 <mpu_configure_fifo+0x42>
            if (mpu_reset_fifo()) {
 8003c50:	f7ff fe56 	bl	8003900 <mpu_reset_fifo>
 8003c54:	b128      	cbz	r0, 8003c62 <mpu_configure_fifo+0x42>
                st.chip_cfg.fifo_enable = prev;
 8003c56:	7437      	strb	r7, [r6, #16]
            return -1;
 8003c58:	f04f 34ff 	mov.w	r4, #4294967295
 8003c5c:	e001      	b.n	8003c62 <mpu_configure_fifo+0x42>
            set_int_enable(0);
 8003c5e:	f7ff fe25 	bl	80038ac <set_int_enable>
            }
        }
    }

    return result;
}
 8003c62:	4620      	mov	r0, r4
 8003c64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return 0;
 8003c66:	2400      	movs	r4, #0
 8003c68:	e7fb      	b.n	8003c62 <mpu_configure_fifo+0x42>
 8003c6a:	bf00      	nop
 8003c6c:	200000a8 	.word	0x200000a8

08003c70 <mpu_read_fifo_stream>:
 *  @param[in]  data    FIFO packet.
 *  @param[in]  more    Number of remaining packets.
 */
int mpu_read_fifo_stream(unsigned short length, unsigned char *data,
    unsigned char *more)
{
 8003c70:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    unsigned char tmp[2];
    unsigned short fifo_count;
    if (!st.chip_cfg.dmp_on)
 8003c74:	4d25      	ldr	r5, [pc, #148]	; (8003d0c <mpu_read_fifo_stream+0x9c>)
 8003c76:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
{
 8003c7a:	4606      	mov	r6, r0
 8003c7c:	4689      	mov	r9, r1
 8003c7e:	4617      	mov	r7, r2
 8003c80:	46a8      	mov	r8, r5
    if (!st.chip_cfg.dmp_on)
 8003c82:	b923      	cbnz	r3, 8003c8e <mpu_read_fifo_stream+0x1e>
    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
        return -1;
    fifo_count = (tmp[0] << 8) | tmp[1];
    if (fifo_count < length) {
        more[0] = 0;
        return -1;
 8003c84:	f04f 30ff 	mov.w	r0, #4294967295

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
        return -1;
    more[0] = fifo_count / length - 1;
    return 0;
}
 8003c88:	b003      	add	sp, #12
 8003c8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (!st.chip_cfg.sensors)
 8003c8e:	7aab      	ldrb	r3, [r5, #10]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d0f7      	beq.n	8003c84 <mpu_read_fifo_stream+0x14>
    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 8003c94:	6829      	ldr	r1, [r5, #0]
 8003c96:	6868      	ldr	r0, [r5, #4]
 8003c98:	7b09      	ldrb	r1, [r1, #12]
 8003c9a:	7800      	ldrb	r0, [r0, #0]
 8003c9c:	ab01      	add	r3, sp, #4
 8003c9e:	2202      	movs	r2, #2
 8003ca0:	f004 fd3a 	bl	8008718 <mpu9255_read>
 8003ca4:	2800      	cmp	r0, #0
 8003ca6:	d1ed      	bne.n	8003c84 <mpu_read_fifo_stream+0x14>
    fifo_count = (tmp[0] << 8) | tmp[1];
 8003ca8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003cac:	f89d 4005 	ldrb.w	r4, [sp, #5]
 8003cb0:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
    if (fifo_count < length) {
 8003cb4:	42b4      	cmp	r4, r6
 8003cb6:	d201      	bcs.n	8003cbc <mpu_read_fifo_stream+0x4c>
        more[0] = 0;
 8003cb8:	7038      	strb	r0, [r7, #0]
 8003cba:	e7e3      	b.n	8003c84 <mpu_read_fifo_stream+0x14>
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 8003cbc:	6868      	ldr	r0, [r5, #4]
 8003cbe:	8843      	ldrh	r3, [r0, #2]
 8003cc0:	ebb4 0f53 	cmp.w	r4, r3, lsr #1
 8003cc4:	d911      	bls.n	8003cea <mpu_read_fifo_stream+0x7a>
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 8003cc6:	6829      	ldr	r1, [r5, #0]
 8003cc8:	7800      	ldrb	r0, [r0, #0]
 8003cca:	7cc9      	ldrb	r1, [r1, #19]
 8003ccc:	ab01      	add	r3, sp, #4
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f004 fd22 	bl	8008718 <mpu9255_read>
 8003cd4:	2800      	cmp	r0, #0
 8003cd6:	d1d5      	bne.n	8003c84 <mpu_read_fifo_stream+0x14>
        if (tmp[0] & BIT_FIFO_OVERFLOW) {
 8003cd8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003cdc:	06db      	lsls	r3, r3, #27
 8003cde:	d504      	bpl.n	8003cea <mpu_read_fifo_stream+0x7a>
            mpu_reset_fifo();
 8003ce0:	f7ff fe0e 	bl	8003900 <mpu_reset_fifo>
            return -2;
 8003ce4:	f06f 0001 	mvn.w	r0, #1
 8003ce8:	e7ce      	b.n	8003c88 <mpu_read_fifo_stream+0x18>
    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 8003cea:	f8d8 1000 	ldr.w	r1, [r8]
 8003cee:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8003cf2:	7b49      	ldrb	r1, [r1, #13]
 8003cf4:	7800      	ldrb	r0, [r0, #0]
 8003cf6:	464b      	mov	r3, r9
 8003cf8:	b2f2      	uxtb	r2, r6
 8003cfa:	f004 fd0d 	bl	8008718 <mpu9255_read>
 8003cfe:	2800      	cmp	r0, #0
 8003d00:	d1c0      	bne.n	8003c84 <mpu_read_fifo_stream+0x14>
    more[0] = fifo_count / length - 1;
 8003d02:	fbb4 f4f6 	udiv	r4, r4, r6
 8003d06:	3c01      	subs	r4, #1
 8003d08:	703c      	strb	r4, [r7, #0]
    return 0;
 8003d0a:	e7bd      	b.n	8003c88 <mpu_read_fifo_stream+0x18>
 8003d0c:	200000a8 	.word	0x200000a8

08003d10 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 8003d10:	b537      	push	{r0, r1, r2, r4, r5, lr}
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 8003d12:	4c36      	ldr	r4, [pc, #216]	; (8003dec <mpu_set_bypass+0xdc>)
 8003d14:	7ca3      	ldrb	r3, [r4, #18]
 8003d16:	4283      	cmp	r3, r0
{
 8003d18:	4605      	mov	r5, r0
    if (st.chip_cfg.bypass_mode == bypass_on)
 8003d1a:	d041      	beq.n	8003da0 <mpu_set_bypass+0x90>
        return 0;

    if (bypass_on) {
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8003d1c:	6821      	ldr	r1, [r4, #0]
 8003d1e:	6860      	ldr	r0, [r4, #4]
 8003d20:	7909      	ldrb	r1, [r1, #4]
 8003d22:	7800      	ldrb	r0, [r0, #0]
 8003d24:	f10d 0307 	add.w	r3, sp, #7
 8003d28:	2201      	movs	r2, #1
    if (bypass_on) {
 8003d2a:	2d00      	cmp	r5, #0
 8003d2c:	d03a      	beq.n	8003da4 <mpu_set_bypass+0x94>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8003d2e:	f004 fcf3 	bl	8008718 <mpu9255_read>
 8003d32:	b118      	cbz	r0, 8003d3c <mpu_set_bypass+0x2c>
            return -1;
 8003d34:	f04f 30ff 	mov.w	r0, #4294967295
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
            return -1;
    }
    st.chip_cfg.bypass_mode = bypass_on;
    return 0;
}
 8003d38:	b003      	add	sp, #12
 8003d3a:	bd30      	pop	{r4, r5, pc}
        tmp &= ~BIT_AUX_IF_EN;
 8003d3c:	f89d 3007 	ldrb.w	r3, [sp, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8003d40:	6821      	ldr	r1, [r4, #0]
 8003d42:	6860      	ldr	r0, [r4, #4]
 8003d44:	7909      	ldrb	r1, [r1, #4]
        tmp &= ~BIT_AUX_IF_EN;
 8003d46:	f023 0320 	bic.w	r3, r3, #32
 8003d4a:	f88d 3007 	strb.w	r3, [sp, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f10d 0307 	add.w	r3, sp, #7
 8003d54:	7800      	ldrb	r0, [r0, #0]
 8003d56:	f004 fcb3 	bl	80086c0 <mpu9255_write>
 8003d5a:	2800      	cmp	r0, #0
 8003d5c:	d1ea      	bne.n	8003d34 <mpu_set_bypass+0x24>
        delay_ms(3);
 8003d5e:	2003      	movs	r0, #3
 8003d60:	f004 fd06 	bl	8008770 <mpu9255_delay_ms>
        tmp = BIT_BYPASS_EN;
 8003d64:	2302      	movs	r3, #2
 8003d66:	f88d 3007 	strb.w	r3, [sp, #7]
        if (st.chip_cfg.active_low_int)
 8003d6a:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 8003d6e:	b113      	cbz	r3, 8003d76 <mpu_set_bypass+0x66>
            tmp |= BIT_ACTL;
 8003d70:	2382      	movs	r3, #130	; 0x82
            tmp = 0;
 8003d72:	f88d 3007 	strb.w	r3, [sp, #7]
        if (st.chip_cfg.latched_int)
 8003d76:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
 8003d7a:	b12b      	cbz	r3, 8003d88 <mpu_set_bypass+0x78>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8003d7c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003d80:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003d84:	f88d 3007 	strb.w	r3, [sp, #7]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8003d88:	6821      	ldr	r1, [r4, #0]
 8003d8a:	6860      	ldr	r0, [r4, #4]
 8003d8c:	7dc9      	ldrb	r1, [r1, #23]
 8003d8e:	7800      	ldrb	r0, [r0, #0]
 8003d90:	f10d 0307 	add.w	r3, sp, #7
 8003d94:	2201      	movs	r2, #1
 8003d96:	f004 fc93 	bl	80086c0 <mpu9255_write>
 8003d9a:	2800      	cmp	r0, #0
 8003d9c:	d1ca      	bne.n	8003d34 <mpu_set_bypass+0x24>
    st.chip_cfg.bypass_mode = bypass_on;
 8003d9e:	74a5      	strb	r5, [r4, #18]
        return 0;
 8003da0:	2000      	movs	r0, #0
 8003da2:	e7c9      	b.n	8003d38 <mpu_set_bypass+0x28>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8003da4:	f004 fcb8 	bl	8008718 <mpu9255_read>
 8003da8:	2800      	cmp	r0, #0
 8003daa:	d1c3      	bne.n	8003d34 <mpu_set_bypass+0x24>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8003dac:	7aa3      	ldrb	r3, [r4, #10]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8003dae:	6821      	ldr	r1, [r4, #0]
 8003db0:	6860      	ldr	r0, [r4, #4]
 8003db2:	7909      	ldrb	r1, [r1, #4]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8003db4:	f013 0f01 	tst.w	r3, #1
 8003db8:	f89d 3007 	ldrb.w	r3, [sp, #7]
            tmp |= BIT_AUX_IF_EN;
 8003dbc:	bf14      	ite	ne
 8003dbe:	f043 0320 	orrne.w	r3, r3, #32
            tmp &= ~BIT_AUX_IF_EN;
 8003dc2:	f023 0320 	biceq.w	r3, r3, #32
 8003dc6:	f88d 3007 	strb.w	r3, [sp, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8003dca:	2201      	movs	r2, #1
 8003dcc:	f10d 0307 	add.w	r3, sp, #7
 8003dd0:	7800      	ldrb	r0, [r0, #0]
 8003dd2:	f004 fc75 	bl	80086c0 <mpu9255_write>
 8003dd6:	2800      	cmp	r0, #0
 8003dd8:	d1ac      	bne.n	8003d34 <mpu_set_bypass+0x24>
        delay_ms(3);
 8003dda:	2003      	movs	r0, #3
 8003ddc:	f004 fcc8 	bl	8008770 <mpu9255_delay_ms>
        if (st.chip_cfg.active_low_int)
 8003de0:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d0c4      	beq.n	8003d72 <mpu_set_bypass+0x62>
            tmp = BIT_ACTL;
 8003de8:	2380      	movs	r3, #128	; 0x80
 8003dea:	e7c2      	b.n	8003d72 <mpu_set_bypass+0x62>
 8003dec:	200000a8 	.word	0x200000a8

08003df0 <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 8003df0:	b537      	push	{r0, r1, r2, r4, r5, lr}
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 8003df2:	4c18      	ldr	r4, [pc, #96]	; (8003e54 <mpu_set_int_latched+0x64>)
 8003df4:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
 8003df8:	4283      	cmp	r3, r0
{
 8003dfa:	4605      	mov	r5, r0
    if (st.chip_cfg.latched_int == enable)
 8003dfc:	d025      	beq.n	8003e4a <mpu_set_int_latched+0x5a>
        return 0;

    if (enable)
 8003dfe:	b308      	cbz	r0, 8003e44 <mpu_set_int_latched+0x54>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8003e00:	2330      	movs	r3, #48	; 0x30
 8003e02:	f88d 3007 	strb.w	r3, [sp, #7]
    else
        tmp = 0;
    if (st.chip_cfg.bypass_mode)
 8003e06:	7ca3      	ldrb	r3, [r4, #18]
 8003e08:	b12b      	cbz	r3, 8003e16 <mpu_set_int_latched+0x26>
        tmp |= BIT_BYPASS_EN;
 8003e0a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003e0e:	f043 0302 	orr.w	r3, r3, #2
 8003e12:	f88d 3007 	strb.w	r3, [sp, #7]
    if (st.chip_cfg.active_low_int)
 8003e16:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 8003e1a:	b12b      	cbz	r3, 8003e28 <mpu_set_int_latched+0x38>
        tmp |= BIT_ACTL;
 8003e1c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003e20:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003e24:	f88d 3007 	strb.w	r3, [sp, #7]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8003e28:	6821      	ldr	r1, [r4, #0]
 8003e2a:	6860      	ldr	r0, [r4, #4]
 8003e2c:	7dc9      	ldrb	r1, [r1, #23]
 8003e2e:	7800      	ldrb	r0, [r0, #0]
 8003e30:	f10d 0307 	add.w	r3, sp, #7
 8003e34:	2201      	movs	r2, #1
 8003e36:	f004 fc43 	bl	80086c0 <mpu9255_write>
 8003e3a:	b940      	cbnz	r0, 8003e4e <mpu_set_int_latched+0x5e>
        return -1;
    st.chip_cfg.latched_int = enable;
 8003e3c:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
    return 0;
}
 8003e40:	b003      	add	sp, #12
 8003e42:	bd30      	pop	{r4, r5, pc}
        tmp = 0;
 8003e44:	f88d 0007 	strb.w	r0, [sp, #7]
 8003e48:	e7dd      	b.n	8003e06 <mpu_set_int_latched+0x16>
        return 0;
 8003e4a:	2000      	movs	r0, #0
 8003e4c:	e7f8      	b.n	8003e40 <mpu_set_int_latched+0x50>
        return -1;
 8003e4e:	f04f 30ff 	mov.w	r0, #4294967295
 8003e52:	e7f5      	b.n	8003e40 <mpu_set_int_latched+0x50>
 8003e54:	200000a8 	.word	0x200000a8

08003e58 <mpu_lp_accel_mode>:
    if (rate > 40)
 8003e58:	2828      	cmp	r0, #40	; 0x28
{
 8003e5a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003e5c:	4605      	mov	r5, r0
    if (rate > 40)
 8003e5e:	d902      	bls.n	8003e66 <mpu_lp_accel_mode+0xe>
        return -1;
 8003e60:	f04f 35ff 	mov.w	r5, #4294967295
 8003e64:	e014      	b.n	8003e90 <mpu_lp_accel_mode+0x38>
 8003e66:	4c28      	ldr	r4, [pc, #160]	; (8003f08 <mpu_lp_accel_mode+0xb0>)
    if (!rate) {
 8003e68:	b9a8      	cbnz	r0, 8003e96 <mpu_lp_accel_mode+0x3e>
        mpu_set_int_latched(0);
 8003e6a:	f7ff ffc1 	bl	8003df0 <mpu_set_int_latched>
        tmp[1] = BIT_STBY_XYZG;
 8003e6e:	2307      	movs	r3, #7
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8003e70:	6821      	ldr	r1, [r4, #0]
 8003e72:	6860      	ldr	r0, [r4, #4]
        tmp[0] = 0;
 8003e74:	f88d 5004 	strb.w	r5, [sp, #4]
        tmp[1] = BIT_STBY_XYZG;
 8003e78:	f88d 3005 	strb.w	r3, [sp, #5]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8003e7c:	2202      	movs	r2, #2
 8003e7e:	ab01      	add	r3, sp, #4
 8003e80:	7d49      	ldrb	r1, [r1, #21]
 8003e82:	7800      	ldrb	r0, [r0, #0]
 8003e84:	f004 fc1c 	bl	80086c0 <mpu9255_write>
 8003e88:	4605      	mov	r5, r0
 8003e8a:	2800      	cmp	r0, #0
 8003e8c:	d1e8      	bne.n	8003e60 <mpu_lp_accel_mode+0x8>
        st.chip_cfg.lp_accel_mode = 0;
 8003e8e:	7520      	strb	r0, [r4, #20]
}
 8003e90:	4628      	mov	r0, r5
 8003e92:	b003      	add	sp, #12
 8003e94:	bd30      	pop	{r4, r5, pc}
    mpu_set_int_latched(1);
 8003e96:	2001      	movs	r0, #1
 8003e98:	f7ff ffaa 	bl	8003df0 <mpu_set_int_latched>
    if (rate == 1)
 8003e9c:	2d01      	cmp	r5, #1
 8003e9e:	d122      	bne.n	8003ee6 <mpu_lp_accel_mode+0x8e>
        tmp[0] = INV_LPA_1_25HZ;
 8003ea0:	2302      	movs	r3, #2
    if (i2c_write(st.hw->addr, st.reg->lp_accel_odr, 1, tmp))
 8003ea2:	6821      	ldr	r1, [r4, #0]
 8003ea4:	6860      	ldr	r0, [r4, #4]
        tmp[0] = INV_LPA_40HZ;
 8003ea6:	f88d 3004 	strb.w	r3, [sp, #4]
    if (i2c_write(st.hw->addr, st.reg->lp_accel_odr, 1, tmp))
 8003eaa:	2201      	movs	r2, #1
 8003eac:	ab01      	add	r3, sp, #4
 8003eae:	7a49      	ldrb	r1, [r1, #9]
 8003eb0:	7800      	ldrb	r0, [r0, #0]
 8003eb2:	f004 fc05 	bl	80086c0 <mpu9255_write>
 8003eb6:	2800      	cmp	r0, #0
 8003eb8:	d1d2      	bne.n	8003e60 <mpu_lp_accel_mode+0x8>
    tmp[0] = BIT_LPA_CYCLE;
 8003eba:	2320      	movs	r3, #32
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
 8003ebc:	6821      	ldr	r1, [r4, #0]
 8003ebe:	6860      	ldr	r0, [r4, #4]
    tmp[0] = BIT_LPA_CYCLE;
 8003ec0:	f88d 3004 	strb.w	r3, [sp, #4]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	ab01      	add	r3, sp, #4
 8003ec8:	7d49      	ldrb	r1, [r1, #21]
 8003eca:	7800      	ldrb	r0, [r0, #0]
 8003ecc:	f004 fbf8 	bl	80086c0 <mpu9255_write>
 8003ed0:	4605      	mov	r5, r0
 8003ed2:	2800      	cmp	r0, #0
 8003ed4:	d1c4      	bne.n	8003e60 <mpu_lp_accel_mode+0x8>
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 8003ed6:	2308      	movs	r3, #8
 8003ed8:	72a3      	strb	r3, [r4, #10]
    st.chip_cfg.lp_accel_mode = 1;
 8003eda:	2301      	movs	r3, #1
    st.chip_cfg.clk_src = 0;
 8003edc:	7320      	strb	r0, [r4, #12]
    st.chip_cfg.lp_accel_mode = 1;
 8003ede:	7523      	strb	r3, [r4, #20]
    mpu_configure_fifo(0);
 8003ee0:	f7ff fe9e 	bl	8003c20 <mpu_configure_fifo>
 8003ee4:	e7d4      	b.n	8003e90 <mpu_lp_accel_mode+0x38>
    else if (rate == 2)
 8003ee6:	2d02      	cmp	r5, #2
 8003ee8:	d101      	bne.n	8003eee <mpu_lp_accel_mode+0x96>
        tmp[0] = INV_LPA_2_5HZ;
 8003eea:	2303      	movs	r3, #3
 8003eec:	e7d9      	b.n	8003ea2 <mpu_lp_accel_mode+0x4a>
    else if (rate <= 5)
 8003eee:	2d05      	cmp	r5, #5
 8003ef0:	d801      	bhi.n	8003ef6 <mpu_lp_accel_mode+0x9e>
        tmp[0] = INV_LPA_5HZ;
 8003ef2:	2304      	movs	r3, #4
 8003ef4:	e7d5      	b.n	8003ea2 <mpu_lp_accel_mode+0x4a>
    else if (rate <= 10)
 8003ef6:	2d0a      	cmp	r5, #10
 8003ef8:	d801      	bhi.n	8003efe <mpu_lp_accel_mode+0xa6>
        tmp[0] = INV_LPA_10HZ;
 8003efa:	2305      	movs	r3, #5
 8003efc:	e7d1      	b.n	8003ea2 <mpu_lp_accel_mode+0x4a>
    else if (rate <= 20)
 8003efe:	2d14      	cmp	r5, #20
        tmp[0] = INV_LPA_20HZ;
 8003f00:	bf94      	ite	ls
 8003f02:	2306      	movls	r3, #6
        tmp[0] = INV_LPA_40HZ;
 8003f04:	2307      	movhi	r3, #7
 8003f06:	e7cc      	b.n	8003ea2 <mpu_lp_accel_mode+0x4a>
 8003f08:	200000a8 	.word	0x200000a8

08003f0c <mpu_set_sample_rate>:
{
 8003f0c:	b573      	push	{r0, r1, r4, r5, r6, lr}
    if (!(st.chip_cfg.sensors))
 8003f0e:	4b22      	ldr	r3, [pc, #136]	; (8003f98 <mpu_set_sample_rate+0x8c>)
 8003f10:	7a9a      	ldrb	r2, [r3, #10]
{
 8003f12:	4604      	mov	r4, r0
 8003f14:	461e      	mov	r6, r3
    if (!(st.chip_cfg.sensors))
 8003f16:	b922      	cbnz	r2, 8003f22 <mpu_set_sample_rate+0x16>
        return -1;
 8003f18:	f04f 34ff 	mov.w	r4, #4294967295
}
 8003f1c:	4620      	mov	r0, r4
 8003f1e:	b002      	add	sp, #8
 8003f20:	bd70      	pop	{r4, r5, r6, pc}
    if (st.chip_cfg.dmp_on)
 8003f22:	f893 5024 	ldrb.w	r5, [r3, #36]	; 0x24
 8003f26:	2d00      	cmp	r5, #0
 8003f28:	d1f6      	bne.n	8003f18 <mpu_set_sample_rate+0xc>
        if (st.chip_cfg.lp_accel_mode) {
 8003f2a:	7d1b      	ldrb	r3, [r3, #20]
 8003f2c:	b14b      	cbz	r3, 8003f42 <mpu_set_sample_rate+0x36>
            if (rate && (rate <= 40)) {
 8003f2e:	1e43      	subs	r3, r0, #1
 8003f30:	2b27      	cmp	r3, #39	; 0x27
 8003f32:	d803      	bhi.n	8003f3c <mpu_set_sample_rate+0x30>
                mpu_lp_accel_mode(rate);
 8003f34:	f7ff ff90 	bl	8003e58 <mpu_lp_accel_mode>
                return 0;
 8003f38:	462c      	mov	r4, r5
 8003f3a:	e7ef      	b.n	8003f1c <mpu_set_sample_rate+0x10>
            mpu_lp_accel_mode(0);
 8003f3c:	4628      	mov	r0, r5
 8003f3e:	f7ff ff8b 	bl	8003e58 <mpu_lp_accel_mode>
 8003f42:	f5b4 7f7a 	cmp.w	r4, #1000	; 0x3e8
 8003f46:	bf28      	it	cs
 8003f48:	f44f 747a 	movcs.w	r4, #1000	; 0x3e8
        data = 1000 / rate - 1;
 8003f4c:	2c04      	cmp	r4, #4
 8003f4e:	ab02      	add	r3, sp, #8
 8003f50:	bf38      	it	cc
 8003f52:	2404      	movcc	r4, #4
 8003f54:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8003f58:	fb95 f4f4 	sdiv	r4, r5, r4
 8003f5c:	3c01      	subs	r4, #1
 8003f5e:	f803 4d01 	strb.w	r4, [r3, #-1]!
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 8003f62:	6831      	ldr	r1, [r6, #0]
 8003f64:	6870      	ldr	r0, [r6, #4]
 8003f66:	7849      	ldrb	r1, [r1, #1]
 8003f68:	7800      	ldrb	r0, [r0, #0]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f004 fba8 	bl	80086c0 <mpu9255_write>
 8003f70:	4604      	mov	r4, r0
 8003f72:	2800      	cmp	r0, #0
 8003f74:	d1d0      	bne.n	8003f18 <mpu_set_sample_rate+0xc>
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
 8003f76:	8d30      	ldrh	r0, [r6, #40]	; 0x28
        st.chip_cfg.sample_rate = 1000 / (1 + data);
 8003f78:	f89d 3007 	ldrb.w	r3, [sp, #7]
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
 8003f7c:	2864      	cmp	r0, #100	; 0x64
 8003f7e:	bf28      	it	cs
 8003f80:	2064      	movcs	r0, #100	; 0x64
        st.chip_cfg.sample_rate = 1000 / (1 + data);
 8003f82:	3301      	adds	r3, #1
 8003f84:	fb95 f5f3 	sdiv	r5, r5, r3
 8003f88:	81f5      	strh	r5, [r6, #14]
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
 8003f8a:	f7ff fe23 	bl	8003bd4 <mpu_set_compass_sample_rate>
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 8003f8e:	89f0      	ldrh	r0, [r6, #14]
 8003f90:	0840      	lsrs	r0, r0, #1
 8003f92:	f7ff fde9 	bl	8003b68 <mpu_set_lpf>
        return 0;
 8003f96:	e7c1      	b.n	8003f1c <mpu_set_sample_rate+0x10>
 8003f98:	200000a8 	.word	0x200000a8

08003f9c <mpu_set_sensors>:
    if (sensors & INV_XYZ_GYRO)
 8003f9c:	f010 0370 	ands.w	r3, r0, #112	; 0x70
{
 8003fa0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003fa2:	4605      	mov	r5, r0
    if (sensors & INV_XYZ_GYRO)
 8003fa4:	d014      	beq.n	8003fd0 <mpu_set_sensors+0x34>
        data = INV_CLK_PLL;
 8003fa6:	2301      	movs	r3, #1
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 8003fa8:	4c49      	ldr	r4, [pc, #292]	; (80040d0 <mpu_set_sensors+0x134>)
        data = BIT_SLEEP;
 8003faa:	f88d 3006 	strb.w	r3, [sp, #6]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 8003fae:	6821      	ldr	r1, [r4, #0]
 8003fb0:	6860      	ldr	r0, [r4, #4]
 8003fb2:	7d49      	ldrb	r1, [r1, #21]
 8003fb4:	7800      	ldrb	r0, [r0, #0]
 8003fb6:	f10d 0306 	add.w	r3, sp, #6
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f004 fb80 	bl	80086c0 <mpu9255_write>
 8003fc0:	b150      	cbz	r0, 8003fd8 <mpu_set_sensors+0x3c>
        st.chip_cfg.sensors = 0;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	72a3      	strb	r3, [r4, #10]
        return -1;
 8003fc6:	f04f 36ff 	mov.w	r6, #4294967295
}
 8003fca:	4630      	mov	r0, r6
 8003fcc:	b002      	add	sp, #8
 8003fce:	bd70      	pop	{r4, r5, r6, pc}
    else if (sensors)
 8003fd0:	2800      	cmp	r0, #0
 8003fd2:	d1e9      	bne.n	8003fa8 <mpu_set_sensors+0xc>
        data = BIT_SLEEP;
 8003fd4:	2340      	movs	r3, #64	; 0x40
 8003fd6:	e7e7      	b.n	8003fa8 <mpu_set_sensors+0xc>
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 8003fd8:	f89d 3006 	ldrb.w	r3, [sp, #6]
    if (!(sensors & INV_X_GYRO))
 8003fdc:	066e      	lsls	r6, r5, #25
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 8003fde:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003fe2:	7323      	strb	r3, [r4, #12]
        data |= BIT_STBY_XG;
 8003fe4:	bf5a      	itte	pl
 8003fe6:	2304      	movpl	r3, #4
 8003fe8:	f88d 3006 	strbpl.w	r3, [sp, #6]
    data = 0;
 8003fec:	f88d 0006 	strbmi.w	r0, [sp, #6]
    if (!(sensors & INV_Y_GYRO))
 8003ff0:	06a9      	lsls	r1, r5, #26
        data |= BIT_STBY_YG;
 8003ff2:	bf58      	it	pl
 8003ff4:	f89d 3006 	ldrbpl.w	r3, [sp, #6]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 8003ff8:	6821      	ldr	r1, [r4, #0]
 8003ffa:	6860      	ldr	r0, [r4, #4]
 8003ffc:	7d89      	ldrb	r1, [r1, #22]
        data |= BIT_STBY_YG;
 8003ffe:	bf5c      	itt	pl
 8004000:	f043 0302 	orrpl.w	r3, r3, #2
 8004004:	f88d 3006 	strbpl.w	r3, [sp, #6]
    if (!(sensors & INV_Z_GYRO))
 8004008:	06ea      	lsls	r2, r5, #27
        data |= BIT_STBY_ZG;
 800400a:	bf5e      	ittt	pl
 800400c:	f89d 3006 	ldrbpl.w	r3, [sp, #6]
 8004010:	f043 0301 	orrpl.w	r3, r3, #1
 8004014:	f88d 3006 	strbpl.w	r3, [sp, #6]
    if (!(sensors & INV_XYZ_ACCEL))
 8004018:	072b      	lsls	r3, r5, #28
        data |= BIT_STBY_XYZA;
 800401a:	bf5e      	ittt	pl
 800401c:	f89d 3006 	ldrbpl.w	r3, [sp, #6]
 8004020:	f043 0338 	orrpl.w	r3, r3, #56	; 0x38
 8004024:	f88d 3006 	strbpl.w	r3, [sp, #6]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 8004028:	2201      	movs	r2, #1
 800402a:	f10d 0306 	add.w	r3, sp, #6
 800402e:	7800      	ldrb	r0, [r0, #0]
 8004030:	f004 fb46 	bl	80086c0 <mpu9255_write>
 8004034:	2800      	cmp	r0, #0
 8004036:	d1c4      	bne.n	8003fc2 <mpu_set_sensors+0x26>
    if (sensors && (sensors != INV_XYZ_ACCEL))
 8004038:	f015 0ff7 	tst.w	r5, #247	; 0xf7
 800403c:	d001      	beq.n	8004042 <mpu_set_sensors+0xa6>
        mpu_set_int_latched(0);
 800403e:	f7ff fed7 	bl	8003df0 <mpu_set_int_latched>
    if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
 8004042:	6821      	ldr	r1, [r4, #0]
 8004044:	6860      	ldr	r0, [r4, #4]
 8004046:	7909      	ldrb	r1, [r1, #4]
 8004048:	7800      	ldrb	r0, [r0, #0]
 800404a:	f10d 0307 	add.w	r3, sp, #7
 800404e:	2201      	movs	r2, #1
 8004050:	f004 fb62 	bl	8008718 <mpu9255_read>
 8004054:	2800      	cmp	r0, #0
 8004056:	d1b6      	bne.n	8003fc6 <mpu_set_sensors+0x2a>
    if (sensors & INV_XYZ_COMPASS) {
 8004058:	f015 0f01 	tst.w	r5, #1
 800405c:	f89d 3007 	ldrb.w	r3, [sp, #7]
        data = AKM_SINGLE_MEASUREMENT;
 8004060:	bf15      	itete	ne
 8004062:	2211      	movne	r2, #17
        data = AKM_POWER_DOWN;
 8004064:	2210      	moveq	r2, #16
        user_ctrl |= BIT_AUX_IF_EN;
 8004066:	f043 0320 	orrne.w	r3, r3, #32
        user_ctrl &= ~BIT_AUX_IF_EN;
 800406a:	f023 0320 	biceq.w	r3, r3, #32
        data = AKM_SINGLE_MEASUREMENT;
 800406e:	bf14      	ite	ne
 8004070:	f88d 2006 	strbne.w	r2, [sp, #6]
        data = AKM_POWER_DOWN;
 8004074:	f88d 2006 	strbeq.w	r2, [sp, #6]
    if (st.chip_cfg.dmp_on)
 8004078:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
        user_ctrl &= ~BIT_AUX_IF_EN;
 800407c:	f88d 3007 	strb.w	r3, [sp, #7]
 8004080:	f89d 3007 	ldrb.w	r3, [sp, #7]
    if (st.chip_cfg.dmp_on)
 8004084:	b30a      	cbz	r2, 80040ca <mpu_set_sensors+0x12e>
        user_ctrl |= BIT_DMP_EN;
 8004086:	f063 037f 	orn	r3, r3, #127	; 0x7f
    if (i2c_write(st.hw->addr, st.reg->s1_do, 1, &data))
 800408a:	6821      	ldr	r1, [r4, #0]
 800408c:	6860      	ldr	r0, [r4, #4]
        user_ctrl &= ~BIT_DMP_EN;
 800408e:	f88d 3007 	strb.w	r3, [sp, #7]
    if (i2c_write(st.hw->addr, st.reg->s1_do, 1, &data))
 8004092:	2201      	movs	r2, #1
 8004094:	f10d 0306 	add.w	r3, sp, #6
 8004098:	f891 1026 	ldrb.w	r1, [r1, #38]	; 0x26
 800409c:	7800      	ldrb	r0, [r0, #0]
 800409e:	f004 fb0f 	bl	80086c0 <mpu9255_write>
 80040a2:	2800      	cmp	r0, #0
 80040a4:	d18f      	bne.n	8003fc6 <mpu_set_sensors+0x2a>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
 80040a6:	6821      	ldr	r1, [r4, #0]
 80040a8:	6860      	ldr	r0, [r4, #4]
 80040aa:	7909      	ldrb	r1, [r1, #4]
 80040ac:	7800      	ldrb	r0, [r0, #0]
 80040ae:	f10d 0307 	add.w	r3, sp, #7
 80040b2:	2201      	movs	r2, #1
 80040b4:	f004 fb04 	bl	80086c0 <mpu9255_write>
 80040b8:	4606      	mov	r6, r0
 80040ba:	2800      	cmp	r0, #0
 80040bc:	d183      	bne.n	8003fc6 <mpu_set_sensors+0x2a>
    st.chip_cfg.lp_accel_mode = 0;
 80040be:	7520      	strb	r0, [r4, #20]
    delay_ms(50);
 80040c0:	2032      	movs	r0, #50	; 0x32
    st.chip_cfg.sensors = sensors;
 80040c2:	72a5      	strb	r5, [r4, #10]
    delay_ms(50);
 80040c4:	f004 fb54 	bl	8008770 <mpu9255_delay_ms>
    return 0;
 80040c8:	e77f      	b.n	8003fca <mpu_set_sensors+0x2e>
        user_ctrl &= ~BIT_DMP_EN;
 80040ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040ce:	e7dc      	b.n	800408a <mpu_set_sensors+0xee>
 80040d0:	200000a8 	.word	0x200000a8

080040d4 <mpu_init>:
{
 80040d4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 80040d6:	4ca6      	ldr	r4, [pc, #664]	; (8004370 <mpu_init+0x29c>)
    data[0] = BIT_RESET;
 80040d8:	ad04      	add	r5, sp, #16
 80040da:	2380      	movs	r3, #128	; 0x80
 80040dc:	f805 3d08 	strb.w	r3, [r5, #-8]!
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 80040e0:	6821      	ldr	r1, [r4, #0]
 80040e2:	6860      	ldr	r0, [r4, #4]
 80040e4:	7d49      	ldrb	r1, [r1, #21]
 80040e6:	7800      	ldrb	r0, [r0, #0]
 80040e8:	462b      	mov	r3, r5
 80040ea:	2201      	movs	r2, #1
 80040ec:	f004 fae8 	bl	80086c0 <mpu9255_write>
 80040f0:	4606      	mov	r6, r0
 80040f2:	b120      	cbz	r0, 80040fe <mpu_init+0x2a>
        return -1;
 80040f4:	f04f 34ff 	mov.w	r4, #4294967295
}
 80040f8:	4620      	mov	r0, r4
 80040fa:	b004      	add	sp, #16
 80040fc:	bd70      	pop	{r4, r5, r6, pc}
    delay_ms(100);
 80040fe:	2064      	movs	r0, #100	; 0x64
 8004100:	f004 fb36 	bl	8008770 <mpu9255_delay_ms>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8004104:	6821      	ldr	r1, [r4, #0]
 8004106:	6860      	ldr	r0, [r4, #4]
    data[0] = 0x00;
 8004108:	f88d 6008 	strb.w	r6, [sp, #8]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 800410c:	462b      	mov	r3, r5
 800410e:	2201      	movs	r2, #1
 8004110:	7d49      	ldrb	r1, [r1, #21]
 8004112:	7800      	ldrb	r0, [r0, #0]
 8004114:	f004 fad4 	bl	80086c0 <mpu9255_write>
 8004118:	2800      	cmp	r0, #0
 800411a:	d1eb      	bne.n	80040f4 <mpu_init+0x20>
   st.chip_cfg.accel_half = 0;
 800411c:	74e0      	strb	r0, [r4, #19]
    data[0] = BIT_FIFO_SIZE_1024 | 0x8;
 800411e:	2348      	movs	r3, #72	; 0x48
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
 8004120:	6821      	ldr	r1, [r4, #0]
 8004122:	6860      	ldr	r0, [r4, #4]
    data[0] = BIT_FIFO_SIZE_1024 | 0x8;
 8004124:	f88d 3008 	strb.w	r3, [sp, #8]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
 8004128:	2201      	movs	r2, #1
 800412a:	462b      	mov	r3, r5
 800412c:	7a09      	ldrb	r1, [r1, #8]
 800412e:	7800      	ldrb	r0, [r0, #0]
 8004130:	f004 fac6 	bl	80086c0 <mpu9255_write>
 8004134:	2800      	cmp	r0, #0
 8004136:	d1dd      	bne.n	80040f4 <mpu_init+0x20>
    st.chip_cfg.sensors = 0xFF;
 8004138:	23ff      	movs	r3, #255	; 0xff
    st.chip_cfg.sample_rate = 0xFFFF;
 800413a:	f64f 72ff 	movw	r2, #65535	; 0xffff
    st.chip_cfg.clk_src = INV_CLK_PLL;
 800413e:	2501      	movs	r5, #1
    st.chip_cfg.latched_int = 0;
 8004140:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
    st.chip_cfg.int_motion_only = 0;
 8004144:	7560      	strb	r0, [r4, #21]
    st.chip_cfg.lp_accel_mode = 0;
 8004146:	7520      	strb	r0, [r4, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 8004148:	f8c4 0016 	str.w	r0, [r4, #22]
 800414c:	f8c4 001a 	str.w	r0, [r4, #26]
 8004150:	f8c4 001e 	str.w	r0, [r4, #30]
    st.chip_cfg.dmp_on = 0;
 8004154:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
    st.chip_cfg.dmp_loaded = 0;
 8004158:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 800415c:	84e0      	strh	r0, [r4, #38]	; 0x26
    if (mpu_set_gyro_fsr(2000))
 800415e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
    st.chip_cfg.sensors = 0xFF;
 8004162:	72a3      	strb	r3, [r4, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 8004164:	7223      	strb	r3, [r4, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8004166:	7263      	strb	r3, [r4, #9]
    st.chip_cfg.lpf = 0xFF;
 8004168:	72e3      	strb	r3, [r4, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 800416a:	81e2      	strh	r2, [r4, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 800416c:	7423      	strb	r3, [r4, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 800416e:	74a3      	strb	r3, [r4, #18]
    st.chip_cfg.compass_sample_rate = 0xFFFF;
 8004170:	8522      	strh	r2, [r4, #40]	; 0x28
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8004172:	7325      	strb	r5, [r4, #12]
    st.chip_cfg.active_low_int = 1;
 8004174:	f884 5022 	strb.w	r5, [r4, #34]	; 0x22
    if (mpu_set_gyro_fsr(2000))
 8004178:	f7ff fc6e 	bl	8003a58 <mpu_set_gyro_fsr>
 800417c:	2800      	cmp	r0, #0
 800417e:	d1b9      	bne.n	80040f4 <mpu_init+0x20>
    if (mpu_set_accel_fsr(8))
 8004180:	2008      	movs	r0, #8
 8004182:	f7ff fcbd 	bl	8003b00 <mpu_set_accel_fsr>
 8004186:	2800      	cmp	r0, #0
 8004188:	d1b4      	bne.n	80040f4 <mpu_init+0x20>
    if (mpu_set_lpf(188))
 800418a:	20bc      	movs	r0, #188	; 0xbc
 800418c:	f7ff fcec 	bl	8003b68 <mpu_set_lpf>
 8004190:	2800      	cmp	r0, #0
 8004192:	d1af      	bne.n	80040f4 <mpu_init+0x20>
    if (mpu_set_sample_rate(100))
 8004194:	2064      	movs	r0, #100	; 0x64
 8004196:	f7ff feb9 	bl	8003f0c <mpu_set_sample_rate>
 800419a:	2800      	cmp	r0, #0
 800419c:	d1aa      	bne.n	80040f4 <mpu_init+0x20>
    if (mpu_configure_fifo(0))
 800419e:	f7ff fd3f 	bl	8003c20 <mpu_configure_fifo>
 80041a2:	2800      	cmp	r0, #0
 80041a4:	d1a6      	bne.n	80040f4 <mpu_init+0x20>
/* This initialization is similar to the one in ak8975.c. */
static int setup_compass(void)
{
    unsigned char data[4], akm_addr;

    mpu_set_bypass(1);
 80041a6:	4628      	mov	r0, r5
 80041a8:	f7ff fdb2 	bl	8003d10 <mpu_set_bypass>

    /* Find compass. Possible addresses range from 0x0C to 0x0F. */
    for (akm_addr = 0x0C; akm_addr <= 0x0F; akm_addr++) {
 80041ac:	250c      	movs	r5, #12
        int result;
        result = i2c_read(akm_addr, AKM_REG_WHOAMI, 1, data);
 80041ae:	ab01      	add	r3, sp, #4
 80041b0:	2201      	movs	r2, #1
 80041b2:	2100      	movs	r1, #0
 80041b4:	4628      	mov	r0, r5
 80041b6:	f004 faaf 	bl	8008718 <mpu9255_read>
        if (!result && (data[0] == AKM_WHOAMI))
 80041ba:	b918      	cbnz	r0, 80041c4 <mpu_init+0xf0>
 80041bc:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80041c0:	2b48      	cmp	r3, #72	; 0x48
 80041c2:	d00c      	beq.n	80041de <mpu_init+0x10a>
    for (akm_addr = 0x0C; akm_addr <= 0x0F; akm_addr++) {
 80041c4:	3501      	adds	r5, #1
 80041c6:	b2ed      	uxtb	r5, r5
 80041c8:	2d10      	cmp	r5, #16
 80041ca:	d1f0      	bne.n	80041ae <mpu_init+0xda>
    if (mpu_set_compass_sample_rate(10))
 80041cc:	200a      	movs	r0, #10
 80041ce:	f7ff fd01 	bl	8003bd4 <mpu_set_compass_sample_rate>
 80041d2:	4604      	mov	r4, r0
 80041d4:	2800      	cmp	r0, #0
 80041d6:	d18d      	bne.n	80040f4 <mpu_init+0x20>
    mpu_set_sensors(0);
 80041d8:	f7ff fee0 	bl	8003f9c <mpu_set_sensors>
    return 0;
 80041dc:	e78c      	b.n	80040f8 <mpu_init+0x24>
        return -1;
    }

    st.chip_cfg.compass_addr = akm_addr;

    data[0] = AKM_POWER_DOWN;
 80041de:	2610      	movs	r6, #16
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, data))
 80041e0:	ab01      	add	r3, sp, #4
 80041e2:	2201      	movs	r2, #1
 80041e4:	210a      	movs	r1, #10
 80041e6:	4628      	mov	r0, r5
    st.chip_cfg.compass_addr = akm_addr;
 80041e8:	f884 502a 	strb.w	r5, [r4, #42]	; 0x2a
    data[0] = AKM_POWER_DOWN;
 80041ec:	f88d 6004 	strb.w	r6, [sp, #4]
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, data))
 80041f0:	f004 fa66 	bl	80086c0 <mpu9255_write>
 80041f4:	2800      	cmp	r0, #0
 80041f6:	d1e9      	bne.n	80041cc <mpu_init+0xf8>
        return -1;
    delay_ms(1);
 80041f8:	2001      	movs	r0, #1
 80041fa:	f004 fab9 	bl	8008770 <mpu9255_delay_ms>

    data[0] = AKM_FUSE_ROM_ACCESS;
 80041fe:	231f      	movs	r3, #31
 8004200:	f88d 3004 	strb.w	r3, [sp, #4]
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, data))
 8004204:	2201      	movs	r2, #1
 8004206:	ab01      	add	r3, sp, #4
 8004208:	210a      	movs	r1, #10
 800420a:	f894 002a 	ldrb.w	r0, [r4, #42]	; 0x2a
 800420e:	f004 fa57 	bl	80086c0 <mpu9255_write>
 8004212:	2800      	cmp	r0, #0
 8004214:	d1da      	bne.n	80041cc <mpu_init+0xf8>
        return -1;
    delay_ms(1);
 8004216:	2001      	movs	r0, #1
 8004218:	f004 faaa 	bl	8008770 <mpu9255_delay_ms>

    /* Get sensitivity adjustment data from fuse ROM. */
    if (i2c_read(st.chip_cfg.compass_addr, AKM_REG_ASAX, 3, data))
 800421c:	ab01      	add	r3, sp, #4
 800421e:	2203      	movs	r2, #3
 8004220:	4631      	mov	r1, r6
 8004222:	f894 002a 	ldrb.w	r0, [r4, #42]	; 0x2a
 8004226:	f004 fa77 	bl	8008718 <mpu9255_read>
 800422a:	2800      	cmp	r0, #0
 800422c:	d1ce      	bne.n	80041cc <mpu_init+0xf8>
        return -1;
    st.chip_cfg.mag_sens_adj[0] = (long)data[0] + 128;
 800422e:	f89d 3004 	ldrb.w	r3, [sp, #4]
    st.chip_cfg.mag_sens_adj[1] = (long)data[1] + 128;
    st.chip_cfg.mag_sens_adj[2] = (long)data[2] + 128;

    data[0] = AKM_POWER_DOWN;
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, data))
 8004232:	f894 002a 	ldrb.w	r0, [r4, #42]	; 0x2a
    data[0] = AKM_POWER_DOWN;
 8004236:	f88d 6004 	strb.w	r6, [sp, #4]
    st.chip_cfg.mag_sens_adj[0] = (long)data[0] + 128;
 800423a:	3380      	adds	r3, #128	; 0x80
 800423c:	85a3      	strh	r3, [r4, #44]	; 0x2c
    st.chip_cfg.mag_sens_adj[1] = (long)data[1] + 128;
 800423e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8004242:	3380      	adds	r3, #128	; 0x80
 8004244:	85e3      	strh	r3, [r4, #46]	; 0x2e
    st.chip_cfg.mag_sens_adj[2] = (long)data[2] + 128;
 8004246:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800424a:	3380      	adds	r3, #128	; 0x80
 800424c:	8623      	strh	r3, [r4, #48]	; 0x30
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, data))
 800424e:	2201      	movs	r2, #1
 8004250:	ab01      	add	r3, sp, #4
 8004252:	210a      	movs	r1, #10
 8004254:	f004 fa34 	bl	80086c0 <mpu9255_write>
 8004258:	4605      	mov	r5, r0
 800425a:	2800      	cmp	r0, #0
 800425c:	d1b6      	bne.n	80041cc <mpu_init+0xf8>
        return -1;
    delay_ms(1);
 800425e:	2001      	movs	r0, #1
 8004260:	f004 fa86 	bl	8008770 <mpu9255_delay_ms>

    mpu_set_bypass(0);
 8004264:	4628      	mov	r0, r5
 8004266:	f7ff fd53 	bl	8003d10 <mpu_set_bypass>

    /* Set up master mode, master clock, and ES bit. */
    data[0] = 0x40;
 800426a:	2340      	movs	r3, #64	; 0x40
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 800426c:	6821      	ldr	r1, [r4, #0]
 800426e:	6860      	ldr	r0, [r4, #4]
    data[0] = 0x40;
 8004270:	f88d 3004 	strb.w	r3, [sp, #4]
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 8004274:	2201      	movs	r2, #1
 8004276:	ab01      	add	r3, sp, #4
 8004278:	7e89      	ldrb	r1, [r1, #26]
 800427a:	7800      	ldrb	r0, [r0, #0]
 800427c:	f004 fa20 	bl	80086c0 <mpu9255_write>
 8004280:	2800      	cmp	r0, #0
 8004282:	d1a3      	bne.n	80041cc <mpu_init+0xf8>
        return -1;

    /* Slave 0 reads from AKM data registers. */
    data[0] = BIT_I2C_READ | st.chip_cfg.compass_addr;
 8004284:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
    if (i2c_write(st.hw->addr, st.reg->s0_addr, 1, data))
 8004288:	6821      	ldr	r1, [r4, #0]
 800428a:	6860      	ldr	r0, [r4, #4]
 800428c:	7f89      	ldrb	r1, [r1, #30]
    data[0] = BIT_I2C_READ | st.chip_cfg.compass_addr;
 800428e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004292:	f88d 3004 	strb.w	r3, [sp, #4]
    if (i2c_write(st.hw->addr, st.reg->s0_addr, 1, data))
 8004296:	2201      	movs	r2, #1
 8004298:	ab01      	add	r3, sp, #4
 800429a:	7800      	ldrb	r0, [r0, #0]
 800429c:	f004 fa10 	bl	80086c0 <mpu9255_write>
 80042a0:	2800      	cmp	r0, #0
 80042a2:	d193      	bne.n	80041cc <mpu_init+0xf8>
        return -1;

    /* Compass reads start at this register. */
    data[0] = AKM_REG_ST1;
 80042a4:	2302      	movs	r3, #2
    if (i2c_write(st.hw->addr, st.reg->s0_reg, 1, data))
 80042a6:	6821      	ldr	r1, [r4, #0]
 80042a8:	6860      	ldr	r0, [r4, #4]
    data[0] = AKM_REG_ST1;
 80042aa:	f88d 3004 	strb.w	r3, [sp, #4]
    if (i2c_write(st.hw->addr, st.reg->s0_reg, 1, data))
 80042ae:	2201      	movs	r2, #1
 80042b0:	ab01      	add	r3, sp, #4
 80042b2:	7fc9      	ldrb	r1, [r1, #31]
 80042b4:	7800      	ldrb	r0, [r0, #0]
 80042b6:	f004 fa03 	bl	80086c0 <mpu9255_write>
 80042ba:	2800      	cmp	r0, #0
 80042bc:	d186      	bne.n	80041cc <mpu_init+0xf8>
        return -1;

    /* Enable slave 0, 8-byte reads. */
    data[0] = BIT_SLAVE_EN | 8;
 80042be:	2388      	movs	r3, #136	; 0x88
    if (i2c_write(st.hw->addr, st.reg->s0_ctrl, 1, data))
 80042c0:	6821      	ldr	r1, [r4, #0]
 80042c2:	6860      	ldr	r0, [r4, #4]
    data[0] = BIT_SLAVE_EN | 8;
 80042c4:	f88d 3004 	strb.w	r3, [sp, #4]
    if (i2c_write(st.hw->addr, st.reg->s0_ctrl, 1, data))
 80042c8:	2201      	movs	r2, #1
 80042ca:	ab01      	add	r3, sp, #4
 80042cc:	f891 1020 	ldrb.w	r1, [r1, #32]
 80042d0:	7800      	ldrb	r0, [r0, #0]
 80042d2:	f004 f9f5 	bl	80086c0 <mpu9255_write>
 80042d6:	2800      	cmp	r0, #0
 80042d8:	f47f af78 	bne.w	80041cc <mpu_init+0xf8>
        return -1;

    /* Slave 1 changes AKM measurement mode. */
    data[0] = st.chip_cfg.compass_addr;
 80042dc:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
    if (i2c_write(st.hw->addr, st.reg->s1_addr, 1, data))
 80042e0:	6821      	ldr	r1, [r4, #0]
 80042e2:	6860      	ldr	r0, [r4, #4]
    data[0] = st.chip_cfg.compass_addr;
 80042e4:	f88d 3004 	strb.w	r3, [sp, #4]
    if (i2c_write(st.hw->addr, st.reg->s1_addr, 1, data))
 80042e8:	2201      	movs	r2, #1
 80042ea:	ab01      	add	r3, sp, #4
 80042ec:	f891 1021 	ldrb.w	r1, [r1, #33]	; 0x21
 80042f0:	7800      	ldrb	r0, [r0, #0]
 80042f2:	f004 f9e5 	bl	80086c0 <mpu9255_write>
 80042f6:	2800      	cmp	r0, #0
 80042f8:	f47f af68 	bne.w	80041cc <mpu_init+0xf8>
        return -1;

    /* AKM measurement mode register. */
    data[0] = AKM_REG_CNTL;
 80042fc:	230a      	movs	r3, #10
    if (i2c_write(st.hw->addr, st.reg->s1_reg, 1, data))
 80042fe:	6821      	ldr	r1, [r4, #0]
 8004300:	6860      	ldr	r0, [r4, #4]
    data[0] = AKM_REG_CNTL;
 8004302:	f88d 3004 	strb.w	r3, [sp, #4]
    if (i2c_write(st.hw->addr, st.reg->s1_reg, 1, data))
 8004306:	2201      	movs	r2, #1
 8004308:	ab01      	add	r3, sp, #4
 800430a:	f891 1022 	ldrb.w	r1, [r1, #34]	; 0x22
 800430e:	7800      	ldrb	r0, [r0, #0]
 8004310:	f004 f9d6 	bl	80086c0 <mpu9255_write>
 8004314:	2800      	cmp	r0, #0
 8004316:	f47f af59 	bne.w	80041cc <mpu_init+0xf8>
        return -1;

    /* Enable slave 1, 1-byte writes. */
    data[0] = BIT_SLAVE_EN | 1;
 800431a:	2381      	movs	r3, #129	; 0x81
    if (i2c_write(st.hw->addr, st.reg->s1_ctrl, 1, data))
 800431c:	6821      	ldr	r1, [r4, #0]
 800431e:	6860      	ldr	r0, [r4, #4]
    data[0] = BIT_SLAVE_EN | 1;
 8004320:	f88d 3004 	strb.w	r3, [sp, #4]
    if (i2c_write(st.hw->addr, st.reg->s1_ctrl, 1, data))
 8004324:	2201      	movs	r2, #1
 8004326:	ab01      	add	r3, sp, #4
 8004328:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
 800432c:	7800      	ldrb	r0, [r0, #0]
 800432e:	f004 f9c7 	bl	80086c0 <mpu9255_write>
 8004332:	2800      	cmp	r0, #0
 8004334:	f47f af4a 	bne.w	80041cc <mpu_init+0xf8>
        return -1;

    /* Set slave 1 data. */
    data[0] = AKM_SINGLE_MEASUREMENT;
 8004338:	2311      	movs	r3, #17
    if (i2c_write(st.hw->addr, st.reg->s1_do, 1, data))
 800433a:	6821      	ldr	r1, [r4, #0]
 800433c:	6860      	ldr	r0, [r4, #4]
    data[0] = AKM_SINGLE_MEASUREMENT;
 800433e:	f88d 3004 	strb.w	r3, [sp, #4]
    if (i2c_write(st.hw->addr, st.reg->s1_do, 1, data))
 8004342:	2201      	movs	r2, #1
 8004344:	ab01      	add	r3, sp, #4
 8004346:	f891 1026 	ldrb.w	r1, [r1, #38]	; 0x26
 800434a:	7800      	ldrb	r0, [r0, #0]
 800434c:	f004 f9b8 	bl	80086c0 <mpu9255_write>
 8004350:	2800      	cmp	r0, #0
 8004352:	f47f af3b 	bne.w	80041cc <mpu_init+0xf8>
        return -1;

    /* Trigger slave 0 and slave 1 actions at each sample. */
    data[0] = 0x03;
 8004356:	2303      	movs	r3, #3
    if (i2c_write(st.hw->addr, st.reg->i2c_delay_ctrl, 1, data))
 8004358:	6821      	ldr	r1, [r4, #0]
 800435a:	6860      	ldr	r0, [r4, #4]
    data[0] = 0x03;
 800435c:	f88d 3004 	strb.w	r3, [sp, #4]
    if (i2c_write(st.hw->addr, st.reg->i2c_delay_ctrl, 1, data))
 8004360:	2201      	movs	r2, #1
 8004362:	ab01      	add	r3, sp, #4
 8004364:	f891 1027 	ldrb.w	r1, [r1, #39]	; 0x27
 8004368:	7800      	ldrb	r0, [r0, #0]
 800436a:	f004 f9a9 	bl	80086c0 <mpu9255_write>
 800436e:	e72d      	b.n	80041cc <mpu_init+0xf8>
 8004370:	200000a8 	.word	0x200000a8

08004374 <mpu_write_mem>:
{
 8004374:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004376:	460d      	mov	r5, r1
    if (!data)
 8004378:	4616      	mov	r6, r2
 800437a:	b91a      	cbnz	r2, 8004384 <mpu_write_mem+0x10>
        return -1;
 800437c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8004380:	b003      	add	sp, #12
 8004382:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (!st.chip_cfg.sensors)
 8004384:	4c12      	ldr	r4, [pc, #72]	; (80043d0 <mpu_write_mem+0x5c>)
 8004386:	7aa3      	ldrb	r3, [r4, #10]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d0f7      	beq.n	800437c <mpu_write_mem+0x8>
    if (tmp[1] + length > st.hw->bank_size)
 800438c:	6867      	ldr	r7, [r4, #4]
    tmp[0] = (unsigned char)(mem_addr >> 8);
 800438e:	0a03      	lsrs	r3, r0, #8
 8004390:	f88d 3004 	strb.w	r3, [sp, #4]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8004394:	b2c0      	uxtb	r0, r0
    if (tmp[1] + length > st.hw->bank_size)
 8004396:	897b      	ldrh	r3, [r7, #10]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8004398:	f88d 0005 	strb.w	r0, [sp, #5]
    if (tmp[1] + length > st.hw->bank_size)
 800439c:	4408      	add	r0, r1
 800439e:	4298      	cmp	r0, r3
 80043a0:	dcec      	bgt.n	800437c <mpu_write_mem+0x8>
    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 80043a2:	6821      	ldr	r1, [r4, #0]
 80043a4:	7838      	ldrb	r0, [r7, #0]
 80043a6:	7ec9      	ldrb	r1, [r1, #27]
 80043a8:	ab01      	add	r3, sp, #4
 80043aa:	2202      	movs	r2, #2
 80043ac:	f004 f988 	bl	80086c0 <mpu9255_write>
 80043b0:	2800      	cmp	r0, #0
 80043b2:	d1e3      	bne.n	800437c <mpu_write_mem+0x8>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 80043b4:	6821      	ldr	r1, [r4, #0]
 80043b6:	6860      	ldr	r0, [r4, #4]
 80043b8:	7e09      	ldrb	r1, [r1, #24]
 80043ba:	7800      	ldrb	r0, [r0, #0]
 80043bc:	4633      	mov	r3, r6
 80043be:	b2ea      	uxtb	r2, r5
 80043c0:	f004 f97e 	bl	80086c0 <mpu9255_write>
 80043c4:	3000      	adds	r0, #0
 80043c6:	bf18      	it	ne
 80043c8:	2001      	movne	r0, #1
 80043ca:	4240      	negs	r0, r0
 80043cc:	e7d8      	b.n	8004380 <mpu_write_mem+0xc>
 80043ce:	bf00      	nop
 80043d0:	200000a8 	.word	0x200000a8

080043d4 <mpu_read_mem>:
{
 80043d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043d6:	460d      	mov	r5, r1
    if (!data)
 80043d8:	4616      	mov	r6, r2
 80043da:	b91a      	cbnz	r2, 80043e4 <mpu_read_mem+0x10>
        return -1;
 80043dc:	f04f 30ff 	mov.w	r0, #4294967295
}
 80043e0:	b003      	add	sp, #12
 80043e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (!st.chip_cfg.sensors)
 80043e4:	4c12      	ldr	r4, [pc, #72]	; (8004430 <mpu_read_mem+0x5c>)
 80043e6:	7aa3      	ldrb	r3, [r4, #10]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d0f7      	beq.n	80043dc <mpu_read_mem+0x8>
    if (tmp[1] + length > st.hw->bank_size)
 80043ec:	6867      	ldr	r7, [r4, #4]
    tmp[0] = (unsigned char)(mem_addr >> 8);
 80043ee:	0a03      	lsrs	r3, r0, #8
 80043f0:	f88d 3004 	strb.w	r3, [sp, #4]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 80043f4:	b2c0      	uxtb	r0, r0
    if (tmp[1] + length > st.hw->bank_size)
 80043f6:	897b      	ldrh	r3, [r7, #10]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 80043f8:	f88d 0005 	strb.w	r0, [sp, #5]
    if (tmp[1] + length > st.hw->bank_size)
 80043fc:	4408      	add	r0, r1
 80043fe:	4298      	cmp	r0, r3
 8004400:	dcec      	bgt.n	80043dc <mpu_read_mem+0x8>
    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8004402:	6821      	ldr	r1, [r4, #0]
 8004404:	7838      	ldrb	r0, [r7, #0]
 8004406:	7ec9      	ldrb	r1, [r1, #27]
 8004408:	ab01      	add	r3, sp, #4
 800440a:	2202      	movs	r2, #2
 800440c:	f004 f958 	bl	80086c0 <mpu9255_write>
 8004410:	2800      	cmp	r0, #0
 8004412:	d1e3      	bne.n	80043dc <mpu_read_mem+0x8>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 8004414:	6821      	ldr	r1, [r4, #0]
 8004416:	6860      	ldr	r0, [r4, #4]
 8004418:	7e09      	ldrb	r1, [r1, #24]
 800441a:	7800      	ldrb	r0, [r0, #0]
 800441c:	4633      	mov	r3, r6
 800441e:	b2ea      	uxtb	r2, r5
 8004420:	f004 f97a 	bl	8008718 <mpu9255_read>
 8004424:	3000      	adds	r0, #0
 8004426:	bf18      	it	ne
 8004428:	2001      	movne	r0, #1
 800442a:	4240      	negs	r0, r0
 800442c:	e7d8      	b.n	80043e0 <mpu_read_mem+0xc>
 800442e:	bf00      	nop
 8004430:	200000a8 	.word	0x200000a8

08004434 <mpu_load_firmware>:
{
 8004434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if (st.chip_cfg.dmp_loaded)
 8004438:	4d26      	ldr	r5, [pc, #152]	; (80044d4 <mpu_load_firmware+0xa0>)
{
 800443a:	b089      	sub	sp, #36	; 0x24
    if (st.chip_cfg.dmp_loaded)
 800443c:	f895 4025 	ldrb.w	r4, [r5, #37]	; 0x25
{
 8004440:	9301      	str	r3, [sp, #4]
 8004442:	4607      	mov	r7, r0
 8004444:	4689      	mov	r9, r1
 8004446:	4616      	mov	r6, r2
    if (st.chip_cfg.dmp_loaded)
 8004448:	b124      	cbz	r4, 8004454 <mpu_load_firmware+0x20>
        return -1;
 800444a:	f04f 30ff 	mov.w	r0, #4294967295
}
 800444e:	b009      	add	sp, #36	; 0x24
 8004450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (!firmware)
 8004454:	2900      	cmp	r1, #0
 8004456:	d0f8      	beq.n	800444a <mpu_load_firmware+0x16>
    for (ii = 0; ii < length; ii += this_write) {
 8004458:	42bc      	cmp	r4, r7
 800445a:	d315      	bcc.n	8004488 <mpu_load_firmware+0x54>
    tmp[0] = start_addr >> 8;
 800445c:	0a33      	lsrs	r3, r6, #8
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 800445e:	6829      	ldr	r1, [r5, #0]
 8004460:	6868      	ldr	r0, [r5, #4]
    tmp[0] = start_addr >> 8;
 8004462:	f88d 300c 	strb.w	r3, [sp, #12]
    tmp[1] = start_addr & 0xFF;
 8004466:	f88d 600d 	strb.w	r6, [sp, #13]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 800446a:	ab03      	add	r3, sp, #12
 800446c:	2202      	movs	r2, #2
 800446e:	7f49      	ldrb	r1, [r1, #29]
 8004470:	7800      	ldrb	r0, [r0, #0]
 8004472:	f004 f925 	bl	80086c0 <mpu9255_write>
 8004476:	2800      	cmp	r0, #0
 8004478:	d1e7      	bne.n	800444a <mpu_load_firmware+0x16>
    st.chip_cfg.dmp_loaded = 1;
 800447a:	2301      	movs	r3, #1
 800447c:	f885 3025 	strb.w	r3, [r5, #37]	; 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 8004480:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8004484:	84eb      	strh	r3, [r5, #38]	; 0x26
    return 0;
 8004486:	e7e2      	b.n	800444e <mpu_load_firmware+0x1a>
        this_write = min(LOAD_CHUNK, length - ii);
 8004488:	eba7 0804 	sub.w	r8, r7, r4
 800448c:	f1b8 0f10 	cmp.w	r8, #16
 8004490:	bfa8      	it	ge
 8004492:	f04f 0810 	movge.w	r8, #16
 8004496:	fa1f fa88 	uxth.w	sl, r8
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 800449a:	eb09 0b04 	add.w	fp, r9, r4
 800449e:	465a      	mov	r2, fp
 80044a0:	4651      	mov	r1, sl
 80044a2:	4620      	mov	r0, r4
 80044a4:	f7ff ff66 	bl	8004374 <mpu_write_mem>
 80044a8:	2800      	cmp	r0, #0
 80044aa:	d1ce      	bne.n	800444a <mpu_load_firmware+0x16>
        if (mpu_read_mem(ii, this_write, cur))
 80044ac:	aa04      	add	r2, sp, #16
 80044ae:	4651      	mov	r1, sl
 80044b0:	4620      	mov	r0, r4
 80044b2:	f7ff ff8f 	bl	80043d4 <mpu_read_mem>
 80044b6:	2800      	cmp	r0, #0
 80044b8:	d1c7      	bne.n	800444a <mpu_load_firmware+0x16>
        if (memcmp(firmware+ii, cur, this_write))
 80044ba:	4652      	mov	r2, sl
 80044bc:	a904      	add	r1, sp, #16
 80044be:	4658      	mov	r0, fp
 80044c0:	f008 facc 	bl	800ca5c <memcmp>
 80044c4:	b910      	cbnz	r0, 80044cc <mpu_load_firmware+0x98>
    for (ii = 0; ii < length; ii += this_write) {
 80044c6:	4454      	add	r4, sl
 80044c8:	b2a4      	uxth	r4, r4
 80044ca:	e7c5      	b.n	8004458 <mpu_load_firmware+0x24>
            return -2;
 80044cc:	f06f 0001 	mvn.w	r0, #1
 80044d0:	e7bd      	b.n	800444e <mpu_load_firmware+0x1a>
 80044d2:	bf00      	nop
 80044d4:	200000a8 	.word	0x200000a8

080044d8 <mpu_set_dmp_state>:
{
 80044d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
    if (st.chip_cfg.dmp_on == enable)
 80044da:	4d1c      	ldr	r5, [pc, #112]	; (800454c <mpu_set_dmp_state+0x74>)
 80044dc:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 80044e0:	4283      	cmp	r3, r0
{
 80044e2:	4604      	mov	r4, r0
    if (st.chip_cfg.dmp_on == enable)
 80044e4:	d01d      	beq.n	8004522 <mpu_set_dmp_state+0x4a>
    if (enable) {
 80044e6:	b1f8      	cbz	r0, 8004528 <mpu_set_dmp_state+0x50>
        if (!st.chip_cfg.dmp_loaded)
 80044e8:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
 80044ec:	b35b      	cbz	r3, 8004546 <mpu_set_dmp_state+0x6e>
        set_int_enable(0);
 80044ee:	2000      	movs	r0, #0
 80044f0:	f7ff f9dc 	bl	80038ac <set_int_enable>
        mpu_set_bypass(0);
 80044f4:	2000      	movs	r0, #0
 80044f6:	f7ff fc0b 	bl	8003d10 <mpu_set_bypass>
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 80044fa:	8ce8      	ldrh	r0, [r5, #38]	; 0x26
 80044fc:	f7ff fd06 	bl	8003f0c <mpu_set_sample_rate>
        tmp = 0;
 8004500:	ab02      	add	r3, sp, #8
 8004502:	2400      	movs	r4, #0
 8004504:	f803 4d01 	strb.w	r4, [r3, #-1]!
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8004508:	6868      	ldr	r0, [r5, #4]
 800450a:	2201      	movs	r2, #1
 800450c:	2123      	movs	r1, #35	; 0x23
 800450e:	7800      	ldrb	r0, [r0, #0]
 8004510:	f004 f8d6 	bl	80086c0 <mpu9255_write>
        st.chip_cfg.dmp_on = 1;
 8004514:	2001      	movs	r0, #1
 8004516:	f885 0024 	strb.w	r0, [r5, #36]	; 0x24
        set_int_enable(1);
 800451a:	f7ff f9c7 	bl	80038ac <set_int_enable>
        mpu_reset_fifo();
 800451e:	f7ff f9ef 	bl	8003900 <mpu_reset_fifo>
        return 0;
 8004522:	2000      	movs	r0, #0
}
 8004524:	b003      	add	sp, #12
 8004526:	bd30      	pop	{r4, r5, pc}
        set_int_enable(0);
 8004528:	f7ff f9c0 	bl	80038ac <set_int_enable>
        tmp = st.chip_cfg.fifo_enable;
 800452c:	ab02      	add	r3, sp, #8
 800452e:	7c2a      	ldrb	r2, [r5, #16]
 8004530:	f803 2d01 	strb.w	r2, [r3, #-1]!
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8004534:	6868      	ldr	r0, [r5, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	2123      	movs	r1, #35	; 0x23
 800453a:	7800      	ldrb	r0, [r0, #0]
 800453c:	f004 f8c0 	bl	80086c0 <mpu9255_write>
        st.chip_cfg.dmp_on = 0;
 8004540:	f885 4024 	strb.w	r4, [r5, #36]	; 0x24
 8004544:	e7eb      	b.n	800451e <mpu_set_dmp_state+0x46>
            return -1;
 8004546:	f04f 30ff 	mov.w	r0, #4294967295
 800454a:	e7eb      	b.n	8004524 <mpu_set_dmp_state+0x4c>
 800454c:	200000a8 	.word	0x200000a8

08004550 <dmp_enable_gyro_cal.part.0>:
 *  called with @e DMP_FEATURE_SEND_CAL_GYRO, the biases will also be
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
 8004550:	b51f      	push	{r0, r1, r2, r3, r4, lr}
{
    if (enable) {
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 8004552:	4a08      	ldr	r2, [pc, #32]	; (8004574 <dmp_enable_gyro_cal.part.0+0x24>)
 8004554:	6810      	ldr	r0, [r2, #0]
 8004556:	6851      	ldr	r1, [r2, #4]
 8004558:	7a12      	ldrb	r2, [r2, #8]
 800455a:	ab01      	add	r3, sp, #4
 800455c:	c303      	stmia	r3!, {r0, r1}
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 800455e:	2109      	movs	r1, #9
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 8004560:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8004562:	f44f 6097 	mov.w	r0, #1208	; 0x4b8
 8004566:	aa01      	add	r2, sp, #4
 8004568:	f7ff ff04 	bl	8004374 <mpu_write_mem>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
    }
}
 800456c:	b005      	add	sp, #20
 800456e:	f85d fb04 	ldr.w	pc, [sp], #4
 8004572:	bf00      	nop
 8004574:	0800e288 	.word	0x0800e288

08004578 <dmp_load_motion_driver_firmware>:
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 8004578:	23c8      	movs	r3, #200	; 0xc8
 800457a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800457e:	4902      	ldr	r1, [pc, #8]	; (8004588 <dmp_load_motion_driver_firmware+0x10>)
 8004580:	f640 30f6 	movw	r0, #3062	; 0xbf6
 8004584:	f7ff bf56 	b.w	8004434 <mpu_load_firmware>
 8004588:	0800e3f8 	.word	0x0800e3f8

0800458c <dmp_set_orientation>:
{
 800458c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 800458e:	234c      	movs	r3, #76	; 0x4c
 8004590:	f88d 3008 	strb.w	r3, [sp, #8]
 8004594:	23cd      	movs	r3, #205	; 0xcd
 8004596:	f88d 3009 	strb.w	r3, [sp, #9]
 800459a:	236c      	movs	r3, #108	; 0x6c
 800459c:	f88d 300a 	strb.w	r3, [sp, #10]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 80045a0:	230c      	movs	r3, #12
 80045a2:	f88d 300c 	strb.w	r3, [sp, #12]
 80045a6:	23c9      	movs	r3, #201	; 0xc9
 80045a8:	f88d 300d 	strb.w	r3, [sp, #13]
 80045ac:	232c      	movs	r3, #44	; 0x2c
 80045ae:	f88d 300e 	strb.w	r3, [sp, #14]
    gyro_regs[0] = gyro_axes[orient & 3];
 80045b2:	f000 0103 	and.w	r1, r0, #3
 80045b6:	ab04      	add	r3, sp, #16
 80045b8:	4419      	add	r1, r3
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 80045ba:	f3c0 02c1 	ubfx	r2, r0, #3, #2
    gyro_regs[0] = gyro_axes[orient & 3];
 80045be:	f811 3c08 	ldrb.w	r3, [r1, #-8]
 80045c2:	f88d 3000 	strb.w	r3, [sp]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 80045c6:	ab04      	add	r3, sp, #16
 80045c8:	441a      	add	r2, r3
{
 80045ca:	4604      	mov	r4, r0
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 80045cc:	f812 3c08 	ldrb.w	r3, [r2, #-8]
 80045d0:	f88d 3001 	strb.w	r3, [sp, #1]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 80045d4:	f3c0 1381 	ubfx	r3, r0, #6, #2
 80045d8:	a804      	add	r0, sp, #16
 80045da:	4403      	add	r3, r0
    accel_regs[0] = accel_axes[orient & 3];
 80045dc:	f811 1c04 	ldrb.w	r1, [r1, #-4]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 80045e0:	f813 0c08 	ldrb.w	r0, [r3, #-8]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 80045e4:	f812 2c04 	ldrb.w	r2, [r2, #-4]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 80045e8:	f88d 0002 	strb.w	r0, [sp, #2]
    accel_regs[0] = accel_axes[orient & 3];
 80045ec:	f88d 1004 	strb.w	r1, [sp, #4]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 80045f0:	f88d 2005 	strb.w	r2, [sp, #5]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 80045f4:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 80045f8:	f88d 3006 	strb.w	r3, [sp, #6]
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 80045fc:	466a      	mov	r2, sp
 80045fe:	2103      	movs	r1, #3
 8004600:	f240 4026 	movw	r0, #1062	; 0x426
 8004604:	f7ff feb6 	bl	8004374 <mpu_write_mem>
 8004608:	b118      	cbz	r0, 8004612 <dmp_set_orientation+0x86>
        return -1;
 800460a:	f04f 30ff 	mov.w	r0, #4294967295
}
 800460e:	b004      	add	sp, #16
 8004610:	bd10      	pop	{r4, pc}
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 8004612:	aa01      	add	r2, sp, #4
 8004614:	2103      	movs	r1, #3
 8004616:	f240 402a 	movw	r0, #1066	; 0x42a
 800461a:	f7ff feab 	bl	8004374 <mpu_write_mem>
 800461e:	2800      	cmp	r0, #0
 8004620:	d1f3      	bne.n	800460a <dmp_set_orientation+0x7e>
    memcpy(gyro_regs, gyro_sign, 3);
 8004622:	2336      	movs	r3, #54	; 0x36
 8004624:	f88d 3000 	strb.w	r3, [sp]
 8004628:	2356      	movs	r3, #86	; 0x56
 800462a:	f88d 3001 	strb.w	r3, [sp, #1]
 800462e:	2376      	movs	r3, #118	; 0x76
 8004630:	f88d 3002 	strb.w	r3, [sp, #2]
    memcpy(accel_regs, accel_sign, 3);
 8004634:	2326      	movs	r3, #38	; 0x26
 8004636:	f88d 3004 	strb.w	r3, [sp, #4]
 800463a:	2346      	movs	r3, #70	; 0x46
    if (orient & 4) {
 800463c:	0761      	lsls	r1, r4, #29
    memcpy(accel_regs, accel_sign, 3);
 800463e:	f88d 3005 	strb.w	r3, [sp, #5]
 8004642:	f04f 0366 	mov.w	r3, #102	; 0x66
 8004646:	f88d 3006 	strb.w	r3, [sp, #6]
        gyro_regs[0] |= 1;
 800464a:	bf41      	itttt	mi
 800464c:	2337      	movmi	r3, #55	; 0x37
 800464e:	f88d 3000 	strbmi.w	r3, [sp]
        accel_regs[0] |= 1;
 8004652:	2327      	movmi	r3, #39	; 0x27
 8004654:	f88d 3004 	strbmi.w	r3, [sp, #4]
    if (orient & 0x20) {
 8004658:	06a2      	lsls	r2, r4, #26
        gyro_regs[1] |= 1;
 800465a:	bf41      	itttt	mi
 800465c:	2357      	movmi	r3, #87	; 0x57
 800465e:	f88d 3001 	strbmi.w	r3, [sp, #1]
        accel_regs[1] |= 1;
 8004662:	2347      	movmi	r3, #71	; 0x47
 8004664:	f88d 3005 	strbmi.w	r3, [sp, #5]
    if (orient & 0x100) {
 8004668:	05e3      	lsls	r3, r4, #23
        gyro_regs[2] |= 1;
 800466a:	bf44      	itt	mi
 800466c:	2377      	movmi	r3, #119	; 0x77
 800466e:	f88d 3002 	strbmi.w	r3, [sp, #2]
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8004672:	466a      	mov	r2, sp
        accel_regs[2] |= 1;
 8004674:	bf48      	it	mi
 8004676:	2367      	movmi	r3, #103	; 0x67
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8004678:	f04f 0103 	mov.w	r1, #3
 800467c:	f44f 6088 	mov.w	r0, #1088	; 0x440
        accel_regs[2] |= 1;
 8004680:	bf48      	it	mi
 8004682:	f88d 3006 	strbmi.w	r3, [sp, #6]
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8004686:	f7ff fe75 	bl	8004374 <mpu_write_mem>
 800468a:	2800      	cmp	r0, #0
 800468c:	d1bd      	bne.n	800460a <dmp_set_orientation+0x7e>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 800468e:	aa01      	add	r2, sp, #4
 8004690:	2103      	movs	r1, #3
 8004692:	f240 4031 	movw	r0, #1073	; 0x431
 8004696:	f7ff fe6d 	bl	8004374 <mpu_write_mem>
 800469a:	2800      	cmp	r0, #0
 800469c:	d1b5      	bne.n	800460a <dmp_set_orientation+0x7e>
    dmp.orient = orient;
 800469e:	4b01      	ldr	r3, [pc, #4]	; (80046a4 <dmp_set_orientation+0x118>)
 80046a0:	811c      	strh	r4, [r3, #8]
    return 0;
 80046a2:	e7b4      	b.n	800460e <dmp_set_orientation+0x82>
 80046a4:	20000560 	.word	0x20000560

080046a8 <dmp_set_fifo_rate>:
{
 80046a8:	b510      	push	{r4, lr}
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 80046aa:	4a15      	ldr	r2, [pc, #84]	; (8004700 <dmp_set_fifo_rate+0x58>)
{
 80046ac:	4604      	mov	r4, r0
 80046ae:	b086      	sub	sp, #24
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 80046b0:	6810      	ldr	r0, [r2, #0]
 80046b2:	6851      	ldr	r1, [r2, #4]
 80046b4:	ab03      	add	r3, sp, #12
 80046b6:	c303      	stmia	r3!, {r0, r1}
    if (rate > DMP_SAMPLE_RATE)
 80046b8:	2cc8      	cmp	r4, #200	; 0xc8
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 80046ba:	6890      	ldr	r0, [r2, #8]
 80046bc:	6018      	str	r0, [r3, #0]
    if (rate > DMP_SAMPLE_RATE)
 80046be:	d903      	bls.n	80046c8 <dmp_set_fifo_rate+0x20>
        return -1;
 80046c0:	f04f 30ff 	mov.w	r0, #4294967295
}
 80046c4:	b006      	add	sp, #24
 80046c6:	bd10      	pop	{r4, pc}
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 80046c8:	2300      	movs	r3, #0
 80046ca:	f88d 3004 	strb.w	r3, [sp, #4]
    if (mpu_write_mem(D_0_22, 2, tmp))
 80046ce:	aa01      	add	r2, sp, #4
    div = DMP_SAMPLE_RATE / rate - 1;
 80046d0:	23c8      	movs	r3, #200	; 0xc8
    if (mpu_write_mem(D_0_22, 2, tmp))
 80046d2:	2102      	movs	r1, #2
    div = DMP_SAMPLE_RATE / rate - 1;
 80046d4:	fb93 f3f4 	sdiv	r3, r3, r4
    if (mpu_write_mem(D_0_22, 2, tmp))
 80046d8:	f240 2016 	movw	r0, #534	; 0x216
    div = DMP_SAMPLE_RATE / rate - 1;
 80046dc:	3b01      	subs	r3, #1
    tmp[1] = (unsigned char)(div & 0xFF);
 80046de:	f88d 3005 	strb.w	r3, [sp, #5]
    if (mpu_write_mem(D_0_22, 2, tmp))
 80046e2:	f7ff fe47 	bl	8004374 <mpu_write_mem>
 80046e6:	2800      	cmp	r0, #0
 80046e8:	d1ea      	bne.n	80046c0 <dmp_set_fifo_rate+0x18>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 80046ea:	aa03      	add	r2, sp, #12
 80046ec:	210c      	movs	r1, #12
 80046ee:	f640 20c1 	movw	r0, #2753	; 0xac1
 80046f2:	f7ff fe3f 	bl	8004374 <mpu_write_mem>
 80046f6:	2800      	cmp	r0, #0
 80046f8:	d1e2      	bne.n	80046c0 <dmp_set_fifo_rate+0x18>
    dmp.fifo_rate = rate;
 80046fa:	4b02      	ldr	r3, [pc, #8]	; (8004704 <dmp_set_fifo_rate+0x5c>)
 80046fc:	819c      	strh	r4, [r3, #12]
    return 0;
 80046fe:	e7e1      	b.n	80046c4 <dmp_set_fifo_rate+0x1c>
 8004700:	0800e291 	.word	0x0800e291
 8004704:	20000560 	.word	0x20000560

08004708 <dmp_set_tap_thresh>:
{
 8004708:	b510      	push	{r4, lr}
 800470a:	ed2d 8b02 	vpush	{d8}
 800470e:	4604      	mov	r4, r0
    if (!(axis & TAP_XYZ) || thresh > 1600)
 8004710:	0760      	lsls	r0, r4, #29
{
 8004712:	b084      	sub	sp, #16
    if (!(axis & TAP_XYZ) || thresh > 1600)
 8004714:	d102      	bne.n	800471c <dmp_set_tap_thresh+0x14>
        return -1;
 8004716:	f04f 30ff 	mov.w	r0, #4294967295
 800471a:	e04b      	b.n	80047b4 <dmp_set_tap_thresh+0xac>
    if (!(axis & TAP_XYZ) || thresh > 1600)
 800471c:	f5b1 6fc8 	cmp.w	r1, #1600	; 0x640
 8004720:	d8f9      	bhi.n	8004716 <dmp_set_tap_thresh+0xe>
    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 8004722:	ee07 1a90 	vmov	s15, r1
 8004726:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8004864 <dmp_set_tap_thresh+0x15c>
 800472a:	eef8 7a67 	vcvt.f32.u32	s15, s15
    mpu_get_accel_fsr(&accel_fsr);
 800472e:	f10d 000b 	add.w	r0, sp, #11
    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 8004732:	ee87 8a87 	vdiv.f32	s16, s15, s14
    mpu_get_accel_fsr(&accel_fsr);
 8004736:	f7ff f9c7 	bl	8003ac8 <mpu_get_accel_fsr>
    switch (accel_fsr) {
 800473a:	f89d 300b 	ldrb.w	r3, [sp, #11]
 800473e:	2b04      	cmp	r3, #4
 8004740:	d04d      	beq.n	80047de <dmp_set_tap_thresh+0xd6>
 8004742:	d83b      	bhi.n	80047bc <dmp_set_tap_thresh+0xb4>
 8004744:	2b02      	cmp	r3, #2
 8004746:	d1e6      	bne.n	8004716 <dmp_set_tap_thresh+0xe>
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 8004748:	eddf 7a47 	vldr	s15, [pc, #284]	; 8004868 <dmp_set_tap_thresh+0x160>
 800474c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8004750:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004754:	edcd 7a01 	vstr	s15, [sp, #4]
 8004758:	f8bd 2004 	ldrh.w	r2, [sp, #4]
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 800475c:	eddf 7a43 	vldr	s15, [pc, #268]	; 800486c <dmp_set_tap_thresh+0x164>
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 8004760:	f88d 200d 	strb.w	r2, [sp, #13]
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 8004764:	ee28 8a27 	vmul.f32	s16, s16, s15
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 8004768:	0a11      	lsrs	r1, r2, #8
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 800476a:	eefc 7ac8 	vcvt.u32.f32	s15, s16
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 800476e:	f88d 100c 	strb.w	r1, [sp, #12]
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 8004772:	edcd 7a01 	vstr	s15, [sp, #4]
 8004776:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 800477a:	f88d 300f 	strb.w	r3, [sp, #15]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 800477e:	0a1a      	lsrs	r2, r3, #8
 8004780:	f88d 200e 	strb.w	r2, [sp, #14]
    if (axis & TAP_X) {
 8004784:	07e2      	lsls	r2, r4, #31
 8004786:	d444      	bmi.n	8004812 <dmp_set_tap_thresh+0x10a>
    if (axis & TAP_Y) {
 8004788:	07a3      	lsls	r3, r4, #30
 800478a:	d510      	bpl.n	80047ae <dmp_set_tap_thresh+0xa6>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 800478c:	aa03      	add	r2, sp, #12
 800478e:	2102      	movs	r1, #2
 8004790:	f44f 70ec 	mov.w	r0, #472	; 0x1d8
 8004794:	f7ff fdee 	bl	8004374 <mpu_write_mem>
 8004798:	2800      	cmp	r0, #0
 800479a:	d1bc      	bne.n	8004716 <dmp_set_tap_thresh+0xe>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 800479c:	f10d 020e 	add.w	r2, sp, #14
 80047a0:	2102      	movs	r1, #2
 80047a2:	f44f 7094 	mov.w	r0, #296	; 0x128
 80047a6:	f7ff fde5 	bl	8004374 <mpu_write_mem>
 80047aa:	2800      	cmp	r0, #0
 80047ac:	d1b3      	bne.n	8004716 <dmp_set_tap_thresh+0xe>
    if (axis & TAP_Z) {
 80047ae:	f014 0004 	ands.w	r0, r4, #4
 80047b2:	d141      	bne.n	8004838 <dmp_set_tap_thresh+0x130>
}
 80047b4:	b004      	add	sp, #16
 80047b6:	ecbd 8b02 	vpop	{d8}
 80047ba:	bd10      	pop	{r4, pc}
    switch (accel_fsr) {
 80047bc:	2b08      	cmp	r3, #8
 80047be:	d01b      	beq.n	80047f8 <dmp_set_tap_thresh+0xf0>
 80047c0:	2b10      	cmp	r3, #16
 80047c2:	d1a8      	bne.n	8004716 <dmp_set_tap_thresh+0xe>
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 80047c4:	eddf 7a2a 	vldr	s15, [pc, #168]	; 8004870 <dmp_set_tap_thresh+0x168>
 80047c8:	ee68 7a27 	vmul.f32	s15, s16, s15
 80047cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047d0:	edcd 7a01 	vstr	s15, [sp, #4]
 80047d4:	f8bd 2004 	ldrh.w	r2, [sp, #4]
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 80047d8:	eddf 7a26 	vldr	s15, [pc, #152]	; 8004874 <dmp_set_tap_thresh+0x16c>
 80047dc:	e7c0      	b.n	8004760 <dmp_set_tap_thresh+0x58>
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 80047de:	eddf 7a26 	vldr	s15, [pc, #152]	; 8004878 <dmp_set_tap_thresh+0x170>
 80047e2:	ee68 7a27 	vmul.f32	s15, s16, s15
 80047e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047ea:	edcd 7a01 	vstr	s15, [sp, #4]
 80047ee:	f8bd 2004 	ldrh.w	r2, [sp, #4]
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 80047f2:	eddf 7a22 	vldr	s15, [pc, #136]	; 800487c <dmp_set_tap_thresh+0x174>
 80047f6:	e7b3      	b.n	8004760 <dmp_set_tap_thresh+0x58>
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 80047f8:	eddf 7a21 	vldr	s15, [pc, #132]	; 8004880 <dmp_set_tap_thresh+0x178>
 80047fc:	ee68 7a27 	vmul.f32	s15, s16, s15
 8004800:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004804:	edcd 7a01 	vstr	s15, [sp, #4]
 8004808:	f8bd 2004 	ldrh.w	r2, [sp, #4]
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 800480c:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8004884 <dmp_set_tap_thresh+0x17c>
 8004810:	e7a6      	b.n	8004760 <dmp_set_tap_thresh+0x58>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 8004812:	aa03      	add	r2, sp, #12
 8004814:	2102      	movs	r1, #2
 8004816:	f44f 70ea 	mov.w	r0, #468	; 0x1d4
 800481a:	f7ff fdab 	bl	8004374 <mpu_write_mem>
 800481e:	2800      	cmp	r0, #0
 8004820:	f47f af79 	bne.w	8004716 <dmp_set_tap_thresh+0xe>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 8004824:	f10d 020e 	add.w	r2, sp, #14
 8004828:	2102      	movs	r1, #2
 800482a:	f44f 7092 	mov.w	r0, #292	; 0x124
 800482e:	f7ff fda1 	bl	8004374 <mpu_write_mem>
 8004832:	2800      	cmp	r0, #0
 8004834:	d0a8      	beq.n	8004788 <dmp_set_tap_thresh+0x80>
 8004836:	e76e      	b.n	8004716 <dmp_set_tap_thresh+0xe>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 8004838:	aa03      	add	r2, sp, #12
 800483a:	2102      	movs	r1, #2
 800483c:	f44f 70ee 	mov.w	r0, #476	; 0x1dc
 8004840:	f7ff fd98 	bl	8004374 <mpu_write_mem>
 8004844:	2800      	cmp	r0, #0
 8004846:	f47f af66 	bne.w	8004716 <dmp_set_tap_thresh+0xe>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 800484a:	f10d 020e 	add.w	r2, sp, #14
 800484e:	2102      	movs	r1, #2
 8004850:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004854:	f7ff fd8e 	bl	8004374 <mpu_write_mem>
 8004858:	3000      	adds	r0, #0
 800485a:	bf18      	it	ne
 800485c:	2001      	movne	r0, #1
 800485e:	4240      	negs	r0, r0
 8004860:	e7a8      	b.n	80047b4 <dmp_set_tap_thresh+0xac>
 8004862:	bf00      	nop
 8004864:	43480000 	.word	0x43480000
 8004868:	46800000 	.word	0x46800000
 800486c:	46400000 	.word	0x46400000
 8004870:	45000000 	.word	0x45000000
 8004874:	44c00000 	.word	0x44c00000
 8004878:	46000000 	.word	0x46000000
 800487c:	45c00000 	.word	0x45c00000
 8004880:	45800000 	.word	0x45800000
 8004884:	45400000 	.word	0x45400000

08004888 <dmp_set_tap_axes>:
{
 8004888:	b507      	push	{r0, r1, r2, lr}
    if (axis & TAP_X)
 800488a:	f010 0301 	ands.w	r3, r0, #1
        tmp |= 0x30;
 800488e:	bf18      	it	ne
 8004890:	2330      	movne	r3, #48	; 0x30
 8004892:	f88d 3007 	strb.w	r3, [sp, #7]
    if (axis & TAP_Y)
 8004896:	0782      	lsls	r2, r0, #30
        tmp |= 0x0C;
 8004898:	bf42      	ittt	mi
 800489a:	f89d 3007 	ldrbmi.w	r3, [sp, #7]
 800489e:	f043 030c 	orrmi.w	r3, r3, #12
 80048a2:	f88d 3007 	strbmi.w	r3, [sp, #7]
    if (axis & TAP_Z)
 80048a6:	0743      	lsls	r3, r0, #29
        tmp |= 0x03;
 80048a8:	bf48      	it	mi
 80048aa:	f89d 3007 	ldrbmi.w	r3, [sp, #7]
    return mpu_write_mem(D_1_72, 1, &tmp);
 80048ae:	f10d 0207 	add.w	r2, sp, #7
        tmp |= 0x03;
 80048b2:	bf48      	it	mi
 80048b4:	f043 0303 	orrmi.w	r3, r3, #3
    return mpu_write_mem(D_1_72, 1, &tmp);
 80048b8:	f04f 0101 	mov.w	r1, #1
 80048bc:	f44f 70a4 	mov.w	r0, #328	; 0x148
        tmp |= 0x03;
 80048c0:	bf48      	it	mi
 80048c2:	f88d 3007 	strbmi.w	r3, [sp, #7]
    return mpu_write_mem(D_1_72, 1, &tmp);
 80048c6:	f7ff fd55 	bl	8004374 <mpu_write_mem>
}
 80048ca:	b003      	add	sp, #12
 80048cc:	f85d fb04 	ldr.w	pc, [sp], #4

080048d0 <dmp_set_tap_count>:
{
 80048d0:	b507      	push	{r0, r1, r2, lr}
    if (min_taps < 1)
 80048d2:	b170      	cbz	r0, 80048f2 <dmp_set_tap_count+0x22>
 80048d4:	2804      	cmp	r0, #4
 80048d6:	bf28      	it	cs
 80048d8:	2004      	movcs	r0, #4
    tmp = min_taps - 1;
 80048da:	aa02      	add	r2, sp, #8
 80048dc:	3801      	subs	r0, #1
 80048de:	f802 0d01 	strb.w	r0, [r2, #-1]!
    return mpu_write_mem(D_1_79, 1, &tmp);
 80048e2:	2101      	movs	r1, #1
 80048e4:	f240 104f 	movw	r0, #335	; 0x14f
 80048e8:	f7ff fd44 	bl	8004374 <mpu_write_mem>
}
 80048ec:	b003      	add	sp, #12
 80048ee:	f85d fb04 	ldr.w	pc, [sp], #4
        min_taps = 1;
 80048f2:	2001      	movs	r0, #1
 80048f4:	e7f1      	b.n	80048da <dmp_set_tap_count+0xa>

080048f6 <dmp_set_tap_time>:
{
 80048f6:	b507      	push	{r0, r1, r2, lr}
    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 80048f8:	2305      	movs	r3, #5
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 80048fa:	aa01      	add	r2, sp, #4
    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 80048fc:	fbb0 f0f3 	udiv	r0, r0, r3
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 8004900:	2102      	movs	r1, #2
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8004902:	0a03      	lsrs	r3, r0, #8
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8004904:	f88d 0005 	strb.w	r0, [sp, #5]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 8004908:	f44f 70ef 	mov.w	r0, #478	; 0x1de
    tmp[0] = (unsigned char)(dmp_time >> 8);
 800490c:	f88d 3004 	strb.w	r3, [sp, #4]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 8004910:	f7ff fd30 	bl	8004374 <mpu_write_mem>
}
 8004914:	b003      	add	sp, #12
 8004916:	f85d fb04 	ldr.w	pc, [sp], #4

0800491a <dmp_set_tap_time_multi>:
{
 800491a:	b507      	push	{r0, r1, r2, lr}
    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 800491c:	2305      	movs	r3, #5
    return mpu_write_mem(D_1_218, 2, tmp);
 800491e:	aa01      	add	r2, sp, #4
    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8004920:	fbb0 f0f3 	udiv	r0, r0, r3
    return mpu_write_mem(D_1_218, 2, tmp);
 8004924:	2102      	movs	r1, #2
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8004926:	0a03      	lsrs	r3, r0, #8
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8004928:	f88d 0005 	strb.w	r0, [sp, #5]
    return mpu_write_mem(D_1_218, 2, tmp);
 800492c:	f44f 70ed 	mov.w	r0, #474	; 0x1da
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8004930:	f88d 3004 	strb.w	r3, [sp, #4]
    return mpu_write_mem(D_1_218, 2, tmp);
 8004934:	f7ff fd1e 	bl	8004374 <mpu_write_mem>
}
 8004938:	b003      	add	sp, #12
 800493a:	f85d fb04 	ldr.w	pc, [sp], #4

0800493e <dmp_set_shake_reject_thresh>:
{
 800493e:	b507      	push	{r0, r1, r2, lr}
    long thresh_scaled = sf / 1000 * thresh;
 8004940:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004944:	fb90 f0f3 	sdiv	r0, r0, r3
 8004948:	4341      	muls	r1, r0
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 800494a:	160b      	asrs	r3, r1, #24
 800494c:	f88d 3004 	strb.w	r3, [sp, #4]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 8004950:	140b      	asrs	r3, r1, #16
 8004952:	f88d 3005 	strb.w	r3, [sp, #5]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 8004956:	f88d 1007 	strb.w	r1, [sp, #7]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 800495a:	120b      	asrs	r3, r1, #8
    return mpu_write_mem(D_1_92, 4, tmp);
 800495c:	aa01      	add	r2, sp, #4
 800495e:	2104      	movs	r1, #4
 8004960:	f44f 70ae 	mov.w	r0, #348	; 0x15c
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 8004964:	f88d 3006 	strb.w	r3, [sp, #6]
    return mpu_write_mem(D_1_92, 4, tmp);
 8004968:	f7ff fd04 	bl	8004374 <mpu_write_mem>
}
 800496c:	b003      	add	sp, #12
 800496e:	f85d fb04 	ldr.w	pc, [sp], #4

08004972 <dmp_set_shake_reject_time>:
{
 8004972:	b507      	push	{r0, r1, r2, lr}
    time /= (1000 / DMP_SAMPLE_RATE);
 8004974:	2305      	movs	r3, #5
    return mpu_write_mem(D_1_90,2,tmp);
 8004976:	aa01      	add	r2, sp, #4
    time /= (1000 / DMP_SAMPLE_RATE);
 8004978:	fbb0 f0f3 	udiv	r0, r0, r3
    return mpu_write_mem(D_1_90,2,tmp);
 800497c:	2102      	movs	r1, #2
    tmp[0] = time >> 8;
 800497e:	0a03      	lsrs	r3, r0, #8
    tmp[1] = time & 0xFF;
 8004980:	f88d 0005 	strb.w	r0, [sp, #5]
    return mpu_write_mem(D_1_90,2,tmp);
 8004984:	f44f 70ad 	mov.w	r0, #346	; 0x15a
    tmp[0] = time >> 8;
 8004988:	f88d 3004 	strb.w	r3, [sp, #4]
    return mpu_write_mem(D_1_90,2,tmp);
 800498c:	f7ff fcf2 	bl	8004374 <mpu_write_mem>
}
 8004990:	b003      	add	sp, #12
 8004992:	f85d fb04 	ldr.w	pc, [sp], #4

08004996 <dmp_set_shake_reject_timeout>:
{
 8004996:	b507      	push	{r0, r1, r2, lr}
    time /= (1000 / DMP_SAMPLE_RATE);
 8004998:	2305      	movs	r3, #5
    return mpu_write_mem(D_1_88,2,tmp);
 800499a:	aa01      	add	r2, sp, #4
    time /= (1000 / DMP_SAMPLE_RATE);
 800499c:	fbb0 f0f3 	udiv	r0, r0, r3
    return mpu_write_mem(D_1_88,2,tmp);
 80049a0:	2102      	movs	r1, #2
    tmp[0] = time >> 8;
 80049a2:	0a03      	lsrs	r3, r0, #8
    tmp[1] = time & 0xFF;
 80049a4:	f88d 0005 	strb.w	r0, [sp, #5]
    return mpu_write_mem(D_1_88,2,tmp);
 80049a8:	f44f 70ac 	mov.w	r0, #344	; 0x158
    tmp[0] = time >> 8;
 80049ac:	f88d 3004 	strb.w	r3, [sp, #4]
    return mpu_write_mem(D_1_88,2,tmp);
 80049b0:	f7ff fce0 	bl	8004374 <mpu_write_mem>
}
 80049b4:	b003      	add	sp, #12
 80049b6:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080049bc <dmp_enable_gyro_cal>:
{
 80049bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    if (enable) {
 80049be:	b120      	cbz	r0, 80049ca <dmp_enable_gyro_cal+0xe>
 80049c0:	f7ff fdc6 	bl	8004550 <dmp_enable_gyro_cal.part.0>
}
 80049c4:	b005      	add	sp, #20
 80049c6:	f85d fb04 	ldr.w	pc, [sp], #4
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 80049ca:	4a07      	ldr	r2, [pc, #28]	; (80049e8 <dmp_enable_gyro_cal+0x2c>)
 80049cc:	6810      	ldr	r0, [r2, #0]
 80049ce:	6851      	ldr	r1, [r2, #4]
 80049d0:	7a12      	ldrb	r2, [r2, #8]
 80049d2:	ab01      	add	r3, sp, #4
 80049d4:	c303      	stmia	r3!, {r0, r1}
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 80049d6:	2109      	movs	r1, #9
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 80049d8:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 80049da:	f44f 6097 	mov.w	r0, #1208	; 0x4b8
 80049de:	aa01      	add	r2, sp, #4
 80049e0:	f7ff fcc8 	bl	8004374 <mpu_write_mem>
 80049e4:	e7ee      	b.n	80049c4 <dmp_enable_gyro_cal+0x8>
 80049e6:	bf00      	nop
 80049e8:	0800e29d 	.word	0x0800e29d

080049ec <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 80049ec:	b507      	push	{r0, r1, r2, lr}
    unsigned char regs[4];
    if (enable) {
 80049ee:	b1b0      	cbz	r0, 8004a1e <dmp_enable_lp_quat+0x32>
        regs[0] = DINBC0;
 80049f0:	23c0      	movs	r3, #192	; 0xc0
 80049f2:	f88d 3004 	strb.w	r3, [sp, #4]
        regs[1] = DINBC2;
 80049f6:	23c2      	movs	r3, #194	; 0xc2
 80049f8:	f88d 3005 	strb.w	r3, [sp, #5]
        regs[2] = DINBC4;
 80049fc:	23c4      	movs	r3, #196	; 0xc4
 80049fe:	f88d 3006 	strb.w	r3, [sp, #6]
        regs[3] = DINBC6;
 8004a02:	23c6      	movs	r3, #198	; 0xc6
 8004a04:	f88d 3007 	strb.w	r3, [sp, #7]
    }
    else
        memset(regs, 0x8B, 4);

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 8004a08:	aa01      	add	r2, sp, #4
 8004a0a:	2104      	movs	r1, #4
 8004a0c:	f640 2098 	movw	r0, #2712	; 0xa98
 8004a10:	f7ff fcb0 	bl	8004374 <mpu_write_mem>

    return mpu_reset_fifo();
 8004a14:	f7fe ff74 	bl	8003900 <mpu_reset_fifo>
}
 8004a18:	b003      	add	sp, #12
 8004a1a:	f85d fb04 	ldr.w	pc, [sp], #4
        memset(regs, 0x8B, 4);
 8004a1e:	f04f 338b 	mov.w	r3, #2341178251	; 0x8b8b8b8b
 8004a22:	9301      	str	r3, [sp, #4]
 8004a24:	e7f0      	b.n	8004a08 <dmp_enable_lp_quat+0x1c>

08004a26 <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 8004a26:	b507      	push	{r0, r1, r2, lr}
    unsigned char regs[4];
    if (enable) {
 8004a28:	b1b0      	cbz	r0, 8004a58 <dmp_enable_6x_lp_quat+0x32>
        regs[0] = DINA20;
 8004a2a:	2320      	movs	r3, #32
 8004a2c:	f88d 3004 	strb.w	r3, [sp, #4]
        regs[1] = DINA28;
 8004a30:	2328      	movs	r3, #40	; 0x28
 8004a32:	f88d 3005 	strb.w	r3, [sp, #5]
        regs[2] = DINA30;
 8004a36:	2330      	movs	r3, #48	; 0x30
 8004a38:	f88d 3006 	strb.w	r3, [sp, #6]
        regs[3] = DINA38;
 8004a3c:	2338      	movs	r3, #56	; 0x38
 8004a3e:	f88d 3007 	strb.w	r3, [sp, #7]
    } else
        memset(regs, 0xA3, 4);

    mpu_write_mem(CFG_8, 4, regs);
 8004a42:	aa01      	add	r2, sp, #4
 8004a44:	2104      	movs	r1, #4
 8004a46:	f640 209e 	movw	r0, #2718	; 0xa9e
 8004a4a:	f7ff fc93 	bl	8004374 <mpu_write_mem>

    return mpu_reset_fifo();
 8004a4e:	f7fe ff57 	bl	8003900 <mpu_reset_fifo>
}
 8004a52:	b003      	add	sp, #12
 8004a54:	f85d fb04 	ldr.w	pc, [sp], #4
        memset(regs, 0xA3, 4);
 8004a58:	f04f 33a3 	mov.w	r3, #2745410467	; 0xa3a3a3a3
 8004a5c:	9301      	str	r3, [sp, #4]
 8004a5e:	e7f0      	b.n	8004a42 <dmp_enable_6x_lp_quat+0x1c>

08004a60 <dmp_enable_feature>:
{
 8004a60:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 8004a64:	2302      	movs	r3, #2
 8004a66:	f88d 3004 	strb.w	r3, [sp, #4]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 8004a6a:	23ca      	movs	r3, #202	; 0xca
 8004a6c:	f88d 3005 	strb.w	r3, [sp, #5]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 8004a70:	23e3      	movs	r3, #227	; 0xe3
{
 8004a72:	4604      	mov	r4, r0
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 8004a74:	f88d 3006 	strb.w	r3, [sp, #6]
    mpu_write_mem(D_0_104, 4, tmp);
 8004a78:	aa01      	add	r2, sp, #4
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 8004a7a:	2309      	movs	r3, #9
    mpu_write_mem(D_0_104, 4, tmp);
 8004a7c:	2104      	movs	r1, #4
 8004a7e:	2068      	movs	r0, #104	; 0x68
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 8004a80:	f88d 3007 	strb.w	r3, [sp, #7]
    mpu_write_mem(D_0_104, 4, tmp);
 8004a84:	f7ff fc76 	bl	8004374 <mpu_write_mem>
    tmp[0] = 0xA3;
 8004a88:	23a3      	movs	r3, #163	; 0xa3
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8004a8a:	f014 0740 	ands.w	r7, r4, #64	; 0x40
    tmp[0] = 0xA3;
 8004a8e:	f88d 3004 	strb.w	r3, [sp, #4]
        tmp[1] = 0xC0;
 8004a92:	bf1f      	itttt	ne
 8004a94:	23c0      	movne	r3, #192	; 0xc0
 8004a96:	f88d 3005 	strbne.w	r3, [sp, #5]
        tmp[2] = 0xC8;
 8004a9a:	23c8      	movne	r3, #200	; 0xc8
 8004a9c:	f88d 3006 	strbne.w	r3, [sp, #6]
        tmp[1] = 0xA3;
 8004aa0:	bf0a      	itet	eq
 8004aa2:	f88d 3005 	strbeq.w	r3, [sp, #5]
        tmp[3] = 0xC2;
 8004aa6:	23c2      	movne	r3, #194	; 0xc2
        tmp[2] = 0xA3;
 8004aa8:	f88d 3006 	strbeq.w	r3, [sp, #6]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004aac:	f414 78c0 	ands.w	r8, r4, #384	; 0x180
        tmp[3] = 0xA3;
 8004ab0:	f88d 3007 	strb.w	r3, [sp, #7]
        tmp[4] = 0xC4;
 8004ab4:	bf1d      	ittte	ne
 8004ab6:	23c4      	movne	r3, #196	; 0xc4
 8004ab8:	f88d 3008 	strbne.w	r3, [sp, #8]
        tmp[5] = 0xCC;
 8004abc:	23cc      	movne	r3, #204	; 0xcc
        tmp[4] = 0xA3;
 8004abe:	23a3      	moveq	r3, #163	; 0xa3
        tmp[5] = 0xCC;
 8004ac0:	bf19      	ittee	ne
 8004ac2:	f88d 3009 	strbne.w	r3, [sp, #9]
        tmp[6] = 0xC6;
 8004ac6:	23c6      	movne	r3, #198	; 0xc6
        tmp[4] = 0xA3;
 8004ac8:	f88d 3008 	strbeq.w	r3, [sp, #8]
        tmp[5] = 0xA3;
 8004acc:	f88d 3009 	strbeq.w	r3, [sp, #9]
        tmp[6] = 0xA3;
 8004ad0:	f88d 300a 	strb.w	r3, [sp, #10]
    mpu_write_mem(CFG_15,10,tmp);
 8004ad4:	aa01      	add	r2, sp, #4
    tmp[7] = 0xA3;
 8004ad6:	23a3      	movs	r3, #163	; 0xa3
    mpu_write_mem(CFG_15,10,tmp);
 8004ad8:	210a      	movs	r1, #10
 8004ada:	f640 20a7 	movw	r0, #2727	; 0xaa7
    tmp[7] = 0xA3;
 8004ade:	f88d 300b 	strb.w	r3, [sp, #11]
    tmp[8] = 0xA3;
 8004ae2:	f88d 300c 	strb.w	r3, [sp, #12]
    tmp[9] = 0xA3;
 8004ae6:	f88d 300d 	strb.w	r3, [sp, #13]
    mpu_write_mem(CFG_15,10,tmp);
 8004aea:	f7ff fc43 	bl	8004374 <mpu_write_mem>
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004aee:	f014 0603 	ands.w	r6, r4, #3
        tmp[0] = DINA20;
 8004af2:	bf14      	ite	ne
 8004af4:	2320      	movne	r3, #32
        tmp[0] = 0xD8;
 8004af6:	23d8      	moveq	r3, #216	; 0xd8
    mpu_write_mem(CFG_27,1,tmp);
 8004af8:	aa01      	add	r2, sp, #4
 8004afa:	2101      	movs	r1, #1
 8004afc:	f640 20b6 	movw	r0, #2742	; 0xab6
        tmp[0] = 0xD8;
 8004b00:	f88d 3004 	strb.w	r3, [sp, #4]
    mpu_write_mem(CFG_27,1,tmp);
 8004b04:	f7ff fc36 	bl	8004374 <mpu_write_mem>
    if (mask & DMP_FEATURE_GYRO_CAL)
 8004b08:	f014 0020 	ands.w	r0, r4, #32
 8004b0c:	d073      	beq.n	8004bf6 <dmp_enable_feature+0x196>
 8004b0e:	f7ff fd1f 	bl	8004550 <dmp_enable_gyro_cal.part.0>
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004b12:	f1b8 0f00 	cmp.w	r8, #0
 8004b16:	d013      	beq.n	8004b40 <dmp_enable_feature+0xe0>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 8004b18:	05e1      	lsls	r1, r4, #23
 8004b1a:	d56f      	bpl.n	8004bfc <dmp_enable_feature+0x19c>
            tmp[0] = 0xB2;
 8004b1c:	23b2      	movs	r3, #178	; 0xb2
 8004b1e:	f88d 3004 	strb.w	r3, [sp, #4]
            tmp[1] = 0x8B;
 8004b22:	238b      	movs	r3, #139	; 0x8b
 8004b24:	f88d 3005 	strb.w	r3, [sp, #5]
            tmp[2] = 0xB6;
 8004b28:	23b6      	movs	r3, #182	; 0xb6
 8004b2a:	f88d 3006 	strb.w	r3, [sp, #6]
            tmp[3] = 0x9B;
 8004b2e:	239b      	movs	r3, #155	; 0x9b
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 8004b30:	aa01      	add	r2, sp, #4
 8004b32:	2104      	movs	r1, #4
 8004b34:	f640 20a2 	movw	r0, #2722	; 0xaa2
            tmp[3] = DINA90;
 8004b38:	f88d 3007 	strb.w	r3, [sp, #7]
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 8004b3c:	f7ff fc1a 	bl	8004374 <mpu_write_mem>
    if (mask & DMP_FEATURE_TAP) {
 8004b40:	07e2      	lsls	r2, r4, #31
 8004b42:	d566      	bpl.n	8004c12 <dmp_enable_feature+0x1b2>
        tmp[0] = 0xF8;
 8004b44:	23f8      	movs	r3, #248	; 0xf8
        mpu_write_mem(CFG_20, 1, tmp);
 8004b46:	aa01      	add	r2, sp, #4
 8004b48:	2101      	movs	r1, #1
 8004b4a:	f44f 600b 	mov.w	r0, #2224	; 0x8b0
        tmp[0] = 0xF8;
 8004b4e:	f88d 3004 	strb.w	r3, [sp, #4]
        mpu_write_mem(CFG_20, 1, tmp);
 8004b52:	f7ff fc0f 	bl	8004374 <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 8004b56:	21fa      	movs	r1, #250	; 0xfa
 8004b58:	2007      	movs	r0, #7
 8004b5a:	f7ff fdd5 	bl	8004708 <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 8004b5e:	2007      	movs	r0, #7
 8004b60:	f7ff fe92 	bl	8004888 <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 8004b64:	2001      	movs	r0, #1
 8004b66:	f7ff feb3 	bl	80048d0 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 8004b6a:	2064      	movs	r0, #100	; 0x64
 8004b6c:	f7ff fec3 	bl	80048f6 <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 8004b70:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004b74:	f7ff fed1 	bl	800491a <dmp_set_tap_time_multi>
        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 8004b78:	21c8      	movs	r1, #200	; 0xc8
 8004b7a:	482c      	ldr	r0, [pc, #176]	; (8004c2c <dmp_enable_feature+0x1cc>)
 8004b7c:	f7ff fedf 	bl	800493e <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 8004b80:	2028      	movs	r0, #40	; 0x28
 8004b82:	f7ff fef6 	bl	8004972 <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 8004b86:	200a      	movs	r0, #10
 8004b88:	f7ff ff05 	bl	8004996 <dmp_set_shake_reject_timeout>
    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 8004b8c:	07a3      	lsls	r3, r4, #30
        tmp[0] = 0xD9;
 8004b8e:	bf4c      	ite	mi
 8004b90:	23d9      	movmi	r3, #217	; 0xd9
        tmp[0] = 0xD8;
 8004b92:	23d8      	movpl	r3, #216	; 0xd8
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 8004b94:	aa01      	add	r2, sp, #4
 8004b96:	2101      	movs	r1, #1
 8004b98:	f240 703d 	movw	r0, #1853	; 0x73d
        tmp[0] = 0xD8;
 8004b9c:	f88d 3004 	strb.w	r3, [sp, #4]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 8004ba0:	f7ff fbe8 	bl	8004374 <mpu_write_mem>
    if (mask & DMP_FEATURE_LP_QUAT)
 8004ba4:	f014 0004 	ands.w	r0, r4, #4
        dmp_enable_lp_quat(1);
 8004ba8:	bf18      	it	ne
 8004baa:	2001      	movne	r0, #1
        dmp_enable_lp_quat(0);
 8004bac:	f7ff ff1e 	bl	80049ec <dmp_enable_lp_quat>
    if (mask & DMP_FEATURE_6X_LP_QUAT)
 8004bb0:	f014 0010 	ands.w	r0, r4, #16
        dmp_enable_6x_lp_quat(1);
 8004bb4:	bf18      	it	ne
 8004bb6:	2001      	movne	r0, #1
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 8004bb8:	4d1d      	ldr	r5, [pc, #116]	; (8004c30 <dmp_enable_feature+0x1d0>)
        dmp_enable_6x_lp_quat(0);
 8004bba:	f7ff ff34 	bl	8004a26 <dmp_enable_6x_lp_quat>
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 8004bbe:	f044 0308 	orr.w	r3, r4, #8
 8004bc2:	816b      	strh	r3, [r5, #10]
    mpu_reset_fifo();
 8004bc4:	f7fe fe9c 	bl	8003900 <mpu_reset_fifo>
 8004bc8:	462b      	mov	r3, r5
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 8004bca:	bb67      	cbnz	r7, 8004c26 <dmp_enable_feature+0x1c6>
    dmp.packet_length = 0;
 8004bcc:	73af      	strb	r7, [r5, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 8004bce:	f1b8 0f00 	cmp.w	r8, #0
 8004bd2:	d002      	beq.n	8004bda <dmp_enable_feature+0x17a>
        dmp.packet_length += 6;
 8004bd4:	7b9a      	ldrb	r2, [r3, #14]
 8004bd6:	3206      	adds	r2, #6
 8004bd8:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 8004bda:	f014 0f14 	tst.w	r4, #20
        dmp.packet_length += 16;
 8004bde:	bf1e      	ittt	ne
 8004be0:	7b9a      	ldrbne	r2, [r3, #14]
 8004be2:	3210      	addne	r2, #16
 8004be4:	739a      	strbne	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004be6:	b116      	cbz	r6, 8004bee <dmp_enable_feature+0x18e>
        dmp.packet_length += 4;
 8004be8:	7b9a      	ldrb	r2, [r3, #14]
 8004bea:	3204      	adds	r2, #4
 8004bec:	739a      	strb	r2, [r3, #14]
}
 8004bee:	2000      	movs	r0, #0
 8004bf0:	b004      	add	sp, #16
 8004bf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        dmp_enable_gyro_cal(0);
 8004bf6:	f7ff fee1 	bl	80049bc <dmp_enable_gyro_cal>
 8004bfa:	e78a      	b.n	8004b12 <dmp_enable_feature+0xb2>
            tmp[0] = DINAC0;
 8004bfc:	23b0      	movs	r3, #176	; 0xb0
 8004bfe:	f88d 3004 	strb.w	r3, [sp, #4]
            tmp[1] = DINA80;
 8004c02:	2380      	movs	r3, #128	; 0x80
 8004c04:	f88d 3005 	strb.w	r3, [sp, #5]
            tmp[2] = DINAC2;
 8004c08:	23b4      	movs	r3, #180	; 0xb4
 8004c0a:	f88d 3006 	strb.w	r3, [sp, #6]
            tmp[3] = DINA90;
 8004c0e:	2390      	movs	r3, #144	; 0x90
 8004c10:	e78e      	b.n	8004b30 <dmp_enable_feature+0xd0>
        tmp[0] = 0xD8;
 8004c12:	23d8      	movs	r3, #216	; 0xd8
        mpu_write_mem(CFG_20, 1, tmp);
 8004c14:	aa01      	add	r2, sp, #4
 8004c16:	2101      	movs	r1, #1
 8004c18:	f44f 600b 	mov.w	r0, #2224	; 0x8b0
        tmp[0] = 0xD8;
 8004c1c:	f88d 3004 	strb.w	r3, [sp, #4]
        mpu_write_mem(CFG_20, 1, tmp);
 8004c20:	f7ff fba8 	bl	8004374 <mpu_write_mem>
 8004c24:	e7b2      	b.n	8004b8c <dmp_enable_feature+0x12c>
        dmp.packet_length += 6;
 8004c26:	2206      	movs	r2, #6
 8004c28:	73aa      	strb	r2, [r5, #14]
 8004c2a:	e7d0      	b.n	8004bce <dmp_enable_feature+0x16e>
 8004c2c:	02cae309 	.word	0x02cae309
 8004c30:	20000560 	.word	0x20000560

08004c34 <dmp_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat,
    unsigned long *timestamp, short *sensors, unsigned char *more)
{
 8004c34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c38:	b089      	sub	sp, #36	; 0x24
     * cache this value and save some cycles.
     */
    sensors[0] = 0;

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 8004c3a:	f8df b144 	ldr.w	fp, [pc, #324]	; 8004d80 <dmp_read_fifo+0x14c>
{
 8004c3e:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8004c40:	4698      	mov	r8, r3
    sensors[0] = 0;
 8004c42:	2300      	movs	r3, #0
{
 8004c44:	4606      	mov	r6, r0
 8004c46:	460f      	mov	r7, r1
 8004c48:	4691      	mov	r9, r2
    sensors[0] = 0;
 8004c4a:	8023      	strh	r3, [r4, #0]
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 8004c4c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004c4e:	f89b 000e 	ldrb.w	r0, [fp, #14]
 8004c52:	4669      	mov	r1, sp
 8004c54:	f7ff f80c 	bl	8003c70 <mpu_read_fifo_stream>
 8004c58:	46da      	mov	sl, fp
 8004c5a:	4605      	mov	r5, r0
 8004c5c:	bb30      	cbnz	r0, 8004cac <dmp_read_fifo+0x78>
        return -1;

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT)) {
 8004c5e:	f8bb 100a 	ldrh.w	r1, [fp, #10]
 8004c62:	f011 0f14 	tst.w	r1, #20
 8004c66:	f000 8088 	beq.w	8004d7a <dmp_read_fifo+0x146>
 8004c6a:	9801      	ldr	r0, [sp, #4]
 8004c6c:	9b00      	ldr	r3, [sp, #0]
 8004c6e:	9a02      	ldr	r2, [sp, #8]
 8004c70:	ba00      	rev	r0, r0
 8004c72:	fa93 fe83 	rev.w	lr, r3
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
            ((long)fifo_data[2] << 8) | fifo_data[3];
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004c76:	f8c9 0004 	str.w	r0, [r9, #4]
 8004c7a:	9b03      	ldr	r3, [sp, #12]
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8004c7c:	f8c9 e000 	str.w	lr, [r9]
         */
        quat_q14[0] = quat[0] >> 16;
        quat_q14[1] = quat[1] >> 16;
        quat_q14[2] = quat[2] >> 16;
        quat_q14[3] = quat[3] >> 16;
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8004c80:	fb10 f030 	smultt	r0, r0, r0
 8004c84:	ba12      	rev	r2, r2
 8004c86:	fb1e 003e 	smlatt	r0, lr, lr, r0
 8004c8a:	ba1b      	rev	r3, r3
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8004c8c:	f8c9 2008 	str.w	r2, [r9, #8]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8004c90:	fb12 0232 	smlatt	r2, r2, r2, r0
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8004c94:	f8c9 300c 	str.w	r3, [r9, #12]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8004c98:	fb13 2333 	smlatt	r3, r3, r3, r2
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 8004c9c:	f103 4371 	add.w	r3, r3, #4043309056	; 0xf1000000
 8004ca0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004ca4:	d905      	bls.n	8004cb2 <dmp_read_fifo+0x7e>
            (quat_mag_sq > QUAT_MAG_SQ_MAX)) {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 8004ca6:	f7fe fe2b 	bl	8003900 <mpu_reset_fifo>
            sensors[0] = 0;
 8004caa:	8025      	strh	r5, [r4, #0]
        return -1;
 8004cac:	f04f 35ff 	mov.w	r5, #4294967295
 8004cb0:	e05f      	b.n	8004d72 <dmp_read_fifo+0x13e>
            return -1;
        }
        sensors[0] |= INV_WXYZ_QUAT;
 8004cb2:	8823      	ldrh	r3, [r4, #0]
 8004cb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cb8:	8023      	strh	r3, [r4, #0]
        ii += 16;
 8004cba:	2310      	movs	r3, #16
#endif
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8004cbc:	0648      	lsls	r0, r1, #25
 8004cbe:	d51c      	bpl.n	8004cfa <dmp_read_fifo+0xc6>
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8004cc0:	aa08      	add	r2, sp, #32
 8004cc2:	441a      	add	r2, r3
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
        ii += 6;
 8004cc4:	3306      	adds	r3, #6
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8004cc6:	f812 ec20 	ldrb.w	lr, [r2, #-32]
 8004cca:	f812 0c1f 	ldrb.w	r0, [r2, #-31]
 8004cce:	ea40 200e 	orr.w	r0, r0, lr, lsl #8
 8004cd2:	8038      	strh	r0, [r7, #0]
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 8004cd4:	f812 ec1e 	ldrb.w	lr, [r2, #-30]
 8004cd8:	f812 0c1d 	ldrb.w	r0, [r2, #-29]
 8004cdc:	ea40 200e 	orr.w	r0, r0, lr, lsl #8
 8004ce0:	8078      	strh	r0, [r7, #2]
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 8004ce2:	f812 0c1c 	ldrb.w	r0, [r2, #-28]
 8004ce6:	f812 2c1b 	ldrb.w	r2, [r2, #-27]
 8004cea:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8004cee:	80ba      	strh	r2, [r7, #4]
        sensors[0] |= INV_XYZ_ACCEL;
 8004cf0:	8822      	ldrh	r2, [r4, #0]
 8004cf2:	f042 0208 	orr.w	r2, r2, #8
        ii += 6;
 8004cf6:	b2db      	uxtb	r3, r3
        sensors[0] |= INV_XYZ_ACCEL;
 8004cf8:	8022      	strh	r2, [r4, #0]
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004cfa:	f411 7fc0 	tst.w	r1, #384	; 0x180
 8004cfe:	d01c      	beq.n	8004d3a <dmp_read_fifo+0x106>
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8004d00:	aa08      	add	r2, sp, #32
 8004d02:	441a      	add	r2, r3
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
        ii += 6;
 8004d04:	3306      	adds	r3, #6
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8004d06:	f812 7c20 	ldrb.w	r7, [r2, #-32]
 8004d0a:	f812 0c1f 	ldrb.w	r0, [r2, #-31]
 8004d0e:	ea40 2007 	orr.w	r0, r0, r7, lsl #8
 8004d12:	8030      	strh	r0, [r6, #0]
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 8004d14:	f812 7c1e 	ldrb.w	r7, [r2, #-30]
 8004d18:	f812 0c1d 	ldrb.w	r0, [r2, #-29]
 8004d1c:	ea40 2007 	orr.w	r0, r0, r7, lsl #8
 8004d20:	8070      	strh	r0, [r6, #2]
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 8004d22:	f812 0c1c 	ldrb.w	r0, [r2, #-28]
 8004d26:	f812 2c1b 	ldrb.w	r2, [r2, #-27]
 8004d2a:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8004d2e:	80b2      	strh	r2, [r6, #4]
        sensors[0] |= INV_XYZ_GYRO;
 8004d30:	8822      	ldrh	r2, [r4, #0]
 8004d32:	f042 0270 	orr.w	r2, r2, #112	; 0x70
        ii += 6;
 8004d36:	b2db      	uxtb	r3, r3
        sensors[0] |= INV_XYZ_GYRO;
 8004d38:	8022      	strh	r2, [r4, #0]
    }

    /* Gesture data is at the end of the DMP packet. Parse it and call
     * the gesture callbacks (if registered).
     */
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004d3a:	0789      	lsls	r1, r1, #30
 8004d3c:	d016      	beq.n	8004d6c <dmp_read_fifo+0x138>
        decode_gesture(fifo_data + ii);
 8004d3e:	eb0d 0403 	add.w	r4, sp, r3
    if (gesture[1] & INT_SRC_TAP) {
 8004d42:	7863      	ldrb	r3, [r4, #1]
    android_orient = gesture[3] & 0xC0;
 8004d44:	78e6      	ldrb	r6, [r4, #3]
    if (gesture[1] & INT_SRC_TAP) {
 8004d46:	07da      	lsls	r2, r3, #31
 8004d48:	d508      	bpl.n	8004d5c <dmp_read_fifo+0x128>
        if (dmp.tap_cb)
 8004d4a:	f8da 3000 	ldr.w	r3, [sl]
 8004d4e:	b12b      	cbz	r3, 8004d5c <dmp_read_fifo+0x128>
        count = (tap % 8) + 1;
 8004d50:	f006 0107 	and.w	r1, r6, #7
            dmp.tap_cb(direction, count);
 8004d54:	3101      	adds	r1, #1
 8004d56:	f3c6 00c2 	ubfx	r0, r6, #3, #3
 8004d5a:	4798      	blx	r3
    if (gesture[1] & INT_SRC_ANDROID_ORIENT) {
 8004d5c:	7863      	ldrb	r3, [r4, #1]
 8004d5e:	071b      	lsls	r3, r3, #28
 8004d60:	d504      	bpl.n	8004d6c <dmp_read_fifo+0x138>
        if (dmp.android_orient_cb)
 8004d62:	f8da 3004 	ldr.w	r3, [sl, #4]
 8004d66:	b10b      	cbz	r3, 8004d6c <dmp_read_fifo+0x138>
            dmp.android_orient_cb(android_orient >> 6);
 8004d68:	09b0      	lsrs	r0, r6, #6
 8004d6a:	4798      	blx	r3

    get_ms(timestamp);
 8004d6c:	4640      	mov	r0, r8
 8004d6e:	f003 fd07 	bl	8008780 <mpu9255_get_ms>
    return 0;
}
 8004d72:	4628      	mov	r0, r5
 8004d74:	b009      	add	sp, #36	; 0x24
 8004d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    unsigned char ii = 0;
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	e79e      	b.n	8004cbc <dmp_read_fifo+0x88>
 8004d7e:	bf00      	nop
 8004d80:	20000560 	.word	0x20000560

08004d84 <dmp_register_tap_cb>:
 *  @param[in]  func    Callback function.
 *  @return     0 if successful.
 */
int dmp_register_tap_cb(void (*func)(unsigned char, unsigned char))
{
    dmp.tap_cb = func;
 8004d84:	4b01      	ldr	r3, [pc, #4]	; (8004d8c <dmp_register_tap_cb+0x8>)
 8004d86:	6018      	str	r0, [r3, #0]
    return 0;
}
 8004d88:	2000      	movs	r0, #0
 8004d8a:	4770      	bx	lr
 8004d8c:	20000560 	.word	0x20000560

08004d90 <dmp_register_android_orient_cb>:
 *  @param[in]  func    Callback function.
 *  @return     0 if successful.
 */
int dmp_register_android_orient_cb(void (*func)(unsigned char))
{
    dmp.android_orient_cb = func;
 8004d90:	4b01      	ldr	r3, [pc, #4]	; (8004d98 <dmp_register_android_orient_cb+0x8>)
 8004d92:	6058      	str	r0, [r3, #4]
    return 0;
}
 8004d94:	2000      	movs	r0, #0
 8004d96:	4770      	bx	lr
 8004d98:	20000560 	.word	0x20000560

08004d9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004d9c:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8004d9e:	4b08      	ldr	r3, [pc, #32]	; (8004dc0 <HAL_InitTick+0x24>)
{
 8004da0:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8004da2:	6818      	ldr	r0, [r3, #0]
 8004da4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004da8:	fbb0 f0f3 	udiv	r0, r0, r3
 8004dac:	f000 f892 	bl	8004ed4 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8004db0:	2200      	movs	r2, #0
 8004db2:	4621      	mov	r1, r4
 8004db4:	f04f 30ff 	mov.w	r0, #4294967295
 8004db8:	f000 f84c 	bl	8004e54 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8004dbc:	2000      	movs	r0, #0
 8004dbe:	bd10      	pop	{r4, pc}
 8004dc0:	200000f8 	.word	0x200000f8

08004dc4 <HAL_Init>:
{
 8004dc4:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004dc6:	2003      	movs	r0, #3
 8004dc8:	f000 f832 	bl	8004e30 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8004dcc:	2000      	movs	r0, #0
 8004dce:	f7ff ffe5 	bl	8004d9c <HAL_InitTick>
  HAL_MspInit();
 8004dd2:	f006 fd6b 	bl	800b8ac <HAL_MspInit>
}
 8004dd6:	2000      	movs	r0, #0
 8004dd8:	bd08      	pop	{r3, pc}
	...

08004ddc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8004ddc:	4a02      	ldr	r2, [pc, #8]	; (8004de8 <HAL_IncTick+0xc>)
 8004dde:	6813      	ldr	r3, [r2, #0]
 8004de0:	3301      	adds	r3, #1
 8004de2:	6013      	str	r3, [r2, #0]
 8004de4:	4770      	bx	lr
 8004de6:	bf00      	nop
 8004de8:	20008984 	.word	0x20008984

08004dec <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004dec:	4b01      	ldr	r3, [pc, #4]	; (8004df4 <HAL_GetTick+0x8>)
 8004dee:	6818      	ldr	r0, [r3, #0]
}
 8004df0:	4770      	bx	lr
 8004df2:	bf00      	nop
 8004df4:	20008984 	.word	0x20008984

08004df8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004df8:	b538      	push	{r3, r4, r5, lr}
 8004dfa:	4604      	mov	r4, r0
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 8004dfc:	f7ff fff6 	bl	8004dec <HAL_GetTick>
 8004e00:	4605      	mov	r5, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8004e02:	f7ff fff3 	bl	8004dec <HAL_GetTick>
 8004e06:	1b40      	subs	r0, r0, r5
 8004e08:	42a0      	cmp	r0, r4
 8004e0a:	d3fa      	bcc.n	8004e02 <HAL_Delay+0xa>
  {
  }
}
 8004e0c:	bd38      	pop	{r3, r4, r5, pc}
	...

08004e10 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8004e10:	4a02      	ldr	r2, [pc, #8]	; (8004e1c <HAL_SuspendTick+0xc>)
 8004e12:	6813      	ldr	r3, [r2, #0]
 8004e14:	f023 0302 	bic.w	r3, r3, #2
 8004e18:	6013      	str	r3, [r2, #0]
 8004e1a:	4770      	bx	lr
 8004e1c:	e000e010 	.word	0xe000e010

08004e20 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8004e20:	4a02      	ldr	r2, [pc, #8]	; (8004e2c <HAL_ResumeTick+0xc>)
 8004e22:	6813      	ldr	r3, [r2, #0]
 8004e24:	f043 0302 	orr.w	r3, r3, #2
 8004e28:	6013      	str	r3, [r2, #0]
 8004e2a:	4770      	bx	lr
 8004e2c:	e000e010 	.word	0xe000e010

08004e30 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004e30:	4a07      	ldr	r2, [pc, #28]	; (8004e50 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8004e32:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004e34:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004e38:	041b      	lsls	r3, r3, #16
 8004e3a:	0c1b      	lsrs	r3, r3, #16
 8004e3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8004e40:	0200      	lsls	r0, r0, #8
 8004e42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e46:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8004e4a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8004e4c:	60d3      	str	r3, [r2, #12]
 8004e4e:	4770      	bx	lr
 8004e50:	e000ed00 	.word	0xe000ed00

08004e54 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e54:	4b17      	ldr	r3, [pc, #92]	; (8004eb4 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e56:	b530      	push	{r4, r5, lr}
 8004e58:	68dc      	ldr	r4, [r3, #12]
 8004e5a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e5e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e62:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e64:	2b04      	cmp	r3, #4
 8004e66:	bf28      	it	cs
 8004e68:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e6a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e6c:	f04f 0501 	mov.w	r5, #1
 8004e70:	fa05 f303 	lsl.w	r3, r5, r3
 8004e74:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e78:	bf8c      	ite	hi
 8004e7a:	3c03      	subhi	r4, #3
 8004e7c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e7e:	4019      	ands	r1, r3
 8004e80:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e82:	fa05 f404 	lsl.w	r4, r5, r4
 8004e86:	3c01      	subs	r4, #1
 8004e88:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8004e8a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e8c:	ea42 0201 	orr.w	r2, r2, r1
 8004e90:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e94:	bfaf      	iteee	ge
 8004e96:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e9a:	f000 000f 	andlt.w	r0, r0, #15
 8004e9e:	4b06      	ldrlt	r3, [pc, #24]	; (8004eb8 <HAL_NVIC_SetPriority+0x64>)
 8004ea0:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ea2:	bfa5      	ittet	ge
 8004ea4:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8004ea8:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004eaa:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004eac:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8004eb0:	bd30      	pop	{r4, r5, pc}
 8004eb2:	bf00      	nop
 8004eb4:	e000ed00 	.word	0xe000ed00
 8004eb8:	e000ed14 	.word	0xe000ed14

08004ebc <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8004ebc:	0942      	lsrs	r2, r0, #5
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	f000 001f 	and.w	r0, r0, #31
 8004ec4:	fa03 f000 	lsl.w	r0, r3, r0
 8004ec8:	4b01      	ldr	r3, [pc, #4]	; (8004ed0 <HAL_NVIC_EnableIRQ+0x14>)
 8004eca:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8004ece:	4770      	bx	lr
 8004ed0:	e000e100 	.word	0xe000e100

08004ed4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ed4:	3801      	subs	r0, #1
 8004ed6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8004eda:	d20a      	bcs.n	8004ef2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004edc:	4b06      	ldr	r3, [pc, #24]	; (8004ef8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ede:	4a07      	ldr	r2, [pc, #28]	; (8004efc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004ee0:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ee2:	21f0      	movs	r1, #240	; 0xf0
 8004ee4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004ee8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004eea:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004eec:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004eee:	601a      	str	r2, [r3, #0]
 8004ef0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8004ef2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8004ef4:	4770      	bx	lr
 8004ef6:	bf00      	nop
 8004ef8:	e000e010 	.word	0xe000e010
 8004efc:	e000ed00 	.word	0xe000ed00

08004f00 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8004f00:	4770      	bx	lr

08004f02 <HAL_SYSTICK_IRQHandler>:
{
 8004f02:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8004f04:	f7ff fffc 	bl	8004f00 <HAL_SYSTICK_Callback>
 8004f08:	bd08      	pop	{r3, pc}
	...

08004f0c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004f0c:	b530      	push	{r4, r5, lr}
  uint32_t tmp = 0;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004f0e:	2800      	cmp	r0, #0
 8004f10:	d05b      	beq.n	8004fca <HAL_DMA_Init+0xbe>
  {
    assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
  }
  
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004f12:	6801      	ldr	r1, [r0, #0]
 8004f14:	4b2e      	ldr	r3, [pc, #184]	; (8004fd0 <HAL_DMA_Init+0xc4>)
 8004f16:	4299      	cmp	r1, r3
 8004f18:	f04f 0414 	mov.w	r4, #20
 8004f1c:	d841      	bhi.n	8004fa2 <HAL_DMA_Init+0x96>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004f1e:	4a2d      	ldr	r2, [pc, #180]	; (8004fd4 <HAL_DMA_Init+0xc8>)
 8004f20:	440a      	add	r2, r1
 8004f22:	fbb2 f2f4 	udiv	r2, r2, r4
 8004f26:	0092      	lsls	r2, r2, #2
 8004f28:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004f2a:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
 8004f2e:	6403      	str	r3, [r0, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004f30:	2302      	movs	r3, #2
 8004f32:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004f36:	6884      	ldr	r4, [r0, #8]
 8004f38:	68c3      	ldr	r3, [r0, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f3a:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 8004f3c:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 8004f3e:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f40:	432b      	orrs	r3, r5
 8004f42:	6945      	ldr	r5, [r0, #20]
 8004f44:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f46:	6985      	ldr	r5, [r0, #24]
 8004f48:	432b      	orrs	r3, r5
 8004f4a:	69c5      	ldr	r5, [r0, #28]
 8004f4c:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f4e:	6a05      	ldr	r5, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004f50:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8004f54:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f58:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 8004f5a:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8004f5c:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
  hdma->Instance->CCR = tmp;
 8004f60:	600b      	str	r3, [r1, #0]
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8004f62:	d011      	beq.n	8004f88 <HAL_DMA_Init+0x7c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8004f64:	4b1c      	ldr	r3, [pc, #112]	; (8004fd8 <HAL_DMA_Init+0xcc>)
 8004f66:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8004f68:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	f04f 030f 	mov.w	r3, #15
 8004f70:	d11f      	bne.n	8004fb2 <HAL_DMA_Init+0xa6>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << hdma->ChannelIndex);
 8004f72:	491a      	ldr	r1, [pc, #104]	; (8004fdc <HAL_DMA_Init+0xd0>)
 8004f74:	680a      	ldr	r2, [r1, #0]
 8004f76:	40a3      	lsls	r3, r4
 8004f78:	ea22 0303 	bic.w	r3, r2, r3
 8004f7c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex)); 
 8004f7e:	6842      	ldr	r2, [r0, #4]
 8004f80:	680b      	ldr	r3, [r1, #0]
 8004f82:	40a2      	lsls	r2, r4
 8004f84:	431a      	orrs	r2, r3
 8004f86:	600a      	str	r2, [r1, #0]
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex)); 
    }
  }

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8004f88:	2300      	movs	r3, #0

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004f8a:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f8c:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->XferCpltCallback = NULL;
 8004f8e:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8004f90:	6303      	str	r3, [r0, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8004f92:	6343      	str	r3, [r0, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8004f94:	6383      	str	r3, [r0, #56]	; 0x38
  hdma->State  = HAL_DMA_STATE_READY;
 8004f96:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004f9a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  
  return HAL_OK;
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	bd30      	pop	{r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004fa2:	4b0f      	ldr	r3, [pc, #60]	; (8004fe0 <HAL_DMA_Init+0xd4>)
 8004fa4:	440b      	add	r3, r1
 8004fa6:	fbb3 f3f4 	udiv	r3, r3, r4
 8004faa:	009b      	lsls	r3, r3, #2
 8004fac:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004fae:	4b0d      	ldr	r3, [pc, #52]	; (8004fe4 <HAL_DMA_Init+0xd8>)
 8004fb0:	e7bd      	b.n	8004f2e <HAL_DMA_Init+0x22>
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << hdma->ChannelIndex);
 8004fb2:	490d      	ldr	r1, [pc, #52]	; (8004fe8 <HAL_DMA_Init+0xdc>)
 8004fb4:	680a      	ldr	r2, [r1, #0]
 8004fb6:	40a3      	lsls	r3, r4
 8004fb8:	ea22 0303 	bic.w	r3, r2, r3
 8004fbc:	600b      	str	r3, [r1, #0]
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex)); 
 8004fbe:	6843      	ldr	r3, [r0, #4]
 8004fc0:	680a      	ldr	r2, [r1, #0]
 8004fc2:	40a3      	lsls	r3, r4
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	600b      	str	r3, [r1, #0]
 8004fc8:	e7de      	b.n	8004f88 <HAL_DMA_Init+0x7c>
    return HAL_ERROR;
 8004fca:	2001      	movs	r0, #1
}
 8004fcc:	bd30      	pop	{r4, r5, pc}
 8004fce:	bf00      	nop
 8004fd0:	40020407 	.word	0x40020407
 8004fd4:	bffdfff8 	.word	0xbffdfff8
 8004fd8:	40020000 	.word	0x40020000
 8004fdc:	400200a8 	.word	0x400200a8
 8004fe0:	bffdfbf8 	.word	0xbffdfbf8
 8004fe4:	40020400 	.word	0x40020400
 8004fe8:	400204a8 	.word	0x400204a8

08004fec <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004fec:	b510      	push	{r4, lr}
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004fee:	2800      	cmp	r0, #0
 8004ff0:	d034      	beq.n	800505c <HAL_DMA_DeInit+0x70>
  
  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8004ff2:	6801      	ldr	r1, [r0, #0]
 8004ff4:	680b      	ldr	r3, [r1, #0]
 8004ff6:	f023 0301 	bic.w	r3, r3, #1
 8004ffa:	600b      	str	r3, [r1, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0;
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	600b      	str	r3, [r1, #0]

  /* Calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005000:	4b17      	ldr	r3, [pc, #92]	; (8005060 <HAL_DMA_DeInit+0x74>)
 8005002:	4299      	cmp	r1, r3
 8005004:	f04f 0414 	mov.w	r4, #20
 8005008:	d820      	bhi.n	800504c <HAL_DMA_DeInit+0x60>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800500a:	4a16      	ldr	r2, [pc, #88]	; (8005064 <HAL_DMA_DeInit+0x78>)
 800500c:	440a      	add	r2, r1
 800500e:	fbb2 f2f4 	udiv	r2, r2, r4
 8005012:	0092      	lsls	r2, r2, #2
 8005014:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005016:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
 800501a:	6403      	str	r3, [r0, #64]	; 0x40
  }
  

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800501c:	6c41      	ldr	r1, [r0, #68]	; 0x44
 800501e:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8005020:	2301      	movs	r3, #1
 8005022:	408b      	lsls	r3, r1
 8005024:	6053      	str	r3, [r2, #4]

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 8005026:	4b10      	ldr	r3, [pc, #64]	; (8005068 <HAL_DMA_DeInit+0x7c>)
 8005028:	429a      	cmp	r2, r3
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex)); 
 800502a:	bf0c      	ite	eq
 800502c:	4c0f      	ldreq	r4, [pc, #60]	; (800506c <HAL_DMA_DeInit+0x80>)
  }
  else  
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex)); 
 800502e:	4c10      	ldrne	r4, [pc, #64]	; (8005070 <HAL_DMA_DeInit+0x84>)
 8005030:	230f      	movs	r3, #15
 8005032:	6822      	ldr	r2, [r4, #0]
 8005034:	408b      	lsls	r3, r1
 8005036:	ea22 0303 	bic.w	r3, r2, r3
 800503a:	6023      	str	r3, [r4, #0]
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800503c:	2300      	movs	r3, #0
 800503e:	63c3      	str	r3, [r0, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005040:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State = HAL_DMA_STATE_RESET;
 8005044:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25

  return HAL_OK;
 8005048:	4618      	mov	r0, r3
 800504a:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800504c:	4b09      	ldr	r3, [pc, #36]	; (8005074 <HAL_DMA_DeInit+0x88>)
 800504e:	440b      	add	r3, r1
 8005050:	fbb3 f3f4 	udiv	r3, r3, r4
 8005054:	009b      	lsls	r3, r3, #2
 8005056:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005058:	4b07      	ldr	r3, [pc, #28]	; (8005078 <HAL_DMA_DeInit+0x8c>)
 800505a:	e7de      	b.n	800501a <HAL_DMA_DeInit+0x2e>
    return HAL_ERROR;
 800505c:	2001      	movs	r0, #1
}
 800505e:	bd10      	pop	{r4, pc}
 8005060:	40020407 	.word	0x40020407
 8005064:	bffdfff8 	.word	0xbffdfff8
 8005068:	40020000 	.word	0x40020000
 800506c:	400200a8 	.word	0x400200a8
 8005070:	400204a8 	.word	0x400204a8
 8005074:	bffdfbf8 	.word	0xbffdfbf8
 8005078:	40020400 	.word	0x40020400

0800507c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800507c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800507e:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 8005082:	2c01      	cmp	r4, #1
 8005084:	d036      	beq.n	80050f4 <HAL_DMA_Start_IT+0x78>
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005086:	f890 5025 	ldrb.w	r5, [r0, #37]	; 0x25
  __HAL_LOCK(hdma);
 800508a:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 800508c:	b2ed      	uxtb	r5, r5
 800508e:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 8005090:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
 8005094:	f04f 0600 	mov.w	r6, #0
 8005098:	f04f 0402 	mov.w	r4, #2
  if(HAL_DMA_STATE_READY == hdma->State)
 800509c:	d128      	bne.n	80050f0 <HAL_DMA_Start_IT+0x74>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800509e:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80050a2:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80050a4:	63c6      	str	r6, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 80050a6:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80050a8:	6c47      	ldr	r7, [r0, #68]	; 0x44
    __HAL_DMA_DISABLE(hdma);
 80050aa:	f026 0601 	bic.w	r6, r6, #1
 80050ae:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80050b0:	6c06      	ldr	r6, [r0, #64]	; 0x40
 80050b2:	40bd      	lsls	r5, r7
 80050b4:	6075      	str	r5, [r6, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80050b6:	6063      	str	r3, [r4, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80050b8:	6883      	ldr	r3, [r0, #8]
 80050ba:	6805      	ldr	r5, [r0, #0]
 80050bc:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 80050be:	6b03      	ldr	r3, [r0, #48]	; 0x30
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80050c0:	bf0b      	itete	eq
 80050c2:	60a2      	streq	r2, [r4, #8]
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80050c4:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80050c6:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80050c8:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 80050ca:	b14b      	cbz	r3, 80050e0 <HAL_DMA_Start_IT+0x64>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80050cc:	6823      	ldr	r3, [r4, #0]
 80050ce:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80050d2:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80050d4:	682b      	ldr	r3, [r5, #0]
 80050d6:	f043 0301 	orr.w	r3, r3, #1
 80050da:	602b      	str	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050dc:	2000      	movs	r0, #0
 80050de:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80050e0:	6823      	ldr	r3, [r4, #0]
 80050e2:	f023 0304 	bic.w	r3, r3, #4
 80050e6:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80050e8:	6823      	ldr	r3, [r4, #0]
 80050ea:	f043 030a 	orr.w	r3, r3, #10
 80050ee:	e7f0      	b.n	80050d2 <HAL_DMA_Start_IT+0x56>
    __HAL_UNLOCK(hdma); 
 80050f0:	f880 6024 	strb.w	r6, [r0, #36]	; 0x24
  __HAL_LOCK(hdma);
 80050f4:	2002      	movs	r0, #2
}
 80050f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080050f8 <HAL_DMA_Abort>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80050f8:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 80050fc:	2b02      	cmp	r3, #2
 80050fe:	d003      	beq.n	8005108 <HAL_DMA_Abort+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005100:	2304      	movs	r3, #4
 8005102:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8005104:	2001      	movs	r0, #1
 8005106:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005108:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800510a:	6c01      	ldr	r1, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	f022 020e 	bic.w	r2, r2, #14
 8005112:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	f022 0201 	bic.w	r2, r2, #1
 800511a:	601a      	str	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800511c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800511e:	2201      	movs	r2, #1
 8005120:	fa02 f303 	lsl.w	r3, r2, r3
 8005124:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);      
 8005126:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_READY;
 8005128:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);      
 800512c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  HAL_StatusTypeDef status = HAL_OK;
 8005130:	4618      	mov	r0, r3
}
 8005132:	4770      	bx	lr

08005134 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005134:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8005136:	6c42      	ldr	r2, [r0, #68]	; 0x44
  uint32_t source_it = hdma->Instance->CCR;
 8005138:	6803      	ldr	r3, [r0, #0]
{
 800513a:	b470      	push	{r4, r5, r6}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800513c:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800513e:	681d      	ldr	r5, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8005140:	2404      	movs	r4, #4
 8005142:	4094      	lsls	r4, r2
 8005144:	4226      	tst	r6, r4
 8005146:	d00e      	beq.n	8005166 <HAL_DMA_IRQHandler+0x32>
 8005148:	f015 0f04 	tst.w	r5, #4
 800514c:	d00b      	beq.n	8005166 <HAL_DMA_IRQHandler+0x32>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 800514e:	681a      	ldr	r2, [r3, #0]
 8005150:	0692      	lsls	r2, r2, #26
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005152:	bf5e      	ittt	pl
 8005154:	681a      	ldrpl	r2, [r3, #0]
 8005156:	f022 0204 	bicpl.w	r2, r2, #4
 800515a:	601a      	strpl	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 800515c:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << hdma->ChannelIndex);
 800515e:	604c      	str	r4, [r1, #4]
    if (hdma->XferErrorCallback != NULL)
 8005160:	b373      	cbz	r3, 80051c0 <HAL_DMA_IRQHandler+0x8c>
}
 8005162:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8005164:	4718      	bx	r3
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8005166:	2402      	movs	r4, #2
 8005168:	4094      	lsls	r4, r2
 800516a:	4226      	tst	r6, r4
 800516c:	d012      	beq.n	8005194 <HAL_DMA_IRQHandler+0x60>
 800516e:	f015 0f02 	tst.w	r5, #2
 8005172:	d00f      	beq.n	8005194 <HAL_DMA_IRQHandler+0x60>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	0695      	lsls	r5, r2, #26
 8005178:	d406      	bmi.n	8005188 <HAL_DMA_IRQHandler+0x54>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	f022 020a 	bic.w	r2, r2, #10
 8005180:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8005182:	2301      	movs	r3, #1
 8005184:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8005188:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << hdma->ChannelIndex);
 800518a:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 800518c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferCpltCallback != NULL)
 8005190:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8005192:	e7e5      	b.n	8005160 <HAL_DMA_IRQHandler+0x2c>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8005194:	2408      	movs	r4, #8
 8005196:	4094      	lsls	r4, r2
 8005198:	4234      	tst	r4, r6
 800519a:	d011      	beq.n	80051c0 <HAL_DMA_IRQHandler+0x8c>
 800519c:	072c      	lsls	r4, r5, #28
 800519e:	d50f      	bpl.n	80051c0 <HAL_DMA_IRQHandler+0x8c>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80051a0:	681c      	ldr	r4, [r3, #0]
 80051a2:	f024 040e 	bic.w	r4, r4, #14
 80051a6:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80051a8:	2301      	movs	r3, #1
 80051aa:	fa03 f202 	lsl.w	r2, r3, r2
 80051ae:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80051b0:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80051b2:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80051b6:	2300      	movs	r3, #0
 80051b8:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 80051bc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80051be:	e7cf      	b.n	8005160 <HAL_DMA_IRQHandler+0x2c>
}
 80051c0:	bc70      	pop	{r4, r5, r6}
 80051c2:	4770      	bx	lr

080051c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80051c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051c8:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80051ca:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051cc:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005378 <HAL_GPIO_Init+0x1b4>
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80051d0:	4c67      	ldr	r4, [pc, #412]	; (8005370 <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != RESET)
 80051d2:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00;
 80051d4:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 80051d6:	9a01      	ldr	r2, [sp, #4]
 80051d8:	40da      	lsrs	r2, r3
 80051da:	d102      	bne.n	80051e2 <HAL_GPIO_Init+0x1e>
      }
    }
    
    position++;
  }
}
 80051dc:	b005      	add	sp, #20
 80051de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80051e2:	2601      	movs	r6, #1
    if(iocurrent)
 80051e4:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80051e6:	409e      	lsls	r6, r3
    if(iocurrent)
 80051e8:	ea12 0e06 	ands.w	lr, r2, r6
 80051ec:	f000 80b1 	beq.w	8005352 <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80051f0:	684a      	ldr	r2, [r1, #4]
 80051f2:	f022 0710 	bic.w	r7, r2, #16
 80051f6:	2f02      	cmp	r7, #2
 80051f8:	d116      	bne.n	8005228 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3];
 80051fa:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 80051fe:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005202:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8005206:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800520a:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 800520e:	f04f 0c0f 	mov.w	ip, #15
 8005212:	fa0c fc0a 	lsl.w	ip, ip, sl
 8005216:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800521a:	690d      	ldr	r5, [r1, #16]
 800521c:	fa05 f50a 	lsl.w	r5, r5, sl
 8005220:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3] = temp;
 8005224:	f8c9 5020 	str.w	r5, [r9, #32]
 8005228:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 800522c:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 800522e:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8005232:	fa05 f50c 	lsl.w	r5, r5, ip
 8005236:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005238:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 800523c:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005240:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005244:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005246:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800524a:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 800524c:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005250:	d811      	bhi.n	8005276 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8005252:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 8005254:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2));
 8005258:	68cf      	ldr	r7, [r1, #12]
 800525a:	fa07 f70c 	lsl.w	r7, r7, ip
 800525e:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 8005262:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8005264:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005266:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800526a:	f3c2 1700 	ubfx	r7, r2, #4, #1
 800526e:	409f      	lsls	r7, r3
 8005270:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 8005274:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8005276:	f1ba 0f03 	cmp.w	sl, #3
 800527a:	d107      	bne.n	800528c <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 800527c:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800527e:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8005282:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 8005286:	409f      	lsls	r7, r3
 8005288:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 800528a:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 800528c:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 800528e:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8005290:	688e      	ldr	r6, [r1, #8]
 8005292:	fa06 f60c 	lsl.w	r6, r6, ip
 8005296:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 8005298:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800529a:	00d5      	lsls	r5, r2, #3
 800529c:	d559      	bpl.n	8005352 <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800529e:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 80052a2:	f045 0501 	orr.w	r5, r5, #1
 80052a6:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 80052aa:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 80052ae:	f023 0603 	bic.w	r6, r3, #3
 80052b2:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80052b6:	f005 0501 	and.w	r5, r5, #1
 80052ba:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 80052be:	9503      	str	r5, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80052c0:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80052c4:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 80052c6:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80052c8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80052cc:	270f      	movs	r7, #15
 80052ce:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 80052d2:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80052d6:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 80052da:	d03c      	beq.n	8005356 <HAL_GPIO_Init+0x192>
 80052dc:	4d25      	ldr	r5, [pc, #148]	; (8005374 <HAL_GPIO_Init+0x1b0>)
 80052de:	42a8      	cmp	r0, r5
 80052e0:	d03b      	beq.n	800535a <HAL_GPIO_Init+0x196>
 80052e2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80052e6:	42a8      	cmp	r0, r5
 80052e8:	d039      	beq.n	800535e <HAL_GPIO_Init+0x19a>
 80052ea:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80052ee:	42a8      	cmp	r0, r5
 80052f0:	d037      	beq.n	8005362 <HAL_GPIO_Init+0x19e>
 80052f2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80052f6:	42a8      	cmp	r0, r5
 80052f8:	d035      	beq.n	8005366 <HAL_GPIO_Init+0x1a2>
 80052fa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80052fe:	42a8      	cmp	r0, r5
 8005300:	d033      	beq.n	800536a <HAL_GPIO_Init+0x1a6>
 8005302:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005306:	42a8      	cmp	r0, r5
 8005308:	bf14      	ite	ne
 800530a:	2507      	movne	r5, #7
 800530c:	2506      	moveq	r5, #6
 800530e:	fa05 f50c 	lsl.w	r5, r5, ip
 8005312:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 8005314:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 8005316:	6825      	ldr	r5, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8005318:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800531c:	03d7      	lsls	r7, r2, #15
        temp &= ~((uint32_t)iocurrent);
 800531e:	bf54      	ite	pl
 8005320:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8005322:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 8005326:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 8005328:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800532a:	0397      	lsls	r7, r2, #14
        temp &= ~((uint32_t)iocurrent);
 800532c:	bf54      	ite	pl
 800532e:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8005330:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 8005334:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 8005336:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005338:	02d7      	lsls	r7, r2, #11
        temp &= ~((uint32_t)iocurrent);
 800533a:	bf54      	ite	pl
 800533c:	4035      	andpl	r5, r6
          temp |= iocurrent;
 800533e:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 8005342:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8005344:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005346:	0292      	lsls	r2, r2, #10
        temp &= ~((uint32_t)iocurrent);
 8005348:	bf54      	ite	pl
 800534a:	4035      	andpl	r5, r6
          temp |= iocurrent;
 800534c:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 8005350:	60e5      	str	r5, [r4, #12]
    position++;
 8005352:	3301      	adds	r3, #1
 8005354:	e73f      	b.n	80051d6 <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8005356:	2500      	movs	r5, #0
 8005358:	e7d9      	b.n	800530e <HAL_GPIO_Init+0x14a>
 800535a:	2501      	movs	r5, #1
 800535c:	e7d7      	b.n	800530e <HAL_GPIO_Init+0x14a>
 800535e:	2502      	movs	r5, #2
 8005360:	e7d5      	b.n	800530e <HAL_GPIO_Init+0x14a>
 8005362:	2503      	movs	r5, #3
 8005364:	e7d3      	b.n	800530e <HAL_GPIO_Init+0x14a>
 8005366:	2504      	movs	r5, #4
 8005368:	e7d1      	b.n	800530e <HAL_GPIO_Init+0x14a>
 800536a:	2505      	movs	r5, #5
 800536c:	e7cf      	b.n	800530e <HAL_GPIO_Init+0x14a>
 800536e:	bf00      	nop
 8005370:	40010400 	.word	0x40010400
 8005374:	48000400 	.word	0x48000400
 8005378:	40021000 	.word	0x40021000

0800537c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800537c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t index = 0U;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8005380:	4604      	mov	r4, r0
{
 8005382:	b08a      	sub	sp, #40	; 0x28
  if(hpcd == NULL)
 8005384:	2800      	cmp	r0, #0
 8005386:	d07c      	beq.n	8005482 <HAL_PCD_Init+0x106>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
  
  if(hpcd->State == HAL_PCD_STATE_RESET)
 8005388:	f890 3385 	ldrb.w	r3, [r0, #901]	; 0x385
 800538c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005390:	b91b      	cbnz	r3, 800539a <HAL_PCD_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005392:	f880 2384 	strb.w	r2, [r0, #900]	; 0x384

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005396:	f006 fc4b 	bl	800bc30 <HAL_PCD_MspInit>
  }

  hpcd->State = HAL_PCD_STATE_BUSY;

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800539a:	4625      	mov	r5, r4
  hpcd->State = HAL_PCD_STATE_BUSY;
 800539c:	2303      	movs	r3, #3
  __HAL_PCD_DISABLE(hpcd);
 800539e:	f855 0b10 	ldr.w	r0, [r5], #16
  hpcd->State = HAL_PCD_STATE_BUSY;
 80053a2:	f884 3385 	strb.w	r3, [r4, #901]	; 0x385
  __HAL_PCD_DISABLE(hpcd);
 80053a6:	f002 fda6 	bl	8007ef6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 80053aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80053ac:	466e      	mov	r6, sp
 80053ae:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80053b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80053b2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80053b4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80053b8:	e886 0003 	stmia.w	r6, {r0, r1}
 80053bc:	f104 0804 	add.w	r8, r4, #4
 80053c0:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 80053c4:	6820      	ldr	r0, [r4, #0]
 80053c6:	f002 fd7c 	bl	8007ec2 <USB_CoreInit>

  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 80053ca:	2100      	movs	r1, #0
 80053cc:	6820      	ldr	r0, [r4, #0]
 80053ce:	f002 fd98 	bl	8007f02 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 80053d2:	2200      	movs	r2, #0
 80053d4:	6860      	ldr	r0, [r4, #4]
 80053d6:	f104 033c 	add.w	r3, r4, #60	; 0x3c
 80053da:	f104 0510 	add.w	r5, r4, #16
  {
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1;
 80053de:	2601      	movs	r6, #1
    hpcd->IN_ep[index].num = index;
    hpcd->IN_ep[index].tx_fifo_num = index;
    /* Control until ep is activated */
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 80053e0:	4611      	mov	r1, r2
  for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 80053e2:	4282      	cmp	r2, r0
 80053e4:	f103 031c 	add.w	r3, r3, #28
 80053e8:	d13b      	bne.n	8005462 <HAL_PCD_Init+0xe6>
 80053ea:	2200      	movs	r2, #0
 80053ec:	4623      	mov	r3, r4
    hpcd->IN_ep[index].xfer_len = 0;
  }
  
  for (index = 0; index < 15 ; index++)
  {
    hpcd->OUT_ep[index].is_in = 0;
 80053ee:	4617      	mov	r7, r2
    hpcd->OUT_ep[index].num = index;
 80053f0:	f883 21e0 	strb.w	r2, [r3, #480]	; 0x1e0
    hpcd->IN_ep[index].tx_fifo_num = index;
 80053f4:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  for (index = 0; index < 15 ; index++)
 80053f8:	3201      	adds	r2, #1
 80053fa:	2a0f      	cmp	r2, #15
    hpcd->OUT_ep[index].is_in = 0;
 80053fc:	f883 71e1 	strb.w	r7, [r3, #481]	; 0x1e1
    /* Control until ep is activated */
    hpcd->OUT_ep[index].type = EP_TYPE_CTRL;
 8005400:	f883 71e3 	strb.w	r7, [r3, #483]	; 0x1e3
    hpcd->OUT_ep[index].maxpacket = 0;
 8005404:	f8c3 71e8 	str.w	r7, [r3, #488]	; 0x1e8
    hpcd->OUT_ep[index].xfer_buff = 0;
 8005408:	f8c3 71ec 	str.w	r7, [r3, #492]	; 0x1ec
    hpcd->OUT_ep[index].xfer_len = 0;
 800540c:	f8c3 71f4 	str.w	r7, [r3, #500]	; 0x1f4
 8005410:	f103 031c 	add.w	r3, r3, #28
  for (index = 0; index < 15 ; index++)
 8005414:	d1ec      	bne.n	80053f0 <HAL_PCD_Init+0x74>
  }

  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
 8005416:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005418:	466e      	mov	r6, sp
 800541a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800541c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800541e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8005420:	e895 0003 	ldmia.w	r5, {r0, r1}
 8005424:	e886 0003 	stmia.w	r6, {r0, r1}
 8005428:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 800542c:	6820      	ldr	r0, [r4, #0]
 800542e:	f002 fd7f 	bl	8007f30 <USB_DevInit>

  hpcd->USB_Address = 0;
  
  hpcd->State= HAL_PCD_STATE_READY;
 8005432:	2301      	movs	r3, #1
  hpcd->USB_Address = 0;
 8005434:	f884 7038 	strb.w	r7, [r4, #56]	; 0x38
  hpcd->State= HAL_PCD_STATE_READY;
 8005438:	f884 3385 	strb.w	r3, [r4, #901]	; 0x385
  
   /* Activate LPM */
  if (hpcd->Init.lpm_enable ==1)
 800543c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800543e:	2b01      	cmp	r3, #1
 8005440:	d102      	bne.n	8005448 <HAL_PCD_Init+0xcc>
  {
    HAL_PCDEx_ActivateLPM(hpcd);
 8005442:	4620      	mov	r0, r4
 8005444:	f000 fcb3 	bl	8005dae <HAL_PCDEx_ActivateLPM>
  }  
  /* Activate Battery charging */
  if (hpcd->Init.battery_charging_enable ==1)
 8005448:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800544a:	2b01      	cmp	r3, #1
 800544c:	d102      	bne.n	8005454 <HAL_PCD_Init+0xd8>
  {
    HAL_PCDEx_ActivateBCD(hpcd);
 800544e:	4620      	mov	r0, r4
 8005450:	f000 fcc0 	bl	8005dd4 <HAL_PCDEx_ActivateBCD>
  }
  USB_DevDisconnect (hpcd->Instance);  
 8005454:	6820      	ldr	r0, [r4, #0]
 8005456:	f003 f84b 	bl	80084f0 <USB_DevDisconnect>
  return HAL_OK;
 800545a:	2000      	movs	r0, #0
}
 800545c:	b00a      	add	sp, #40	; 0x28
 800545e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hpcd->IN_ep[index].num = index;
 8005462:	f803 2c1c 	strb.w	r2, [r3, #-28]
    hpcd->IN_ep[index].tx_fifo_num = index;
 8005466:	f823 2c16 	strh.w	r2, [r3, #-22]
    hpcd->IN_ep[index].is_in = 1;
 800546a:	f803 6c1b 	strb.w	r6, [r3, #-27]
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 800546e:	f803 1c19 	strb.w	r1, [r3, #-25]
    hpcd->IN_ep[index].maxpacket =  0;
 8005472:	f843 1c14 	str.w	r1, [r3, #-20]
    hpcd->IN_ep[index].xfer_buff = 0;
 8005476:	f843 1c10 	str.w	r1, [r3, #-16]
    hpcd->IN_ep[index].xfer_len = 0;
 800547a:	f843 1c08 	str.w	r1, [r3, #-8]
  for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 800547e:	3201      	adds	r2, #1
 8005480:	e7af      	b.n	80053e2 <HAL_PCD_Init+0x66>
    return HAL_ERROR;
 8005482:	2001      	movs	r0, #1
 8005484:	e7ea      	b.n	800545c <HAL_PCD_Init+0xe0>

08005486 <HAL_PCD_Start>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
  __HAL_LOCK(hpcd); 
 8005486:	f890 3384 	ldrb.w	r3, [r0, #900]	; 0x384
 800548a:	2b01      	cmp	r3, #1
{ 
 800548c:	b510      	push	{r4, lr}
 800548e:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 8005490:	d00c      	beq.n	80054ac <HAL_PCD_Start+0x26>
 8005492:	2301      	movs	r3, #1
 8005494:	f880 3384 	strb.w	r3, [r0, #900]	; 0x384
  USB_DevConnect (hpcd->Instance);
 8005498:	6800      	ldr	r0, [r0, #0]
 800549a:	f003 f81d 	bl	80084d8 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800549e:	6820      	ldr	r0, [r4, #0]
 80054a0:	f002 fd23 	bl	8007eea <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd); 
 80054a4:	2000      	movs	r0, #0
 80054a6:	f884 0384 	strb.w	r0, [r4, #900]	; 0x384
  return HAL_OK;
 80054aa:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 80054ac:	2002      	movs	r0, #2
}
 80054ae:	bd10      	pop	{r4, pc}

080054b0 <HAL_PCD_Stop>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{ 
  __HAL_LOCK(hpcd); 
 80054b0:	f890 3384 	ldrb.w	r3, [r0, #900]	; 0x384
 80054b4:	2b01      	cmp	r3, #1
{ 
 80054b6:	b510      	push	{r4, lr}
 80054b8:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 80054ba:	d00f      	beq.n	80054dc <HAL_PCD_Stop+0x2c>
 80054bc:	2301      	movs	r3, #1
 80054be:	f880 3384 	strb.w	r3, [r0, #900]	; 0x384
  __HAL_PCD_DISABLE(hpcd);
 80054c2:	6800      	ldr	r0, [r0, #0]
 80054c4:	f002 fd17 	bl	8007ef6 <USB_DisableGlobalInt>
  USB_StopDevice(hpcd->Instance);
 80054c8:	6820      	ldr	r0, [r4, #0]
 80054ca:	f002 ffd4 	bl	8008476 <USB_StopDevice>
  USB_DevDisconnect (hpcd->Instance);
 80054ce:	6820      	ldr	r0, [r4, #0]
 80054d0:	f003 f80e 	bl	80084f0 <USB_DevDisconnect>
  __HAL_UNLOCK(hpcd); 
 80054d4:	2000      	movs	r0, #0
 80054d6:	f884 0384 	strb.w	r0, [r4, #900]	; 0x384
 80054da:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 80054dc:	2002      	movs	r0, #2
  return HAL_OK;
}
 80054de:	bd10      	pop	{r4, pc}

080054e0 <HAL_PCD_DeInit>:
{
 80054e0:	b510      	push	{r4, lr}
  if(hpcd == NULL)
 80054e2:	4604      	mov	r4, r0
 80054e4:	b158      	cbz	r0, 80054fe <HAL_PCD_DeInit+0x1e>
  hpcd->State = HAL_PCD_STATE_BUSY;
 80054e6:	2303      	movs	r3, #3
 80054e8:	f880 3385 	strb.w	r3, [r0, #901]	; 0x385
  HAL_PCD_Stop(hpcd);
 80054ec:	f7ff ffe0 	bl	80054b0 <HAL_PCD_Stop>
  HAL_PCD_MspDeInit(hpcd);
 80054f0:	4620      	mov	r0, r4
 80054f2:	f006 fbdb 	bl	800bcac <HAL_PCD_MspDeInit>
  hpcd->State = HAL_PCD_STATE_RESET; 
 80054f6:	2000      	movs	r0, #0
 80054f8:	f884 0385 	strb.w	r0, [r4, #901]	; 0x385
  return HAL_OK;
 80054fc:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80054fe:	2001      	movs	r0, #1
}
 8005500:	bd10      	pop	{r4, pc}
	...

08005504 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005508:	6807      	ldr	r7, [r0, #0]
{
 800550a:	b087      	sub	sp, #28
 800550c:	4604      	mov	r4, r0
  uint32_t fifoemptymsk = 0U, temp = 0U;
  USB_OTG_EPTypeDef *ep = NULL;
  uint32_t hclk = 80000000;
  
  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800550e:	4638      	mov	r0, r7
 8005510:	f003 f828 	bl	8008564 <USB_GetMode>
 8005514:	9002      	str	r0, [sp, #8]
 8005516:	2800      	cmp	r0, #0
 8005518:	f040 8155 	bne.w	80057c6 <HAL_PCD_IRQHandler+0x2c2>
  {
    /* avoid spurious interrupt */
    if(__HAL_PCD_IS_INVALID_INTERRUPT(hpcd)) 
 800551c:	6820      	ldr	r0, [r4, #0]
 800551e:	f002 fff3 	bl	8008508 <USB_ReadInterrupts>
 8005522:	2800      	cmp	r0, #0
 8005524:	f000 814f 	beq.w	80057c6 <HAL_PCD_IRQHandler+0x2c2>
    {
      return;
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005528:	6820      	ldr	r0, [r4, #0]
 800552a:	f002 ffed 	bl	8008508 <USB_ReadInterrupts>
 800552e:	0780      	lsls	r0, r0, #30
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005530:	bf48      	it	mi
 8005532:	6822      	ldrmi	r2, [r4, #0]
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005534:	6820      	ldr	r0, [r4, #0]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005536:	bf42      	ittt	mi
 8005538:	6953      	ldrmi	r3, [r2, #20]
 800553a:	f003 0302 	andmi.w	r3, r3, #2
 800553e:	6153      	strmi	r3, [r2, #20]
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005540:	f002 ffe2 	bl	8008508 <USB_ReadInterrupts>
 8005544:	f410 2500 	ands.w	r5, r0, #524288	; 0x80000
 8005548:	d00c      	beq.n	8005564 <HAL_PCD_IRQHandler+0x60>
    {
      epnum = 0;
      
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800554a:	6820      	ldr	r0, [r4, #0]
 800554c:	f002 ffe0 	bl	8008510 <USB_ReadDevAllOutEpInterrupt>
 8005550:	f507 6930 	add.w	r9, r7, #2816	; 0xb00
 8005554:	4680      	mov	r8, r0
 8005556:	46a3      	mov	fp, r4
      
      while ( ep_intr )
 8005558:	464e      	mov	r6, r9
      epnum = 0;
 800555a:	2500      	movs	r5, #0
      while ( ep_intr )
 800555c:	f1b8 0f00 	cmp.w	r8, #0
 8005560:	f040 8134 	bne.w	80057cc <HAL_PCD_IRQHandler+0x2c8>
        epnum++;
        ep_intr >>= 1;
      }
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005564:	6820      	ldr	r0, [r4, #0]
 8005566:	f002 ffcf 	bl	8008508 <USB_ReadInterrupts>
 800556a:	0342      	lsls	r2, r0, #13
 800556c:	d50b      	bpl.n	8005586 <HAL_PCD_IRQHandler+0x82>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800556e:	6820      	ldr	r0, [r4, #0]
 8005570:	f002 ffd6 	bl	8008520 <USB_ReadDevAllInEpInterrupt>
 8005574:	4626      	mov	r6, r4
 8005576:	4683      	mov	fp, r0
 8005578:	f507 6910 	add.w	r9, r7, #2304	; 0x900
      
      epnum = 0;
 800557c:	2500      	movs	r5, #0
      
      while ( ep_intr )
 800557e:	f1bb 0f00 	cmp.w	fp, #0
 8005582:	f040 81a1 	bne.w	80058c8 <HAL_PCD_IRQHandler+0x3c4>
        ep_intr >>= 1;
      }
    }
    
    /* Handle Resume Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005586:	6820      	ldr	r0, [r4, #0]
 8005588:	f002 ffbe 	bl	8008508 <USB_ReadInterrupts>
 800558c:	2800      	cmp	r0, #0
 800558e:	da15      	bge.n	80055bc <HAL_PCD_IRQHandler+0xb8>
    {    
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005590:	f8d7 3804 	ldr.w	r3, [r7, #2052]	; 0x804
 8005594:	f023 0301 	bic.w	r3, r3, #1
 8005598:	f8c7 3804 	str.w	r3, [r7, #2052]	; 0x804
      
      if(hpcd->LPM_State == LPM_L1)
 800559c:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	f040 822c 	bne.w	80059fe <HAL_PCD_IRQHandler+0x4fa>
      {
        hpcd->LPM_State = LPM_L0;
 80055a6:	2100      	movs	r1, #0
 80055a8:	f884 13b8 	strb.w	r1, [r4, #952]	; 0x3b8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80055ac:	4620      	mov	r0, r4
 80055ae:	f000 fc1b 	bl	8005de8 <HAL_PCDEx_LPM_Callback>
      else
      {
        HAL_PCD_ResumeCallback(hpcd);
      }
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80055b2:	6822      	ldr	r2, [r4, #0]
 80055b4:	6953      	ldr	r3, [r2, #20]
 80055b6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80055ba:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Suspend Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80055bc:	6820      	ldr	r0, [r4, #0]
 80055be:	f002 ffa3 	bl	8008508 <USB_ReadInterrupts>
 80055c2:	0503      	lsls	r3, r0, #20
 80055c4:	d50b      	bpl.n	80055de <HAL_PCD_IRQHandler+0xda>
    {
      if((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80055c6:	f8d7 3808 	ldr.w	r3, [r7, #2056]	; 0x808
 80055ca:	07de      	lsls	r6, r3, #31
 80055cc:	d502      	bpl.n	80055d4 <HAL_PCD_IRQHandler+0xd0>
      {
        
        HAL_PCD_SuspendCallback(hpcd);
 80055ce:	4620      	mov	r0, r4
 80055d0:	f006 fba0 	bl	800bd14 <HAL_PCD_SuspendCallback>
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80055d4:	6822      	ldr	r2, [r4, #0]
 80055d6:	6953      	ldr	r3, [r2, #20]
 80055d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055dc:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle LPM Interrupt */ 
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80055de:	6820      	ldr	r0, [r4, #0]
 80055e0:	f002 ff92 	bl	8008508 <USB_ReadInterrupts>
 80055e4:	0100      	lsls	r0, r0, #4
 80055e6:	d514      	bpl.n	8005612 <HAL_PCD_IRQHandler+0x10e>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);      
 80055e8:	6823      	ldr	r3, [r4, #0]
 80055ea:	695a      	ldr	r2, [r3, #20]
 80055ec:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 80055f0:	615a      	str	r2, [r3, #20]
      if( hpcd->LPM_State == LPM_L0)
 80055f2:	f894 23b8 	ldrb.w	r2, [r4, #952]	; 0x3b8
 80055f6:	2a00      	cmp	r2, #0
 80055f8:	f040 8205 	bne.w	8005a06 <HAL_PCD_IRQHandler+0x502>
      {   
        hpcd->LPM_State = LPM_L1;
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >>2 ;  
 80055fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
        hpcd->LPM_State = LPM_L1;
 80055fe:	2101      	movs	r1, #1
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >>2 ;  
 8005600:	f3c3 0383 	ubfx	r3, r3, #2, #4
        hpcd->LPM_State = LPM_L1;
 8005604:	f884 13b8 	strb.w	r1, [r4, #952]	; 0x3b8
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >>2 ;  
 8005608:	f8c4 33bc 	str.w	r3, [r4, #956]	; 0x3bc
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800560c:	4620      	mov	r0, r4
 800560e:	f000 fbeb 	bl	8005de8 <HAL_PCDEx_LPM_Callback>
        HAL_PCD_SuspendCallback(hpcd);
      }
    }
    
    /* Handle Reset Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005612:	6820      	ldr	r0, [r4, #0]
 8005614:	f002 ff78 	bl	8008508 <USB_ReadInterrupts>
 8005618:	04c1      	lsls	r1, r0, #19
 800561a:	d537      	bpl.n	800568c <HAL_PCD_IRQHandler+0x188>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 800561c:	f507 6600 	add.w	r6, r7, #2048	; 0x800
 8005620:	6873      	ldr	r3, [r6, #4]
      USB_FlushTxFifo(hpcd->Instance ,  0 );
 8005622:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 8005624:	f023 0301 	bic.w	r3, r3, #1
 8005628:	6073      	str	r3, [r6, #4]
      USB_FlushTxFifo(hpcd->Instance ,  0 );
 800562a:	2100      	movs	r1, #0
 800562c:	f002 fd18 	bl	8008060 <USB_FlushTxFifo>
      
      for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 8005630:	6861      	ldr	r1, [r4, #4]
 8005632:	f507 6310 	add.w	r3, r7, #2304	; 0x900
      {
        USBx_INEP(index)->DIEPINT = 0xFF;
 8005636:	22ff      	movs	r2, #255	; 0xff
      for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 8005638:	9802      	ldr	r0, [sp, #8]
 800563a:	4288      	cmp	r0, r1
 800563c:	f040 81e7 	bne.w	8005a0e <HAL_PCD_IRQHandler+0x50a>
        USBx_OUTEP(index)->DOEPINT = 0xFF;
      }
      USBx_DEVICE->DAINT = 0xFFFFFFFF;
 8005640:	f04f 33ff 	mov.w	r3, #4294967295
 8005644:	61b3      	str	r3, [r6, #24]
      USBx_DEVICE->DAINTMSK |= 0x10001;
 8005646:	69f3      	ldr	r3, [r6, #28]
 8005648:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800564c:	61f3      	str	r3, [r6, #28]
      
      if(hpcd->Init.use_dedicated_ep1)
 800564e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005650:	2b00      	cmp	r3, #0
 8005652:	f000 81e4 	beq.w	8005a1e <HAL_PCD_IRQHandler+0x51a>
      {
        USBx_DEVICE->DOUTEP1MSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM); 
 8005656:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
 800565a:	f043 030b 	orr.w	r3, r3, #11
 800565e:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);  
 8005662:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8005664:	f043 030b 	orr.w	r3, r3, #11
 8005668:	6473      	str	r3, [r6, #68]	; 0x44
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
      }
      
      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800566a:	f8d7 3800 	ldr.w	r3, [r7, #2048]	; 0x800
      
      /* setup EP0 to receive SETUP packets */
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800566e:	7c21      	ldrb	r1, [r4, #16]
 8005670:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005672:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005676:	f8c7 3800 	str.w	r3, [r7, #2048]	; 0x800
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800567a:	f504 7262 	add.w	r2, r4, #904	; 0x388
 800567e:	f002 ff90 	bl	80085a2 <USB_EP0_OutStart>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005682:	6822      	ldr	r2, [r4, #0]
 8005684:	6953      	ldr	r3, [r2, #20]
 8005686:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800568a:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Enumeration done Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800568c:	6820      	ldr	r0, [r4, #0]
 800568e:	f002 ff3b 	bl	8008508 <USB_ReadInterrupts>
 8005692:	0482      	lsls	r2, r0, #18
 8005694:	d520      	bpl.n	80056d8 <HAL_PCD_IRQHandler+0x1d4>
    {
      USB_ActivateSetup(hpcd->Instance);
 8005696:	6820      	ldr	r0, [r4, #0]
 8005698:	f002 ff68 	bl	800856c <USB_ActivateSetup>
      hpcd->Instance->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800569c:	6822      	ldr	r2, [r4, #0]
 800569e:	68d3      	ldr	r3, [r2, #12]
 80056a0:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 80056a4:	60d3      	str	r3, [r2, #12]
      
      hpcd->Init.speed            = USB_OTG_SPEED_FULL;
 80056a6:	2303      	movs	r3, #3
 80056a8:	60e3      	str	r3, [r4, #12]
      hpcd->Init.ep0_mps          = USB_OTG_FS_MAX_PACKET_SIZE ; 
 80056aa:	2340      	movs	r3, #64	; 0x40
 80056ac:	6163      	str	r3, [r4, #20]
        used by application. In the low AHB frequency range it is used to stretch enough the USB response 
        time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access 
        latency to the Data FIFO */

      /* Get hclk frequency value */
      hclk = HAL_RCC_GetHCLKFreq();
 80056ae:	f000 febb 	bl	8006428 <HAL_RCC_GetHCLKFreq>
    
      if((hclk >= 14200000)&&(hclk < 15000000))
 80056b2:	4b82      	ldr	r3, [pc, #520]	; (80058bc <HAL_PCD_IRQHandler+0x3b8>)
 80056b4:	4a82      	ldr	r2, [pc, #520]	; (80058c0 <HAL_PCD_IRQHandler+0x3bc>)
 80056b6:	4403      	add	r3, r0
 80056b8:	4293      	cmp	r3, r2
 80056ba:	6823      	ldr	r3, [r4, #0]
 80056bc:	f200 81b8 	bhi.w	8005a30 <HAL_PCD_IRQHandler+0x52c>
      {
        /* hclk Clock Range between 14.2-15 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xF << 10) & USB_OTG_GUSBCFG_TRDT);
 80056c0:	68da      	ldr	r2, [r3, #12]
 80056c2:	f442 5270 	orr.w	r2, r2, #15360	; 0x3c00
      }
      
      else /* if(hclk >= 32000000) */
      {
        /* hclk Clock Range between 32-80 MHz */
        hpcd->Instance->GUSBCFG |= (uint32_t)((0x6 << 10) & USB_OTG_GUSBCFG_TRDT);
 80056c6:	60da      	str	r2, [r3, #12]
      }  
      
      HAL_PCD_ResetCallback(hpcd);
 80056c8:	4620      	mov	r0, r4
 80056ca:	f006 fb16 	bl	800bcfa <HAL_PCD_ResetCallback>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80056ce:	6822      	ldr	r2, [r4, #0]
 80056d0:	6953      	ldr	r3, [r2, #20]
 80056d2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80056d6:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle RxQLevel Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80056d8:	6820      	ldr	r0, [r4, #0]
 80056da:	f002 ff15 	bl	8008508 <USB_ReadInterrupts>
 80056de:	06c3      	lsls	r3, r0, #27
 80056e0:	d52b      	bpl.n	800573a <HAL_PCD_IRQHandler+0x236>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80056e2:	6822      	ldr	r2, [r4, #0]
 80056e4:	6993      	ldr	r3, [r2, #24]
 80056e6:	f023 0310 	bic.w	r3, r3, #16
 80056ea:	6193      	str	r3, [r2, #24]
      
      temp = USBx->GRXSTSP;
 80056ec:	6a3e      	ldr	r6, [r7, #32]
      
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
      
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80056ee:	f3c6 4343 	ubfx	r3, r6, #17, #4
 80056f2:	2b02      	cmp	r3, #2
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80056f4:	f006 090f 	and.w	r9, r6, #15
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80056f8:	f040 81ea 	bne.w	8005ad0 <HAL_PCD_IRQHandler+0x5cc>
      {
        if((temp & USB_OTG_GRXSTSP_BCNT) != 0)
 80056fc:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8005700:	421e      	tst	r6, r3
 8005702:	d015      	beq.n	8005730 <HAL_PCD_IRQHandler+0x22c>
        {
          USB_ReadPacket(USBx, ep->xfer_buff, (temp & USB_OTG_GRXSTSP_BCNT) >> 4);
 8005704:	f04f 081c 	mov.w	r8, #28
 8005708:	fb08 4809 	mla	r8, r8, r9, r4
 800570c:	f3c6 160a 	ubfx	r6, r6, #4, #11
 8005710:	4632      	mov	r2, r6
 8005712:	f8d8 11ec 	ldr.w	r1, [r8, #492]	; 0x1ec
 8005716:	4638      	mov	r0, r7
 8005718:	f002 fe65 	bl	80083e6 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800571c:	f8d8 31ec 	ldr.w	r3, [r8, #492]	; 0x1ec
 8005720:	4433      	add	r3, r6
 8005722:	f8c8 31ec 	str.w	r3, [r8, #492]	; 0x1ec
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
      {
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8);
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005726:	f8d8 31f8 	ldr.w	r3, [r8, #504]	; 0x1f8
 800572a:	441e      	add	r6, r3
 800572c:	f8c8 61f8 	str.w	r6, [r8, #504]	; 0x1f8
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005730:	6822      	ldr	r2, [r4, #0]
 8005732:	6993      	ldr	r3, [r2, #24]
 8005734:	f043 0310 	orr.w	r3, r3, #16
 8005738:	6193      	str	r3, [r2, #24]
    }
    
    /* Handle SOF Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800573a:	6820      	ldr	r0, [r4, #0]
 800573c:	f002 fee4 	bl	8008508 <USB_ReadInterrupts>
 8005740:	0707      	lsls	r7, r0, #28
 8005742:	d507      	bpl.n	8005754 <HAL_PCD_IRQHandler+0x250>
    {
      HAL_PCD_SOFCallback(hpcd);
 8005744:	4620      	mov	r0, r4
 8005746:	f006 fad4 	bl	800bcf2 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800574a:	6822      	ldr	r2, [r4, #0]
 800574c:	6953      	ldr	r3, [r2, #20]
 800574e:	f003 0308 	and.w	r3, r3, #8
 8005752:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Incomplete ISO IN Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005754:	6820      	ldr	r0, [r4, #0]
 8005756:	f002 fed7 	bl	8008508 <USB_ReadInterrupts>
 800575a:	02c6      	lsls	r6, r0, #11
 800575c:	d508      	bpl.n	8005770 <HAL_PCD_IRQHandler+0x26c>
    {
      HAL_PCD_ISOINIncompleteCallback(hpcd, epnum);
 800575e:	b2e9      	uxtb	r1, r5
 8005760:	4620      	mov	r0, r4
 8005762:	f006 fae3 	bl	800bd2c <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005766:	6822      	ldr	r2, [r4, #0]
 8005768:	6953      	ldr	r3, [r2, #20]
 800576a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800576e:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Incomplete ISO OUT Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005770:	6820      	ldr	r0, [r4, #0]
 8005772:	f002 fec9 	bl	8008508 <USB_ReadInterrupts>
 8005776:	0280      	lsls	r0, r0, #10
 8005778:	d508      	bpl.n	800578c <HAL_PCD_IRQHandler+0x288>
    {
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, epnum);
 800577a:	b2e9      	uxtb	r1, r5
 800577c:	4620      	mov	r0, r4
 800577e:	f006 fad1 	bl	800bd24 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005782:	6822      	ldr	r2, [r4, #0]
 8005784:	6953      	ldr	r3, [r2, #20]
 8005786:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800578a:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Connection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800578c:	6820      	ldr	r0, [r4, #0]
 800578e:	f002 febb 	bl	8008508 <USB_ReadInterrupts>
 8005792:	0041      	lsls	r1, r0, #1
 8005794:	d507      	bpl.n	80057a6 <HAL_PCD_IRQHandler+0x2a2>
    {
      HAL_PCD_ConnectCallback(hpcd);
 8005796:	4620      	mov	r0, r4
 8005798:	f006 facc 	bl	800bd34 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800579c:	6822      	ldr	r2, [r4, #0]
 800579e:	6953      	ldr	r3, [r2, #20]
 80057a0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80057a4:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Disconnection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80057a6:	6820      	ldr	r0, [r4, #0]
 80057a8:	f002 feae 	bl	8008508 <USB_ReadInterrupts>
 80057ac:	0742      	lsls	r2, r0, #29
 80057ae:	d50a      	bpl.n	80057c6 <HAL_PCD_IRQHandler+0x2c2>
    {
      temp = hpcd->Instance->GOTGINT;
 80057b0:	6823      	ldr	r3, [r4, #0]
 80057b2:	685d      	ldr	r5, [r3, #4]
      
      if((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80057b4:	076b      	lsls	r3, r5, #29
 80057b6:	d502      	bpl.n	80057be <HAL_PCD_IRQHandler+0x2ba>
      {
        HAL_PCD_DisconnectCallback(hpcd);
 80057b8:	4620      	mov	r0, r4
 80057ba:	f006 fabf 	bl	800bd3c <HAL_PCD_DisconnectCallback>
      }
      hpcd->Instance->GOTGINT |= temp;
 80057be:	6823      	ldr	r3, [r4, #0]
 80057c0:	685a      	ldr	r2, [r3, #4]
 80057c2:	4315      	orrs	r5, r2
 80057c4:	605d      	str	r5, [r3, #4]
    }
  }
}
 80057c6:	b007      	add	sp, #28
 80057c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (ep_intr & 0x1)
 80057cc:	f018 0f01 	tst.w	r8, #1
 80057d0:	d049      	beq.n	8005866 <HAL_PCD_IRQHandler+0x362>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 80057d2:	b2ea      	uxtb	r2, r5
 80057d4:	4611      	mov	r1, r2
 80057d6:	6820      	ldr	r0, [r4, #0]
 80057d8:	9203      	str	r2, [sp, #12]
 80057da:	f002 fea9 	bl	8008530 <USB_ReadDevOutEPInterrupt>
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80057de:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 80057e2:	4682      	mov	sl, r0
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80057e4:	d032      	beq.n	800584c <HAL_PCD_IRQHandler+0x348>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80057e6:	2101      	movs	r1, #1
 80057e8:	60b1      	str	r1, [r6, #8]
            if (USBx->GSNPSID == USB_OTG_CORE_ID_310A)
 80057ea:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80057ec:	4b35      	ldr	r3, [pc, #212]	; (80058c4 <HAL_PCD_IRQHandler+0x3c0>)
 80057ee:	9a03      	ldr	r2, [sp, #12]
 80057f0:	4299      	cmp	r1, r3
 80057f2:	d13f      	bne.n	8005874 <HAL_PCD_IRQHandler+0x370>
              if (!(USBx_OUTEP(0)->DOEPINT & (0x1 << 15)))
 80057f4:	f8d9 1008 	ldr.w	r1, [r9, #8]
 80057f8:	0409      	lsls	r1, r1, #16
 80057fa:	d41f      	bmi.n	800583c <HAL_PCD_IRQHandler+0x338>
                  if (hpcd->Init.dma_enable == 1)
 80057fc:	6921      	ldr	r1, [r4, #16]
 80057fe:	2901      	cmp	r1, #1
 8005800:	d10c      	bne.n	800581c <HAL_PCD_IRQHandler+0x318>
                        (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005802:	6931      	ldr	r1, [r6, #16]
                                                 hpcd->OUT_ep[epnum].maxpacket -
 8005804:	f8db 01e8 	ldr.w	r0, [fp, #488]	; 0x1e8
                        (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005808:	f3c1 0112 	ubfx	r1, r1, #0, #19
                                                 hpcd->OUT_ep[epnum].maxpacket -
 800580c:	1a41      	subs	r1, r0, r1
                  	hpcd->OUT_ep[epnum].xfer_count =
 800580e:	f8cb 11f8 	str.w	r1, [fp, #504]	; 0x1f8
                    hpcd->OUT_ep[epnum].xfer_buff +=
 8005812:	f8db 11ec 	ldr.w	r1, [fp, #492]	; 0x1ec
 8005816:	4408      	add	r0, r1
 8005818:	f8cb 01ec 	str.w	r0, [fp, #492]	; 0x1ec
                HAL_PCD_DataOutStageCallback(hpcd, epnum);
 800581c:	4611      	mov	r1, r2
 800581e:	4620      	mov	r0, r4
 8005820:	f006 fa56 	bl	800bcd0 <HAL_PCD_DataOutStageCallback>
              if(hpcd->Init.dma_enable == 1)
 8005824:	6921      	ldr	r1, [r4, #16]
 8005826:	2901      	cmp	r1, #1
 8005828:	d108      	bne.n	800583c <HAL_PCD_IRQHandler+0x338>
                  if (!epnum && !hpcd->OUT_ep[epnum].xfer_len)
 800582a:	b93d      	cbnz	r5, 800583c <HAL_PCD_IRQHandler+0x338>
 800582c:	f8d4 21f4 	ldr.w	r2, [r4, #500]	; 0x1f4
 8005830:	b922      	cbnz	r2, 800583c <HAL_PCD_IRQHandler+0x338>
                    USB_EP0_OutStart(hpcd->Instance, 1, (uint8_t *)hpcd->Setup);
 8005832:	f504 7262 	add.w	r2, r4, #904	; 0x388
 8005836:	6820      	ldr	r0, [r4, #0]
 8005838:	f002 feb3 	bl	80085a2 <USB_EP0_OutStart>
              USBx_OUTEP(0)->DOEPINT |= (0x1 << 15) | (0x1 << 5);
 800583c:	f8d9 2008 	ldr.w	r2, [r9, #8]
 8005840:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005844:	f042 0220 	orr.w	r2, r2, #32
 8005848:	f8c9 2008 	str.w	r2, [r9, #8]
          if(( epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800584c:	f01a 0f08 	tst.w	sl, #8
 8005850:	d004      	beq.n	800585c <HAL_PCD_IRQHandler+0x358>
            HAL_PCD_SetupStageCallback(hpcd);
 8005852:	4620      	mov	r0, r4
 8005854:	f006 fa36 	bl	800bcc4 <HAL_PCD_SetupStageCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005858:	2308      	movs	r3, #8
 800585a:	60b3      	str	r3, [r6, #8]
          if(( epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800585c:	f01a 0f10 	tst.w	sl, #16
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005860:	bf1c      	itt	ne
 8005862:	2310      	movne	r3, #16
 8005864:	60b3      	strne	r3, [r6, #8]
        epnum++;
 8005866:	3501      	adds	r5, #1
        ep_intr >>= 1;
 8005868:	ea4f 0858 	mov.w	r8, r8, lsr #1
 800586c:	3620      	adds	r6, #32
 800586e:	f10b 0b1c 	add.w	fp, fp, #28
 8005872:	e673      	b.n	800555c <HAL_PCD_IRQHandler+0x58>
              if (hpcd->Init.dma_enable == 1)
 8005874:	6921      	ldr	r1, [r4, #16]
 8005876:	2901      	cmp	r1, #1
 8005878:	d10c      	bne.n	8005894 <HAL_PCD_IRQHandler+0x390>
                      (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800587a:	6931      	ldr	r1, [r6, #16]
                                               hpcd->OUT_ep[epnum].maxpacket -
 800587c:	f8db 01e8 	ldr.w	r0, [fp, #488]	; 0x1e8
                      (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005880:	f3c1 0112 	ubfx	r1, r1, #0, #19
                                               hpcd->OUT_ep[epnum].maxpacket -
 8005884:	1a41      	subs	r1, r0, r1
                hpcd->OUT_ep[epnum].xfer_count =
 8005886:	f8cb 11f8 	str.w	r1, [fp, #504]	; 0x1f8
                hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;            
 800588a:	f8db 11ec 	ldr.w	r1, [fp, #492]	; 0x1ec
 800588e:	4408      	add	r0, r1
 8005890:	f8cb 01ec 	str.w	r0, [fp, #492]	; 0x1ec
              HAL_PCD_DataOutStageCallback(hpcd, epnum);
 8005894:	4611      	mov	r1, r2
 8005896:	4620      	mov	r0, r4
 8005898:	f006 fa1a 	bl	800bcd0 <HAL_PCD_DataOutStageCallback>
              if(hpcd->Init.dma_enable == 1)
 800589c:	6921      	ldr	r1, [r4, #16]
 800589e:	2901      	cmp	r1, #1
 80058a0:	d1d4      	bne.n	800584c <HAL_PCD_IRQHandler+0x348>
                if (!epnum && !hpcd->OUT_ep[epnum].xfer_len)
 80058a2:	2d00      	cmp	r5, #0
 80058a4:	d1d2      	bne.n	800584c <HAL_PCD_IRQHandler+0x348>
 80058a6:	f8d4 21f4 	ldr.w	r2, [r4, #500]	; 0x1f4
 80058aa:	2a00      	cmp	r2, #0
 80058ac:	d1ce      	bne.n	800584c <HAL_PCD_IRQHandler+0x348>
                  USB_EP0_OutStart(hpcd->Instance, 1, (uint8_t *)hpcd->Setup);
 80058ae:	f504 7262 	add.w	r2, r4, #904	; 0x388
 80058b2:	6820      	ldr	r0, [r4, #0]
 80058b4:	f002 fe75 	bl	80085a2 <USB_EP0_OutStart>
 80058b8:	e7c8      	b.n	800584c <HAL_PCD_IRQHandler+0x348>
 80058ba:	bf00      	nop
 80058bc:	ff275340 	.word	0xff275340
 80058c0:	000c34ff 	.word	0x000c34ff
 80058c4:	4f54310a 	.word	0x4f54310a
        if (ep_intr & 0x1) /* In ITR */
 80058c8:	f01b 0f01 	tst.w	fp, #1
 80058cc:	d074      	beq.n	80059b8 <HAL_PCD_IRQHandler+0x4b4>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 80058ce:	fa5f fa85 	uxtb.w	sl, r5
 80058d2:	4651      	mov	r1, sl
 80058d4:	6820      	ldr	r0, [r4, #0]
 80058d6:	f002 fe35 	bl	8008544 <USB_ReadDevInEPInterrupt>
          if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80058da:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 80058de:	4680      	mov	r8, r0
          if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80058e0:	d020      	beq.n	8005924 <HAL_PCD_IRQHandler+0x420>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80058e2:	f8d7 3834 	ldr.w	r3, [r7, #2100]	; 0x834
            fifoemptymsk = 0x1 << epnum;
 80058e6:	2101      	movs	r1, #1
 80058e8:	40a9      	lsls	r1, r5
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80058ea:	ea23 0301 	bic.w	r3, r3, r1
 80058ee:	f8c7 3834 	str.w	r3, [r7, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80058f2:	2301      	movs	r3, #1
 80058f4:	f8c9 3008 	str.w	r3, [r9, #8]
            if (hpcd->Init.dma_enable == 1)
 80058f8:	6923      	ldr	r3, [r4, #16]
 80058fa:	2b01      	cmp	r3, #1
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket; 
 80058fc:	bf01      	itttt	eq
 80058fe:	6cb3      	ldreq	r3, [r6, #72]	; 0x48
 8005900:	6c72      	ldreq	r2, [r6, #68]	; 0x44
 8005902:	189b      	addeq	r3, r3, r2
 8005904:	64b3      	streq	r3, [r6, #72]	; 0x48
            HAL_PCD_DataInStageCallback(hpcd, epnum);
 8005906:	4651      	mov	r1, sl
 8005908:	4620      	mov	r0, r4
 800590a:	f006 f9ea 	bl	800bce2 <HAL_PCD_DataInStageCallback>
            if (hpcd->Init.dma_enable == 1)
 800590e:	6921      	ldr	r1, [r4, #16]
 8005910:	2901      	cmp	r1, #1
 8005912:	d107      	bne.n	8005924 <HAL_PCD_IRQHandler+0x420>
              if((epnum == 0) && (hpcd->IN_ep[epnum].xfer_len == 0))
 8005914:	b935      	cbnz	r5, 8005924 <HAL_PCD_IRQHandler+0x420>
 8005916:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8005918:	b923      	cbnz	r3, 8005924 <HAL_PCD_IRQHandler+0x420>
                USB_EP0_OutStart(hpcd->Instance, 1, (uint8_t *)hpcd->Setup);
 800591a:	f504 7262 	add.w	r2, r4, #904	; 0x388
 800591e:	6820      	ldr	r0, [r4, #0]
 8005920:	f002 fe3f 	bl	80085a2 <USB_EP0_OutStart>
          if(( epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005924:	f018 0f08 	tst.w	r8, #8
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005928:	bf1c      	itt	ne
 800592a:	2308      	movne	r3, #8
 800592c:	f8c9 3008 	strne.w	r3, [r9, #8]
          if(( epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005930:	f018 0f10 	tst.w	r8, #16
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005934:	bf1c      	itt	ne
 8005936:	2310      	movne	r3, #16
 8005938:	f8c9 3008 	strne.w	r3, [r9, #8]
          if(( epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800593c:	f018 0f40 	tst.w	r8, #64	; 0x40
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005940:	bf1c      	itt	ne
 8005942:	2340      	movne	r3, #64	; 0x40
 8005944:	f8c9 3008 	strne.w	r3, [r9, #8]
          if(( epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005948:	f018 0f02 	tst.w	r8, #2
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800594c:	bf1c      	itt	ne
 800594e:	2302      	movne	r3, #2
 8005950:	f8c9 3008 	strne.w	r3, [r9, #8]
          if(( epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005954:	f018 0f80 	tst.w	r8, #128	; 0x80
 8005958:	d02e      	beq.n	80059b8 <HAL_PCD_IRQHandler+0x4b4>
  * @param  epnum: endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 800595a:	6823      	ldr	r3, [r4, #0]
 800595c:	9303      	str	r3, [sp, #12]
  int32_t len = 0U;
  uint32_t len32b = 0;
  uint32_t fifoemptymsk = 0;

  ep = &hpcd->IN_ep[epnum];
  len = ep->xfer_len - ep->xfer_count;
 800595e:	6d72      	ldr	r2, [r6, #84]	; 0x54
 8005960:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8005962:	eba3 0802 	sub.w	r8, r3, r2
 8005966:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8005968:	4598      	cmp	r8, r3
 800596a:	bf28      	it	cs
 800596c:	4698      	movcs	r8, r3
  {
    len = ep->maxpacket;
  }
  
  
  len32b = (len + 3) / 4;
 800596e:	f108 0303 	add.w	r3, r8, #3
 8005972:	2204      	movs	r2, #4
 8005974:	fb93 f3f2 	sdiv	r3, r3, r2
 8005978:	9304      	str	r3, [sp, #16]
 
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 800597a:	9b03      	ldr	r3, [sp, #12]
 800597c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005980:	eb03 1345 	add.w	r3, r3, r5, lsl #5
 8005984:	9305      	str	r3, [sp, #20]
 8005986:	9b05      	ldr	r3, [sp, #20]
 8005988:	9a04      	ldr	r2, [sp, #16]
 800598a:	699b      	ldr	r3, [r3, #24]
 800598c:	b29b      	uxth	r3, r3
 800598e:	4293      	cmp	r3, r2
 8005990:	d904      	bls.n	800599c <HAL_PCD_IRQHandler+0x498>
          ep->xfer_count < ep->xfer_len &&
 8005992:	6d72      	ldr	r2, [r6, #84]	; 0x54
 8005994:	6d33      	ldr	r3, [r6, #80]	; 0x50
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 8005996:	4293      	cmp	r3, r2
 8005998:	d900      	bls.n	800599c <HAL_PCD_IRQHandler+0x498>
          ep->xfer_count < ep->xfer_len &&
 800599a:	b9a3      	cbnz	r3, 80059c6 <HAL_PCD_IRQHandler+0x4c2>
    
    ep->xfer_buff  += len;
    ep->xfer_count += len;
  }
  
  if(len <= 0)
 800599c:	f1b8 0f00 	cmp.w	r8, #0
 80059a0:	dc0a      	bgt.n	80059b8 <HAL_PCD_IRQHandler+0x4b4>
  {
    fifoemptymsk = 0x1 << epnum;
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80059a2:	9b03      	ldr	r3, [sp, #12]
    fifoemptymsk = 0x1 << epnum;
 80059a4:	2201      	movs	r2, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80059a6:	f503 6a00 	add.w	sl, r3, #2048	; 0x800
 80059aa:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
    fifoemptymsk = 0x1 << epnum;
 80059ae:	40aa      	lsls	r2, r5
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80059b0:	ea23 0302 	bic.w	r3, r3, r2
 80059b4:	f8ca 3034 	str.w	r3, [sl, #52]	; 0x34
        epnum++;
 80059b8:	3501      	adds	r5, #1
        ep_intr >>= 1;
 80059ba:	ea4f 0b5b 	mov.w	fp, fp, lsr #1
 80059be:	361c      	adds	r6, #28
 80059c0:	f109 0920 	add.w	r9, r9, #32
 80059c4:	e5db      	b.n	800557e <HAL_PCD_IRQHandler+0x7a>
    len = ep->xfer_len - ep->xfer_count;
 80059c6:	eba3 0802 	sub.w	r8, r3, r2
 80059ca:	6c73      	ldr	r3, [r6, #68]	; 0x44
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 80059cc:	9803      	ldr	r0, [sp, #12]
 80059ce:	4598      	cmp	r8, r3
 80059d0:	bf28      	it	cs
 80059d2:	4698      	movcs	r8, r3
    len32b = (len + 3) / 4;
 80059d4:	2204      	movs	r2, #4
 80059d6:	f108 0303 	add.w	r3, r8, #3
 80059da:	fb93 f3f2 	sdiv	r3, r3, r2
 80059de:	9304      	str	r3, [sp, #16]
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 80059e0:	7c23      	ldrb	r3, [r4, #16]
 80059e2:	9300      	str	r3, [sp, #0]
 80059e4:	4652      	mov	r2, sl
 80059e6:	fa1f f388 	uxth.w	r3, r8
 80059ea:	6cb1      	ldr	r1, [r6, #72]	; 0x48
 80059ec:	f002 fcea 	bl	80083c4 <USB_WritePacket>
    ep->xfer_buff  += len;
 80059f0:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 80059f2:	4443      	add	r3, r8
 80059f4:	64b3      	str	r3, [r6, #72]	; 0x48
    ep->xfer_count += len;
 80059f6:	6d73      	ldr	r3, [r6, #84]	; 0x54
 80059f8:	4443      	add	r3, r8
 80059fa:	6573      	str	r3, [r6, #84]	; 0x54
 80059fc:	e7c3      	b.n	8005986 <HAL_PCD_IRQHandler+0x482>
        HAL_PCD_ResumeCallback(hpcd);
 80059fe:	4620      	mov	r0, r4
 8005a00:	f006 f98c 	bl	800bd1c <HAL_PCD_ResumeCallback>
 8005a04:	e5d5      	b.n	80055b2 <HAL_PCD_IRQHandler+0xae>
        HAL_PCD_SuspendCallback(hpcd);
 8005a06:	4620      	mov	r0, r4
 8005a08:	f006 f984 	bl	800bd14 <HAL_PCD_SuspendCallback>
 8005a0c:	e601      	b.n	8005612 <HAL_PCD_IRQHandler+0x10e>
      for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 8005a0e:	9802      	ldr	r0, [sp, #8]
        USBx_INEP(index)->DIEPINT = 0xFF;
 8005a10:	609a      	str	r2, [r3, #8]
      for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 8005a12:	3001      	adds	r0, #1
        USBx_OUTEP(index)->DOEPINT = 0xFF;
 8005a14:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
      for (index = 0; index < hpcd->Init.dev_endpoints ; index++)
 8005a18:	9002      	str	r0, [sp, #8]
 8005a1a:	3320      	adds	r3, #32
 8005a1c:	e60c      	b.n	8005638 <HAL_PCD_IRQHandler+0x134>
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM);
 8005a1e:	6973      	ldr	r3, [r6, #20]
 8005a20:	f043 030b 	orr.w	r3, r3, #11
 8005a24:	6173      	str	r3, [r6, #20]
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
 8005a26:	6933      	ldr	r3, [r6, #16]
 8005a28:	f043 030b 	orr.w	r3, r3, #11
 8005a2c:	6133      	str	r3, [r6, #16]
 8005a2e:	e61c      	b.n	800566a <HAL_PCD_IRQHandler+0x166>
      else if((hclk >= 15000000)&&(hclk < 16000000))
 8005a30:	4a2f      	ldr	r2, [pc, #188]	; (8005af0 <HAL_PCD_IRQHandler+0x5ec>)
 8005a32:	4930      	ldr	r1, [pc, #192]	; (8005af4 <HAL_PCD_IRQHandler+0x5f0>)
 8005a34:	4402      	add	r2, r0
 8005a36:	428a      	cmp	r2, r1
 8005a38:	d803      	bhi.n	8005a42 <HAL_PCD_IRQHandler+0x53e>
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xE << 10) & USB_OTG_GUSBCFG_TRDT);
 8005a3a:	68da      	ldr	r2, [r3, #12]
 8005a3c:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 8005a40:	e641      	b.n	80056c6 <HAL_PCD_IRQHandler+0x1c2>
      else if((hclk >= 16000000)&&(hclk < 17200000))
 8005a42:	f5a0 0274 	sub.w	r2, r0, #15990784	; 0xf40000
 8005a46:	492c      	ldr	r1, [pc, #176]	; (8005af8 <HAL_PCD_IRQHandler+0x5f4>)
 8005a48:	f5a2 5210 	sub.w	r2, r2, #9216	; 0x2400
 8005a4c:	428a      	cmp	r2, r1
 8005a4e:	d803      	bhi.n	8005a58 <HAL_PCD_IRQHandler+0x554>
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xD << 10) & USB_OTG_GUSBCFG_TRDT);
 8005a50:	68da      	ldr	r2, [r3, #12]
 8005a52:	f442 5250 	orr.w	r2, r2, #13312	; 0x3400
 8005a56:	e636      	b.n	80056c6 <HAL_PCD_IRQHandler+0x1c2>
      else if((hclk >= 17200000)&&(hclk < 18500000))
 8005a58:	f1a0 7283 	sub.w	r2, r0, #17170432	; 0x1060000
 8005a5c:	4927      	ldr	r1, [pc, #156]	; (8005afc <HAL_PCD_IRQHandler+0x5f8>)
 8005a5e:	f5a2 42e7 	sub.w	r2, r2, #29568	; 0x7380
 8005a62:	428a      	cmp	r2, r1
 8005a64:	d803      	bhi.n	8005a6e <HAL_PCD_IRQHandler+0x56a>
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xC << 10) & USB_OTG_GUSBCFG_TRDT);
 8005a66:	68da      	ldr	r2, [r3, #12]
 8005a68:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8005a6c:	e62b      	b.n	80056c6 <HAL_PCD_IRQHandler+0x1c2>
      else if((hclk >= 18500000)&&(hclk < 20000000))
 8005a6e:	4a24      	ldr	r2, [pc, #144]	; (8005b00 <HAL_PCD_IRQHandler+0x5fc>)
 8005a70:	4924      	ldr	r1, [pc, #144]	; (8005b04 <HAL_PCD_IRQHandler+0x600>)
 8005a72:	4402      	add	r2, r0
 8005a74:	428a      	cmp	r2, r1
 8005a76:	d803      	bhi.n	8005a80 <HAL_PCD_IRQHandler+0x57c>
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xB << 10) & USB_OTG_GUSBCFG_TRDT);
 8005a78:	68da      	ldr	r2, [r3, #12]
 8005a7a:	f442 5230 	orr.w	r2, r2, #11264	; 0x2c00
 8005a7e:	e622      	b.n	80056c6 <HAL_PCD_IRQHandler+0x1c2>
      else if((hclk >= 20000000)&&(hclk < 21800000))
 8005a80:	4a21      	ldr	r2, [pc, #132]	; (8005b08 <HAL_PCD_IRQHandler+0x604>)
 8005a82:	4922      	ldr	r1, [pc, #136]	; (8005b0c <HAL_PCD_IRQHandler+0x608>)
 8005a84:	4402      	add	r2, r0
 8005a86:	428a      	cmp	r2, r1
 8005a88:	d803      	bhi.n	8005a92 <HAL_PCD_IRQHandler+0x58e>
        hpcd->Instance->GUSBCFG |= (uint32_t)((0xA << 10) & USB_OTG_GUSBCFG_TRDT);
 8005a8a:	68da      	ldr	r2, [r3, #12]
 8005a8c:	f442 5220 	orr.w	r2, r2, #10240	; 0x2800
 8005a90:	e619      	b.n	80056c6 <HAL_PCD_IRQHandler+0x1c2>
      else if((hclk >= 21800000)&&(hclk < 24000000))
 8005a92:	4a1f      	ldr	r2, [pc, #124]	; (8005b10 <HAL_PCD_IRQHandler+0x60c>)
 8005a94:	491f      	ldr	r1, [pc, #124]	; (8005b14 <HAL_PCD_IRQHandler+0x610>)
 8005a96:	4402      	add	r2, r0
 8005a98:	428a      	cmp	r2, r1
 8005a9a:	d803      	bhi.n	8005aa4 <HAL_PCD_IRQHandler+0x5a0>
        hpcd->Instance->GUSBCFG |= (uint32_t)((0x9 << 10) & USB_OTG_GUSBCFG_TRDT);
 8005a9c:	68da      	ldr	r2, [r3, #12]
 8005a9e:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 8005aa2:	e610      	b.n	80056c6 <HAL_PCD_IRQHandler+0x1c2>
      else if((hclk >= 24000000)&&(hclk < 27700000))
 8005aa4:	f1a0 72b7 	sub.w	r2, r0, #23986176	; 0x16e0000
 8005aa8:	491b      	ldr	r1, [pc, #108]	; (8005b18 <HAL_PCD_IRQHandler+0x614>)
 8005aaa:	f5a2 5258 	sub.w	r2, r2, #13824	; 0x3600
 8005aae:	428a      	cmp	r2, r1
 8005ab0:	d803      	bhi.n	8005aba <HAL_PCD_IRQHandler+0x5b6>
        hpcd->Instance->GUSBCFG |= (uint32_t)((0x8 << 10) & USB_OTG_GUSBCFG_TRDT);
 8005ab2:	68da      	ldr	r2, [r3, #12]
 8005ab4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ab8:	e605      	b.n	80056c6 <HAL_PCD_IRQHandler+0x1c2>
      else if((hclk >= 27700000)&&(hclk < 32000000))
 8005aba:	4a18      	ldr	r2, [pc, #96]	; (8005b1c <HAL_PCD_IRQHandler+0x618>)
 8005abc:	4918      	ldr	r1, [pc, #96]	; (8005b20 <HAL_PCD_IRQHandler+0x61c>)
 8005abe:	4402      	add	r2, r0
 8005ac0:	428a      	cmp	r2, r1
        hpcd->Instance->GUSBCFG |= (uint32_t)((0x7 << 10) & USB_OTG_GUSBCFG_TRDT);
 8005ac2:	68da      	ldr	r2, [r3, #12]
 8005ac4:	bf94      	ite	ls
 8005ac6:	f442 52e0 	orrls.w	r2, r2, #7168	; 0x1c00
        hpcd->Instance->GUSBCFG |= (uint32_t)((0x6 << 10) & USB_OTG_GUSBCFG_TRDT);
 8005aca:	f442 52c0 	orrhi.w	r2, r2, #6144	; 0x1800
 8005ace:	e5fa      	b.n	80056c6 <HAL_PCD_IRQHandler+0x1c2>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8005ad0:	2b06      	cmp	r3, #6
 8005ad2:	f47f ae2d 	bne.w	8005730 <HAL_PCD_IRQHandler+0x22c>
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8);
 8005ad6:	2208      	movs	r2, #8
 8005ad8:	f504 7162 	add.w	r1, r4, #904	; 0x388
 8005adc:	4638      	mov	r0, r7
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005ade:	f04f 081c 	mov.w	r8, #28
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8);
 8005ae2:	f002 fc80 	bl	80083e6 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005ae6:	fb08 4809 	mla	r8, r8, r9, r4
 8005aea:	f3c6 160a 	ubfx	r6, r6, #4, #11
 8005aee:	e61a      	b.n	8005726 <HAL_PCD_IRQHandler+0x222>
 8005af0:	ff1b1e40 	.word	0xff1b1e40
 8005af4:	000f423f 	.word	0x000f423f
 8005af8:	00124f7f 	.word	0x00124f7f
 8005afc:	0013d61f 	.word	0x0013d61f
 8005b00:	fee5b660 	.word	0xfee5b660
 8005b04:	0016e35f 	.word	0x0016e35f
 8005b08:	feced300 	.word	0xfeced300
 8005b0c:	001b773f 	.word	0x001b773f
 8005b10:	feb35bc0 	.word	0xfeb35bc0
 8005b14:	002191bf 	.word	0x002191bf
 8005b18:	0038751f 	.word	0x0038751f
 8005b1c:	fe5954e0 	.word	0xfe5954e0
 8005b20:	00419cdf 	.word	0x00419cdf

08005b24 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd); 
 8005b24:	f890 2384 	ldrb.w	r2, [r0, #900]	; 0x384
 8005b28:	2a01      	cmp	r2, #1
{
 8005b2a:	b510      	push	{r4, lr}
 8005b2c:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 8005b2e:	d00b      	beq.n	8005b48 <HAL_PCD_SetAddress+0x24>
 8005b30:	2201      	movs	r2, #1
 8005b32:	f880 2384 	strb.w	r2, [r0, #900]	; 0x384
  hpcd->USB_Address = address;
 8005b36:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
  USB_SetDevAddress(hpcd->Instance, address);
 8005b3a:	6800      	ldr	r0, [r0, #0]
 8005b3c:	f002 fcbc 	bl	80084b8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);   
 8005b40:	2000      	movs	r0, #0
 8005b42:	f884 0384 	strb.w	r0, [r4, #900]	; 0x384
  return HAL_OK;
 8005b46:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 8005b48:	2002      	movs	r0, #2
}
 8005b4a:	bd10      	pop	{r4, pc}

08005b4c <HAL_PCD_EP_Open>:
{
 8005b4c:	b570      	push	{r4, r5, r6, lr}
 8005b4e:	4604      	mov	r4, r0
  if ((ep_addr & 0x80) == 0x80)
 8005b50:	b248      	sxtb	r0, r1
 8005b52:	2800      	cmp	r0, #0
 8005b54:	f001 067f 	and.w	r6, r1, #127	; 0x7f
 8005b58:	f04f 051c 	mov.w	r5, #28
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8005b5c:	bfb5      	itete	lt
 8005b5e:	fb05 4106 	mlalt	r1, r5, r6, r4
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8005b62:	fb05 4101 	mlage	r1, r5, r1, r4
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8005b66:	313c      	addlt	r1, #60	; 0x3c
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8005b68:	f501 71f0 	addge.w	r1, r1, #480	; 0x1e0
  ep->is_in = (0x80 & ep_addr) != 0;
 8005b6c:	0fc0      	lsrs	r0, r0, #31
  ep->num   = ep_addr & 0x7F;
 8005b6e:	700e      	strb	r6, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8005b70:	7048      	strb	r0, [r1, #1]
  ep->type = ep_type;
 8005b72:	70cb      	strb	r3, [r1, #3]
  __HAL_LOCK(hpcd);
 8005b74:	f894 3384 	ldrb.w	r3, [r4, #900]	; 0x384
  ep->maxpacket = ep_mps;
 8005b78:	608a      	str	r2, [r1, #8]
  __HAL_LOCK(hpcd);
 8005b7a:	2b01      	cmp	r3, #1
 8005b7c:	d009      	beq.n	8005b92 <HAL_PCD_EP_Open+0x46>
 8005b7e:	2301      	movs	r3, #1
 8005b80:	f884 3384 	strb.w	r3, [r4, #900]	; 0x384
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8005b84:	6820      	ldr	r0, [r4, #0]
 8005b86:	f002 fa94 	bl	80080b2 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005b8a:	2000      	movs	r0, #0
 8005b8c:	f884 0384 	strb.w	r0, [r4, #900]	; 0x384
  return ret;
 8005b90:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd);
 8005b92:	2002      	movs	r0, #2
}
 8005b94:	bd70      	pop	{r4, r5, r6, pc}

08005b96 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80) == 0x80)
 8005b96:	b24b      	sxtb	r3, r1
 8005b98:	2b00      	cmp	r3, #0
{  
 8005b9a:	b510      	push	{r4, lr}
 8005b9c:	f04f 021c 	mov.w	r2, #28
 8005ba0:	4604      	mov	r4, r0
 8005ba2:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8005ba6:	bfb5      	itete	lt
 8005ba8:	fb02 4100 	mlalt	r1, r2, r0, r4
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8005bac:	fb02 4101 	mlage	r1, r2, r1, r4
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8005bb0:	313c      	addlt	r1, #60	; 0x3c
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8005bb2:	f501 71f0 	addge.w	r1, r1, #480	; 0x1e0
  ep->is_in = (0x80 & ep_addr) != 0;
 8005bb6:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7F;
 8005bb8:	7008      	strb	r0, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8005bba:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 8005bbc:	f894 3384 	ldrb.w	r3, [r4, #900]	; 0x384
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	d009      	beq.n	8005bd8 <HAL_PCD_EP_Close+0x42>
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	f884 3384 	strb.w	r3, [r4, #900]	; 0x384
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 8005bca:	6820      	ldr	r0, [r4, #0]
 8005bcc:	f002 fab0 	bl	8008130 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 8005bd0:	2000      	movs	r0, #0
 8005bd2:	f884 0384 	strb.w	r0, [r4, #900]	; 0x384
  return HAL_OK;
 8005bd6:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 8005bd8:	2002      	movs	r0, #2
}
 8005bda:	bd10      	pop	{r4, pc}

08005bdc <HAL_PCD_EP_Receive>:
{
 8005bdc:	b570      	push	{r4, r5, r6, lr}
 8005bde:	4604      	mov	r4, r0
 8005be0:	f001 067f 	and.w	r6, r1, #127	; 0x7f
  ep->xfer_buff = pBuf;  
 8005be4:	201c      	movs	r0, #28
 8005be6:	fb00 4506 	mla	r5, r0, r6, r4
  ep->xfer_len = len;
 8005bea:	f8c5 31f4 	str.w	r3, [r5, #500]	; 0x1f4
  ep->xfer_count = 0;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	f8c5 31f8 	str.w	r3, [r5, #504]	; 0x1f8
  ep->is_in = 0;
 8005bf4:	f885 31e1 	strb.w	r3, [r5, #481]	; 0x1e1
  __HAL_LOCK(hpcd);
 8005bf8:	f894 3384 	ldrb.w	r3, [r4, #900]	; 0x384
  ep->xfer_buff = pBuf;  
 8005bfc:	f8c5 21ec 	str.w	r2, [r5, #492]	; 0x1ec
  __HAL_LOCK(hpcd);
 8005c00:	2b01      	cmp	r3, #1
  ep->num = ep_addr & 0x7F;
 8005c02:	f885 61e0 	strb.w	r6, [r5, #480]	; 0x1e0
  __HAL_LOCK(hpcd);
 8005c06:	d011      	beq.n	8005c2c <HAL_PCD_EP_Receive+0x50>
 8005c08:	6922      	ldr	r2, [r4, #16]
    USB_EP0StartXfer(hpcd->Instance, ep, hpcd->Init.dma_enable);
 8005c0a:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8005c0c:	2301      	movs	r3, #1
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8005c0e:	f505 71f0 	add.w	r1, r5, #480	; 0x1e0
  __HAL_LOCK(hpcd);
 8005c12:	f884 3384 	strb.w	r3, [r4, #900]	; 0x384
    USB_EP0StartXfer(hpcd->Instance, ep, hpcd->Init.dma_enable);
 8005c16:	b2d2      	uxtb	r2, r2
  if ((ep_addr & 0x7F) == 0 )
 8005c18:	b92e      	cbnz	r6, 8005c26 <HAL_PCD_EP_Receive+0x4a>
    USB_EP0StartXfer(hpcd->Instance, ep, hpcd->Init.dma_enable);
 8005c1a:	f002 fb6f 	bl	80082fc <USB_EP0StartXfer>
  __HAL_UNLOCK(hpcd);
 8005c1e:	2000      	movs	r0, #0
 8005c20:	f884 0384 	strb.w	r0, [r4, #900]	; 0x384
  return HAL_OK;
 8005c24:	bd70      	pop	{r4, r5, r6, pc}
    USB_EPStartXfer(hpcd->Instance, ep, hpcd->Init.dma_enable);
 8005c26:	f002 fab1 	bl	800818c <USB_EPStartXfer>
 8005c2a:	e7f8      	b.n	8005c1e <HAL_PCD_EP_Receive+0x42>
  __HAL_LOCK(hpcd);
 8005c2c:	2002      	movs	r0, #2
}
 8005c2e:	bd70      	pop	{r4, r5, r6, pc}

08005c30 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & 0x7F].xfer_count;
 8005c30:	231c      	movs	r3, #28
 8005c32:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8005c36:	fb03 0101 	mla	r1, r3, r1, r0
}
 8005c3a:	f8b1 01f8 	ldrh.w	r0, [r1, #504]	; 0x1f8
 8005c3e:	4770      	bx	lr

08005c40 <HAL_PCD_EP_Transmit>:
{
 8005c40:	b570      	push	{r4, r5, r6, lr}
 8005c42:	4604      	mov	r4, r0
 8005c44:	f001 067f 	and.w	r6, r1, #127	; 0x7f
  ep->xfer_buff = pBuf;  
 8005c48:	201c      	movs	r0, #28
 8005c4a:	fb00 4506 	mla	r5, r0, r6, r4
 8005c4e:	64aa      	str	r2, [r5, #72]	; 0x48
  ep->xfer_len = len;
 8005c50:	652b      	str	r3, [r5, #80]	; 0x50
  __HAL_LOCK(hpcd);
 8005c52:	f894 2384 	ldrb.w	r2, [r4, #900]	; 0x384
  ep->num = ep_addr & 0x7F;
 8005c56:	f885 603c 	strb.w	r6, [r5, #60]	; 0x3c
  ep->xfer_count = 0;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	656b      	str	r3, [r5, #84]	; 0x54
  ep->is_in = 1;
 8005c5e:	2301      	movs	r3, #1
  __HAL_LOCK(hpcd);
 8005c60:	429a      	cmp	r2, r3
  ep->is_in = 1;
 8005c62:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  __HAL_LOCK(hpcd);
 8005c66:	d010      	beq.n	8005c8a <HAL_PCD_EP_Transmit+0x4a>
 8005c68:	6922      	ldr	r2, [r4, #16]
 8005c6a:	f884 3384 	strb.w	r3, [r4, #900]	; 0x384
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8005c6e:	f105 013c 	add.w	r1, r5, #60	; 0x3c
    USB_EP0StartXfer(hpcd->Instance,ep,  hpcd->Init.dma_enable);
 8005c72:	b2d2      	uxtb	r2, r2
 8005c74:	6820      	ldr	r0, [r4, #0]
  if ((ep_addr & 0x7F) == 0 )
 8005c76:	b92e      	cbnz	r6, 8005c84 <HAL_PCD_EP_Transmit+0x44>
    USB_EP0StartXfer(hpcd->Instance,ep,  hpcd->Init.dma_enable);
 8005c78:	f002 fb40 	bl	80082fc <USB_EP0StartXfer>
  __HAL_UNLOCK(hpcd);
 8005c7c:	2000      	movs	r0, #0
 8005c7e:	f884 0384 	strb.w	r0, [r4, #900]	; 0x384
  return HAL_OK;
 8005c82:	bd70      	pop	{r4, r5, r6, pc}
    USB_EPStartXfer(hpcd->Instance, ep,  hpcd->Init.dma_enable);
 8005c84:	f002 fa82 	bl	800818c <USB_EPStartXfer>
 8005c88:	e7f8      	b.n	8005c7c <HAL_PCD_EP_Transmit+0x3c>
  __HAL_LOCK(hpcd);
 8005c8a:	2002      	movs	r0, #2
}
 8005c8c:	bd70      	pop	{r4, r5, r6, pc}

08005c8e <HAL_PCD_EP_SetStall>:
{
 8005c8e:	b538      	push	{r3, r4, r5, lr}
  if ((0x80 & ep_addr) == 0x80)
 8005c90:	b24b      	sxtb	r3, r1
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 8005c98:	f04f 021c 	mov.w	r2, #28
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8005c9c:	bfb5      	itete	lt
 8005c9e:	fb02 0105 	mlalt	r1, r2, r5, r0
    ep = &hpcd->OUT_ep[ep_addr];
 8005ca2:	fb02 0101 	mlage	r1, r2, r1, r0
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8005ca6:	313c      	addlt	r1, #60	; 0x3c
    ep = &hpcd->OUT_ep[ep_addr];
 8005ca8:	f501 71f0 	addge.w	r1, r1, #480	; 0x1e0
  ep->is_stall = 1;
 8005cac:	2201      	movs	r2, #1
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8005cae:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7F;
 8005cb0:	b2ed      	uxtb	r5, r5
  ep->is_stall = 1;
 8005cb2:	708a      	strb	r2, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8005cb4:	700d      	strb	r5, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8005cb6:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd);
 8005cb8:	f890 3384 	ldrb.w	r3, [r0, #900]	; 0x384
 8005cbc:	4293      	cmp	r3, r2
{
 8005cbe:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8005cc0:	d00f      	beq.n	8005ce2 <HAL_PCD_EP_SetStall+0x54>
 8005cc2:	f880 2384 	strb.w	r2, [r0, #900]	; 0x384
  USB_EPSetStall(hpcd->Instance , ep);
 8005cc6:	6800      	ldr	r0, [r0, #0]
 8005cc8:	f002 fb9d 	bl	8008406 <USB_EPSetStall>
  if((ep_addr & 0x7F) == 0)
 8005ccc:	b92d      	cbnz	r5, 8005cda <HAL_PCD_EP_SetStall+0x4c>
    USB_EP0_OutStart(hpcd->Instance,  hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005cce:	f504 7262 	add.w	r2, r4, #904	; 0x388
 8005cd2:	7c21      	ldrb	r1, [r4, #16]
 8005cd4:	6820      	ldr	r0, [r4, #0]
 8005cd6:	f002 fc64 	bl	80085a2 <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd); 
 8005cda:	2000      	movs	r0, #0
 8005cdc:	f884 0384 	strb.w	r0, [r4, #900]	; 0x384
  return HAL_OK;
 8005ce0:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 8005ce2:	2002      	movs	r0, #2
}
 8005ce4:	bd38      	pop	{r3, r4, r5, pc}

08005ce6 <HAL_PCD_EP_ClrStall>:
{
 8005ce6:	b538      	push	{r3, r4, r5, lr}
  if ((0x80 & ep_addr) == 0x80)
 8005ce8:	b24b      	sxtb	r3, r1
 8005cea:	2b00      	cmp	r3, #0
{
 8005cec:	4605      	mov	r5, r0
 8005cee:	f04f 021c 	mov.w	r2, #28
 8005cf2:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8005cf6:	bfb5      	itete	lt
 8005cf8:	fb02 5100 	mlalt	r1, r2, r0, r5
    ep = &hpcd->OUT_ep[ep_addr];
 8005cfc:	fb02 5101 	mlage	r1, r2, r1, r5
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8005d00:	313c      	addlt	r1, #60	; 0x3c
    ep = &hpcd->OUT_ep[ep_addr];
 8005d02:	f501 71f0 	addge.w	r1, r1, #480	; 0x1e0
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8005d06:	0fdb      	lsrs	r3, r3, #31
  ep->is_stall = 0;
 8005d08:	2400      	movs	r4, #0
 8005d0a:	708c      	strb	r4, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8005d0c:	7008      	strb	r0, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8005d0e:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 8005d10:	f895 3384 	ldrb.w	r3, [r5, #900]	; 0x384
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d009      	beq.n	8005d2c <HAL_PCD_EP_ClrStall+0x46>
 8005d18:	2301      	movs	r3, #1
 8005d1a:	f885 3384 	strb.w	r3, [r5, #900]	; 0x384
  USB_EPClearStall(hpcd->Instance , ep);
 8005d1e:	6828      	ldr	r0, [r5, #0]
 8005d20:	f002 fb90 	bl	8008444 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 8005d24:	f885 4384 	strb.w	r4, [r5, #900]	; 0x384
  return HAL_OK;
 8005d28:	4620      	mov	r0, r4
 8005d2a:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 8005d2c:	2002      	movs	r0, #2
}
 8005d2e:	bd38      	pop	{r3, r4, r5, pc}

08005d30 <HAL_PCD_EP_Flush>:
  __HAL_LOCK(hpcd); 
 8005d30:	f890 3384 	ldrb.w	r3, [r0, #900]	; 0x384
 8005d34:	2b01      	cmp	r3, #1
{
 8005d36:	b510      	push	{r4, lr}
 8005d38:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 8005d3a:	d011      	beq.n	8005d60 <HAL_PCD_EP_Flush+0x30>
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	f880 3384 	strb.w	r3, [r0, #900]	; 0x384
  if ((ep_addr & 0x80) == 0x80)
 8005d42:	060b      	lsls	r3, r1, #24
 8005d44:	d508      	bpl.n	8005d58 <HAL_PCD_EP_Flush+0x28>
    USB_FlushTxFifo(hpcd->Instance, ep_addr & 0x7F);
 8005d46:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8005d4a:	6800      	ldr	r0, [r0, #0]
 8005d4c:	f002 f988 	bl	8008060 <USB_FlushTxFifo>
  __HAL_UNLOCK(hpcd); 
 8005d50:	2000      	movs	r0, #0
 8005d52:	f884 0384 	strb.w	r0, [r4, #900]	; 0x384
  return HAL_OK;
 8005d56:	bd10      	pop	{r4, pc}
    USB_FlushRxFifo(hpcd->Instance);
 8005d58:	6800      	ldr	r0, [r0, #0]
 8005d5a:	f002 f993 	bl	8008084 <USB_FlushRxFifo>
 8005d5e:	e7f7      	b.n	8005d50 <HAL_PCD_EP_Flush+0x20>
  __HAL_LOCK(hpcd); 
 8005d60:	2002      	movs	r0, #2
}
 8005d62:	bd10      	pop	{r4, pc}

08005d64 <HAL_PCDEx_SetTxFiFo>:
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top 
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */
  
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005d64:	6800      	ldr	r0, [r0, #0]
{
 8005d66:	b570      	push	{r4, r5, r6, lr}
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005d68:	6a43      	ldr	r3, [r0, #36]	; 0x24
  
  if(fifo == 0)
 8005d6a:	b921      	cbnz	r1, 8005d76 <HAL_PCDEx_SetTxFiFo+0x12>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = (size << 16) | Tx_Offset;
 8005d6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d70:	6283      	str	r3, [r0, #40]	; 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1] = (size << 16) | Tx_Offset;
  }
  
  return HAL_OK;
}
 8005d72:	2000      	movs	r0, #0
 8005d74:	bd70      	pop	{r4, r5, r6, pc}
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005d76:	6a84      	ldr	r4, [r0, #40]	; 0x28
    for (index = 0; index < (fifo - 1); index++)
 8005d78:	2500      	movs	r5, #0
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005d7a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
    for (index = 0; index < (fifo - 1); index++)
 8005d7e:	1e4e      	subs	r6, r1, #1
 8005d80:	b2ec      	uxtb	r4, r5
 8005d82:	42b4      	cmp	r4, r6
 8005d84:	f105 0501 	add.w	r5, r5, #1
 8005d88:	db06      	blt.n	8005d98 <HAL_PCDEx_SetTxFiFo+0x34>
    hpcd->Instance->DIEPTXF[fifo - 1] = (size << 16) | Tx_Offset;
 8005d8a:	313f      	adds	r1, #63	; 0x3f
 8005d8c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8005d90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d94:	6043      	str	r3, [r0, #4]
 8005d96:	e7ec      	b.n	8005d72 <HAL_PCDEx_SetTxFiFo+0xe>
      Tx_Offset += (hpcd->Instance->DIEPTXF[index] >> 16);
 8005d98:	3440      	adds	r4, #64	; 0x40
 8005d9a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8005d9e:	6864      	ldr	r4, [r4, #4]
 8005da0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005da4:	e7ec      	b.n	8005d80 <HAL_PCDEx_SetTxFiFo+0x1c>

08005da6 <HAL_PCDEx_SetRxFiFo>:
  * @param  size: Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8005da6:	6803      	ldr	r3, [r0, #0]
  
  return HAL_OK;
}
 8005da8:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 8005daa:	6259      	str	r1, [r3, #36]	; 0x24
}
 8005dac:	4770      	bx	lr

08005dae <HAL_PCDEx_ActivateLPM>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 8005dae:	6802      	ldr	r2, [r0, #0]
{
 8005db0:	4603      	mov	r3, r0
  
  hpcd->lpm_active = ENABLE;
 8005db2:	2101      	movs	r1, #1
 8005db4:	f8c0 13c0 	str.w	r1, [r0, #960]	; 0x3c0
  hpcd->LPM_State = LPM_L0;
 8005db8:	2000      	movs	r0, #0
 8005dba:	f883 03b8 	strb.w	r0, [r3, #952]	; 0x3b8
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005dbe:	6993      	ldr	r3, [r2, #24]
 8005dc0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005dc4:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005dc6:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8005dc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005dcc:	f043 0303 	orr.w	r3, r3, #3
 8005dd0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;  
}
 8005dd2:	4770      	bx	lr

08005dd4 <HAL_PCDEx_ActivateBCD>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateBCD(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 8005dd4:	6802      	ldr	r2, [r0, #0]

  hpcd->battery_charging_active = ENABLE; 
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	f8c0 33c4 	str.w	r3, [r0, #964]	; 0x3c4
  USBx->GCCFG |= (USB_OTG_GCCFG_BCDEN);
 8005ddc:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8005dde:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005de2:	6393      	str	r3, [r2, #56]	; 0x38
  
  return HAL_OK;  
}
 8005de4:	2000      	movs	r0, #0
 8005de6:	4770      	bx	lr

08005de8 <HAL_PCDEx_LPM_Callback>:
 8005de8:	4770      	bx	lr
	...

08005dec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005dec:	4b02      	ldr	r3, [pc, #8]	; (8005df8 <HAL_PWREx_GetVoltageRange+0xc>)
 8005dee:	6818      	ldr	r0, [r3, #0]
}
 8005df0:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8005df4:	4770      	bx	lr
 8005df6:	bf00      	nop
 8005df8:	40007000 	.word	0x40007000

08005dfc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005dfc:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos = 0;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
  
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005dfe:	4d1e      	ldr	r5, [pc, #120]	; (8005e78 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8005e00:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8005e02:	00da      	lsls	r2, r3, #3
{
 8005e04:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005e06:	d518      	bpl.n	8005e3a <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005e08:	f7ff fff0 	bl	8005dec <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }
  
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005e0c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8005e10:	d123      	bne.n	8005e5a <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005e12:	2c80      	cmp	r4, #128	; 0x80
 8005e14:	d929      	bls.n	8005e6a <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005e16:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005e18:	bf8c      	ite	hi
 8005e1a:	2002      	movhi	r0, #2
 8005e1c:	2001      	movls	r0, #1
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
  }
       
  __HAL_FLASH_SET_LATENCY(latency);
 8005e1e:	4a17      	ldr	r2, [pc, #92]	; (8005e7c <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8005e20:	6813      	ldr	r3, [r2, #0]
 8005e22:	f023 0307 	bic.w	r3, r3, #7
 8005e26:	4303      	orrs	r3, r0
 8005e28:	6013      	str	r3, [r2, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8005e2a:	6813      	ldr	r3, [r2, #0]
 8005e2c:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }
  
  return HAL_OK;
}
 8005e30:	1a18      	subs	r0, r3, r0
 8005e32:	bf18      	it	ne
 8005e34:	2001      	movne	r0, #1
 8005e36:	b003      	add	sp, #12
 8005e38:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8005e3a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8005e3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e40:	65ab      	str	r3, [r5, #88]	; 0x58
 8005e42:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8005e44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e48:	9301      	str	r3, [sp, #4]
 8005e4a:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8005e4c:	f7ff ffce 	bl	8005dec <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8005e50:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8005e52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e56:	65ab      	str	r3, [r5, #88]	; 0x58
 8005e58:	e7d8      	b.n	8005e0c <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8005e5a:	2c80      	cmp	r4, #128	; 0x80
 8005e5c:	d807      	bhi.n	8005e6e <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8005e5e:	d008      	beq.n	8005e72 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7) 
 8005e60:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8005e64:	4258      	negs	r0, r3
 8005e66:	4158      	adcs	r0, r3
 8005e68:	e7d9      	b.n	8005e1e <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005e6a:	2000      	movs	r0, #0
 8005e6c:	e7d7      	b.n	8005e1e <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8005e6e:	2003      	movs	r0, #3
 8005e70:	e7d5      	b.n	8005e1e <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8005e72:	2002      	movs	r0, #2
 8005e74:	e7d3      	b.n	8005e1e <RCC_SetFlashLatencyFromMSIRange+0x22>
 8005e76:	bf00      	nop
 8005e78:	40021000 	.word	0x40021000
 8005e7c:	40022000 	.word	0x40022000

08005e80 <HAL_RCC_GetSysClockFreq>:
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8005e80:	4b46      	ldr	r3, [pc, #280]	; (8005f9c <HAL_RCC_GetSysClockFreq+0x11c>)
 8005e82:	689a      	ldr	r2, [r3, #8]
 8005e84:	f012 0f0c 	tst.w	r2, #12
{
 8005e88:	b510      	push	{r4, lr}
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8005e8a:	d009      	beq.n	8005ea0 <HAL_RCC_GetSysClockFreq+0x20>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8005e8c:	689a      	ldr	r2, [r3, #8]
 8005e8e:	f002 020c 	and.w	r2, r2, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8005e92:	2a0c      	cmp	r2, #12
 8005e94:	d148      	bne.n	8005f28 <HAL_RCC_GetSysClockFreq+0xa8>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8005e96:	68da      	ldr	r2, [r3, #12]
 8005e98:	f002 0203 	and.w	r2, r2, #3
 8005e9c:	2a01      	cmp	r2, #1
 8005e9e:	d143      	bne.n	8005f28 <HAL_RCC_GetSysClockFreq+0xa8>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 8005ea0:	681a      	ldr	r2, [r3, #0]
 8005ea2:	0712      	lsls	r2, r2, #28
 8005ea4:	d437      	bmi.n	8005f16 <HAL_RCC_GetSysClockFreq+0x96>
      msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> POSITION_VAL(RCC_CSR_MSISRANGE);
 8005ea6:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005eaa:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8005eae:	fa91 f1a1 	rbit	r1, r1
 8005eb2:	fab1 f181 	clz	r1, r1
 8005eb6:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
      msirange = (RCC->CR & RCC_CR_MSIRANGE) >> POSITION_VAL(RCC_CR_MSIRANGE);
 8005eba:	40ca      	lsrs	r2, r1
    msirange = MSIRangeTable[msirange];
 8005ebc:	4938      	ldr	r1, [pc, #224]	; (8005fa0 <HAL_RCC_GetSysClockFreq+0x120>)
 8005ebe:	f851 4022 	ldr.w	r4, [r1, r2, lsl #2]
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8005ec2:	689a      	ldr	r2, [r3, #8]
      sysclockfreq = msirange;
 8005ec4:	f012 0f0c 	tst.w	r2, #12
 8005ec8:	bf0c      	ite	eq
 8005eca:	4620      	moveq	r0, r4
 8005ecc:	2000      	movne	r0, #0
  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005ece:	689a      	ldr	r2, [r3, #8]
 8005ed0:	f002 020c 	and.w	r2, r2, #12
 8005ed4:	2a0c      	cmp	r2, #12
 8005ed6:	d154      	bne.n	8005f82 <HAL_RCC_GetSysClockFreq+0x102>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005ed8:	68da      	ldr	r2, [r3, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)) + 1U ;
 8005eda:	68d8      	ldr	r0, [r3, #12]
 8005edc:	2170      	movs	r1, #112	; 0x70
 8005ede:	fa91 f1a1 	rbit	r1, r1
 8005ee2:	fab1 f181 	clz	r1, r1
 8005ee6:	f000 0070 	and.w	r0, r0, #112	; 0x70
 8005eea:	40c8      	lsrs	r0, r1
 8005eec:	1c41      	adds	r1, r0, #1
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005eee:	f002 0003 	and.w	r0, r2, #3
    switch (pllsource)
 8005ef2:	2802      	cmp	r0, #2
 8005ef4:	f44f 42fe 	mov.w	r2, #32512	; 0x7f00
 8005ef8:	d028      	beq.n	8005f4c <HAL_RCC_GetSysClockFreq+0xcc>
 8005efa:	2803      	cmp	r0, #3
 8005efc:	d042      	beq.n	8005f84 <HAL_RCC_GetSysClockFreq+0x104>
      pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 8005efe:	68d8      	ldr	r0, [r3, #12]
 8005f00:	fa92 f2a2 	rbit	r2, r2
 8005f04:	fab2 f282 	clz	r2, r2
 8005f08:	f400 40fe 	and.w	r0, r0, #32512	; 0x7f00
 8005f0c:	40d0      	lsrs	r0, r2
 8005f0e:	fbb4 f1f1 	udiv	r1, r4, r1
 8005f12:	4348      	muls	r0, r1
      break;
 8005f14:	e027      	b.n	8005f66 <HAL_RCC_GetSysClockFreq+0xe6>
      msirange = (RCC->CR & RCC_CR_MSIRANGE) >> POSITION_VAL(RCC_CR_MSIRANGE);
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	21f0      	movs	r1, #240	; 0xf0
 8005f1a:	fa91 f1a1 	rbit	r1, r1
 8005f1e:	fab1 f181 	clz	r1, r1
 8005f22:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8005f26:	e7c8      	b.n	8005eba <HAL_RCC_GetSysClockFreq+0x3a>
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005f28:	689a      	ldr	r2, [r3, #8]
 8005f2a:	f002 020c 	and.w	r2, r2, #12
 8005f2e:	2a04      	cmp	r2, #4
 8005f30:	d007      	beq.n	8005f42 <HAL_RCC_GetSysClockFreq+0xc2>
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005f32:	689a      	ldr	r2, [r3, #8]
 8005f34:	f002 020c 	and.w	r2, r2, #12
 8005f38:	2a08      	cmp	r2, #8
 8005f3a:	d104      	bne.n	8005f46 <HAL_RCC_GetSysClockFreq+0xc6>
    sysclockfreq = HSE_VALUE;
 8005f3c:	4819      	ldr	r0, [pc, #100]	; (8005fa4 <HAL_RCC_GetSysClockFreq+0x124>)
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8005f3e:	2400      	movs	r4, #0
 8005f40:	e7c5      	b.n	8005ece <HAL_RCC_GetSysClockFreq+0x4e>
    sysclockfreq = HSI_VALUE;
 8005f42:	4819      	ldr	r0, [pc, #100]	; (8005fa8 <HAL_RCC_GetSysClockFreq+0x128>)
 8005f44:	e7fb      	b.n	8005f3e <HAL_RCC_GetSysClockFreq+0xbe>
  uint32_t sysclockfreq = 0U;
 8005f46:	2000      	movs	r0, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8005f48:	4604      	mov	r4, r0
 8005f4a:	e7c0      	b.n	8005ece <HAL_RCC_GetSysClockFreq+0x4e>
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 8005f4c:	68d8      	ldr	r0, [r3, #12]
 8005f4e:	fa92 f2a2 	rbit	r2, r2
 8005f52:	f400 40fe 	and.w	r0, r0, #32512	; 0x7f00
 8005f56:	fab2 f282 	clz	r2, r2
 8005f5a:	fa20 f202 	lsr.w	r2, r0, r2
 8005f5e:	4812      	ldr	r0, [pc, #72]	; (8005fa8 <HAL_RCC_GetSysClockFreq+0x128>)
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 8005f60:	fbb0 f0f1 	udiv	r0, r0, r1
 8005f64:	4350      	muls	r0, r2
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR)) + 1U ) * 2U;
 8005f66:	68db      	ldr	r3, [r3, #12]
 8005f68:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8005f6c:	fa92 f2a2 	rbit	r2, r2
 8005f70:	fab2 f282 	clz	r2, r2
 8005f74:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8005f78:	40d3      	lsrs	r3, r2
 8005f7a:	3301      	adds	r3, #1
 8005f7c:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8005f7e:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8005f82:	bd10      	pop	{r4, pc}
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 8005f84:	68d8      	ldr	r0, [r3, #12]
 8005f86:	fa92 f2a2 	rbit	r2, r2
 8005f8a:	f400 40fe 	and.w	r0, r0, #32512	; 0x7f00
 8005f8e:	fab2 f282 	clz	r2, r2
 8005f92:	fa20 f202 	lsr.w	r2, r0, r2
 8005f96:	4803      	ldr	r0, [pc, #12]	; (8005fa4 <HAL_RCC_GetSysClockFreq+0x124>)
 8005f98:	e7e2      	b.n	8005f60 <HAL_RCC_GetSysClockFreq+0xe0>
 8005f9a:	bf00      	nop
 8005f9c:	40021000 	.word	0x40021000
 8005fa0:	0800f050 	.word	0x0800f050
 8005fa4:	007a1200 	.word	0x007a1200
 8005fa8:	00f42400 	.word	0x00f42400

08005fac <HAL_RCC_OscConfig>:
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005fac:	6803      	ldr	r3, [r0, #0]
{
 8005fae:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005fb2:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005fb4:	06d8      	lsls	r0, r3, #27
 8005fb6:	d541      	bpl.n	800603c <HAL_RCC_OscConfig+0x90>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8005fb8:	4ca5      	ldr	r4, [pc, #660]	; (8006250 <HAL_RCC_OscConfig+0x2a4>)
 8005fba:	68a3      	ldr	r3, [r4, #8]
 8005fbc:	f013 0f0c 	tst.w	r3, #12
 8005fc0:	d166      	bne.n	8006090 <HAL_RCC_OscConfig+0xe4>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005fc2:	6823      	ldr	r3, [r4, #0]
 8005fc4:	0799      	lsls	r1, r3, #30
 8005fc6:	d505      	bpl.n	8005fd4 <HAL_RCC_OscConfig+0x28>
 8005fc8:	69ab      	ldr	r3, [r5, #24]
 8005fca:	b91b      	cbnz	r3, 8005fd4 <HAL_RCC_OscConfig+0x28>
        return HAL_ERROR;
 8005fcc:	2001      	movs	r0, #1
}
 8005fce:	b002      	add	sp, #8
 8005fd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005fd4:	6823      	ldr	r3, [r4, #0]
 8005fd6:	6a28      	ldr	r0, [r5, #32]
 8005fd8:	071a      	lsls	r2, r3, #28
 8005fda:	bf56      	itet	pl
 8005fdc:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8005fe0:	6823      	ldrmi	r3, [r4, #0]
 8005fe2:	091b      	lsrpl	r3, r3, #4
 8005fe4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005fe8:	4283      	cmp	r3, r0
 8005fea:	d23c      	bcs.n	8006066 <HAL_RCC_OscConfig+0xba>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005fec:	f7ff ff06 	bl	8005dfc <RCC_SetFlashLatencyFromMSIRange>
 8005ff0:	2800      	cmp	r0, #0
 8005ff2:	d1eb      	bne.n	8005fcc <HAL_RCC_OscConfig+0x20>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005ff4:	6823      	ldr	r3, [r4, #0]
 8005ff6:	f043 0308 	orr.w	r3, r3, #8
 8005ffa:	6023      	str	r3, [r4, #0]
 8005ffc:	6823      	ldr	r3, [r4, #0]
 8005ffe:	6a2a      	ldr	r2, [r5, #32]
 8006000:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006004:	4313      	orrs	r3, r2
 8006006:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006008:	6863      	ldr	r3, [r4, #4]
 800600a:	69ea      	ldr	r2, [r5, #28]
 800600c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006010:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006014:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8006016:	f7ff ff33 	bl	8005e80 <HAL_RCC_GetSysClockFreq>
 800601a:	68a3      	ldr	r3, [r4, #8]
 800601c:	22f0      	movs	r2, #240	; 0xf0
 800601e:	fa92 f2a2 	rbit	r2, r2
 8006022:	fab2 f282 	clz	r2, r2
 8006026:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800602a:	40d3      	lsrs	r3, r2
 800602c:	4a89      	ldr	r2, [pc, #548]	; (8006254 <HAL_RCC_OscConfig+0x2a8>)
 800602e:	5cd3      	ldrb	r3, [r2, r3]
 8006030:	40d8      	lsrs	r0, r3
 8006032:	4b89      	ldr	r3, [pc, #548]	; (8006258 <HAL_RCC_OscConfig+0x2ac>)
 8006034:	6018      	str	r0, [r3, #0]
        HAL_InitTick (TICK_INT_PRIORITY);
 8006036:	2000      	movs	r0, #0
 8006038:	f7fe feb0 	bl	8004d9c <HAL_InitTick>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800603c:	682b      	ldr	r3, [r5, #0]
 800603e:	07de      	lsls	r6, r3, #31
 8006040:	d45b      	bmi.n	80060fa <HAL_RCC_OscConfig+0x14e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006042:	682b      	ldr	r3, [r5, #0]
 8006044:	079c      	lsls	r4, r3, #30
 8006046:	f100 80a3 	bmi.w	8006190 <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800604a:	682b      	ldr	r3, [r5, #0]
 800604c:	0719      	lsls	r1, r3, #28
 800604e:	f100 80e7 	bmi.w	8006220 <HAL_RCC_OscConfig+0x274>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006052:	682b      	ldr	r3, [r5, #0]
 8006054:	075a      	lsls	r2, r3, #29
 8006056:	f100 8115 	bmi.w	8006284 <HAL_RCC_OscConfig+0x2d8>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800605a:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800605c:	2a00      	cmp	r2, #0
 800605e:	f040 817c 	bne.w	800635a <HAL_RCC_OscConfig+0x3ae>
  return HAL_OK;
 8006062:	2000      	movs	r0, #0
 8006064:	e7b3      	b.n	8005fce <HAL_RCC_OscConfig+0x22>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006066:	6823      	ldr	r3, [r4, #0]
 8006068:	f043 0308 	orr.w	r3, r3, #8
 800606c:	6023      	str	r3, [r4, #0]
 800606e:	6823      	ldr	r3, [r4, #0]
 8006070:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006074:	4303      	orrs	r3, r0
 8006076:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006078:	6863      	ldr	r3, [r4, #4]
 800607a:	69ea      	ldr	r2, [r5, #28]
 800607c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006080:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006084:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006086:	f7ff feb9 	bl	8005dfc <RCC_SetFlashLatencyFromMSIRange>
 800608a:	2800      	cmp	r0, #0
 800608c:	d0c3      	beq.n	8006016 <HAL_RCC_OscConfig+0x6a>
 800608e:	e79d      	b.n	8005fcc <HAL_RCC_OscConfig+0x20>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006090:	69ab      	ldr	r3, [r5, #24]
 8006092:	b313      	cbz	r3, 80060da <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_MSI_ENABLE();
 8006094:	6823      	ldr	r3, [r4, #0]
 8006096:	f043 0301 	orr.w	r3, r3, #1
 800609a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800609c:	f7fe fea6 	bl	8004dec <HAL_GetTick>
 80060a0:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 80060a2:	6823      	ldr	r3, [r4, #0]
 80060a4:	079b      	lsls	r3, r3, #30
 80060a6:	d511      	bpl.n	80060cc <HAL_RCC_OscConfig+0x120>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80060a8:	6823      	ldr	r3, [r4, #0]
 80060aa:	f043 0308 	orr.w	r3, r3, #8
 80060ae:	6023      	str	r3, [r4, #0]
 80060b0:	6823      	ldr	r3, [r4, #0]
 80060b2:	6a2a      	ldr	r2, [r5, #32]
 80060b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80060b8:	4313      	orrs	r3, r2
 80060ba:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80060bc:	6863      	ldr	r3, [r4, #4]
 80060be:	69ea      	ldr	r2, [r5, #28]
 80060c0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80060c4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80060c8:	6063      	str	r3, [r4, #4]
 80060ca:	e7b7      	b.n	800603c <HAL_RCC_OscConfig+0x90>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80060cc:	f7fe fe8e 	bl	8004dec <HAL_GetTick>
 80060d0:	1b80      	subs	r0, r0, r6
 80060d2:	2802      	cmp	r0, #2
 80060d4:	d9e5      	bls.n	80060a2 <HAL_RCC_OscConfig+0xf6>
            return HAL_TIMEOUT;
 80060d6:	2003      	movs	r0, #3
 80060d8:	e779      	b.n	8005fce <HAL_RCC_OscConfig+0x22>
        __HAL_RCC_MSI_DISABLE();
 80060da:	6823      	ldr	r3, [r4, #0]
 80060dc:	f023 0301 	bic.w	r3, r3, #1
 80060e0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80060e2:	f7fe fe83 	bl	8004dec <HAL_GetTick>
 80060e6:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 80060e8:	6823      	ldr	r3, [r4, #0]
 80060ea:	079f      	lsls	r7, r3, #30
 80060ec:	d5a6      	bpl.n	800603c <HAL_RCC_OscConfig+0x90>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80060ee:	f7fe fe7d 	bl	8004dec <HAL_GetTick>
 80060f2:	1b80      	subs	r0, r0, r6
 80060f4:	2802      	cmp	r0, #2
 80060f6:	d9f7      	bls.n	80060e8 <HAL_RCC_OscConfig+0x13c>
 80060f8:	e7ed      	b.n	80060d6 <HAL_RCC_OscConfig+0x12a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || 
 80060fa:	4c55      	ldr	r4, [pc, #340]	; (8006250 <HAL_RCC_OscConfig+0x2a4>)
 80060fc:	68a3      	ldr	r3, [r4, #8]
 80060fe:	f003 030c 	and.w	r3, r3, #12
 8006102:	2b08      	cmp	r3, #8
 8006104:	d009      	beq.n	800611a <HAL_RCC_OscConfig+0x16e>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006106:	68a3      	ldr	r3, [r4, #8]
 8006108:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || 
 800610c:	2b0c      	cmp	r3, #12
 800610e:	d10b      	bne.n	8006128 <HAL_RCC_OscConfig+0x17c>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006110:	68e3      	ldr	r3, [r4, #12]
 8006112:	f003 0303 	and.w	r3, r3, #3
 8006116:	2b03      	cmp	r3, #3
 8006118:	d106      	bne.n	8006128 <HAL_RCC_OscConfig+0x17c>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800611a:	6823      	ldr	r3, [r4, #0]
 800611c:	0398      	lsls	r0, r3, #14
 800611e:	d590      	bpl.n	8006042 <HAL_RCC_OscConfig+0x96>
 8006120:	686b      	ldr	r3, [r5, #4]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d18d      	bne.n	8006042 <HAL_RCC_OscConfig+0x96>
 8006126:	e751      	b.n	8005fcc <HAL_RCC_OscConfig+0x20>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006128:	686b      	ldr	r3, [r5, #4]
 800612a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800612e:	d110      	bne.n	8006152 <HAL_RCC_OscConfig+0x1a6>
 8006130:	6823      	ldr	r3, [r4, #0]
 8006132:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006136:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8006138:	f7fe fe58 	bl	8004dec <HAL_GetTick>
 800613c:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 800613e:	6823      	ldr	r3, [r4, #0]
 8006140:	0399      	lsls	r1, r3, #14
 8006142:	f53f af7e 	bmi.w	8006042 <HAL_RCC_OscConfig+0x96>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006146:	f7fe fe51 	bl	8004dec <HAL_GetTick>
 800614a:	1b80      	subs	r0, r0, r6
 800614c:	2864      	cmp	r0, #100	; 0x64
 800614e:	d9f6      	bls.n	800613e <HAL_RCC_OscConfig+0x192>
 8006150:	e7c1      	b.n	80060d6 <HAL_RCC_OscConfig+0x12a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006152:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006156:	d104      	bne.n	8006162 <HAL_RCC_OscConfig+0x1b6>
 8006158:	6823      	ldr	r3, [r4, #0]
 800615a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800615e:	6023      	str	r3, [r4, #0]
 8006160:	e7e6      	b.n	8006130 <HAL_RCC_OscConfig+0x184>
 8006162:	6822      	ldr	r2, [r4, #0]
 8006164:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006168:	6022      	str	r2, [r4, #0]
 800616a:	6822      	ldr	r2, [r4, #0]
 800616c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006170:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006172:	2b00      	cmp	r3, #0
 8006174:	d1e0      	bne.n	8006138 <HAL_RCC_OscConfig+0x18c>
        tickstart = HAL_GetTick();
 8006176:	f7fe fe39 	bl	8004dec <HAL_GetTick>
 800617a:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800617c:	6823      	ldr	r3, [r4, #0]
 800617e:	039a      	lsls	r2, r3, #14
 8006180:	f57f af5f 	bpl.w	8006042 <HAL_RCC_OscConfig+0x96>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006184:	f7fe fe32 	bl	8004dec <HAL_GetTick>
 8006188:	1b80      	subs	r0, r0, r6
 800618a:	2864      	cmp	r0, #100	; 0x64
 800618c:	d9f6      	bls.n	800617c <HAL_RCC_OscConfig+0x1d0>
 800618e:	e7a2      	b.n	80060d6 <HAL_RCC_OscConfig+0x12a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8006190:	4c2f      	ldr	r4, [pc, #188]	; (8006250 <HAL_RCC_OscConfig+0x2a4>)
 8006192:	68a3      	ldr	r3, [r4, #8]
 8006194:	f003 030c 	and.w	r3, r3, #12
 8006198:	2b04      	cmp	r3, #4
 800619a:	d009      	beq.n	80061b0 <HAL_RCC_OscConfig+0x204>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800619c:	68a3      	ldr	r3, [r4, #8]
 800619e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 80061a2:	2b0c      	cmp	r3, #12
 80061a4:	d119      	bne.n	80061da <HAL_RCC_OscConfig+0x22e>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80061a6:	68e3      	ldr	r3, [r4, #12]
 80061a8:	f003 0303 	and.w	r3, r3, #3
 80061ac:	2b02      	cmp	r3, #2
 80061ae:	d114      	bne.n	80061da <HAL_RCC_OscConfig+0x22e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80061b0:	6823      	ldr	r3, [r4, #0]
 80061b2:	055b      	lsls	r3, r3, #21
 80061b4:	d503      	bpl.n	80061be <HAL_RCC_OscConfig+0x212>
 80061b6:	68eb      	ldr	r3, [r5, #12]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	f43f af07 	beq.w	8005fcc <HAL_RCC_OscConfig+0x20>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061be:	6861      	ldr	r1, [r4, #4]
 80061c0:	f04f 53f8 	mov.w	r3, #520093696	; 0x1f000000
 80061c4:	fa93 f3a3 	rbit	r3, r3
 80061c8:	fab3 f283 	clz	r2, r3
 80061cc:	692b      	ldr	r3, [r5, #16]
 80061ce:	4093      	lsls	r3, r2
 80061d0:	f021 52f8 	bic.w	r2, r1, #520093696	; 0x1f000000
 80061d4:	4313      	orrs	r3, r2
 80061d6:	6063      	str	r3, [r4, #4]
 80061d8:	e737      	b.n	800604a <HAL_RCC_OscConfig+0x9e>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80061da:	68eb      	ldr	r3, [r5, #12]
 80061dc:	b17b      	cbz	r3, 80061fe <HAL_RCC_OscConfig+0x252>
        __HAL_RCC_HSI_ENABLE();
 80061de:	6823      	ldr	r3, [r4, #0]
 80061e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061e4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80061e6:	f7fe fe01 	bl	8004dec <HAL_GetTick>
 80061ea:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80061ec:	6823      	ldr	r3, [r4, #0]
 80061ee:	055f      	lsls	r7, r3, #21
 80061f0:	d4e5      	bmi.n	80061be <HAL_RCC_OscConfig+0x212>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80061f2:	f7fe fdfb 	bl	8004dec <HAL_GetTick>
 80061f6:	1b80      	subs	r0, r0, r6
 80061f8:	2802      	cmp	r0, #2
 80061fa:	d9f7      	bls.n	80061ec <HAL_RCC_OscConfig+0x240>
 80061fc:	e76b      	b.n	80060d6 <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_DISABLE();
 80061fe:	6823      	ldr	r3, [r4, #0]
 8006200:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006204:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8006206:	f7fe fdf1 	bl	8004dec <HAL_GetTick>
 800620a:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 800620c:	6823      	ldr	r3, [r4, #0]
 800620e:	0558      	lsls	r0, r3, #21
 8006210:	f57f af1b 	bpl.w	800604a <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006214:	f7fe fdea 	bl	8004dec <HAL_GetTick>
 8006218:	1b80      	subs	r0, r0, r6
 800621a:	2802      	cmp	r0, #2
 800621c:	d9f6      	bls.n	800620c <HAL_RCC_OscConfig+0x260>
 800621e:	e75a      	b.n	80060d6 <HAL_RCC_OscConfig+0x12a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006220:	696b      	ldr	r3, [r5, #20]
 8006222:	4c0b      	ldr	r4, [pc, #44]	; (8006250 <HAL_RCC_OscConfig+0x2a4>)
 8006224:	b1d3      	cbz	r3, 800625c <HAL_RCC_OscConfig+0x2b0>
      __HAL_RCC_LSI_ENABLE();
 8006226:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800622a:	f043 0301 	orr.w	r3, r3, #1
 800622e:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8006232:	f7fe fddb 	bl	8004dec <HAL_GetTick>
 8006236:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8006238:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800623c:	079b      	lsls	r3, r3, #30
 800623e:	f53f af08 	bmi.w	8006052 <HAL_RCC_OscConfig+0xa6>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006242:	f7fe fdd3 	bl	8004dec <HAL_GetTick>
 8006246:	1b80      	subs	r0, r0, r6
 8006248:	2802      	cmp	r0, #2
 800624a:	d9f5      	bls.n	8006238 <HAL_RCC_OscConfig+0x28c>
 800624c:	e743      	b.n	80060d6 <HAL_RCC_OscConfig+0x12a>
 800624e:	bf00      	nop
 8006250:	40021000 	.word	0x40021000
 8006254:	0800f038 	.word	0x0800f038
 8006258:	200000f8 	.word	0x200000f8
      __HAL_RCC_LSI_DISABLE();
 800625c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8006260:	f023 0301 	bic.w	r3, r3, #1
 8006264:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8006268:	f7fe fdc0 	bl	8004dec <HAL_GetTick>
 800626c:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 800626e:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8006272:	079f      	lsls	r7, r3, #30
 8006274:	f57f aeed 	bpl.w	8006052 <HAL_RCC_OscConfig+0xa6>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006278:	f7fe fdb8 	bl	8004dec <HAL_GetTick>
 800627c:	1b80      	subs	r0, r0, r6
 800627e:	2802      	cmp	r0, #2
 8006280:	d9f5      	bls.n	800626e <HAL_RCC_OscConfig+0x2c2>
 8006282:	e728      	b.n	80060d6 <HAL_RCC_OscConfig+0x12a>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006284:	4c66      	ldr	r4, [pc, #408]	; (8006420 <HAL_RCC_OscConfig+0x474>)
 8006286:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006288:	00de      	lsls	r6, r3, #3
 800628a:	d427      	bmi.n	80062dc <HAL_RCC_OscConfig+0x330>
      __HAL_RCC_PWR_CLK_ENABLE();
 800628c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800628e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006292:	65a3      	str	r3, [r4, #88]	; 0x58
 8006294:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006296:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800629a:	9301      	str	r3, [sp, #4]
 800629c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800629e:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80062a0:	4e60      	ldr	r6, [pc, #384]	; (8006424 <HAL_RCC_OscConfig+0x478>)
 80062a2:	6833      	ldr	r3, [r6, #0]
 80062a4:	05d8      	lsls	r0, r3, #23
 80062a6:	d51b      	bpl.n	80062e0 <HAL_RCC_OscConfig+0x334>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80062a8:	68ab      	ldr	r3, [r5, #8]
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	d129      	bne.n	8006302 <HAL_RCC_OscConfig+0x356>
 80062ae:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80062b2:	f043 0301 	orr.w	r3, r3, #1
 80062b6:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 80062ba:	f7fe fd97 	bl	8004dec <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062be:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80062c2:	4606      	mov	r6, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 80062c4:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80062c8:	079a      	lsls	r2, r3, #30
 80062ca:	d540      	bpl.n	800634e <HAL_RCC_OscConfig+0x3a2>
    if(pwrclkchanged == SET)
 80062cc:	2f00      	cmp	r7, #0
 80062ce:	f43f aec4 	beq.w	800605a <HAL_RCC_OscConfig+0xae>
      __HAL_RCC_PWR_CLK_DISABLE();
 80062d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80062d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80062d8:	65a3      	str	r3, [r4, #88]	; 0x58
 80062da:	e6be      	b.n	800605a <HAL_RCC_OscConfig+0xae>
    FlagStatus       pwrclkchanged = RESET;
 80062dc:	2700      	movs	r7, #0
 80062de:	e7df      	b.n	80062a0 <HAL_RCC_OscConfig+0x2f4>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80062e0:	6833      	ldr	r3, [r6, #0]
 80062e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062e6:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80062e8:	f7fe fd80 	bl	8004dec <HAL_GetTick>
 80062ec:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80062ee:	6833      	ldr	r3, [r6, #0]
 80062f0:	05d9      	lsls	r1, r3, #23
 80062f2:	d4d9      	bmi.n	80062a8 <HAL_RCC_OscConfig+0x2fc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062f4:	f7fe fd7a 	bl	8004dec <HAL_GetTick>
 80062f8:	eba0 0008 	sub.w	r0, r0, r8
 80062fc:	2802      	cmp	r0, #2
 80062fe:	d9f6      	bls.n	80062ee <HAL_RCC_OscConfig+0x342>
 8006300:	e6e9      	b.n	80060d6 <HAL_RCC_OscConfig+0x12a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006302:	2b05      	cmp	r3, #5
 8006304:	d106      	bne.n	8006314 <HAL_RCC_OscConfig+0x368>
 8006306:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800630a:	f043 0304 	orr.w	r3, r3, #4
 800630e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8006312:	e7cc      	b.n	80062ae <HAL_RCC_OscConfig+0x302>
 8006314:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8006318:	f022 0201 	bic.w	r2, r2, #1
 800631c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8006320:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8006324:	f022 0204 	bic.w	r2, r2, #4
 8006328:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800632c:	2b00      	cmp	r3, #0
 800632e:	d1c4      	bne.n	80062ba <HAL_RCC_OscConfig+0x30e>
      tickstart = HAL_GetTick();
 8006330:	f7fe fd5c 	bl	8004dec <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006334:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8006338:	4606      	mov	r6, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 800633a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800633e:	079b      	lsls	r3, r3, #30
 8006340:	d5c4      	bpl.n	80062cc <HAL_RCC_OscConfig+0x320>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006342:	f7fe fd53 	bl	8004dec <HAL_GetTick>
 8006346:	1b80      	subs	r0, r0, r6
 8006348:	4540      	cmp	r0, r8
 800634a:	d9f6      	bls.n	800633a <HAL_RCC_OscConfig+0x38e>
 800634c:	e6c3      	b.n	80060d6 <HAL_RCC_OscConfig+0x12a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800634e:	f7fe fd4d 	bl	8004dec <HAL_GetTick>
 8006352:	1b80      	subs	r0, r0, r6
 8006354:	4540      	cmp	r0, r8
 8006356:	d9b5      	bls.n	80062c4 <HAL_RCC_OscConfig+0x318>
 8006358:	e6bd      	b.n	80060d6 <HAL_RCC_OscConfig+0x12a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800635a:	4c31      	ldr	r4, [pc, #196]	; (8006420 <HAL_RCC_OscConfig+0x474>)
 800635c:	68a3      	ldr	r3, [r4, #8]
 800635e:	f003 030c 	and.w	r3, r3, #12
 8006362:	2b0c      	cmp	r3, #12
 8006364:	f43f ae32 	beq.w	8005fcc <HAL_RCC_OscConfig+0x20>
        __HAL_RCC_PLL_DISABLE();
 8006368:	6823      	ldr	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800636a:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 800636c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006370:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006372:	d137      	bne.n	80063e4 <HAL_RCC_OscConfig+0x438>
        tickstart = HAL_GetTick();
 8006374:	f7fe fd3a 	bl	8004dec <HAL_GetTick>
 8006378:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800637a:	6823      	ldr	r3, [r4, #0]
 800637c:	019f      	lsls	r7, r3, #6
 800637e:	d42b      	bmi.n	80063d8 <HAL_RCC_OscConfig+0x42c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006380:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8006382:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8006384:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006388:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800638a:	3a01      	subs	r2, #1
 800638c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8006390:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8006392:	0912      	lsrs	r2, r2, #4
 8006394:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8006398:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 800639a:	0852      	lsrs	r2, r2, #1
 800639c:	3a01      	subs	r2, #1
 800639e:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 80063a2:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80063a4:	0852      	lsrs	r2, r2, #1
 80063a6:	3a01      	subs	r2, #1
 80063a8:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80063ac:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 80063ae:	6823      	ldr	r3, [r4, #0]
 80063b0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80063b4:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80063b6:	68e3      	ldr	r3, [r4, #12]
 80063b8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80063bc:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 80063be:	f7fe fd15 	bl	8004dec <HAL_GetTick>
 80063c2:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 80063c4:	6823      	ldr	r3, [r4, #0]
 80063c6:	0198      	lsls	r0, r3, #6
 80063c8:	f53f ae4b 	bmi.w	8006062 <HAL_RCC_OscConfig+0xb6>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063cc:	f7fe fd0e 	bl	8004dec <HAL_GetTick>
 80063d0:	1b40      	subs	r0, r0, r5
 80063d2:	2802      	cmp	r0, #2
 80063d4:	d9f6      	bls.n	80063c4 <HAL_RCC_OscConfig+0x418>
 80063d6:	e67e      	b.n	80060d6 <HAL_RCC_OscConfig+0x12a>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063d8:	f7fe fd08 	bl	8004dec <HAL_GetTick>
 80063dc:	1b80      	subs	r0, r0, r6
 80063de:	2802      	cmp	r0, #2
 80063e0:	d9cb      	bls.n	800637a <HAL_RCC_OscConfig+0x3ce>
 80063e2:	e678      	b.n	80060d6 <HAL_RCC_OscConfig+0x12a>
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 80063e4:	6823      	ldr	r3, [r4, #0]
 80063e6:	0119      	lsls	r1, r3, #4
 80063e8:	d406      	bmi.n	80063f8 <HAL_RCC_OscConfig+0x44c>
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 80063ea:	6823      	ldr	r3, [r4, #0]
           && 
 80063ec:	009a      	lsls	r2, r3, #2
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80063ee:	bf5e      	ittt	pl
 80063f0:	68e3      	ldrpl	r3, [r4, #12]
 80063f2:	f023 0303 	bicpl.w	r3, r3, #3
 80063f6:	60e3      	strpl	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80063f8:	68e3      	ldr	r3, [r4, #12]
 80063fa:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80063fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006402:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8006404:	f7fe fcf2 	bl	8004dec <HAL_GetTick>
 8006408:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800640a:	6823      	ldr	r3, [r4, #0]
 800640c:	019b      	lsls	r3, r3, #6
 800640e:	f57f ae28 	bpl.w	8006062 <HAL_RCC_OscConfig+0xb6>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006412:	f7fe fceb 	bl	8004dec <HAL_GetTick>
 8006416:	1b40      	subs	r0, r0, r5
 8006418:	2802      	cmp	r0, #2
 800641a:	d9f6      	bls.n	800640a <HAL_RCC_OscConfig+0x45e>
 800641c:	e65b      	b.n	80060d6 <HAL_RCC_OscConfig+0x12a>
 800641e:	bf00      	nop
 8006420:	40021000 	.word	0x40021000
 8006424:	40007000 	.word	0x40007000

08006428 <HAL_RCC_GetHCLKFreq>:
}
 8006428:	4b01      	ldr	r3, [pc, #4]	; (8006430 <HAL_RCC_GetHCLKFreq+0x8>)
 800642a:	6818      	ldr	r0, [r3, #0]
 800642c:	4770      	bx	lr
 800642e:	bf00      	nop
 8006430:	200000f8 	.word	0x200000f8

08006434 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8006434:	4b08      	ldr	r3, [pc, #32]	; (8006458 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006436:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	fa92 f2a2 	rbit	r2, r2
 8006440:	fab2 f282 	clz	r2, r2
 8006444:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006448:	40d3      	lsrs	r3, r2
 800644a:	4a04      	ldr	r2, [pc, #16]	; (800645c <HAL_RCC_GetPCLK1Freq+0x28>)
 800644c:	5cd3      	ldrb	r3, [r2, r3]
 800644e:	4a04      	ldr	r2, [pc, #16]	; (8006460 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8006450:	6810      	ldr	r0, [r2, #0]
}
 8006452:	40d8      	lsrs	r0, r3
 8006454:	4770      	bx	lr
 8006456:	bf00      	nop
 8006458:	40021000 	.word	0x40021000
 800645c:	0800f048 	.word	0x0800f048
 8006460:	200000f8 	.word	0x200000f8

08006464 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8006464:	4b08      	ldr	r3, [pc, #32]	; (8006488 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006466:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	fa92 f2a2 	rbit	r2, r2
 8006470:	fab2 f282 	clz	r2, r2
 8006474:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8006478:	40d3      	lsrs	r3, r2
 800647a:	4a04      	ldr	r2, [pc, #16]	; (800648c <HAL_RCC_GetPCLK2Freq+0x28>)
 800647c:	5cd3      	ldrb	r3, [r2, r3]
 800647e:	4a04      	ldr	r2, [pc, #16]	; (8006490 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8006480:	6810      	ldr	r0, [r2, #0]
}
 8006482:	40d8      	lsrs	r0, r3
 8006484:	4770      	bx	lr
 8006486:	bf00      	nop
 8006488:	40021000 	.word	0x40021000
 800648c:	0800f048 	.word	0x0800f048
 8006490:	200000f8 	.word	0x200000f8

08006494 <HAL_RCCEx_EnableMSIPLLMode>:
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8006494:	4a02      	ldr	r2, [pc, #8]	; (80064a0 <HAL_RCCEx_EnableMSIPLLMode+0xc>)
 8006496:	6813      	ldr	r3, [r2, #0]
 8006498:	f043 0304 	orr.w	r3, r3, #4
 800649c:	6013      	str	r3, [r2, #0]
 800649e:	4770      	bx	lr
 80064a0:	40021000 	.word	0x40021000

080064a4 <SD_CmdResp2Error>:
  */
static HAL_SD_ErrorTypedef SD_CmdResp2Error(SD_HandleTypeDef *hsd)
{
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  
  while (!__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT))
 80064a4:	6803      	ldr	r3, [r0, #0]
 80064a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064a8:	f012 0f45 	tst.w	r2, #69	; 0x45
 80064ac:	d0fb      	beq.n	80064a6 <SD_CmdResp2Error+0x2>
  {
  }
    
  if (__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CTIMEOUT))
 80064ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064b0:	0752      	lsls	r2, r2, #29
 80064b2:	d503      	bpl.n	80064bc <SD_CmdResp2Error+0x18>
  {
    errorstate = SD_CMD_RSP_TIMEOUT;
    
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_CTIMEOUT);
 80064b4:	2204      	movs	r2, #4
 80064b6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return errorstate;
 80064b8:	2003      	movs	r0, #3
 80064ba:	4770      	bx	lr
  }
  else if (__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CCRCFAIL))
 80064bc:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80064be:	f010 0001 	ands.w	r0, r0, #1
  {
    errorstate = SD_CMD_CRC_FAIL;
    
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_CCRCFAIL);
 80064c2:	bf15      	itete	ne
 80064c4:	2001      	movne	r0, #1
  {
    /* No error flag set */
  }  
  
  /* Clear all the static flags */
  __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80064c6:	f240 52ff 	movweq	r2, #1535	; 0x5ff
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_CCRCFAIL);
 80064ca:	6398      	strne	r0, [r3, #56]	; 0x38
  __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80064cc:	639a      	streq	r2, [r3, #56]	; 0x38
  
  return errorstate;
}
 80064ce:	4770      	bx	lr

080064d0 <SD_CmdResp1Error>:
{
 80064d0:	b570      	push	{r4, r5, r6, lr}
 80064d2:	4605      	mov	r5, r0
  while(!__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT))
 80064d4:	6800      	ldr	r0, [r0, #0]
{
 80064d6:	460e      	mov	r6, r1
  while(!__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT))
 80064d8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80064da:	f013 0f45 	tst.w	r3, #69	; 0x45
 80064de:	d0fb      	beq.n	80064d8 <SD_CmdResp1Error+0x8>
  if(__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CTIMEOUT))
 80064e0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80064e2:	075b      	lsls	r3, r3, #29
 80064e4:	d503      	bpl.n	80064ee <SD_CmdResp1Error+0x1e>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_CTIMEOUT);
 80064e6:	2304      	movs	r3, #4
 80064e8:	6383      	str	r3, [r0, #56]	; 0x38
    return errorstate;
 80064ea:	2003      	movs	r0, #3
 80064ec:	bd70      	pop	{r4, r5, r6, pc}
  else if(__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CCRCFAIL))
 80064ee:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80064f0:	f014 0401 	ands.w	r4, r4, #1
 80064f4:	d003      	beq.n	80064fe <SD_CmdResp1Error+0x2e>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_CCRCFAIL);
 80064f6:	2301      	movs	r3, #1
 80064f8:	6383      	str	r3, [r0, #56]	; 0x38
  return errorstate;
 80064fa:	4618      	mov	r0, r3
 80064fc:	bd70      	pop	{r4, r5, r6, pc}
  if(SDMMC_GetCommandResponse(hsd->Instance) != SD_CMD)
 80064fe:	f001 fc94 	bl	8007e2a <SDMMC_GetCommandResponse>
 8006502:	42b0      	cmp	r0, r6
 8006504:	d001      	beq.n	800650a <SD_CmdResp1Error+0x3a>
    return errorstate;
 8006506:	2010      	movs	r0, #16
 8006508:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800650a:	6828      	ldr	r0, [r5, #0]
 800650c:	f240 53ff 	movw	r3, #1535	; 0x5ff
 8006510:	6383      	str	r3, [r0, #56]	; 0x38
  response_r1 = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006512:	4621      	mov	r1, r4
 8006514:	f001 fc8c 	bl	8007e30 <SDMMC_GetResponse>
  if((response_r1 & SD_OCR_ERRORBITS) == SD_ALLZERO)
 8006518:	4b27      	ldr	r3, [pc, #156]	; (80065b8 <SD_CmdResp1Error+0xe8>)
 800651a:	4003      	ands	r3, r0
 800651c:	2b00      	cmp	r3, #0
 800651e:	d0ec      	beq.n	80064fa <SD_CmdResp1Error+0x2a>
  if((response_r1 & SD_OCR_ADDR_OUT_OF_RANGE) == SD_OCR_ADDR_OUT_OF_RANGE)
 8006520:	2800      	cmp	r0, #0
 8006522:	db27      	blt.n	8006574 <SD_CmdResp1Error+0xa4>
  if((response_r1 & SD_OCR_ADDR_MISALIGNED) == SD_OCR_ADDR_MISALIGNED)
 8006524:	0045      	lsls	r5, r0, #1
 8006526:	d427      	bmi.n	8006578 <SD_CmdResp1Error+0xa8>
  if((response_r1 & SD_OCR_BLOCK_LEN_ERR) == SD_OCR_BLOCK_LEN_ERR)
 8006528:	0084      	lsls	r4, r0, #2
 800652a:	d427      	bmi.n	800657c <SD_CmdResp1Error+0xac>
  if((response_r1 & SD_OCR_ERASE_SEQ_ERR) == SD_OCR_ERASE_SEQ_ERR)
 800652c:	00c1      	lsls	r1, r0, #3
 800652e:	d427      	bmi.n	8006580 <SD_CmdResp1Error+0xb0>
  if((response_r1 & SD_OCR_BAD_ERASE_PARAM) == SD_OCR_BAD_ERASE_PARAM)
 8006530:	0102      	lsls	r2, r0, #4
 8006532:	d427      	bmi.n	8006584 <SD_CmdResp1Error+0xb4>
  if((response_r1 & SD_OCR_WRITE_PROT_VIOLATION) == SD_OCR_WRITE_PROT_VIOLATION)
 8006534:	0143      	lsls	r3, r0, #5
 8006536:	d427      	bmi.n	8006588 <SD_CmdResp1Error+0xb8>
  if((response_r1 & SD_OCR_LOCK_UNLOCK_FAILED) == SD_OCR_LOCK_UNLOCK_FAILED)
 8006538:	01c6      	lsls	r6, r0, #7
 800653a:	d427      	bmi.n	800658c <SD_CmdResp1Error+0xbc>
  if((response_r1 & SD_OCR_COM_CRC_FAILED) == SD_OCR_COM_CRC_FAILED)
 800653c:	0205      	lsls	r5, r0, #8
 800653e:	d427      	bmi.n	8006590 <SD_CmdResp1Error+0xc0>
  if((response_r1 & SD_OCR_ILLEGAL_CMD) == SD_OCR_ILLEGAL_CMD)
 8006540:	0244      	lsls	r4, r0, #9
 8006542:	d4e0      	bmi.n	8006506 <SD_CmdResp1Error+0x36>
  if((response_r1 & SD_OCR_CARD_ECC_FAILED) == SD_OCR_CARD_ECC_FAILED)
 8006544:	0281      	lsls	r1, r0, #10
 8006546:	d425      	bmi.n	8006594 <SD_CmdResp1Error+0xc4>
  if((response_r1 & SD_OCR_CC_ERROR) == SD_OCR_CC_ERROR)
 8006548:	02c2      	lsls	r2, r0, #11
 800654a:	d425      	bmi.n	8006598 <SD_CmdResp1Error+0xc8>
  if((response_r1 & SD_OCR_GENERAL_UNKNOWN_ERROR) == SD_OCR_GENERAL_UNKNOWN_ERROR)
 800654c:	0303      	lsls	r3, r0, #12
 800654e:	d425      	bmi.n	800659c <SD_CmdResp1Error+0xcc>
  if((response_r1 & SD_OCR_STREAM_READ_UNDERRUN) == SD_OCR_STREAM_READ_UNDERRUN)
 8006550:	0346      	lsls	r6, r0, #13
 8006552:	d425      	bmi.n	80065a0 <SD_CmdResp1Error+0xd0>
  if((response_r1 & SD_OCR_STREAM_WRITE_OVERRUN) == SD_OCR_STREAM_WRITE_OVERRUN)
 8006554:	0385      	lsls	r5, r0, #14
 8006556:	d425      	bmi.n	80065a4 <SD_CmdResp1Error+0xd4>
  if((response_r1 & SD_OCR_CID_CSD_OVERWRITE) == SD_OCR_CID_CSD_OVERWRITE)
 8006558:	03c4      	lsls	r4, r0, #15
 800655a:	d425      	bmi.n	80065a8 <SD_CmdResp1Error+0xd8>
  if((response_r1 & SD_OCR_WP_ERASE_SKIP) == SD_OCR_WP_ERASE_SKIP)
 800655c:	0401      	lsls	r1, r0, #16
 800655e:	d425      	bmi.n	80065ac <SD_CmdResp1Error+0xdc>
  if((response_r1 & SD_OCR_CARD_ECC_DISABLED) == SD_OCR_CARD_ECC_DISABLED)
 8006560:	0442      	lsls	r2, r0, #17
 8006562:	d425      	bmi.n	80065b0 <SD_CmdResp1Error+0xe0>
  if((response_r1 & SD_OCR_ERASE_RESET) == SD_OCR_ERASE_RESET)
 8006564:	0483      	lsls	r3, r0, #18
 8006566:	d425      	bmi.n	80065b4 <SD_CmdResp1Error+0xe4>
    return(SD_AKE_SEQ_ERROR);
 8006568:	f010 0f08 	tst.w	r0, #8
 800656c:	bf0c      	ite	eq
 800656e:	2000      	moveq	r0, #0
 8006570:	201a      	movne	r0, #26
 8006572:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_ADDR_OUT_OF_RANGE);
 8006574:	201c      	movs	r0, #28
 8006576:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_ADDR_MISALIGNED);
 8006578:	2009      	movs	r0, #9
 800657a:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_BLOCK_LEN_ERR);
 800657c:	200a      	movs	r0, #10
 800657e:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_ERASE_SEQ_ERR);
 8006580:	200b      	movs	r0, #11
 8006582:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_BAD_ERASE_PARAM);
 8006584:	200c      	movs	r0, #12
 8006586:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_WRITE_PROT_VIOLATION);
 8006588:	200d      	movs	r0, #13
 800658a:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_LOCK_UNLOCK_FAILED);
 800658c:	200e      	movs	r0, #14
 800658e:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_COM_CRC_FAILED);
 8006590:	200f      	movs	r0, #15
 8006592:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_CARD_ECC_FAILED);
 8006594:	2011      	movs	r0, #17
 8006596:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_CC_ERROR);
 8006598:	2012      	movs	r0, #18
 800659a:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_GENERAL_UNKNOWN_ERROR);
 800659c:	2013      	movs	r0, #19
 800659e:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_STREAM_READ_UNDERRUN);
 80065a0:	2014      	movs	r0, #20
 80065a2:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_STREAM_WRITE_OVERRUN);
 80065a4:	2015      	movs	r0, #21
 80065a6:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_CID_CSD_OVERWRITE);
 80065a8:	2016      	movs	r0, #22
 80065aa:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_WP_ERASE_SKIP);
 80065ac:	2017      	movs	r0, #23
 80065ae:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_CARD_ECC_DISABLED);
 80065b0:	2018      	movs	r0, #24
 80065b2:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_ERASE_RESET);
 80065b4:	2019      	movs	r0, #25
}
 80065b6:	bd70      	pop	{r4, r5, r6, pc}
 80065b8:	fdffe008 	.word	0xfdffe008

080065bc <SD_FindSCR>:
  * @param  hsd: SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value  
  * @retval SD Card error state
  */
static HAL_SD_ErrorTypedef SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80065bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065c0:	b08e      	sub	sp, #56	; 0x38
  SDMMC_CmdInitTypeDef  sdmmc_cmdinitstructure;
  SDMMC_DataInitTypeDef sdmmc_datainitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  uint32_t index = 0;
  uint32_t tempscr[2] = {0, 0};
 80065c2:	2300      	movs	r3, #0
  
  /* Set Block Size To 8 Bytes */
  /* Send CMD55 APP_CMD with argument as card's RCA */
  sdmmc_cmdinitstructure.Argument         = (uint32_t)8;
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
 80065c4:	2410      	movs	r4, #16
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 80065c6:	2240      	movs	r2, #64	; 0x40
{
 80065c8:	4606      	mov	r6, r0
  uint32_t tempscr[2] = {0, 0};
 80065ca:	9301      	str	r3, [sp, #4]
 80065cc:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 80065ce:	9306      	str	r3, [sp, #24]
{
 80065d0:	460d      	mov	r5, r1
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 80065d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 80065d6:	a903      	add	r1, sp, #12
  sdmmc_cmdinitstructure.Argument         = (uint32_t)8;
 80065d8:	2708      	movs	r7, #8
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 80065da:	6800      	ldr	r0, [r0, #0]
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
 80065dc:	9404      	str	r4, [sp, #16]
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 80065de:	9205      	str	r2, [sp, #20]
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 80065e0:	9307      	str	r3, [sp, #28]
  sdmmc_cmdinitstructure.Argument         = (uint32_t)8;
 80065e2:	9703      	str	r7, [sp, #12]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 80065e4:	f001 fc0f 	bl	8007e06 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_SET_BLOCKLEN);
 80065e8:	4621      	mov	r1, r4
 80065ea:	4630      	mov	r0, r6
 80065ec:	f7ff ff70 	bl	80064d0 <SD_CmdResp1Error>
  
  if(errorstate != SD_OK)
 80065f0:	4604      	mov	r4, r0
 80065f2:	2800      	cmp	r0, #0
 80065f4:	d138      	bne.n	8006668 <SD_FindSCR+0xac>
  {
    return errorstate;
  }
  
  /* Send CMD55 APP_CMD with argument as card's RCA */
  sdmmc_cmdinitstructure.Argument         = (uint32_t)((hsd->RCA) << 16);
 80065f6:	6a73      	ldr	r3, [r6, #36]	; 0x24
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 80065f8:	6830      	ldr	r0, [r6, #0]
  sdmmc_cmdinitstructure.Argument         = (uint32_t)((hsd->RCA) << 16);
 80065fa:	041b      	lsls	r3, r3, #16
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 80065fc:	2437      	movs	r4, #55	; 0x37
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 80065fe:	a903      	add	r1, sp, #12
  sdmmc_cmdinitstructure.Argument         = (uint32_t)((hsd->RCA) << 16);
 8006600:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8006602:	9404      	str	r4, [sp, #16]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006604:	f001 fbff 	bl	8007e06 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_APP_CMD);
 8006608:	4621      	mov	r1, r4
 800660a:	4630      	mov	r0, r6
 800660c:	f7ff ff60 	bl	80064d0 <SD_CmdResp1Error>
  
  if(errorstate != SD_OK)
 8006610:	4604      	mov	r4, r0
 8006612:	bb48      	cbnz	r0, 8006668 <SD_FindSCR+0xac>
  {
    return errorstate;
  }
  sdmmc_datainitstructure.DataTimeOut   = SD_DATATIMEOUT;
 8006614:	f04f 33ff 	mov.w	r3, #4294967295
 8006618:	9308      	str	r3, [sp, #32]
  sdmmc_datainitstructure.DataLength    = 8;
  sdmmc_datainitstructure.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800661a:	2330      	movs	r3, #48	; 0x30
 800661c:	930a      	str	r3, [sp, #40]	; 0x28
  sdmmc_datainitstructure.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800661e:	2302      	movs	r3, #2
 8006620:	930b      	str	r3, [sp, #44]	; 0x2c
  sdmmc_datainitstructure.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006622:	900c      	str	r0, [sp, #48]	; 0x30
  sdmmc_datainitstructure.DPSM          = SDMMC_DPSM_ENABLE;
 8006624:	2301      	movs	r3, #1
  SDMMC_DataConfig(hsd->Instance, &sdmmc_datainitstructure);
 8006626:	a908      	add	r1, sp, #32
 8006628:	6830      	ldr	r0, [r6, #0]
  sdmmc_datainitstructure.DPSM          = SDMMC_DPSM_ENABLE;
 800662a:	930d      	str	r3, [sp, #52]	; 0x34
  sdmmc_datainitstructure.DataLength    = 8;
 800662c:	9709      	str	r7, [sp, #36]	; 0x24
  SDMMC_DataConfig(hsd->Instance, &sdmmc_datainitstructure);
 800662e:	f001 fc09 	bl	8007e44 <SDMMC_DataConfig>
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  sdmmc_cmdinitstructure.Argument         = 0;
 8006632:	9403      	str	r4, [sp, #12]
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SD_APP_SEND_SCR;
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006634:	a903      	add	r1, sp, #12
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SD_APP_SEND_SCR;
 8006636:	2433      	movs	r4, #51	; 0x33
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006638:	6830      	ldr	r0, [r6, #0]
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SD_APP_SEND_SCR;
 800663a:	9404      	str	r4, [sp, #16]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 800663c:	f001 fbe3 	bl	8007e06 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_SD_APP_SEND_SCR);
 8006640:	4621      	mov	r1, r4
 8006642:	4630      	mov	r0, r6
 8006644:	f7ff ff44 	bl	80064d0 <SD_CmdResp1Error>
  
  if(errorstate != SD_OK)
 8006648:	4604      	mov	r4, r0
 800664a:	b968      	cbnz	r0, 8006668 <SD_FindSCR+0xac>
 800664c:	466f      	mov	r7, sp
  {
    return errorstate;
  }
  
  while(!__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
 800664e:	f240 482a 	movw	r8, #1066	; 0x42a
 8006652:	6830      	ldr	r0, [r6, #0]
 8006654:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006656:	ea13 0f08 	tst.w	r3, r8
  {
    if(__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800665a:	6b43      	ldr	r3, [r0, #52]	; 0x34
  while(!__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
 800665c:	d008      	beq.n	8006670 <SD_FindSCR+0xb4>
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
      index++;
    }
  }
  
  if(__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800665e:	0719      	lsls	r1, r3, #28
 8006660:	d50d      	bpl.n	800667e <SD_FindSCR+0xc2>
  {
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8006662:	2308      	movs	r3, #8
 8006664:	6383      	str	r3, [r0, #56]	; 0x38
    
    errorstate = SD_DATA_TIMEOUT;
    
    return errorstate;
 8006666:	2404      	movs	r4, #4
  
  *(pSCR) = ((tempscr[1] & SD_0TO7BITS) << 24)  | ((tempscr[1] & SD_8TO15BITS) << 8) |\
    ((tempscr[1] & SD_16TO23BITS) >> 8) | ((tempscr[1] & SD_24TO31BITS) >> 24);
  
  return errorstate;
}
 8006668:	4620      	mov	r0, r4
 800666a:	b00e      	add	sp, #56	; 0x38
 800666c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 8006670:	029b      	lsls	r3, r3, #10
 8006672:	d5ef      	bpl.n	8006654 <SD_FindSCR+0x98>
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 8006674:	f001 fbbc 	bl	8007df0 <SDMMC_ReadFIFO>
 8006678:	f847 0f04 	str.w	r0, [r7, #4]!
 800667c:	e7e9      	b.n	8006652 <SD_FindSCR+0x96>
  else if(__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800667e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006680:	079a      	lsls	r2, r3, #30
 8006682:	d502      	bpl.n	800668a <SD_FindSCR+0xce>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8006684:	2402      	movs	r4, #2
 8006686:	6384      	str	r4, [r0, #56]	; 0x38
    return errorstate;
 8006688:	e7ee      	b.n	8006668 <SD_FindSCR+0xac>
  else if(__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800668a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800668c:	069b      	lsls	r3, r3, #26
 800668e:	d503      	bpl.n	8006698 <SD_FindSCR+0xdc>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8006690:	2320      	movs	r3, #32
 8006692:	6383      	str	r3, [r0, #56]	; 0x38
    return errorstate;
 8006694:	2406      	movs	r4, #6
 8006696:	e7e7      	b.n	8006668 <SD_FindSCR+0xac>
  __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006698:	f240 53ff 	movw	r3, #1535	; 0x5ff
 800669c:	6383      	str	r3, [r0, #56]	; 0x38
 800669e:	9b01      	ldr	r3, [sp, #4]
 80066a0:	ba1b      	rev	r3, r3
  *(pSCR + 1) = ((tempscr[0] & SD_0TO7BITS) << 24)  | ((tempscr[0] & SD_8TO15BITS) << 8) |\
 80066a2:	606b      	str	r3, [r5, #4]
 80066a4:	9b02      	ldr	r3, [sp, #8]
 80066a6:	ba1b      	rev	r3, r3
  *(pSCR) = ((tempscr[1] & SD_0TO7BITS) << 24)  | ((tempscr[1] & SD_8TO15BITS) << 8) |\
 80066a8:	602b      	str	r3, [r5, #0]
  return errorstate;
 80066aa:	e7dd      	b.n	8006668 <SD_FindSCR+0xac>

080066ac <HAL_SD_ReadBlocks_DMA>:
{
 80066ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80066b0:	b08d      	sub	sp, #52	; 0x34
  hsd->Instance->DCTRL = 0;
 80066b2:	6806      	ldr	r6, [r0, #0]
{
 80066b4:	9f15      	ldr	r7, [sp, #84]	; 0x54
 80066b6:	9d14      	ldr	r5, [sp, #80]	; 0x50
  if(NumberOfBlocks > 1)
 80066b8:	2f01      	cmp	r7, #1
{
 80066ba:	4699      	mov	r9, r3
  hsd->Instance->DCTRL = 0;
 80066bc:	f04f 0300 	mov.w	r3, #0
 80066c0:	62f3      	str	r3, [r6, #44]	; 0x2c
  hsd->SdTransferCplt  = 0;
 80066c2:	6483      	str	r3, [r0, #72]	; 0x48
  hsd->DmaTransferCplt = 0;
 80066c4:	6503      	str	r3, [r0, #80]	; 0x50
  hsd->SdTransferErr   = SD_OK; 
 80066c6:	64c3      	str	r3, [r0, #76]	; 0x4c
    hsd->SdOperation = SD_READ_MULTIPLE_BLOCK;
 80066c8:	bf88      	it	hi
 80066ca:	2301      	movhi	r3, #1
    hsd->SdOperation = SD_READ_SINGLE_BLOCK;
 80066cc:	6543      	str	r3, [r0, #84]	; 0x54
  __HAL_SD_SDMMC_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL |\
 80066ce:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
 80066d0:	f443 7395 	orr.w	r3, r3, #298	; 0x12a
 80066d4:	63f3      	str	r3, [r6, #60]	; 0x3c
  __HAL_SD_SDMMC_DMA_ENABLE(hsd);
 80066d6:	6af3      	ldr	r3, [r6, #44]	; 0x2c
{
 80066d8:	4604      	mov	r4, r0
  __HAL_SD_SDMMC_DMA_ENABLE(hsd);
 80066da:	f043 0308 	orr.w	r3, r3, #8
  hsd->hdmarx->XferCpltCallback  = SD_DMA_RxCplt;
 80066de:	6d80      	ldr	r0, [r0, #88]	; 0x58
  __HAL_SD_SDMMC_DMA_ENABLE(hsd);
 80066e0:	62f3      	str	r3, [r6, #44]	; 0x2c
  hsd->hdmarx->XferCpltCallback  = SD_DMA_RxCplt;
 80066e2:	4b2d      	ldr	r3, [pc, #180]	; (8006798 <HAL_SD_ReadBlocks_DMA+0xec>)
 80066e4:	62c3      	str	r3, [r0, #44]	; 0x2c
{
 80066e6:	4690      	mov	r8, r2
  hsd->hdmarx->XferErrorCallback = SD_DMA_RxError;
 80066e8:	4b2c      	ldr	r3, [pc, #176]	; (800679c <HAL_SD_ReadBlocks_DMA+0xf0>)
  hsd->hdmarx->Instance->CCR &= ~DMA_MEMORY_TO_PERIPH;
 80066ea:	6802      	ldr	r2, [r0, #0]
  hsd->hdmarx->XferErrorCallback = SD_DMA_RxError;
 80066ec:	6343      	str	r3, [r0, #52]	; 0x34
  hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 80066ee:	2300      	movs	r3, #0
 80066f0:	6083      	str	r3, [r0, #8]
  hsd->hdmarx->Instance->CCR &= ~DMA_MEMORY_TO_PERIPH;
 80066f2:	6813      	ldr	r3, [r2, #0]
 80066f4:	f023 0310 	bic.w	r3, r3, #16
 80066f8:	6013      	str	r3, [r2, #0]
  HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pReadBuffer, (uint32_t)(BlockSize * NumberOfBlocks)/4);
 80066fa:	fb05 f307 	mul.w	r3, r5, r7
 80066fe:	460a      	mov	r2, r1
 8006700:	089b      	lsrs	r3, r3, #2
 8006702:	f106 0180 	add.w	r1, r6, #128	; 0x80
 8006706:	f7fe fcb9 	bl	800507c <HAL_DMA_Start_IT>
  if (hsd->CardType == HIGH_CAPACITY_SD_CARD)
 800670a:	6a23      	ldr	r3, [r4, #32]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 800670c:	6820      	ldr	r0, [r4, #0]
  if (hsd->CardType == HIGH_CAPACITY_SD_CARD)
 800670e:	2b02      	cmp	r3, #2
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8006710:	f04f 0340 	mov.w	r3, #64	; 0x40
 8006714:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8006716:	f04f 0300 	mov.w	r3, #0
    ReadAddr /= 512;
 800671a:	bf04      	itt	eq
 800671c:	ea4f 2858 	moveq.w	r8, r8, lsr #9
    BlockSize = 512;
 8006720:	f44f 7500 	moveq.w	r5, #512	; 0x200
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
 8006724:	f04f 0610 	mov.w	r6, #16
  sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8006728:	9304      	str	r3, [sp, #16]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 800672a:	a901      	add	r1, sp, #4
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 800672c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    ReadAddr /= 512;
 8006730:	bf08      	it	eq
 8006732:	ea48 58c9 	orreq.w	r8, r8, r9, lsl #23
  sdmmc_cmdinitstructure.Argument         = (uint32_t)BlockSize;
 8006736:	9501      	str	r5, [sp, #4]
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
 8006738:	9602      	str	r6, [sp, #8]
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 800673a:	9305      	str	r3, [sp, #20]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 800673c:	f001 fb63 	bl	8007e06 <SDMMC_SendCommand>
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_SET_BLOCKLEN);
 8006740:	4631      	mov	r1, r6
 8006742:	4620      	mov	r0, r4
 8006744:	f7ff fec4 	bl	80064d0 <SD_CmdResp1Error>
  if (errorstate != SD_OK)
 8006748:	bb10      	cbnz	r0, 8006790 <HAL_SD_ReadBlocks_DMA+0xe4>
  sdmmc_datainitstructure.DataTimeOut   = SD_DATATIMEOUT;
 800674a:	f04f 32ff 	mov.w	r2, #4294967295
 800674e:	9206      	str	r2, [sp, #24]
  sdmmc_datainitstructure.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8006750:	2290      	movs	r2, #144	; 0x90
  sdmmc_datainitstructure.DPSM          = SDMMC_DPSM_ENABLE;
 8006752:	2301      	movs	r3, #1
  sdmmc_datainitstructure.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8006754:	9208      	str	r2, [sp, #32]
  sdmmc_datainitstructure.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006756:	900a      	str	r0, [sp, #40]	; 0x28
  sdmmc_datainitstructure.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8006758:	2202      	movs	r2, #2
  SDMMC_DataConfig(hsd->Instance, &sdmmc_datainitstructure);
 800675a:	a906      	add	r1, sp, #24
  sdmmc_datainitstructure.DataLength    = BlockSize * NumberOfBlocks;
 800675c:	437d      	muls	r5, r7
  SDMMC_DataConfig(hsd->Instance, &sdmmc_datainitstructure);
 800675e:	6820      	ldr	r0, [r4, #0]
  sdmmc_datainitstructure.DPSM          = SDMMC_DPSM_ENABLE;
 8006760:	930b      	str	r3, [sp, #44]	; 0x2c
  sdmmc_datainitstructure.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8006762:	9209      	str	r2, [sp, #36]	; 0x24
  sdmmc_datainitstructure.DataLength    = BlockSize * NumberOfBlocks;
 8006764:	9507      	str	r5, [sp, #28]
  SDMMC_DataConfig(hsd->Instance, &sdmmc_datainitstructure);
 8006766:	f001 fb6d 	bl	8007e44 <SDMMC_DataConfig>
  if(NumberOfBlocks > 1)
 800676a:	2f01      	cmp	r7, #1
    sdmmc_cmdinitstructure.CmdIndex = SD_CMD_READ_MULT_BLOCK;
 800676c:	bf8c      	ite	hi
 800676e:	2312      	movhi	r3, #18
    sdmmc_cmdinitstructure.CmdIndex = SD_CMD_READ_SINGLE_BLOCK;
 8006770:	2311      	movls	r3, #17
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006772:	a901      	add	r1, sp, #4
 8006774:	6820      	ldr	r0, [r4, #0]
    sdmmc_cmdinitstructure.CmdIndex = SD_CMD_READ_SINGLE_BLOCK;
 8006776:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinitstructure.Argument         = (uint32_t)ReadAddr;
 8006778:	f8cd 8004 	str.w	r8, [sp, #4]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 800677c:	f001 fb43 	bl	8007e06 <SDMMC_SendCommand>
  if(NumberOfBlocks > 1)
 8006780:	2f01      	cmp	r7, #1
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_READ_MULT_BLOCK);
 8006782:	bf8c      	ite	hi
 8006784:	2112      	movhi	r1, #18
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_READ_SINGLE_BLOCK);
 8006786:	2111      	movls	r1, #17
 8006788:	4620      	mov	r0, r4
 800678a:	f7ff fea1 	bl	80064d0 <SD_CmdResp1Error>
  hsd->SdTransferErr = errorstate;
 800678e:	64e0      	str	r0, [r4, #76]	; 0x4c
}
 8006790:	b00d      	add	sp, #52	; 0x34
 8006792:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006796:	bf00      	nop
 8006798:	0800690f 	.word	0x0800690f
 800679c:	0800692b 	.word	0x0800692b

080067a0 <HAL_SD_WriteBlocks_DMA>:
{
 80067a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067a4:	b08c      	sub	sp, #48	; 0x30
 80067a6:	4617      	mov	r7, r2
 80067a8:	9e13      	ldr	r6, [sp, #76]	; 0x4c
  hsd->Instance->DCTRL = 0;
 80067aa:	6802      	ldr	r2, [r0, #0]
{
 80067ac:	f8dd 8048 	ldr.w	r8, [sp, #72]	; 0x48
  if(NumberOfBlocks > 1)
 80067b0:	2e01      	cmp	r6, #1
{
 80067b2:	461d      	mov	r5, r3
  hsd->Instance->DCTRL = 0;
 80067b4:	f04f 0300 	mov.w	r3, #0
 80067b8:	62d3      	str	r3, [r2, #44]	; 0x2c
  hsd->SdTransferCplt  = 0;
 80067ba:	6483      	str	r3, [r0, #72]	; 0x48
  hsd->DmaTransferCplt = 0;
 80067bc:	6503      	str	r3, [r0, #80]	; 0x50
  hsd->SdTransferErr   = SD_OK;
 80067be:	64c3      	str	r3, [r0, #76]	; 0x4c
    hsd->SdOperation = SD_WRITE_MULTIPLE_BLOCK;
 80067c0:	bf8c      	ite	hi
 80067c2:	2303      	movhi	r3, #3
    hsd->SdOperation = SD_WRITE_SINGLE_BLOCK;
 80067c4:	2302      	movls	r3, #2
 80067c6:	6543      	str	r3, [r0, #84]	; 0x54
  __HAL_SD_SDMMC_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL |\
 80067c8:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
{
 80067ca:	4604      	mov	r4, r0
  __HAL_SD_SDMMC_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL |\
 80067cc:	f443 738d 	orr.w	r3, r3, #282	; 0x11a
  hsd->hdmatx->XferCpltCallback  = SD_DMA_TxCplt;
 80067d0:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
  __HAL_SD_SDMMC_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL |\
 80067d2:	63d3      	str	r3, [r2, #60]	; 0x3c
  hsd->hdmatx->XferCpltCallback  = SD_DMA_TxCplt;
 80067d4:	4b2f      	ldr	r3, [pc, #188]	; (8006894 <HAL_SD_WriteBlocks_DMA+0xf4>)
  hsd->hdmatx->Instance->CCR |= DMA_MEMORY_TO_PERIPH;
 80067d6:	f8d0 e000 	ldr.w	lr, [r0]
  hsd->hdmatx->XferCpltCallback  = SD_DMA_TxCplt;
 80067da:	62c3      	str	r3, [r0, #44]	; 0x2c
  hsd->hdmatx->XferErrorCallback = SD_DMA_TxError;
 80067dc:	4b2e      	ldr	r3, [pc, #184]	; (8006898 <HAL_SD_WriteBlocks_DMA+0xf8>)
 80067de:	6343      	str	r3, [r0, #52]	; 0x34
  hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80067e0:	2310      	movs	r3, #16
 80067e2:	6083      	str	r3, [r0, #8]
  hsd->hdmatx->Instance->CCR |= DMA_MEMORY_TO_PERIPH;
 80067e4:	f8de 3000 	ldr.w	r3, [lr]
 80067e8:	f043 0310 	orr.w	r3, r3, #16
 80067ec:	f8ce 3000 	str.w	r3, [lr]
  HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pWriteBuffer, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BlockSize * NumberOfBlocks)/4);
 80067f0:	fb08 f306 	mul.w	r3, r8, r6
 80067f4:	3280      	adds	r2, #128	; 0x80
 80067f6:	089b      	lsrs	r3, r3, #2
 80067f8:	f7fe fc40 	bl	800507c <HAL_DMA_Start_IT>
  __HAL_SD_SDMMC_DMA_ENABLE(hsd);
 80067fc:	6820      	ldr	r0, [r4, #0]
 80067fe:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8006800:	f043 0308 	orr.w	r3, r3, #8
 8006804:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (hsd->CardType == HIGH_CAPACITY_SD_CARD)
 8006806:	6a23      	ldr	r3, [r4, #32]
 8006808:	2b02      	cmp	r3, #2
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 800680a:	f04f 0340 	mov.w	r3, #64	; 0x40
    WriteAddr /= 512;
 800680e:	bf08      	it	eq
 8006810:	0a7f      	lsreq	r7, r7, #9
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8006812:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8006814:	f04f 0300 	mov.w	r3, #0
    WriteAddr /= 512;
 8006818:	bf04      	itt	eq
 800681a:	ea47 57c5 	orreq.w	r7, r7, r5, lsl #23
    BlockSize = 512;
 800681e:	f44f 7800 	moveq.w	r8, #512	; 0x200
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
 8006822:	2510      	movs	r5, #16
  sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8006824:	9304      	str	r3, [sp, #16]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006826:	a901      	add	r1, sp, #4
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8006828:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
 800682c:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 800682e:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinitstructure.Argument         = (uint32_t)BlockSize;
 8006830:	f8cd 8004 	str.w	r8, [sp, #4]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006834:	f001 fae7 	bl	8007e06 <SDMMC_SendCommand>
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_SET_BLOCKLEN);
 8006838:	4629      	mov	r1, r5
 800683a:	4620      	mov	r0, r4
 800683c:	f7ff fe48 	bl	80064d0 <SD_CmdResp1Error>
  if (errorstate != SD_OK)
 8006840:	4605      	mov	r5, r0
 8006842:	bb18      	cbnz	r0, 800688c <HAL_SD_WriteBlocks_DMA+0xec>
  if(NumberOfBlocks <= 1)
 8006844:	2e01      	cmp	r6, #1
    sdmmc_cmdinitstructure.CmdIndex = SD_CMD_WRITE_SINGLE_BLOCK;
 8006846:	bf94      	ite	ls
 8006848:	2318      	movls	r3, #24
    sdmmc_cmdinitstructure.CmdIndex = SD_CMD_WRITE_MULT_BLOCK;
 800684a:	2319      	movhi	r3, #25
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 800684c:	a901      	add	r1, sp, #4
 800684e:	6820      	ldr	r0, [r4, #0]
    sdmmc_cmdinitstructure.CmdIndex = SD_CMD_WRITE_MULT_BLOCK;
 8006850:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinitstructure.Argument         = (uint32_t)WriteAddr;
 8006852:	9701      	str	r7, [sp, #4]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006854:	f001 fad7 	bl	8007e06 <SDMMC_SendCommand>
  if(NumberOfBlocks > 1)
 8006858:	2e01      	cmp	r6, #1
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_WRITE_MULT_BLOCK);
 800685a:	bf8c      	ite	hi
 800685c:	2119      	movhi	r1, #25
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_WRITE_SINGLE_BLOCK);
 800685e:	2118      	movls	r1, #24
 8006860:	4620      	mov	r0, r4
 8006862:	f7ff fe35 	bl	80064d0 <SD_CmdResp1Error>
 8006866:	4605      	mov	r5, r0
  if (errorstate != SD_OK)
 8006868:	b980      	cbnz	r0, 800688c <HAL_SD_WriteBlocks_DMA+0xec>
  sdmmc_datainitstructure.DataTimeOut   = SD_DATATIMEOUT;
 800686a:	f04f 33ff 	mov.w	r3, #4294967295
 800686e:	9306      	str	r3, [sp, #24]
  sdmmc_datainitstructure.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8006870:	2390      	movs	r3, #144	; 0x90
 8006872:	9308      	str	r3, [sp, #32]
  sdmmc_datainitstructure.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8006874:	9009      	str	r0, [sp, #36]	; 0x24
  sdmmc_datainitstructure.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006876:	900a      	str	r0, [sp, #40]	; 0x28
  sdmmc_datainitstructure.DPSM          = SDMMC_DPSM_ENABLE;
 8006878:	2301      	movs	r3, #1
  sdmmc_datainitstructure.DataLength    = BlockSize * NumberOfBlocks;
 800687a:	fb06 f608 	mul.w	r6, r6, r8
  SDMMC_DataConfig(hsd->Instance, &sdmmc_datainitstructure);
 800687e:	a906      	add	r1, sp, #24
 8006880:	6820      	ldr	r0, [r4, #0]
  sdmmc_datainitstructure.DataLength    = BlockSize * NumberOfBlocks;
 8006882:	9607      	str	r6, [sp, #28]
  sdmmc_datainitstructure.DPSM          = SDMMC_DPSM_ENABLE;
 8006884:	930b      	str	r3, [sp, #44]	; 0x2c
  SDMMC_DataConfig(hsd->Instance, &sdmmc_datainitstructure);
 8006886:	f001 fadd 	bl	8007e44 <SDMMC_DataConfig>
  hsd->SdTransferErr = errorstate;
 800688a:	64e5      	str	r5, [r4, #76]	; 0x4c
}
 800688c:	4628      	mov	r0, r5
 800688e:	b00c      	add	sp, #48	; 0x30
 8006890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006894:	08006939 	.word	0x08006939
 8006898:	08006955 	.word	0x08006955

0800689c <HAL_SD_XferCpltCallback>:
 800689c:	4770      	bx	lr

0800689e <HAL_SD_XferErrorCallback>:
 800689e:	4770      	bx	lr

080068a0 <HAL_SD_IRQHandler>:
  if (__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_IT_DATAEND))
 80068a0:	6803      	ldr	r3, [r0, #0]
 80068a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80068a4:	05d2      	lsls	r2, r2, #23
{  
 80068a6:	b510      	push	{r4, lr}
 80068a8:	4604      	mov	r4, r0
  if (__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_IT_DATAEND))
 80068aa:	d510      	bpl.n	80068ce <HAL_SD_IRQHandler+0x2e>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_IT_DATAEND);  
 80068ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80068b0:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->SdTransferCplt = 1;
 80068b2:	2301      	movs	r3, #1
 80068b4:	6483      	str	r3, [r0, #72]	; 0x48
    hsd->SdTransferErr  = SD_OK;
 80068b6:	2300      	movs	r3, #0
 80068b8:	64c3      	str	r3, [r0, #76]	; 0x4c
    HAL_SD_XferCpltCallback(hsd);  
 80068ba:	f7ff ffef 	bl	800689c <HAL_SD_XferCpltCallback>
  __HAL_SD_SDMMC_DISABLE_IT(hsd, SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_DATAEND  |\
 80068be:	6822      	ldr	r2, [r4, #0]
 80068c0:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80068c2:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 80068c6:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 80068ca:	63d3      	str	r3, [r2, #60]	; 0x3c
 80068cc:	bd10      	pop	{r4, pc}
  else if (__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL))
 80068ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80068d0:	0791      	lsls	r1, r2, #30
 80068d2:	d505      	bpl.n	80068e0 <HAL_SD_IRQHandler+0x40>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 80068d4:	2202      	movs	r2, #2
 80068d6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->SdTransferErr = SD_DATA_CRC_FAIL;
 80068d8:	64c2      	str	r2, [r0, #76]	; 0x4c
    HAL_SD_XferErrorCallback(hsd);
 80068da:	f7ff ffe0 	bl	800689e <HAL_SD_XferErrorCallback>
 80068de:	e7ee      	b.n	80068be <HAL_SD_IRQHandler+0x1e>
  else if (__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT))
 80068e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80068e2:	0712      	lsls	r2, r2, #28
 80068e4:	d504      	bpl.n	80068f0 <HAL_SD_IRQHandler+0x50>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 80068e6:	2208      	movs	r2, #8
 80068e8:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->SdTransferErr = SD_DATA_TIMEOUT;
 80068ea:	2304      	movs	r3, #4
    hsd->SdTransferErr = SD_TX_UNDERRUN;
 80068ec:	64e3      	str	r3, [r4, #76]	; 0x4c
 80068ee:	e7f4      	b.n	80068da <HAL_SD_IRQHandler+0x3a>
  else if (__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_IT_RXOVERR))
 80068f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80068f2:	0691      	lsls	r1, r2, #26
 80068f4:	d503      	bpl.n	80068fe <HAL_SD_IRQHandler+0x5e>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 80068f6:	2220      	movs	r2, #32
 80068f8:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->SdTransferErr = SD_RX_OVERRUN;
 80068fa:	2306      	movs	r3, #6
 80068fc:	e7f6      	b.n	80068ec <HAL_SD_IRQHandler+0x4c>
  else if (__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_IT_TXUNDERR))
 80068fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006900:	06d2      	lsls	r2, r2, #27
 8006902:	d5dc      	bpl.n	80068be <HAL_SD_IRQHandler+0x1e>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_TXUNDERR);
 8006904:	2210      	movs	r2, #16
 8006906:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->SdTransferErr = SD_TX_UNDERRUN;
 8006908:	2305      	movs	r3, #5
 800690a:	e7ef      	b.n	80068ec <HAL_SD_IRQHandler+0x4c>

0800690c <HAL_SD_DMA_RxCpltCallback>:
 800690c:	4770      	bx	lr

0800690e <SD_DMA_RxCplt>:
{
 800690e:	b510      	push	{r4, lr}
  SD_HandleTypeDef *hsd = (SD_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8006910:	6a84      	ldr	r4, [r0, #40]	; 0x28
  hsd->DmaTransferCplt = 1;
 8006912:	2301      	movs	r3, #1
 8006914:	6523      	str	r3, [r4, #80]	; 0x50
  while(hsd->SdTransferCplt == 0)
 8006916:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006918:	2b00      	cmp	r3, #0
 800691a:	d0fc      	beq.n	8006916 <SD_DMA_RxCplt+0x8>
  HAL_DMA_Abort(hdma);
 800691c:	f7fe fbec 	bl	80050f8 <HAL_DMA_Abort>
  HAL_SD_DMA_RxCpltCallback(hsd->hdmarx);   
 8006920:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006922:	f7ff fff3 	bl	800690c <HAL_SD_DMA_RxCpltCallback>
 8006926:	bd10      	pop	{r4, pc}

08006928 <HAL_SD_DMA_RxErrorCallback>:
 8006928:	4770      	bx	lr

0800692a <SD_DMA_RxError>:
{
 800692a:	b508      	push	{r3, lr}
  HAL_SD_DMA_RxErrorCallback(hsd->hdmarx);
 800692c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800692e:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8006930:	f7ff fffa 	bl	8006928 <HAL_SD_DMA_RxErrorCallback>
 8006934:	bd08      	pop	{r3, pc}

08006936 <HAL_SD_DMA_TxCpltCallback>:
 8006936:	4770      	bx	lr

08006938 <SD_DMA_TxCplt>:
{
 8006938:	b510      	push	{r4, lr}
  SD_HandleTypeDef *hsd = (SD_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 800693a:	6a84      	ldr	r4, [r0, #40]	; 0x28
  hsd->DmaTransferCplt = 1;
 800693c:	2301      	movs	r3, #1
 800693e:	6523      	str	r3, [r4, #80]	; 0x50
  while(hsd->SdTransferCplt == 0)
 8006940:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006942:	2b00      	cmp	r3, #0
 8006944:	d0fc      	beq.n	8006940 <SD_DMA_TxCplt+0x8>
  HAL_DMA_Abort(hdma);
 8006946:	f7fe fbd7 	bl	80050f8 <HAL_DMA_Abort>
  HAL_SD_DMA_TxCpltCallback(hsd->hdmatx);  
 800694a:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800694c:	f7ff fff3 	bl	8006936 <HAL_SD_DMA_TxCpltCallback>
 8006950:	bd10      	pop	{r4, pc}

08006952 <HAL_SD_DMA_TxErrorCallback>:
{
 8006952:	4770      	bx	lr

08006954 <SD_DMA_TxError>:
{
 8006954:	b508      	push	{r3, lr}
  HAL_SD_DMA_TxErrorCallback(hsd->hdmatx);
 8006956:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006958:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 800695a:	f7ff fffa 	bl	8006952 <HAL_SD_DMA_TxErrorCallback>
 800695e:	bd08      	pop	{r3, pc}

08006960 <HAL_SD_Get_CardInfo>:
{
 8006960:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  pCardInfo->CardType = (uint8_t)(hsd->CardType);
 8006964:	6a05      	ldr	r5, [r0, #32]
 8006966:	f881 5056 	strb.w	r5, [r1, #86]	; 0x56
  pCardInfo->RCA      = (uint16_t)(hsd->RCA);
 800696a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800696c:	f8a1 3054 	strh.w	r3, [r1, #84]	; 0x54
  tmp = (hsd->CSD[0] & 0xFF000000) >> 24;
 8006970:	6a83      	ldr	r3, [r0, #40]	; 0x28
  pCardInfo->SD_csd.CSDStruct      = (uint8_t)((tmp & 0xC0) >> 6);
 8006972:	0f9a      	lsrs	r2, r3, #30
 8006974:	700a      	strb	r2, [r1, #0]
  pCardInfo->SD_csd.SysSpecVersion = (uint8_t)((tmp & 0x3C) >> 2);
 8006976:	f3c3 6283 	ubfx	r2, r3, #26, #4
 800697a:	704a      	strb	r2, [r1, #1]
  pCardInfo->SD_csd.Reserved1      = tmp & 0x03;
 800697c:	f3c3 6201 	ubfx	r2, r3, #24, #2
 8006980:	708a      	strb	r2, [r1, #2]
  pCardInfo->SD_csd.TAAC = (uint8_t)tmp;
 8006982:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8006986:	70ca      	strb	r2, [r1, #3]
  pCardInfo->SD_csd.NSAC = (uint8_t)tmp;
 8006988:	f3c3 2207 	ubfx	r2, r3, #8, #8
  pCardInfo->SD_csd.MaxBusClkFrec = (uint8_t)tmp;
 800698c:	b2db      	uxtb	r3, r3
  pCardInfo->SD_csd.NSAC = (uint8_t)tmp;
 800698e:	710a      	strb	r2, [r1, #4]
  pCardInfo->SD_csd.MaxBusClkFrec = (uint8_t)tmp;
 8006990:	714b      	strb	r3, [r1, #5]
  tmp = (hsd->CSD[1] & 0xFF000000) >> 24;
 8006992:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8006994:	0e13      	lsrs	r3, r2, #24
  pCardInfo->SD_csd.CardComdClasses = (uint16_t)(tmp << 4);
 8006996:	011b      	lsls	r3, r3, #4
 8006998:	80cb      	strh	r3, [r1, #6]
  pCardInfo->SD_csd.CardComdClasses |= (uint16_t)((tmp & 0xF0) >> 4);
 800699a:	88cb      	ldrh	r3, [r1, #6]
{
 800699c:	4604      	mov	r4, r0
  pCardInfo->SD_csd.CardComdClasses |= (uint16_t)((tmp & 0xF0) >> 4);
 800699e:	b29b      	uxth	r3, r3
 80069a0:	f3c2 5003 	ubfx	r0, r2, #20, #4
 80069a4:	4303      	orrs	r3, r0
 80069a6:	80cb      	strh	r3, [r1, #6]
  pCardInfo->SD_csd.RdBlockLen       = (uint8_t)(tmp & 0x0F);
 80069a8:	f3c2 4303 	ubfx	r3, r2, #16, #4
 80069ac:	720b      	strb	r3, [r1, #8]
  tmp = (hsd->CSD[1] & 0x0000FF00) >> 8;
 80069ae:	f3c2 2307 	ubfx	r3, r2, #8, #8
  pCardInfo->SD_csd.PartBlockRead   = (uint8_t)((tmp & 0x80) >> 7);
 80069b2:	09d8      	lsrs	r0, r3, #7
 80069b4:	7248      	strb	r0, [r1, #9]
  pCardInfo->SD_csd.WrBlockMisalign = (uint8_t)((tmp & 0x40) >> 6);
 80069b6:	f3c3 1080 	ubfx	r0, r3, #6, #1
 80069ba:	7288      	strb	r0, [r1, #10]
  pCardInfo->SD_csd.RdBlockMisalign = (uint8_t)((tmp & 0x20) >> 5);
 80069bc:	f3c3 1040 	ubfx	r0, r3, #5, #1
 80069c0:	72c8      	strb	r0, [r1, #11]
  pCardInfo->SD_csd.DSRImpl         = (uint8_t)((tmp & 0x10) >> 4);
 80069c2:	f3c3 1000 	ubfx	r0, r3, #4, #1
 80069c6:	7308      	strb	r0, [r1, #12]
  if ((hsd->CardType == STD_CAPACITY_SD_CARD_V1_1) || (hsd->CardType == STD_CAPACITY_SD_CARD_V2_0))
 80069c8:	2d01      	cmp	r5, #1
  pCardInfo->SD_csd.Reserved2       = 0; /*!< Reserved */
 80069ca:	f04f 0000 	mov.w	r0, #0
 80069ce:	7348      	strb	r0, [r1, #13]
  if ((hsd->CardType == STD_CAPACITY_SD_CARD_V1_1) || (hsd->CardType == STD_CAPACITY_SD_CARD_V2_0))
 80069d0:	f200 80dc 	bhi.w	8006b8c <HAL_SD_Get_CardInfo+0x22c>
    pCardInfo->SD_csd.DeviceSize = (tmp & 0x03) << 10;
 80069d4:	029b      	lsls	r3, r3, #10
 80069d6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80069da:	610b      	str	r3, [r1, #16]
    pCardInfo->SD_csd.DeviceSize |= (tmp) << 2;
 80069dc:	690b      	ldr	r3, [r1, #16]
 80069de:	0092      	lsls	r2, r2, #2
 80069e0:	f402 727f 	and.w	r2, r2, #1020	; 0x3fc
 80069e4:	431a      	orrs	r2, r3
 80069e6:	610a      	str	r2, [r1, #16]
    pCardInfo->SD_csd.DeviceSize |= (tmp & 0xC0) >> 6;
 80069e8:	690b      	ldr	r3, [r1, #16]
    tmp = (uint8_t)((hsd->CSD[2] & 0xFF000000) >> 24);
 80069ea:	6b22      	ldr	r2, [r4, #48]	; 0x30
    pCardInfo->SD_csd.DeviceSize |= (tmp & 0xC0) >> 6;
 80069ec:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 80069f0:	610b      	str	r3, [r1, #16]
    pCardInfo->SD_csd.MaxRdCurrentVDDMin = (tmp & 0x38) >> 3;
 80069f2:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 80069f6:	750b      	strb	r3, [r1, #20]
    pCardInfo->SD_csd.MaxRdCurrentVDDMax = (tmp & 0x07);
 80069f8:	f3c2 6302 	ubfx	r3, r2, #24, #3
 80069fc:	754b      	strb	r3, [r1, #21]
    pCardInfo->SD_csd.MaxWrCurrentVDDMin = (tmp & 0xE0) >> 5;
 80069fe:	f3c2 5342 	ubfx	r3, r2, #21, #3
 8006a02:	758b      	strb	r3, [r1, #22]
    pCardInfo->SD_csd.MaxWrCurrentVDDMax = (tmp & 0x1C) >> 2;
 8006a04:	f3c2 4382 	ubfx	r3, r2, #18, #3
 8006a08:	75cb      	strb	r3, [r1, #23]
    pCardInfo->SD_csd.DeviceSizeMul      = (tmp & 0x03) << 1;
 8006a0a:	0bd3      	lsrs	r3, r2, #15
 8006a0c:	f003 0306 	and.w	r3, r3, #6
 8006a10:	760b      	strb	r3, [r1, #24]
    pCardInfo->SD_csd.DeviceSizeMul |= (tmp & 0x80) >> 7;
 8006a12:	7e0d      	ldrb	r5, [r1, #24]
 8006a14:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8006a18:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 8006a1c:	432a      	orrs	r2, r5
 8006a1e:	760a      	strb	r2, [r1, #24]
    pCardInfo->CardCapacity  = (pCardInfo->SD_csd.DeviceSize + 1) ;
 8006a20:	690d      	ldr	r5, [r1, #16]
    pCardInfo->CardCapacity *= (1 << (pCardInfo->SD_csd.DeviceSizeMul + 2));
 8006a22:	7e0f      	ldrb	r7, [r1, #24]
    pCardInfo->CardBlockSize = 1 << (pCardInfo->SD_csd.RdBlockLen);
 8006a24:	7a0a      	ldrb	r2, [r1, #8]
 8006a26:	2601      	movs	r6, #1
    pCardInfo->CardCapacity *= (1 << (pCardInfo->SD_csd.DeviceSizeMul + 2));
 8006a28:	3702      	adds	r7, #2
    pCardInfo->CardBlockSize = 1 << (pCardInfo->SD_csd.RdBlockLen);
 8006a2a:	fa06 f202 	lsl.w	r2, r6, r2
    pCardInfo->CardCapacity *= (1 << (pCardInfo->SD_csd.DeviceSizeMul + 2));
 8006a2e:	40be      	lsls	r6, r7
 8006a30:	ea4f 79e6 	mov.w	r9, r6, asr #31
    pCardInfo->CardCapacity *= pCardInfo->CardBlockSize;
 8006a34:	fba6 6702 	umull	r6, r7, r6, r2
 8006a38:	fb02 7709 	mla	r7, r2, r9, r7
    pCardInfo->CardBlockSize = 1 << (pCardInfo->SD_csd.RdBlockLen);
 8006a3c:	650a      	str	r2, [r1, #80]	; 0x50
    pCardInfo->CardCapacity  = (pCardInfo->SD_csd.DeviceSize + 1) ;
 8006a3e:	1c6a      	adds	r2, r5, #1
    pCardInfo->CardCapacity *= pCardInfo->CardBlockSize;
 8006a40:	fba6 8902 	umull	r8, r9, r6, r2
 8006a44:	fb02 9907 	mla	r9, r2, r7, r9
 8006a48:	e9c1 8912 	strd	r8, r9, [r1, #72]	; 0x48
  pCardInfo->SD_csd.EraseGrSize = (tmp & 0x40) >> 6;
 8006a4c:	f3c3 1280 	ubfx	r2, r3, #6, #1
  pCardInfo->SD_csd.EraseGrMul  = (tmp & 0x3F) << 1;
 8006a50:	005b      	lsls	r3, r3, #1
 8006a52:	f003 037e 	and.w	r3, r3, #126	; 0x7e
  pCardInfo->SD_csd.EraseGrSize = (tmp & 0x40) >> 6;
 8006a56:	764a      	strb	r2, [r1, #25]
  pCardInfo->SD_csd.EraseGrMul  = (tmp & 0x3F) << 1;
 8006a58:	768b      	strb	r3, [r1, #26]
  tmp = (uint8_t)(hsd->CSD[2] & 0x000000FF);
 8006a5a:	6b23      	ldr	r3, [r4, #48]	; 0x30
  pCardInfo->SD_csd.EraseGrMul     |= (tmp & 0x80) >> 7;
 8006a5c:	7e8a      	ldrb	r2, [r1, #26]
 8006a5e:	f3c3 15c0 	ubfx	r5, r3, #7, #1
 8006a62:	432a      	orrs	r2, r5
  pCardInfo->SD_csd.WrProtectGrSize = (tmp & 0x7F);
 8006a64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCardInfo->SD_csd.EraseGrMul     |= (tmp & 0x80) >> 7;
 8006a68:	768a      	strb	r2, [r1, #26]
  pCardInfo->SD_csd.WrProtectGrSize = (tmp & 0x7F);
 8006a6a:	76cb      	strb	r3, [r1, #27]
  tmp = (uint8_t)((hsd->CSD[3] & 0xFF000000) >> 24);
 8006a6c:	6b63      	ldr	r3, [r4, #52]	; 0x34
  pCardInfo->SD_csd.WrProtectGrEnable = (tmp & 0x80) >> 7;
 8006a6e:	0fda      	lsrs	r2, r3, #31
 8006a70:	770a      	strb	r2, [r1, #28]
  pCardInfo->SD_csd.ManDeflECC        = (tmp & 0x60) >> 5;
 8006a72:	f3c3 7241 	ubfx	r2, r3, #29, #2
 8006a76:	774a      	strb	r2, [r1, #29]
  pCardInfo->SD_csd.WrSpeedFact       = (tmp & 0x1C) >> 2;
 8006a78:	f3c3 6282 	ubfx	r2, r3, #26, #3
 8006a7c:	778a      	strb	r2, [r1, #30]
  pCardInfo->SD_csd.MaxWrBlockLen     = (tmp & 0x03) << 2;
 8006a7e:	0d9a      	lsrs	r2, r3, #22
 8006a80:	f002 020c 	and.w	r2, r2, #12
 8006a84:	77ca      	strb	r2, [r1, #31]
  pCardInfo->SD_csd.MaxWrBlockLen      |= (tmp & 0xC0) >> 6;
 8006a86:	7fca      	ldrb	r2, [r1, #31]
 8006a88:	f3c3 5581 	ubfx	r5, r3, #22, #2
 8006a8c:	432a      	orrs	r2, r5
 8006a8e:	77ca      	strb	r2, [r1, #31]
  pCardInfo->SD_csd.WriteBlockPaPartial = (tmp & 0x20) >> 5;
 8006a90:	f3c3 5240 	ubfx	r2, r3, #21, #1
 8006a94:	f881 2020 	strb.w	r2, [r1, #32]
  pCardInfo->SD_csd.Reserved3           = 0;
 8006a98:	2200      	movs	r2, #0
 8006a9a:	f881 2021 	strb.w	r2, [r1, #33]	; 0x21
  pCardInfo->SD_csd.ContentProtectAppli = (tmp & 0x01);
 8006a9e:	f3c3 4200 	ubfx	r2, r3, #16, #1
 8006aa2:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  pCardInfo->SD_csd.FileFormatGrouop = (tmp & 0x80) >> 7;
 8006aa6:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 8006aaa:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
  pCardInfo->SD_csd.CopyFlag         = (tmp & 0x40) >> 6;
 8006aae:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8006ab2:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
  pCardInfo->SD_csd.PermWrProtect    = (tmp & 0x20) >> 5;
 8006ab6:	f3c3 3240 	ubfx	r2, r3, #13, #1
 8006aba:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25
  pCardInfo->SD_csd.TempWrProtect    = (tmp & 0x10) >> 4;
 8006abe:	f3c3 3200 	ubfx	r2, r3, #12, #1
 8006ac2:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26
  pCardInfo->SD_csd.FileFormat       = (tmp & 0x0C) >> 2;
 8006ac6:	f3c3 2281 	ubfx	r2, r3, #10, #2
 8006aca:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCardInfo->SD_csd.Reserved4 = 1;
 8006ace:	2501      	movs	r5, #1
  pCardInfo->SD_csd.ECC              = (tmp & 0x03);
 8006ad0:	f3c3 2201 	ubfx	r2, r3, #8, #2
  pCardInfo->SD_csd.CSD_CRC   = (tmp & 0xFE) >> 1;
 8006ad4:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCardInfo->SD_csd.ECC              = (tmp & 0x03);
 8006ad8:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCardInfo->SD_csd.CSD_CRC   = (tmp & 0xFE) >> 1;
 8006adc:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29
  pCardInfo->SD_csd.Reserved4 = 1;
 8006ae0:	f881 502a 	strb.w	r5, [r1, #42]	; 0x2a
  tmp = (uint8_t)((hsd->CID[0] & 0xFF000000) >> 24);
 8006ae4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006ae6:	0e1a      	lsrs	r2, r3, #24
  pCardInfo->SD_cid.ManufacturerID = tmp;
 8006ae8:	f881 202c 	strb.w	r2, [r1, #44]	; 0x2c
  pCardInfo->SD_cid.OEM_AppliID = tmp << 8;
 8006aec:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8006af0:	0212      	lsls	r2, r2, #8
 8006af2:	85ca      	strh	r2, [r1, #46]	; 0x2e
  pCardInfo->SD_cid.OEM_AppliID |= tmp;
 8006af4:	8dca      	ldrh	r2, [r1, #46]	; 0x2e
 8006af6:	f3c3 2607 	ubfx	r6, r3, #8, #8
 8006afa:	b292      	uxth	r2, r2
 8006afc:	4332      	orrs	r2, r6
 8006afe:	061b      	lsls	r3, r3, #24
 8006b00:	85ca      	strh	r2, [r1, #46]	; 0x2e
  pCardInfo->SD_cid.ProdName1 = tmp << 24;
 8006b02:	630b      	str	r3, [r1, #48]	; 0x30
  tmp = (uint8_t)((hsd->CID[1] & 0xFF000000) >> 24);
 8006b04:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  pCardInfo->SD_cid.ProdName1 |= tmp << 16;
 8006b06:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  tmp = (uint8_t)((hsd->CID[1] & 0xFF000000) >> 24);
 8006b08:	0e1e      	lsrs	r6, r3, #24
  pCardInfo->SD_cid.ProdName1 |= tmp << 16;
 8006b0a:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 8006b0e:	630a      	str	r2, [r1, #48]	; 0x30
  pCardInfo->SD_cid.ProdName1 |= tmp << 8;
 8006b10:	6b0e      	ldr	r6, [r1, #48]	; 0x30
 8006b12:	0a1a      	lsrs	r2, r3, #8
 8006b14:	f402 427f 	and.w	r2, r2, #65280	; 0xff00
 8006b18:	4332      	orrs	r2, r6
 8006b1a:	630a      	str	r2, [r1, #48]	; 0x30
  pCardInfo->SD_cid.ProdName1 |= tmp;
 8006b1c:	6b0e      	ldr	r6, [r1, #48]	; 0x30
 8006b1e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8006b22:	4332      	orrs	r2, r6
  tmp = (uint8_t)(hsd->CID[1] & 0x000000FF);
 8006b24:	b2db      	uxtb	r3, r3
  pCardInfo->SD_cid.ProdName1 |= tmp;
 8006b26:	630a      	str	r2, [r1, #48]	; 0x30
  pCardInfo->SD_cid.ProdName2 = tmp;
 8006b28:	f881 3034 	strb.w	r3, [r1, #52]	; 0x34
  tmp = (uint8_t)((hsd->CID[2] & 0xFF000000) >> 24);
 8006b2c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006b2e:	0e1a      	lsrs	r2, r3, #24
  pCardInfo->SD_cid.ProdRev = tmp;
 8006b30:	f881 2035 	strb.w	r2, [r1, #53]	; 0x35
  tmp = (uint8_t)((hsd->CID[2] & 0x00FF0000) >> 16);
 8006b34:	0c1a      	lsrs	r2, r3, #16
 8006b36:	0612      	lsls	r2, r2, #24
  pCardInfo->SD_cid.ProdSN = tmp << 24;
 8006b38:	638a      	str	r2, [r1, #56]	; 0x38
  pCardInfo->SD_cid.ProdSN |= tmp << 16;
 8006b3a:	6b8e      	ldr	r6, [r1, #56]	; 0x38
 8006b3c:	021a      	lsls	r2, r3, #8
 8006b3e:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
 8006b42:	4332      	orrs	r2, r6
 8006b44:	638a      	str	r2, [r1, #56]	; 0x38
  pCardInfo->SD_cid.ProdSN |= tmp << 8;
 8006b46:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 8006b48:	021b      	lsls	r3, r3, #8
 8006b4a:	b29b      	uxth	r3, r3
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	638b      	str	r3, [r1, #56]	; 0x38
  pCardInfo->SD_cid.ProdSN |= tmp;
 8006b50:	6b8a      	ldr	r2, [r1, #56]	; 0x38
  tmp = (uint8_t)((hsd->CID[3] & 0xFF000000) >> 24);
 8006b52:	6c63      	ldr	r3, [r4, #68]	; 0x44
  pCardInfo->SD_cid.ProdSN |= tmp;
 8006b54:	ea42 6213 	orr.w	r2, r2, r3, lsr #24
 8006b58:	638a      	str	r2, [r1, #56]	; 0x38
  pCardInfo->SD_cid.Reserved1   |= (tmp & 0xF0) >> 4;
 8006b5a:	f891 203c 	ldrb.w	r2, [r1, #60]	; 0x3c
 8006b5e:	f3c3 5403 	ubfx	r4, r3, #20, #4
 8006b62:	4322      	orrs	r2, r4
 8006b64:	f881 203c 	strb.w	r2, [r1, #60]	; 0x3c
  pCardInfo->SD_cid.ManufactDate = (tmp & 0x0F) << 8;
 8006b68:	0a1a      	lsrs	r2, r3, #8
 8006b6a:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
 8006b6e:	87ca      	strh	r2, [r1, #62]	; 0x3e
  pCardInfo->SD_cid.ManufactDate |= tmp;
 8006b70:	8fca      	ldrh	r2, [r1, #62]	; 0x3e
 8006b72:	f3c3 2407 	ubfx	r4, r3, #8, #8
 8006b76:	b292      	uxth	r2, r2
 8006b78:	4322      	orrs	r2, r4
  pCardInfo->SD_cid.CID_CRC   = (tmp & 0xFE) >> 1;
 8006b7a:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCardInfo->SD_cid.ManufactDate |= tmp;
 8006b7e:	87ca      	strh	r2, [r1, #62]	; 0x3e
  pCardInfo->SD_cid.CID_CRC   = (tmp & 0xFE) >> 1;
 8006b80:	f881 3040 	strb.w	r3, [r1, #64]	; 0x40
  pCardInfo->SD_cid.Reserved2 = 1;
 8006b84:	f881 5041 	strb.w	r5, [r1, #65]	; 0x41
}
 8006b88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  else if (hsd->CardType == HIGH_CAPACITY_SD_CARD)
 8006b8c:	2d02      	cmp	r5, #2
 8006b8e:	d11f      	bne.n	8006bd0 <HAL_SD_Get_CardInfo+0x270>
    pCardInfo->SD_csd.DeviceSize = (tmp & 0x3F) << 16;
 8006b90:	0412      	lsls	r2, r2, #16
 8006b92:	f402 127c 	and.w	r2, r2, #4128768	; 0x3f0000
    tmp = (uint8_t)((hsd->CSD[2] & 0xFF000000) >> 24);
 8006b96:	6b23      	ldr	r3, [r4, #48]	; 0x30
    pCardInfo->SD_csd.DeviceSize = (tmp & 0x3F) << 16;
 8006b98:	610a      	str	r2, [r1, #16]
    pCardInfo->SD_csd.DeviceSize |= (tmp << 8);
 8006b9a:	690a      	ldr	r2, [r1, #16]
    tmp = (uint8_t)((hsd->CSD[2] & 0xFF000000) >> 24);
 8006b9c:	0e1d      	lsrs	r5, r3, #24
    pCardInfo->SD_csd.DeviceSize |= (tmp << 8);
 8006b9e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8006ba2:	610a      	str	r2, [r1, #16]
    pCardInfo->SD_csd.DeviceSize |= (tmp);
 8006ba4:	690d      	ldr	r5, [r1, #16]
 8006ba6:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8006baa:	432a      	orrs	r2, r5
 8006bac:	610a      	str	r2, [r1, #16]
    pCardInfo->CardCapacity = (uint64_t)(((uint64_t)pCardInfo->SD_csd.DeviceSize + 1) * 512 * 1024);
 8006bae:	690e      	ldr	r6, [r1, #16]
 8006bb0:	2700      	movs	r7, #0
 8006bb2:	3601      	adds	r6, #1
 8006bb4:	f147 0700 	adc.w	r7, r7, #0
 8006bb8:	04fa      	lsls	r2, r7, #19
 8006bba:	ea42 3256 	orr.w	r2, r2, r6, lsr #13
 8006bbe:	64ca      	str	r2, [r1, #76]	; 0x4c
 8006bc0:	04f6      	lsls	r6, r6, #19
    pCardInfo->CardBlockSize = 512;    
 8006bc2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006bc6:	f3c3 2307 	ubfx	r3, r3, #8, #8
    pCardInfo->CardCapacity = (uint64_t)(((uint64_t)pCardInfo->SD_csd.DeviceSize + 1) * 512 * 1024);
 8006bca:	648e      	str	r6, [r1, #72]	; 0x48
    pCardInfo->CardBlockSize = 512;    
 8006bcc:	650a      	str	r2, [r1, #80]	; 0x50
 8006bce:	e73d      	b.n	8006a4c <HAL_SD_Get_CardInfo+0xec>
    errorstate = SD_ERROR;
 8006bd0:	2029      	movs	r0, #41	; 0x29
 8006bd2:	e73b      	b.n	8006a4c <HAL_SD_Get_CardInfo+0xec>

08006bd4 <HAL_SD_Init>:
{ 
 8006bd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bd8:	b091      	sub	sp, #68	; 0x44
  __IO HAL_SD_ErrorTypedef errorstate = SD_OK;
 8006bda:	2500      	movs	r5, #0
{ 
 8006bdc:	4604      	mov	r4, r0
 8006bde:	460e      	mov	r6, r1
  __IO HAL_SD_ErrorTypedef errorstate = SD_OK;
 8006be0:	f88d 5012 	strb.w	r5, [sp, #18]
  HAL_SD_MspInit(hsd);
 8006be4:	f004 fea8 	bl	800b938 <HAL_SD_MspInit>
  tmpinit.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8006be8:	2376      	movs	r3, #118	; 0x76
 8006bea:	930f      	str	r3, [sp, #60]	; 0x3c
  tmpinit.BusWide             = SDMMC_BUS_WIDE_1B;
 8006bec:	950d      	str	r5, [sp, #52]	; 0x34
  tmpinit.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8006bee:	950e      	str	r5, [sp, #56]	; 0x38
  SDMMC_Init(hsd->Instance, tmpinit);
 8006bf0:	ab10      	add	r3, sp, #64	; 0x40
 8006bf2:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8006bf6:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  tmpinit.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8006bfa:	950a      	str	r5, [sp, #40]	; 0x28
  tmpinit.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8006bfc:	950b      	str	r5, [sp, #44]	; 0x2c
  tmpinit.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8006bfe:	950c      	str	r5, [sp, #48]	; 0x30
  SDMMC_Init(hsd->Instance, tmpinit);
 8006c00:	ab0a      	add	r3, sp, #40	; 0x28
 8006c02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006c04:	6820      	ldr	r0, [r4, #0]
 8006c06:	f001 f8d7 	bl	8007db8 <SDMMC_Init>
  __HAL_SD_SDMMC_DISABLE(hsd); 
 8006c0a:	6820      	ldr	r0, [r4, #0]
  __IO HAL_SD_ErrorTypedef errorstate = SD_OK; 
 8006c0c:	f88d 5013 	strb.w	r5, [sp, #19]
  __HAL_SD_SDMMC_DISABLE(hsd); 
 8006c10:	6843      	ldr	r3, [r0, #4]
 8006c12:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c16:	6043      	str	r3, [r0, #4]
  SDMMC_PowerState_ON(hsd->Instance);
 8006c18:	f001 f8ed 	bl	8007df6 <SDMMC_PowerState_ON>
  HAL_Delay(1);
 8006c1c:	2001      	movs	r0, #1
 8006c1e:	f7fe f8eb 	bl	8004df8 <HAL_Delay>
  __HAL_SD_SDMMC_ENABLE(hsd);
 8006c22:	6820      	ldr	r0, [r4, #0]
 8006c24:	6843      	ldr	r3, [r0, #4]
 8006c26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c2a:	6043      	str	r3, [r0, #4]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006c2c:	a905      	add	r1, sp, #20
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8006c2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c32:	9309      	str	r3, [sp, #36]	; 0x24
  sdmmc_cmdinitstructure.Argument         = 0;
 8006c34:	9505      	str	r5, [sp, #20]
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_GO_IDLE_STATE;
 8006c36:	9506      	str	r5, [sp, #24]
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_NO;
 8006c38:	9507      	str	r5, [sp, #28]
  sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8006c3a:	9508      	str	r5, [sp, #32]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006c3c:	f001 f8e3 	bl	8007e06 <SDMMC_SendCommand>
  tmp = __HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CMDSENT);
 8006c40:	6820      	ldr	r0, [r4, #0]
 8006c42:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006c44:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006c48:	f3c3 13c0 	ubfx	r3, r3, #7, #1
  while((timeout > 0) && (!tmp))
 8006c4c:	b123      	cbz	r3, 8006c58 <HAL_SD_Init+0x84>
  __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006c4e:	f240 53ff 	movw	r3, #1535	; 0x5ff
 8006c52:	6383      	str	r3, [r0, #56]	; 0x38
  return errorstate;
 8006c54:	2300      	movs	r3, #0
 8006c56:	e005      	b.n	8006c64 <HAL_SD_Init+0x90>
    tmp = __HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CMDSENT);
 8006c58:	6b43      	ldr	r3, [r0, #52]	; 0x34
  while((timeout > 0) && (!tmp))
 8006c5a:	3a01      	subs	r2, #1
    tmp = __HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CMDSENT);
 8006c5c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
  while((timeout > 0) && (!tmp))
 8006c60:	d1f4      	bne.n	8006c4c <HAL_SD_Init+0x78>
    return errorstate;
 8006c62:	2303      	movs	r3, #3
  errorstate = SD_CmdError(hsd);
 8006c64:	f88d 3013 	strb.w	r3, [sp, #19]
  if(errorstate != SD_OK)
 8006c68:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8006c6c:	b18b      	cbz	r3, 8006c92 <HAL_SD_Init+0xbe>
  return errorstate;
 8006c6e:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8006c72:	b2db      	uxtb	r3, r3
  errorstate = SD_PowerON(hsd); 
 8006c74:	f88d 3012 	strb.w	r3, [sp, #18]
  if(errorstate != SD_OK)     
 8006c78:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8006c7c:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	f000 80b1 	beq.w	8006de8 <HAL_SD_Init+0x214>
  return errorstate;
 8006c86:	f89d 0012 	ldrb.w	r0, [sp, #18]
 8006c8a:	b2c0      	uxtb	r0, r0
}
 8006c8c:	b011      	add	sp, #68	; 0x44
 8006c8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  sdmmc_cmdinitstructure.Argument         = SD_CHECK_PATTERN;
 8006c92:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8006c96:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinitstructure.CmdIndex         = SD_SDMMC_SEND_IF_COND;
 8006c98:	2308      	movs	r3, #8
 8006c9a:	9306      	str	r3, [sp, #24]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006c9c:	a905      	add	r1, sp, #20
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8006c9e:	2340      	movs	r3, #64	; 0x40
 8006ca0:	9307      	str	r3, [sp, #28]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006ca2:	f001 f8b0 	bl	8007e06 <SDMMC_SendCommand>
  tmp = __HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT); 
 8006ca6:	6820      	ldr	r0, [r4, #0]
 8006ca8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006caa:	f013 0f45 	tst.w	r3, #69	; 0x45
 8006cae:	bf14      	ite	ne
 8006cb0:	2301      	movne	r3, #1
 8006cb2:	2300      	moveq	r3, #0
  uint32_t timeout = SDMMC_CMD0TIMEOUT, tmp;
 8006cb4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  while((!tmp) && (timeout > 0))
 8006cb8:	b90b      	cbnz	r3, 8006cbe <HAL_SD_Init+0xea>
 8006cba:	2a00      	cmp	r2, #0
 8006cbc:	d17c      	bne.n	8006db8 <HAL_SD_Init+0x1e4>
  tmp = __HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CTIMEOUT); 
 8006cbe:	6b43      	ldr	r3, [r0, #52]	; 0x34
  if((timeout == 0) || tmp)
 8006cc0:	b112      	cbz	r2, 8006cc8 <HAL_SD_Init+0xf4>
 8006cc2:	f013 0304 	ands.w	r3, r3, #4
 8006cc6:	d07f      	beq.n	8006dc8 <HAL_SD_Init+0x1f4>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_CTIMEOUT);
 8006cc8:	2304      	movs	r3, #4
 8006cca:	6383      	str	r3, [r0, #56]	; 0x38
    return errorstate;
 8006ccc:	2303      	movs	r3, #3
  errorstate = SD_CmdResp7Error(hsd);
 8006cce:	f88d 3013 	strb.w	r3, [sp, #19]
  if (errorstate == SD_OK)
 8006cd2:	f89d 2013 	ldrb.w	r2, [sp, #19]
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	2a00      	cmp	r2, #0
 8006cda:	d17c      	bne.n	8006dd6 <HAL_SD_Init+0x202>
    hsd->CardType = STD_CAPACITY_SD_CARD_V2_0; 
 8006cdc:	2201      	movs	r2, #1
 8006cde:	6222      	str	r2, [r4, #32]
    sdtype        = SD_HIGH_CAPACITY;
 8006ce0:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8006ce4:	2537      	movs	r5, #55	; 0x37
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006ce6:	a905      	add	r1, sp, #20
  sdmmc_cmdinitstructure.Argument         = 0;
 8006ce8:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8006cea:	9506      	str	r5, [sp, #24]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006cec:	f001 f88b 	bl	8007e06 <SDMMC_SendCommand>
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_APP_CMD);
 8006cf0:	4629      	mov	r1, r5
 8006cf2:	4620      	mov	r0, r4
 8006cf4:	f7ff fbec 	bl	80064d0 <SD_CmdResp1Error>
 8006cf8:	f88d 0013 	strb.w	r0, [sp, #19]
  if(errorstate == SD_OK)
 8006cfc:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8006d00:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d1b2      	bne.n	8006c6e <HAL_SD_Init+0x9a>
      sdmmc_cmdinitstructure.Argument         = SD_VOLTAGE_WINDOW_SD | sdtype;
 8006d08:	f047 4700 	orr.w	r7, r7, #2147483648	; 0x80000000
      sdmmc_cmdinitstructure.Argument         = 0;
 8006d0c:	46a8      	mov	r8, r5
      sdmmc_cmdinitstructure.Argument         = SD_VOLTAGE_WINDOW_SD | sdtype;
 8006d0e:	f447 1780 	orr.w	r7, r7, #1048576	; 0x100000
      sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8006d12:	f04f 0b37 	mov.w	fp, #55	; 0x37
      SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006d16:	a905      	add	r1, sp, #20
      sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8006d18:	f04f 0a40 	mov.w	sl, #64	; 0x40
      sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8006d1c:	f44f 6980 	mov.w	r9, #1024	; 0x400
      SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006d20:	6820      	ldr	r0, [r4, #0]
      sdmmc_cmdinitstructure.Argument         = 0;
 8006d22:	f8cd 8014 	str.w	r8, [sp, #20]
      sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8006d26:	f8cd b018 	str.w	fp, [sp, #24]
      sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8006d2a:	f8cd a01c 	str.w	sl, [sp, #28]
      sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8006d2e:	f8cd 8020 	str.w	r8, [sp, #32]
      sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8006d32:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
      SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006d36:	f001 f866 	bl	8007e06 <SDMMC_SendCommand>
      errorstate = SD_CmdResp1Error(hsd, SD_CMD_APP_CMD);
 8006d3a:	4659      	mov	r1, fp
 8006d3c:	4620      	mov	r0, r4
 8006d3e:	f7ff fbc7 	bl	80064d0 <SD_CmdResp1Error>
 8006d42:	f88d 0013 	strb.w	r0, [sp, #19]
      if(errorstate != SD_OK)
 8006d46:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8006d4a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d18d      	bne.n	8006c6e <HAL_SD_Init+0x9a>
      sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SD_APP_OP_COND;
 8006d52:	2329      	movs	r3, #41	; 0x29
      SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006d54:	a905      	add	r1, sp, #20
 8006d56:	6820      	ldr	r0, [r4, #0]
      sdmmc_cmdinitstructure.Argument         = SD_VOLTAGE_WINDOW_SD | sdtype;
 8006d58:	9705      	str	r7, [sp, #20]
      sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SD_APP_OP_COND;
 8006d5a:	9306      	str	r3, [sp, #24]
      sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8006d5c:	f8cd a01c 	str.w	sl, [sp, #28]
      sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8006d60:	9208      	str	r2, [sp, #32]
      sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8006d62:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
      SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006d66:	f001 f84e 	bl	8007e06 <SDMMC_SendCommand>
  while (!__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT))
 8006d6a:	6820      	ldr	r0, [r4, #0]
 8006d6c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006d6e:	f013 0f45 	tst.w	r3, #69	; 0x45
 8006d72:	d0fb      	beq.n	8006d6c <HAL_SD_Init+0x198>
  if (__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CTIMEOUT))
 8006d74:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006d76:	f013 0304 	ands.w	r3, r3, #4
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_CTIMEOUT);
 8006d7a:	bf1b      	ittet	ne
 8006d7c:	2304      	movne	r3, #4
 8006d7e:	6383      	strne	r3, [r0, #56]	; 0x38
  __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006d80:	f240 52ff 	movweq	r2, #1535	; 0x5ff
    return errorstate;
 8006d84:	2303      	movne	r3, #3
  __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006d86:	bf08      	it	eq
 8006d88:	6382      	streq	r2, [r0, #56]	; 0x38
      errorstate = SD_CmdResp3Error(hsd);
 8006d8a:	f88d 3013 	strb.w	r3, [sp, #19]
      if(errorstate != SD_OK)
 8006d8e:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8006d92:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	f47f af69 	bne.w	8006c6e <HAL_SD_Init+0x9a>
      response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006d9c:	f001 f848 	bl	8007e30 <SDMMC_GetResponse>
    while((!validvoltage) && (count < SD_MAX_VOLT_TRIAL))
 8006da0:	2800      	cmp	r0, #0
      count++;
 8006da2:	f105 0501 	add.w	r5, r5, #1
 8006da6:	f64f 73ff 	movw	r3, #65535	; 0xffff
    while((!validvoltage) && (count < SD_MAX_VOLT_TRIAL))
 8006daa:	db16      	blt.n	8006dda <HAL_SD_Init+0x206>
 8006dac:	429d      	cmp	r5, r3
 8006dae:	d1b0      	bne.n	8006d12 <HAL_SD_Init+0x13e>
      errorstate = SD_INVALID_VOLTRANGE;
 8006db0:	231b      	movs	r3, #27
 8006db2:	f88d 3013 	strb.w	r3, [sp, #19]
 8006db6:	e75a      	b.n	8006c6e <HAL_SD_Init+0x9a>
    tmp = __HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT);
 8006db8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006dba:	f013 0f45 	tst.w	r3, #69	; 0x45
 8006dbe:	bf14      	ite	ne
 8006dc0:	2301      	movne	r3, #1
 8006dc2:	2300      	moveq	r3, #0
    timeout--;
 8006dc4:	3a01      	subs	r2, #1
 8006dc6:	e777      	b.n	8006cb8 <HAL_SD_Init+0xe4>
  if(__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CMDREND))
 8006dc8:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8006dca:	0652      	lsls	r2, r2, #25
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_CMDREND);
 8006dcc:	bf46      	itte	mi
 8006dce:	2240      	movmi	r2, #64	; 0x40
 8006dd0:	6382      	strmi	r2, [r0, #56]	; 0x38
  return errorstate;
 8006dd2:	2329      	movpl	r3, #41	; 0x29
 8006dd4:	e77b      	b.n	8006cce <HAL_SD_Init+0xfa>
  uint32_t sdtype = SD_STD_CAPACITY;
 8006dd6:	461f      	mov	r7, r3
 8006dd8:	e784      	b.n	8006ce4 <HAL_SD_Init+0x110>
    if(count >= SD_MAX_VOLT_TRIAL)
 8006dda:	429d      	cmp	r5, r3
 8006ddc:	d0e8      	beq.n	8006db0 <HAL_SD_Init+0x1dc>
    if((response & SD_HIGH_CAPACITY) == SD_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8006dde:	0047      	lsls	r7, r0, #1
      hsd->CardType = HIGH_CAPACITY_SD_CARD;
 8006de0:	bf44      	itt	mi
 8006de2:	2302      	movmi	r3, #2
 8006de4:	6223      	strmi	r3, [r4, #32]
 8006de6:	e742      	b.n	8006c6e <HAL_SD_Init+0x9a>
  if(SDMMC_GetPowerState(hsd->Instance) == 0) /* Power off */
 8006de8:	6820      	ldr	r0, [r4, #0]
 8006dea:	f001 f808 	bl	8007dfe <SDMMC_GetPowerState>
 8006dee:	2800      	cmp	r0, #0
 8006df0:	f000 80c2 	beq.w	8006f78 <HAL_SD_Init+0x3a4>
  if(hsd->CardType != SECURE_DIGITAL_IO_CARD)
 8006df4:	6a23      	ldr	r3, [r4, #32]
 8006df6:	2b04      	cmp	r3, #4
 8006df8:	d026      	beq.n	8006e48 <HAL_SD_Init+0x274>
    sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_ALL_SEND_CID;
 8006dfa:	2302      	movs	r3, #2
 8006dfc:	9306      	str	r3, [sp, #24]
    sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_LONG;
 8006dfe:	23c0      	movs	r3, #192	; 0xc0
 8006e00:	9307      	str	r3, [sp, #28]
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006e02:	a905      	add	r1, sp, #20
    sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8006e04:	f44f 6380 	mov.w	r3, #1024	; 0x400
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006e08:	6820      	ldr	r0, [r4, #0]
    sdmmc_cmdinitstructure.Argument         = 0;
 8006e0a:	9505      	str	r5, [sp, #20]
    sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8006e0c:	9508      	str	r5, [sp, #32]
    sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8006e0e:	9309      	str	r3, [sp, #36]	; 0x24
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006e10:	f000 fff9 	bl	8007e06 <SDMMC_SendCommand>
    errorstate = SD_CmdResp2Error(hsd);
 8006e14:	4620      	mov	r0, r4
 8006e16:	f7ff fb45 	bl	80064a4 <SD_CmdResp2Error>
    if(errorstate != SD_OK)
 8006e1a:	4605      	mov	r5, r0
 8006e1c:	2800      	cmp	r0, #0
 8006e1e:	d155      	bne.n	8006ecc <HAL_SD_Init+0x2f8>
    hsd->CID[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006e20:	4601      	mov	r1, r0
 8006e22:	6820      	ldr	r0, [r4, #0]
 8006e24:	f001 f804 	bl	8007e30 <SDMMC_GetResponse>
    hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8006e28:	2104      	movs	r1, #4
    hsd->CID[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006e2a:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8006e2c:	6820      	ldr	r0, [r4, #0]
 8006e2e:	f000 ffff 	bl	8007e30 <SDMMC_GetResponse>
    hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8006e32:	2108      	movs	r1, #8
    hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8006e34:	63e0      	str	r0, [r4, #60]	; 0x3c
    hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8006e36:	6820      	ldr	r0, [r4, #0]
 8006e38:	f000 fffa 	bl	8007e30 <SDMMC_GetResponse>
    hsd->CID[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8006e3c:	210c      	movs	r1, #12
    hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8006e3e:	6420      	str	r0, [r4, #64]	; 0x40
    hsd->CID[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8006e40:	6820      	ldr	r0, [r4, #0]
 8006e42:	f000 fff5 	bl	8007e30 <SDMMC_GetResponse>
 8006e46:	6460      	str	r0, [r4, #68]	; 0x44
  if((hsd->CardType == STD_CAPACITY_SD_CARD_V1_1)    || (hsd->CardType == STD_CAPACITY_SD_CARD_V2_0) ||\
 8006e48:	6a23      	ldr	r3, [r4, #32]
 8006e4a:	2b02      	cmp	r3, #2
 8006e4c:	d92b      	bls.n	8006ea6 <HAL_SD_Init+0x2d2>
 8006e4e:	2b06      	cmp	r3, #6
 8006e50:	d029      	beq.n	8006ea6 <HAL_SD_Init+0x2d2>
  uint16_t sd_rca = 1;
 8006e52:	2001      	movs	r0, #1
  if (hsd->CardType != SECURE_DIGITAL_IO_CARD)
 8006e54:	6a23      	ldr	r3, [r4, #32]
 8006e56:	2b04      	cmp	r3, #4
 8006e58:	f000 8092 	beq.w	8006f80 <HAL_SD_Init+0x3ac>
    hsd->RCA = sd_rca;
 8006e5c:	6260      	str	r0, [r4, #36]	; 0x24
    sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SEND_CSD;
 8006e5e:	2309      	movs	r3, #9
    sdmmc_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16);
 8006e60:	0400      	lsls	r0, r0, #16
 8006e62:	9005      	str	r0, [sp, #20]
    sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SEND_CSD;
 8006e64:	9306      	str	r3, [sp, #24]
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006e66:	a905      	add	r1, sp, #20
    sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_LONG;
 8006e68:	23c0      	movs	r3, #192	; 0xc0
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006e6a:	6820      	ldr	r0, [r4, #0]
    sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_LONG;
 8006e6c:	9307      	str	r3, [sp, #28]
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006e6e:	f000 ffca 	bl	8007e06 <SDMMC_SendCommand>
    errorstate = SD_CmdResp2Error(hsd);
 8006e72:	4620      	mov	r0, r4
 8006e74:	f7ff fb16 	bl	80064a4 <SD_CmdResp2Error>
    if(errorstate != SD_OK)
 8006e78:	4605      	mov	r5, r0
 8006e7a:	bb38      	cbnz	r0, 8006ecc <HAL_SD_Init+0x2f8>
    hsd->CSD[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006e7c:	4601      	mov	r1, r0
 8006e7e:	6820      	ldr	r0, [r4, #0]
 8006e80:	f000 ffd6 	bl	8007e30 <SDMMC_GetResponse>
    hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8006e84:	2104      	movs	r1, #4
    hsd->CSD[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006e86:	62a0      	str	r0, [r4, #40]	; 0x28
    hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8006e88:	6820      	ldr	r0, [r4, #0]
 8006e8a:	f000 ffd1 	bl	8007e30 <SDMMC_GetResponse>
    hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8006e8e:	2108      	movs	r1, #8
    hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8006e90:	62e0      	str	r0, [r4, #44]	; 0x2c
    hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8006e92:	6820      	ldr	r0, [r4, #0]
 8006e94:	f000 ffcc 	bl	8007e30 <SDMMC_GetResponse>
    hsd->CSD[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8006e98:	210c      	movs	r1, #12
    hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8006e9a:	6320      	str	r0, [r4, #48]	; 0x30
    hsd->CSD[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8006e9c:	6820      	ldr	r0, [r4, #0]
 8006e9e:	f000 ffc7 	bl	8007e30 <SDMMC_GetResponse>
 8006ea2:	6360      	str	r0, [r4, #52]	; 0x34
 8006ea4:	e012      	b.n	8006ecc <HAL_SD_Init+0x2f8>
    sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SET_REL_ADDR;
 8006ea6:	2303      	movs	r3, #3
 8006ea8:	9306      	str	r3, [sp, #24]
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006eaa:	a905      	add	r1, sp, #20
    sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8006eac:	2340      	movs	r3, #64	; 0x40
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006eae:	6820      	ldr	r0, [r4, #0]
    sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8006eb0:	9307      	str	r3, [sp, #28]
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006eb2:	f000 ffa8 	bl	8007e06 <SDMMC_SendCommand>
  while(!__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT))
 8006eb6:	6820      	ldr	r0, [r4, #0]
 8006eb8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006eba:	f013 0f45 	tst.w	r3, #69	; 0x45
 8006ebe:	d0fb      	beq.n	8006eb8 <HAL_SD_Init+0x2e4>
  if(__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CTIMEOUT))
 8006ec0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006ec2:	075d      	lsls	r5, r3, #29
 8006ec4:	d536      	bpl.n	8006f34 <HAL_SD_Init+0x360>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_CTIMEOUT);
 8006ec6:	2304      	movs	r3, #4
 8006ec8:	6383      	str	r3, [r0, #56]	; 0x38
    return errorstate;
 8006eca:	2503      	movs	r5, #3
  errorstate = SD_Initialize_Cards(hsd);
 8006ecc:	f88d 5012 	strb.w	r5, [sp, #18]
  if (errorstate != SD_OK)
 8006ed0:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	f47f aed6 	bne.w	8006c86 <HAL_SD_Init+0xb2>
  errorstate = HAL_SD_Get_CardInfo(hsd, SDCardInfo);
 8006eda:	4631      	mov	r1, r6
 8006edc:	4620      	mov	r0, r4
 8006ede:	f7ff fd3f 	bl	8006960 <HAL_SD_Get_CardInfo>
 8006ee2:	f88d 0012 	strb.w	r0, [sp, #18]
  if (errorstate == SD_OK)
 8006ee6:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8006eea:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006eee:	b9ab      	cbnz	r3, 8006f1c <HAL_SD_Init+0x348>
    errorstate = SD_Select_Deselect(hsd, (uint32_t)(((uint32_t)SDCardInfo->RCA) << 16));
 8006ef0:	f8b6 3054 	ldrh.w	r3, [r6, #84]	; 0x54
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006ef4:	6820      	ldr	r0, [r4, #0]
  sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8006ef6:	9208      	str	r2, [sp, #32]
    errorstate = SD_Select_Deselect(hsd, (uint32_t)(((uint32_t)SDCardInfo->RCA) << 16));
 8006ef8:	041b      	lsls	r3, r3, #16
  sdmmc_cmdinitstructure.Argument         = (uint32_t)addr;
 8006efa:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8006efc:	2340      	movs	r3, #64	; 0x40
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SEL_DESEL_CARD;
 8006efe:	2507      	movs	r5, #7
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8006f00:	9307      	str	r3, [sp, #28]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006f02:	a905      	add	r1, sp, #20
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8006f04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f08:	9309      	str	r3, [sp, #36]	; 0x24
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SEL_DESEL_CARD;
 8006f0a:	9506      	str	r5, [sp, #24]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006f0c:	f000 ff7b 	bl	8007e06 <SDMMC_SendCommand>
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_SEL_DESEL_CARD);
 8006f10:	4629      	mov	r1, r5
 8006f12:	4620      	mov	r0, r4
 8006f14:	f7ff fadc 	bl	80064d0 <SD_CmdResp1Error>
    errorstate = SD_Select_Deselect(hsd, (uint32_t)(((uint32_t)SDCardInfo->RCA) << 16));
 8006f18:	f88d 0012 	strb.w	r0, [sp, #18]
  SDMMC_Init(hsd->Instance, hsd->Init);   
 8006f1c:	f104 0310 	add.w	r3, r4, #16
 8006f20:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006f24:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8006f28:	1d23      	adds	r3, r4, #4
 8006f2a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006f2c:	6820      	ldr	r0, [r4, #0]
 8006f2e:	f000 ff43 	bl	8007db8 <SDMMC_Init>
 8006f32:	e6a8      	b.n	8006c86 <HAL_SD_Init+0xb2>
  else if(__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_CCRCFAIL))
 8006f34:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8006f36:	f015 0501 	ands.w	r5, r5, #1
 8006f3a:	d002      	beq.n	8006f42 <HAL_SD_Init+0x36e>
    __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_FLAG_CCRCFAIL);
 8006f3c:	2501      	movs	r5, #1
 8006f3e:	6385      	str	r5, [r0, #56]	; 0x38
 8006f40:	e7c4      	b.n	8006ecc <HAL_SD_Init+0x2f8>
  if(SDMMC_GetCommandResponse(hsd->Instance) != SD_CMD)
 8006f42:	f000 ff72 	bl	8007e2a <SDMMC_GetCommandResponse>
 8006f46:	2803      	cmp	r0, #3
 8006f48:	d001      	beq.n	8006f4e <HAL_SD_Init+0x37a>
    return errorstate;
 8006f4a:	2510      	movs	r5, #16
 8006f4c:	e7be      	b.n	8006ecc <HAL_SD_Init+0x2f8>
  __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006f4e:	6820      	ldr	r0, [r4, #0]
 8006f50:	f240 53ff 	movw	r3, #1535	; 0x5ff
 8006f54:	6383      	str	r3, [r0, #56]	; 0x38
  response_r1 = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006f56:	4629      	mov	r1, r5
 8006f58:	f000 ff6a 	bl	8007e30 <SDMMC_GetResponse>
  if((response_r1 & (SD_R6_GENERAL_UNKNOWN_ERROR | SD_R6_ILLEGAL_CMD | SD_R6_COM_CRC_FAILED)) == SD_ALLZERO)
 8006f5c:	f410 4f60 	tst.w	r0, #57344	; 0xe000
 8006f60:	d101      	bne.n	8006f66 <HAL_SD_Init+0x392>
    *pRCA = (uint16_t) (response_r1 >> 16);
 8006f62:	0c00      	lsrs	r0, r0, #16
 8006f64:	e776      	b.n	8006e54 <HAL_SD_Init+0x280>
  if((response_r1 & SD_R6_GENERAL_UNKNOWN_ERROR) == SD_R6_GENERAL_UNKNOWN_ERROR)
 8006f66:	0481      	lsls	r1, r0, #18
 8006f68:	d408      	bmi.n	8006f7c <HAL_SD_Init+0x3a8>
  if((response_r1 & SD_R6_ILLEGAL_CMD) == SD_R6_ILLEGAL_CMD)
 8006f6a:	0442      	lsls	r2, r0, #17
 8006f6c:	d4ed      	bmi.n	8006f4a <HAL_SD_Init+0x376>
  if((response_r1 & SD_R6_COM_CRC_FAILED) == SD_R6_COM_CRC_FAILED)
 8006f6e:	0403      	lsls	r3, r0, #16
 8006f70:	f57f af6f 	bpl.w	8006e52 <HAL_SD_Init+0x27e>
    return(SD_COM_CRC_FAILED);
 8006f74:	250f      	movs	r5, #15
 8006f76:	e7a9      	b.n	8006ecc <HAL_SD_Init+0x2f8>
    return errorstate;
 8006f78:	2525      	movs	r5, #37	; 0x25
 8006f7a:	e7a7      	b.n	8006ecc <HAL_SD_Init+0x2f8>
    return(SD_GENERAL_UNKNOWN_ERROR);
 8006f7c:	2513      	movs	r5, #19
 8006f7e:	e7a5      	b.n	8006ecc <HAL_SD_Init+0x2f8>
  if (hsd->CardType != SECURE_DIGITAL_IO_CARD)
 8006f80:	2500      	movs	r5, #0
 8006f82:	e7a3      	b.n	8006ecc <HAL_SD_Init+0x2f8>

08006f84 <HAL_SD_WideBusOperation_Config>:
{
 8006f84:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hsd->CardType == MULTIMEDIA_CARD)
 8006f86:	6a03      	ldr	r3, [r0, #32]
 8006f88:	2b03      	cmp	r3, #3
{
 8006f8a:	b08d      	sub	sp, #52	; 0x34
 8006f8c:	4605      	mov	r5, r0
 8006f8e:	460e      	mov	r6, r1
  if (hsd->CardType == MULTIMEDIA_CARD)
 8006f90:	f000 8088 	beq.w	80070a4 <HAL_SD_WideBusOperation_Config+0x120>
  else if ((hsd->CardType == STD_CAPACITY_SD_CARD_V1_1) || (hsd->CardType == STD_CAPACITY_SD_CARD_V2_0) ||\
 8006f94:	2b02      	cmp	r3, #2
 8006f96:	f200 8083 	bhi.w	80070a0 <HAL_SD_WideBusOperation_Config+0x11c>
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8006f9a:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8006f9e:	f000 8081 	beq.w	80070a4 <HAL_SD_WideBusOperation_Config+0x120>
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 8006fa2:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8006fa6:	d14c      	bne.n	8007042 <HAL_SD_WideBusOperation_Config+0xbe>
  uint32_t scr[2] = {0, 0};
 8006fa8:	2100      	movs	r1, #0
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SD_CARD_LOCKED) == SD_CARD_LOCKED)
 8006faa:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2] = {0, 0};
 8006fac:	9104      	str	r1, [sp, #16]
 8006fae:	9105      	str	r1, [sp, #20]
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SD_CARD_LOCKED) == SD_CARD_LOCKED)
 8006fb0:	f000 ff3e 	bl	8007e30 <SDMMC_GetResponse>
 8006fb4:	0180      	lsls	r0, r0, #6
 8006fb6:	d46d      	bmi.n	8007094 <HAL_SD_WideBusOperation_Config+0x110>
  errorstate = SD_FindSCR(hsd, scr);
 8006fb8:	a904      	add	r1, sp, #16
 8006fba:	4628      	mov	r0, r5
 8006fbc:	f7ff fafe 	bl	80065bc <SD_FindSCR>
  if(errorstate != SD_OK)
 8006fc0:	4604      	mov	r4, r0
 8006fc2:	2800      	cmp	r0, #0
 8006fc4:	d167      	bne.n	8007096 <HAL_SD_WideBusOperation_Config+0x112>
  if((scr[1] & SD_WIDE_BUS_SUPPORT) != SD_ALLZERO)
 8006fc6:	9b05      	ldr	r3, [sp, #20]
 8006fc8:	0359      	lsls	r1, r3, #13
 8006fca:	d567      	bpl.n	800709c <HAL_SD_WideBusOperation_Config+0x118>
    sdmmc_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16);
 8006fcc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8006fce:	9009      	str	r0, [sp, #36]	; 0x24
    sdmmc_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16);
 8006fd0:	041b      	lsls	r3, r3, #16
 8006fd2:	9306      	str	r3, [sp, #24]
    sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8006fd4:	2340      	movs	r3, #64	; 0x40
    sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8006fd6:	2737      	movs	r7, #55	; 0x37
    sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8006fd8:	9308      	str	r3, [sp, #32]
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006fda:	a906      	add	r1, sp, #24
    sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8006fdc:	f44f 6380 	mov.w	r3, #1024	; 0x400
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006fe0:	6828      	ldr	r0, [r5, #0]
    sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8006fe2:	930a      	str	r3, [sp, #40]	; 0x28
    sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8006fe4:	9707      	str	r7, [sp, #28]
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006fe6:	f000 ff0e 	bl	8007e06 <SDMMC_SendCommand>
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_APP_CMD);
 8006fea:	4639      	mov	r1, r7
 8006fec:	4628      	mov	r0, r5
 8006fee:	f7ff fa6f 	bl	80064d0 <SD_CmdResp1Error>
    if(errorstate != SD_OK)
 8006ff2:	4604      	mov	r4, r0
 8006ff4:	2800      	cmp	r0, #0
 8006ff6:	d14e      	bne.n	8007096 <HAL_SD_WideBusOperation_Config+0x112>
    sdmmc_cmdinitstructure.Argument         = 2;
 8006ff8:	2302      	movs	r3, #2
 8006ffa:	9306      	str	r3, [sp, #24]
    sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_SD_SET_BUSWIDTH;
 8006ffc:	2406      	movs	r4, #6
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8006ffe:	a906      	add	r1, sp, #24
 8007000:	6828      	ldr	r0, [r5, #0]
    sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_SD_SET_BUSWIDTH;
 8007002:	9407      	str	r4, [sp, #28]
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8007004:	f000 feff 	bl	8007e06 <SDMMC_SendCommand>
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_APP_SD_SET_BUSWIDTH);
 8007008:	4621      	mov	r1, r4
 800700a:	4628      	mov	r0, r5
 800700c:	f7ff fa60 	bl	80064d0 <SD_CmdResp1Error>
 8007010:	4604      	mov	r4, r0
    if (errorstate == SD_OK)
 8007012:	2800      	cmp	r0, #0
 8007014:	d13f      	bne.n	8007096 <HAL_SD_WideBusOperation_Config+0x112>
      tmpinit.ClockEdge           = hsd->Init.ClockEdge;
 8007016:	686b      	ldr	r3, [r5, #4]
 8007018:	9306      	str	r3, [sp, #24]
      tmpinit.ClockBypass         = hsd->Init.ClockBypass;
 800701a:	68ab      	ldr	r3, [r5, #8]
 800701c:	9307      	str	r3, [sp, #28]
      tmpinit.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800701e:	68eb      	ldr	r3, [r5, #12]
 8007020:	9308      	str	r3, [sp, #32]
      tmpinit.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8007022:	696b      	ldr	r3, [r5, #20]
 8007024:	930a      	str	r3, [sp, #40]	; 0x28
      tmpinit.ClockDiv            = hsd->Init.ClockDiv;
 8007026:	69ab      	ldr	r3, [r5, #24]
 8007028:	930b      	str	r3, [sp, #44]	; 0x2c
      tmpinit.BusWide             = WideMode;
 800702a:	9609      	str	r6, [sp, #36]	; 0x24
      SDMMC_Init(hsd->Instance, tmpinit);
 800702c:	ab0c      	add	r3, sp, #48	; 0x30
 800702e:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8007032:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8007036:	ab06      	add	r3, sp, #24
 8007038:	cb0e      	ldmia	r3, {r1, r2, r3}
 800703a:	6828      	ldr	r0, [r5, #0]
 800703c:	f000 febc 	bl	8007db8 <SDMMC_Init>
 8007040:	e029      	b.n	8007096 <HAL_SD_WideBusOperation_Config+0x112>
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 8007042:	2900      	cmp	r1, #0
 8007044:	d130      	bne.n	80070a8 <HAL_SD_WideBusOperation_Config+0x124>
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SD_CARD_LOCKED) == SD_CARD_LOCKED)
 8007046:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2] = {0, 0};
 8007048:	9104      	str	r1, [sp, #16]
 800704a:	9105      	str	r1, [sp, #20]
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SD_CARD_LOCKED) == SD_CARD_LOCKED)
 800704c:	f000 fef0 	bl	8007e30 <SDMMC_GetResponse>
 8007050:	0182      	lsls	r2, r0, #6
 8007052:	d41f      	bmi.n	8007094 <HAL_SD_WideBusOperation_Config+0x110>
  errorstate = SD_FindSCR(hsd, scr);
 8007054:	a904      	add	r1, sp, #16
 8007056:	4628      	mov	r0, r5
 8007058:	f7ff fab0 	bl	80065bc <SD_FindSCR>
  if(errorstate != SD_OK)
 800705c:	4604      	mov	r4, r0
 800705e:	b9d0      	cbnz	r0, 8007096 <HAL_SD_WideBusOperation_Config+0x112>
  if((scr[1] & SD_SINGLE_BUS_SUPPORT) != SD_ALLZERO)
 8007060:	9b05      	ldr	r3, [sp, #20]
 8007062:	03db      	lsls	r3, r3, #15
 8007064:	d51a      	bpl.n	800709c <HAL_SD_WideBusOperation_Config+0x118>
    sdmmc_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16);
 8007066:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8007068:	9009      	str	r0, [sp, #36]	; 0x24
    sdmmc_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16);
 800706a:	041b      	lsls	r3, r3, #16
 800706c:	9306      	str	r3, [sp, #24]
    sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 800706e:	2340      	movs	r3, #64	; 0x40
    sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8007070:	2737      	movs	r7, #55	; 0x37
    sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8007072:	9308      	str	r3, [sp, #32]
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8007074:	a906      	add	r1, sp, #24
    sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8007076:	f44f 6380 	mov.w	r3, #1024	; 0x400
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 800707a:	6828      	ldr	r0, [r5, #0]
    sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 800707c:	930a      	str	r3, [sp, #40]	; 0x28
    sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 800707e:	9707      	str	r7, [sp, #28]
    SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8007080:	f000 fec1 	bl	8007e06 <SDMMC_SendCommand>
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_APP_CMD);
 8007084:	4639      	mov	r1, r7
 8007086:	4628      	mov	r0, r5
 8007088:	f7ff fa22 	bl	80064d0 <SD_CmdResp1Error>
    if(errorstate != SD_OK)
 800708c:	4604      	mov	r4, r0
 800708e:	b910      	cbnz	r0, 8007096 <HAL_SD_WideBusOperation_Config+0x112>
    sdmmc_cmdinitstructure.Argument         = 0;
 8007090:	9006      	str	r0, [sp, #24]
 8007092:	e7b3      	b.n	8006ffc <HAL_SD_WideBusOperation_Config+0x78>
    return errorstate;
 8007094:	240e      	movs	r4, #14
}
 8007096:	4620      	mov	r0, r4
 8007098:	b00d      	add	sp, #52	; 0x34
 800709a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return errorstate;
 800709c:	2425      	movs	r4, #37	; 0x25
 800709e:	e7fa      	b.n	8007096 <HAL_SD_WideBusOperation_Config+0x112>
  HAL_SD_ErrorTypedef errorstate = SD_OK;
 80070a0:	2400      	movs	r4, #0
 80070a2:	e7f8      	b.n	8007096 <HAL_SD_WideBusOperation_Config+0x112>
    return errorstate;
 80070a4:	2427      	movs	r4, #39	; 0x27
 80070a6:	e7f6      	b.n	8007096 <HAL_SD_WideBusOperation_Config+0x112>
      errorstate = SD_INVALID_PARAMETER;
 80070a8:	2426      	movs	r4, #38	; 0x26
 80070aa:	e7f4      	b.n	8007096 <HAL_SD_WideBusOperation_Config+0x112>

080070ac <HAL_SD_StopTransfer>:
{
 80070ac:	b530      	push	{r4, r5, lr}
 80070ae:	b087      	sub	sp, #28
  sdmmc_cmdinitstructure.Argument         = 0;
 80070b0:	2300      	movs	r3, #0
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 80070b2:	2240      	movs	r2, #64	; 0x40
{
 80070b4:	4604      	mov	r4, r0
  sdmmc_cmdinitstructure.Argument         = 0;
 80070b6:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_STOP_TRANSMISSION;
 80070b8:	250c      	movs	r5, #12
  sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 80070ba:	9304      	str	r3, [sp, #16]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 80070bc:	a901      	add	r1, sp, #4
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 80070be:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 80070c2:	6800      	ldr	r0, [r0, #0]
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 80070c4:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 80070c6:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_STOP_TRANSMISSION;
 80070c8:	9502      	str	r5, [sp, #8]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 80070ca:	f000 fe9c 	bl	8007e06 <SDMMC_SendCommand>
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_STOP_TRANSMISSION);
 80070ce:	4629      	mov	r1, r5
 80070d0:	4620      	mov	r0, r4
 80070d2:	f7ff f9fd 	bl	80064d0 <SD_CmdResp1Error>
}
 80070d6:	b007      	add	sp, #28
 80070d8:	bd30      	pop	{r4, r5, pc}

080070da <HAL_SD_CheckReadOperation>:
{
 80070da:	b538      	push	{r3, r4, r5, lr}
 80070dc:	4604      	mov	r4, r0
 80070de:	460d      	mov	r5, r1
  tmp1 = hsd->DmaTransferCplt; 
 80070e0:	6d00      	ldr	r0, [r0, #80]	; 0x50
  tmp2 = hsd->SdTransferCplt;
 80070e2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
  tmp3 = (HAL_SD_ErrorTypedef)hsd->SdTransferErr;
 80070e4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  uint32_t timeout = Timeout;
 80070e6:	462a      	mov	r2, r5
  tmp3 = (HAL_SD_ErrorTypedef)hsd->SdTransferErr;
 80070e8:	b2db      	uxtb	r3, r3
  while (((tmp1 & tmp2) == 0) && (tmp3 == SD_OK) && (timeout > 0))
 80070ea:	4208      	tst	r0, r1
 80070ec:	d100      	bne.n	80070f0 <HAL_SD_CheckReadOperation+0x16>
 80070ee:	b1b3      	cbz	r3, 800711e <HAL_SD_CheckReadOperation+0x44>
  while((__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_RXACT)) && (timeout > 0))
 80070f0:	6823      	ldr	r3, [r4, #0]
 80070f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80070f4:	0492      	lsls	r2, r2, #18
 80070f6:	d500      	bpl.n	80070fa <HAL_SD_CheckReadOperation+0x20>
 80070f8:	b9cd      	cbnz	r5, 800712e <HAL_SD_CheckReadOperation+0x54>
  if (hsd->SdOperation == SD_READ_MULTIPLE_BLOCK)
 80070fa:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80070fc:	2b01      	cmp	r3, #1
 80070fe:	d118      	bne.n	8007132 <HAL_SD_CheckReadOperation+0x58>
    errorstate = HAL_SD_StopTransfer(hsd);
 8007100:	4620      	mov	r0, r4
 8007102:	f7ff ffd3 	bl	80070ac <HAL_SD_StopTransfer>
  if ((timeout == 0) && (errorstate == SD_OK))
 8007106:	b90d      	cbnz	r5, 800710c <HAL_SD_CheckReadOperation+0x32>
 8007108:	b900      	cbnz	r0, 800710c <HAL_SD_CheckReadOperation+0x32>
    errorstate = SD_DATA_TIMEOUT;
 800710a:	2004      	movs	r0, #4
  __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800710c:	6823      	ldr	r3, [r4, #0]
 800710e:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007112:	639a      	str	r2, [r3, #56]	; 0x38
  if (hsd->SdTransferErr != SD_OK)
 8007114:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8007116:	b183      	cbz	r3, 800713a <HAL_SD_CheckReadOperation+0x60>
    return (HAL_SD_ErrorTypedef)(hsd->SdTransferErr);
 8007118:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800711a:	b2c0      	uxtb	r0, r0
 800711c:	bd38      	pop	{r3, r4, r5, pc}
  while (((tmp1 & tmp2) == 0) && (tmp3 == SD_OK) && (timeout > 0))
 800711e:	2a00      	cmp	r2, #0
 8007120:	d0e6      	beq.n	80070f0 <HAL_SD_CheckReadOperation+0x16>
    tmp1 = hsd->DmaTransferCplt; 
 8007122:	6d20      	ldr	r0, [r4, #80]	; 0x50
    tmp2 = hsd->SdTransferCplt;
 8007124:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    tmp3 = (HAL_SD_ErrorTypedef)hsd->SdTransferErr;    
 8007126:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    timeout--;
 8007128:	3a01      	subs	r2, #1
    tmp3 = (HAL_SD_ErrorTypedef)hsd->SdTransferErr;    
 800712a:	b2db      	uxtb	r3, r3
 800712c:	e7dd      	b.n	80070ea <HAL_SD_CheckReadOperation+0x10>
    timeout--;  
 800712e:	3d01      	subs	r5, #1
 8007130:	e7df      	b.n	80070f2 <HAL_SD_CheckReadOperation+0x18>
  if ((timeout == 0) && (errorstate == SD_OK))
 8007132:	2d00      	cmp	r5, #0
 8007134:	d0e9      	beq.n	800710a <HAL_SD_CheckReadOperation+0x30>
  HAL_SD_ErrorTypedef errorstate = SD_OK;
 8007136:	2000      	movs	r0, #0
 8007138:	e7e8      	b.n	800710c <HAL_SD_CheckReadOperation+0x32>
}
 800713a:	bd38      	pop	{r3, r4, r5, pc}

0800713c <HAL_SD_GetStatus>:
{
 800713c:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16);
 800713e:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8007140:	b087      	sub	sp, #28
  sdmmc_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16);
 8007142:	041b      	lsls	r3, r3, #16
 8007144:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinitstructure.Response         = SDMMC_RESPONSE_SHORT;
 8007146:	2340      	movs	r3, #64	; 0x40
 8007148:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 800714a:	2300      	movs	r3, #0
{
 800714c:	4604      	mov	r4, r0
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SEND_STATUS;
 800714e:	250d      	movs	r5, #13
  sdmmc_cmdinitstructure.WaitForInterrupt = SDMMC_WAIT_NO;
 8007150:	9304      	str	r3, [sp, #16]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8007152:	a901      	add	r1, sp, #4
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 8007154:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 8007158:	6800      	ldr	r0, [r0, #0]
  sdmmc_cmdinitstructure.CPSM             = SDMMC_CPSM_ENABLE;
 800715a:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinitstructure.CmdIndex         = SD_CMD_SEND_STATUS;
 800715c:	9502      	str	r5, [sp, #8]
  SDMMC_SendCommand(hsd->Instance, &sdmmc_cmdinitstructure);
 800715e:	f000 fe52 	bl	8007e06 <SDMMC_SendCommand>
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_SEND_STATUS);
 8007162:	4629      	mov	r1, r5
 8007164:	4620      	mov	r0, r4
 8007166:	f7ff f9b3 	bl	80064d0 <SD_CmdResp1Error>
  if(errorstate != SD_OK)
 800716a:	4601      	mov	r1, r0
 800716c:	b948      	cbnz	r0, 8007182 <HAL_SD_GetStatus+0x46>
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800716e:	6820      	ldr	r0, [r4, #0]
 8007170:	f000 fe5e 	bl	8007e30 <SDMMC_GetResponse>
  if (cardstate == SD_CARD_TRANSFER)
 8007174:	f3c0 2043 	ubfx	r0, r0, #9, #4
    return SD_TRANSFER_OK;
 8007178:	3804      	subs	r0, #4
 800717a:	bf18      	it	ne
 800717c:	2001      	movne	r0, #1
}
 800717e:	b007      	add	sp, #28
 8007180:	bd30      	pop	{r4, r5, pc}
    return SD_TRANSFER_ERROR;
 8007182:	2002      	movs	r0, #2
 8007184:	e7fb      	b.n	800717e <HAL_SD_GetStatus+0x42>

08007186 <HAL_SD_CheckWriteOperation>:
{
 8007186:	b570      	push	{r4, r5, r6, lr}
 8007188:	4604      	mov	r4, r0
 800718a:	460e      	mov	r6, r1
  tmp1 = hsd->DmaTransferCplt; 
 800718c:	6d00      	ldr	r0, [r0, #80]	; 0x50
  tmp2 = hsd->SdTransferCplt;
 800718e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
  tmp3 = (HAL_SD_ErrorTypedef)hsd->SdTransferErr;
 8007190:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  uint32_t timeout = Timeout;
 8007192:	4632      	mov	r2, r6
  tmp3 = (HAL_SD_ErrorTypedef)hsd->SdTransferErr;
 8007194:	b2db      	uxtb	r3, r3
  while (((tmp1 & tmp2) == 0) && (tmp3 == SD_OK) && (timeout > 0))
 8007196:	4208      	tst	r0, r1
 8007198:	d100      	bne.n	800719c <HAL_SD_CheckWriteOperation+0x16>
 800719a:	b1c3      	cbz	r3, 80071ce <HAL_SD_CheckWriteOperation+0x48>
  while((__HAL_SD_SDMMC_GET_FLAG(hsd, SDMMC_FLAG_TXACT))  && (timeout > 0))
 800719c:	6823      	ldr	r3, [r4, #0]
 800719e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80071a0:	04d2      	lsls	r2, r2, #19
 80071a2:	d500      	bpl.n	80071a6 <HAL_SD_CheckWriteOperation+0x20>
 80071a4:	b9de      	cbnz	r6, 80071de <HAL_SD_CheckWriteOperation+0x58>
  if (hsd->SdOperation == SD_WRITE_MULTIPLE_BLOCK)
 80071a6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80071a8:	2b03      	cmp	r3, #3
 80071aa:	d120      	bne.n	80071ee <HAL_SD_CheckWriteOperation+0x68>
    errorstate = HAL_SD_StopTransfer(hsd);
 80071ac:	4620      	mov	r0, r4
 80071ae:	f7ff ff7d 	bl	80070ac <HAL_SD_StopTransfer>
 80071b2:	4605      	mov	r5, r0
  if ((timeout == 0) && (errorstate == SD_OK))
 80071b4:	b90e      	cbnz	r6, 80071ba <HAL_SD_CheckWriteOperation+0x34>
 80071b6:	b900      	cbnz	r0, 80071ba <HAL_SD_CheckWriteOperation+0x34>
    errorstate = SD_DATA_TIMEOUT;
 80071b8:	2504      	movs	r5, #4
  __HAL_SD_SDMMC_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80071ba:	6823      	ldr	r3, [r4, #0]
 80071bc:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80071c0:	639a      	str	r2, [r3, #56]	; 0x38
  if (hsd->SdTransferErr != SD_OK)
 80071c2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80071c4:	b16b      	cbz	r3, 80071e2 <HAL_SD_CheckWriteOperation+0x5c>
    return (HAL_SD_ErrorTypedef)(hsd->SdTransferErr);
 80071c6:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 80071c8:	b2ed      	uxtb	r5, r5
}
 80071ca:	4628      	mov	r0, r5
 80071cc:	bd70      	pop	{r4, r5, r6, pc}
  while (((tmp1 & tmp2) == 0) && (tmp3 == SD_OK) && (timeout > 0))
 80071ce:	2a00      	cmp	r2, #0
 80071d0:	d0e4      	beq.n	800719c <HAL_SD_CheckWriteOperation+0x16>
    tmp1 = hsd->DmaTransferCplt; 
 80071d2:	6d20      	ldr	r0, [r4, #80]	; 0x50
    tmp2 = hsd->SdTransferCplt;
 80071d4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    tmp3 = (HAL_SD_ErrorTypedef)hsd->SdTransferErr;
 80071d6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    timeout--;
 80071d8:	3a01      	subs	r2, #1
    tmp3 = (HAL_SD_ErrorTypedef)hsd->SdTransferErr;
 80071da:	b2db      	uxtb	r3, r3
 80071dc:	e7db      	b.n	8007196 <HAL_SD_CheckWriteOperation+0x10>
    timeout--;  
 80071de:	3e01      	subs	r6, #1
 80071e0:	e7dd      	b.n	800719e <HAL_SD_CheckWriteOperation+0x18>
  while(HAL_SD_GetStatus(hsd) != SD_TRANSFER_OK)
 80071e2:	4620      	mov	r0, r4
 80071e4:	f7ff ffaa 	bl	800713c <HAL_SD_GetStatus>
 80071e8:	2800      	cmp	r0, #0
 80071ea:	d1fa      	bne.n	80071e2 <HAL_SD_CheckWriteOperation+0x5c>
 80071ec:	e7ed      	b.n	80071ca <HAL_SD_CheckWriteOperation+0x44>
  if ((timeout == 0) && (errorstate == SD_OK))
 80071ee:	2e00      	cmp	r6, #0
 80071f0:	d0e2      	beq.n	80071b8 <HAL_SD_CheckWriteOperation+0x32>
  HAL_SD_ErrorTypedef errorstate = SD_OK;
 80071f2:	2500      	movs	r5, #0
 80071f4:	e7e1      	b.n	80071ba <HAL_SD_CheckWriteOperation+0x34>

080071f6 <HAL_TIM_Base_MspInit>:
 80071f6:	4770      	bx	lr

080071f8 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80071f8:	6803      	ldr	r3, [r0, #0]
 80071fa:	68da      	ldr	r2, [r3, #12]
 80071fc:	f042 0201 	orr.w	r2, r2, #1
 8007200:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007202:	681a      	ldr	r2, [r3, #0]
 8007204:	f042 0201 	orr.w	r2, r2, #1
 8007208:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 800720a:	2000      	movs	r0, #0
 800720c:	4770      	bx	lr
	...

08007210 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007210:	4a2e      	ldr	r2, [pc, #184]	; (80072cc <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 8007212:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007214:	4290      	cmp	r0, r2
 8007216:	d012      	beq.n	800723e <TIM_Base_SetConfig+0x2e>
 8007218:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800721c:	d00f      	beq.n	800723e <TIM_Base_SetConfig+0x2e>
 800721e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8007222:	4290      	cmp	r0, r2
 8007224:	d00b      	beq.n	800723e <TIM_Base_SetConfig+0x2e>
 8007226:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800722a:	4290      	cmp	r0, r2
 800722c:	d007      	beq.n	800723e <TIM_Base_SetConfig+0x2e>
 800722e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007232:	4290      	cmp	r0, r2
 8007234:	d003      	beq.n	800723e <TIM_Base_SetConfig+0x2e>
 8007236:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800723a:	4290      	cmp	r0, r2
 800723c:	d119      	bne.n	8007272 <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800723e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007240:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007244:	4313      	orrs	r3, r2
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007246:	4a21      	ldr	r2, [pc, #132]	; (80072cc <TIM_Base_SetConfig+0xbc>)
 8007248:	4290      	cmp	r0, r2
 800724a:	d01d      	beq.n	8007288 <TIM_Base_SetConfig+0x78>
 800724c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8007250:	d01a      	beq.n	8007288 <TIM_Base_SetConfig+0x78>
 8007252:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8007256:	4290      	cmp	r0, r2
 8007258:	d016      	beq.n	8007288 <TIM_Base_SetConfig+0x78>
 800725a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800725e:	4290      	cmp	r0, r2
 8007260:	d012      	beq.n	8007288 <TIM_Base_SetConfig+0x78>
 8007262:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007266:	4290      	cmp	r0, r2
 8007268:	d00e      	beq.n	8007288 <TIM_Base_SetConfig+0x78>
 800726a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800726e:	4290      	cmp	r0, r2
 8007270:	d00a      	beq.n	8007288 <TIM_Base_SetConfig+0x78>
 8007272:	4a17      	ldr	r2, [pc, #92]	; (80072d0 <TIM_Base_SetConfig+0xc0>)
 8007274:	4290      	cmp	r0, r2
 8007276:	d007      	beq.n	8007288 <TIM_Base_SetConfig+0x78>
 8007278:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800727c:	4290      	cmp	r0, r2
 800727e:	d003      	beq.n	8007288 <TIM_Base_SetConfig+0x78>
 8007280:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007284:	4290      	cmp	r0, r2
 8007286:	d103      	bne.n	8007290 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007288:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800728a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800728e:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 8007290:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007292:	688b      	ldr	r3, [r1, #8]
 8007294:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007296:	680b      	ldr	r3, [r1, #0]
 8007298:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800729a:	4b0c      	ldr	r3, [pc, #48]	; (80072cc <TIM_Base_SetConfig+0xbc>)
 800729c:	4298      	cmp	r0, r3
 800729e:	d00f      	beq.n	80072c0 <TIM_Base_SetConfig+0xb0>
 80072a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072a4:	4298      	cmp	r0, r3
 80072a6:	d00b      	beq.n	80072c0 <TIM_Base_SetConfig+0xb0>
 80072a8:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80072ac:	4298      	cmp	r0, r3
 80072ae:	d007      	beq.n	80072c0 <TIM_Base_SetConfig+0xb0>
 80072b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80072b4:	4298      	cmp	r0, r3
 80072b6:	d003      	beq.n	80072c0 <TIM_Base_SetConfig+0xb0>
 80072b8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80072bc:	4298      	cmp	r0, r3
 80072be:	d101      	bne.n	80072c4 <TIM_Base_SetConfig+0xb4>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80072c0:	690b      	ldr	r3, [r1, #16]
 80072c2:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80072c4:	2301      	movs	r3, #1
 80072c6:	6143      	str	r3, [r0, #20]
 80072c8:	4770      	bx	lr
 80072ca:	bf00      	nop
 80072cc:	40012c00 	.word	0x40012c00
 80072d0:	40014000 	.word	0x40014000

080072d4 <HAL_TIM_Base_Init>:
{
 80072d4:	b510      	push	{r4, lr}
  if(htim == NULL)
 80072d6:	4604      	mov	r4, r0
 80072d8:	b1a0      	cbz	r0, 8007304 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80072da:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80072de:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80072e2:	b91b      	cbnz	r3, 80072ec <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80072e4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 80072e8:	f7ff ff85 	bl	80071f6 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80072ec:	2302      	movs	r3, #2
 80072ee:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072f2:	6820      	ldr	r0, [r4, #0]
 80072f4:	1d21      	adds	r1, r4, #4
 80072f6:	f7ff ff8b 	bl	8007210 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80072fa:	2301      	movs	r3, #1
 80072fc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8007300:	2000      	movs	r0, #0
 8007302:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8007304:	2001      	movs	r0, #1
}
 8007306:	bd10      	pop	{r4, pc}

08007308 <HAL_UART_MspInit>:
 8007308:	4770      	bx	lr

0800730a <HAL_UART_MspDeInit>:
 800730a:	4770      	bx	lr

0800730c <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800730c:	b538      	push	{r3, r4, r5, lr}
  /* Check the UART handle allocation */
  if(huart == NULL)
 800730e:	4605      	mov	r5, r0
 8007310:	b1a0      	cbz	r0, 800733c <HAL_UART_DeInit+0x30>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->State = HAL_UART_STATE_BUSY;
 8007312:	2302      	movs	r3, #2
 8007314:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8007318:	6803      	ldr	r3, [r0, #0]
 800731a:	681a      	ldr	r2, [r3, #0]

  huart->Instance->CR1 = 0x0;
 800731c:	2400      	movs	r4, #0
  __HAL_UART_DISABLE(huart);
 800731e:	f022 0201 	bic.w	r2, r2, #1
 8007322:	601a      	str	r2, [r3, #0]
  huart->Instance->CR1 = 0x0;
 8007324:	601c      	str	r4, [r3, #0]
  huart->Instance->CR2 = 0x0;
 8007326:	605c      	str	r4, [r3, #4]
  huart->Instance->CR3 = 0x0;
 8007328:	609c      	str	r4, [r3, #8]

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800732a:	f7ff ffee 	bl	800730a <HAL_UART_MspDeInit>

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800732e:	66ec      	str	r4, [r5, #108]	; 0x6c
  huart->State = HAL_UART_STATE_RESET;

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8007330:	f885 4068 	strb.w	r4, [r5, #104]	; 0x68
  huart->State = HAL_UART_STATE_RESET;
 8007334:	f885 4069 	strb.w	r4, [r5, #105]	; 0x69

  return HAL_OK;
 8007338:	4620      	mov	r0, r4
 800733a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800733c:	2001      	movs	r0, #1
}
 800733e:	bd38      	pop	{r3, r4, r5, pc}

08007340 <HAL_UART_Receive_IT>:
  * @param Size: amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  if((huart->State == HAL_UART_STATE_READY) || (huart->State == HAL_UART_STATE_BUSY_TX))
 8007340:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8007344:	2b01      	cmp	r3, #1
 8007346:	d003      	beq.n	8007350 <HAL_UART_Receive_IT+0x10>
 8007348:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 800734c:	2b12      	cmp	r3, #18
 800734e:	d147      	bne.n	80073e0 <HAL_UART_Receive_IT+0xa0>
  {
    if((pData == NULL ) || (Size == 0))
 8007350:	2900      	cmp	r1, #0
 8007352:	d043      	beq.n	80073dc <HAL_UART_Receive_IT+0x9c>
 8007354:	2a00      	cmp	r2, #0
 8007356:	d041      	beq.n	80073dc <HAL_UART_Receive_IT+0x9c>
    {
      return HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007358:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 800735c:	2b01      	cmp	r3, #1
 800735e:	d03f      	beq.n	80073e0 <HAL_UART_Receive_IT+0xa0>
 8007360:	2301      	movs	r3, #1
 8007362:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
    huart->RxXferCount = Size;

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007366:	6883      	ldr	r3, [r0, #8]
    huart->pRxBuffPtr = pData;
 8007368:	6541      	str	r1, [r0, #84]	; 0x54
    UART_MASK_COMPUTATION(huart);
 800736a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->RxXferSize = Size;
 800736e:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
    huart->RxXferCount = Size;
 8007372:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 8007376:	d123      	bne.n	80073c0 <HAL_UART_Receive_IT+0x80>
 8007378:	6903      	ldr	r3, [r0, #16]
 800737a:	b9fb      	cbnz	r3, 80073bc <HAL_UART_Receive_IT+0x7c>
 800737c:	f240 13ff 	movw	r3, #511	; 0x1ff
 8007380:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007384:	2300      	movs	r3, #0
 8007386:	66c3      	str	r3, [r0, #108]	; 0x6c
    /* Check if a transmit process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_TX)
 8007388:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
    {
      huart->State = HAL_UART_STATE_BUSY_RX;
    }

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800738c:	6802      	ldr	r2, [r0, #0]
    if(huart->State == HAL_UART_STATE_BUSY_TX)
 800738e:	2b12      	cmp	r3, #18
      huart->State = HAL_UART_STATE_BUSY_TX_RX;
 8007390:	bf0c      	ite	eq
 8007392:	2332      	moveq	r3, #50	; 0x32
      huart->State = HAL_UART_STATE_BUSY_RX;
 8007394:	2322      	movne	r3, #34	; 0x22
 8007396:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800739a:	6813      	ldr	r3, [r2, #0]
 800739c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80073a0:	6013      	str	r3, [r2, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80073a2:	6893      	ldr	r3, [r2, #8]
 80073a4:	f043 0301 	orr.w	r3, r3, #1
 80073a8:	6093      	str	r3, [r2, #8]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80073aa:	6811      	ldr	r1, [r2, #0]
    __HAL_UNLOCK(huart);
 80073ac:	2300      	movs	r3, #0
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80073ae:	f041 0120 	orr.w	r1, r1, #32
    __HAL_UNLOCK(huart);
 80073b2:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80073b6:	6011      	str	r1, [r2, #0]

    return HAL_OK;
 80073b8:	4618      	mov	r0, r3
 80073ba:	4770      	bx	lr
    UART_MASK_COMPUTATION(huart);
 80073bc:	23ff      	movs	r3, #255	; 0xff
 80073be:	e7df      	b.n	8007380 <HAL_UART_Receive_IT+0x40>
 80073c0:	b923      	cbnz	r3, 80073cc <HAL_UART_Receive_IT+0x8c>
 80073c2:	6903      	ldr	r3, [r0, #16]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d0f9      	beq.n	80073bc <HAL_UART_Receive_IT+0x7c>
 80073c8:	237f      	movs	r3, #127	; 0x7f
 80073ca:	e7d9      	b.n	8007380 <HAL_UART_Receive_IT+0x40>
 80073cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80073d0:	d1d8      	bne.n	8007384 <HAL_UART_Receive_IT+0x44>
 80073d2:	6903      	ldr	r3, [r0, #16]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d0f7      	beq.n	80073c8 <HAL_UART_Receive_IT+0x88>
 80073d8:	233f      	movs	r3, #63	; 0x3f
 80073da:	e7d1      	b.n	8007380 <HAL_UART_Receive_IT+0x40>
      return HAL_ERROR;
 80073dc:	2001      	movs	r0, #1
 80073de:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80073e0:	2002      	movs	r0, #2
  }
}
 80073e2:	4770      	bx	lr

080073e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80073e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073e6:	4604      	mov	r4, r0
  HAL_StatusTypeDef ret               = HAL_OK;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if(UART_INSTANCE_LOWPOWER(huart))
 80073e8:	6805      	ldr	r5, [r0, #0]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80073ea:	6921      	ldr	r1, [r4, #16]
 80073ec:	68a3      	ldr	r3, [r4, #8]
 80073ee:	69c2      	ldr	r2, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80073f0:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80073f2:	430b      	orrs	r3, r1
 80073f4:	6961      	ldr	r1, [r4, #20]
 80073f6:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80073f8:	49b0      	ldr	r1, [pc, #704]	; (80076bc <UART_SetConfig+0x2d8>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80073fa:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80073fc:	4001      	ands	r1, r0
 80073fe:	430b      	orrs	r3, r1
 8007400:	602b      	str	r3, [r5, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007402:	686b      	ldr	r3, [r5, #4]
 8007404:	68e1      	ldr	r1, [r4, #12]
 8007406:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800740a:	430b      	orrs	r3, r1
 800740c:	606b      	str	r3, [r5, #4]
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800740e:	4bac      	ldr	r3, [pc, #688]	; (80076c0 <UART_SetConfig+0x2dc>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007410:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007412:	429d      	cmp	r5, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007414:	bf1c      	itt	ne
 8007416:	6a23      	ldrne	r3, [r4, #32]
 8007418:	4319      	orrne	r1, r3
  }
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800741a:	68ab      	ldr	r3, [r5, #8]
 800741c:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007420:	430b      	orrs	r3, r1
 8007422:	60ab      	str	r3, [r5, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007424:	4ba7      	ldr	r3, [pc, #668]	; (80076c4 <UART_SetConfig+0x2e0>)
 8007426:	429d      	cmp	r5, r3
 8007428:	d118      	bne.n	800745c <UART_SetConfig+0x78>
 800742a:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800742e:	49a6      	ldr	r1, [pc, #664]	; (80076c8 <UART_SetConfig+0x2e4>)
 8007430:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007434:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007438:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800743c:	5ccb      	ldrb	r3, [r1, r3]
 800743e:	f040 80c6 	bne.w	80075ce <UART_SetConfig+0x1ea>
  {
    switch (clocksource)
 8007442:	2b08      	cmp	r3, #8
 8007444:	d828      	bhi.n	8007498 <UART_SetConfig+0xb4>
 8007446:	e8df f013 	tbh	[pc, r3, lsl #1]
 800744a:	011a      	.short	0x011a
 800744c:	012f00bf 	.word	0x012f00bf
 8007450:	01140027 	.word	0x01140027
 8007454:	00270027 	.word	0x00270027
 8007458:	00330027 	.word	0x00330027
  UART_GETCLOCKSOURCE(huart, clocksource);
 800745c:	4b9b      	ldr	r3, [pc, #620]	; (80076cc <UART_SetConfig+0x2e8>)
 800745e:	429d      	cmp	r5, r3
 8007460:	d107      	bne.n	8007472 <UART_SetConfig+0x8e>
 8007462:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8007466:	499a      	ldr	r1, [pc, #616]	; (80076d0 <UART_SetConfig+0x2ec>)
 8007468:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800746c:	f003 030c 	and.w	r3, r3, #12
 8007470:	e7e2      	b.n	8007438 <UART_SetConfig+0x54>
 8007472:	4b98      	ldr	r3, [pc, #608]	; (80076d4 <UART_SetConfig+0x2f0>)
 8007474:	429d      	cmp	r5, r3
 8007476:	d120      	bne.n	80074ba <UART_SetConfig+0xd6>
 8007478:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 800747c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007480:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007484:	2b10      	cmp	r3, #16
 8007486:	f000 80f1 	beq.w	800766c <UART_SetConfig+0x288>
 800748a:	d808      	bhi.n	800749e <UART_SetConfig+0xba>
 800748c:	2b00      	cmp	r3, #0
 800748e:	f000 80f3 	beq.w	8007678 <UART_SetConfig+0x294>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007492:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8007496:	d134      	bne.n	8007502 <UART_SetConfig+0x11e>
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8007498:	2201      	movs	r2, #1
  uint16_t usartdiv                   = 0x0000;
 800749a:	2300      	movs	r3, #0
 800749c:	e0f9      	b.n	8007692 <UART_SetConfig+0x2ae>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800749e:	2b20      	cmp	r3, #32
 80074a0:	f000 80ff 	beq.w	80076a2 <UART_SetConfig+0x2be>
 80074a4:	2b30      	cmp	r3, #48	; 0x30
 80074a6:	d1f4      	bne.n	8007492 <UART_SetConfig+0xae>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074a8:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80074ac:	f040 80c1 	bne.w	8007632 <UART_SetConfig+0x24e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80074b0:	6860      	ldr	r0, [r4, #4]
 80074b2:	0843      	lsrs	r3, r0, #1
 80074b4:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80074b8:	e0fc      	b.n	80076b4 <UART_SetConfig+0x2d0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80074ba:	4b87      	ldr	r3, [pc, #540]	; (80076d8 <UART_SetConfig+0x2f4>)
 80074bc:	429d      	cmp	r5, r3
 80074be:	d122      	bne.n	8007506 <UART_SetConfig+0x122>
 80074c0:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 80074c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074c8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80074cc:	2b40      	cmp	r3, #64	; 0x40
 80074ce:	f000 80c0 	beq.w	8007652 <UART_SetConfig+0x26e>
 80074d2:	d806      	bhi.n	80074e2 <UART_SetConfig+0xfe>
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	f000 80b1 	beq.w	800763c <UART_SetConfig+0x258>
  if(UART_INSTANCE_LOWPOWER(huart))
 80074da:	4b79      	ldr	r3, [pc, #484]	; (80076c0 <UART_SetConfig+0x2dc>)
 80074dc:	429d      	cmp	r5, r3
 80074de:	d1d8      	bne.n	8007492 <UART_SetConfig+0xae>
 80074e0:	e00f      	b.n	8007502 <UART_SetConfig+0x11e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80074e2:	2b80      	cmp	r3, #128	; 0x80
 80074e4:	f000 80bc 	beq.w	8007660 <UART_SetConfig+0x27c>
 80074e8:	2bc0      	cmp	r3, #192	; 0xc0
 80074ea:	d1f6      	bne.n	80074da <UART_SetConfig+0xf6>
  if(UART_INSTANCE_LOWPOWER(huart))
 80074ec:	4b74      	ldr	r3, [pc, #464]	; (80076c0 <UART_SetConfig+0x2dc>)
 80074ee:	429d      	cmp	r5, r3
 80074f0:	d1da      	bne.n	80074a8 <UART_SetConfig+0xc4>
 80074f2:	2308      	movs	r3, #8
      tmpreg = (uint32_t) LSE_VALUE;
 80074f4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 80074f8:	6862      	ldr	r2, [r4, #4]
 80074fa:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 80074fe:	4281      	cmp	r1, r0
 8007500:	d92b      	bls.n	800755a <UART_SetConfig+0x176>
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8007502:	2201      	movs	r2, #1
      break;
    }
  }

  return ret;
 8007504:	e04b      	b.n	800759e <UART_SetConfig+0x1ba>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007506:	4b75      	ldr	r3, [pc, #468]	; (80076dc <UART_SetConfig+0x2f8>)
 8007508:	429d      	cmp	r5, r3
 800750a:	d111      	bne.n	8007530 <UART_SetConfig+0x14c>
 800750c:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8007510:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007514:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007518:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800751c:	f000 8099 	beq.w	8007652 <UART_SetConfig+0x26e>
 8007520:	d9d8      	bls.n	80074d4 <UART_SetConfig+0xf0>
 8007522:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007526:	f000 809b 	beq.w	8007660 <UART_SetConfig+0x27c>
 800752a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800752e:	e7dc      	b.n	80074ea <UART_SetConfig+0x106>
 8007530:	4b63      	ldr	r3, [pc, #396]	; (80076c0 <UART_SetConfig+0x2dc>)
 8007532:	429d      	cmp	r5, r3
 8007534:	d1ad      	bne.n	8007492 <UART_SetConfig+0xae>
 8007536:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 800753a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800753e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007542:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007546:	f000 8084 	beq.w	8007652 <UART_SetConfig+0x26e>
 800754a:	d9c3      	bls.n	80074d4 <UART_SetConfig+0xf0>
 800754c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007550:	f000 8086 	beq.w	8007660 <UART_SetConfig+0x27c>
 8007554:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007558:	e7c7      	b.n	80074ea <UART_SetConfig+0x106>
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 800755a:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 800755e:	d8d0      	bhi.n	8007502 <UART_SetConfig+0x11e>
        switch (clocksource)
 8007560:	2b08      	cmp	r3, #8
 8007562:	d82f      	bhi.n	80075c4 <UART_SetConfig+0x1e0>
 8007564:	e8df f003 	tbb	[pc, r3]
 8007568:	2e1d2e05 	.word	0x2e1d2e05
 800756c:	2e2e2e25 	.word	0x2e2e2e25
 8007570:	28          	.byte	0x28
 8007571:	00          	.byte	0x00
            tmpreg = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8007572:	f7fe ff5f 	bl	8006434 <HAL_RCC_GetPCLK1Freq>
            tmpreg = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8007576:	6862      	ldr	r2, [r4, #4]
 8007578:	f44f 7180 	mov.w	r1, #256	; 0x100
 800757c:	0856      	lsrs	r6, r2, #1
 800757e:	2700      	movs	r7, #0
 8007580:	fbe1 6700 	umlal	r6, r7, r1, r0
 8007584:	2300      	movs	r3, #0
 8007586:	4630      	mov	r0, r6
 8007588:	4639      	mov	r1, r7
            tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800758a:	f7f9 fb59 	bl	8000c40 <__aeabi_uldivmod>
          break;
 800758e:	2200      	movs	r2, #0
        if ((tmpreg >= UART_LPUART_BRR_MIN) && (tmpreg <= UART_LPUART_BRR_MAX))
 8007590:	4b53      	ldr	r3, [pc, #332]	; (80076e0 <UART_SetConfig+0x2fc>)
 8007592:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8007596:	4299      	cmp	r1, r3
 8007598:	d8b3      	bhi.n	8007502 <UART_SetConfig+0x11e>
           huart->Instance->BRR = tmpreg;
 800759a:	6823      	ldr	r3, [r4, #0]
 800759c:	60d8      	str	r0, [r3, #12]

}
 800759e:	4610      	mov	r0, r2
 80075a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            tmpreg = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 80075a2:	4850      	ldr	r0, [pc, #320]	; (80076e4 <UART_SetConfig+0x300>)
 80075a4:	0855      	lsrs	r5, r2, #1
 80075a6:	2300      	movs	r3, #0
 80075a8:	2100      	movs	r1, #0
 80075aa:	1940      	adds	r0, r0, r5
            tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80075ac:	f141 0100 	adc.w	r1, r1, #0
 80075b0:	e7eb      	b.n	800758a <UART_SetConfig+0x1a6>
            tmpreg = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80075b2:	f7fe fc65 	bl	8005e80 <HAL_RCC_GetSysClockFreq>
 80075b6:	e7de      	b.n	8007576 <UART_SetConfig+0x192>
            tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80075b8:	0850      	lsrs	r0, r2, #1
 80075ba:	2100      	movs	r1, #0
 80075bc:	2300      	movs	r3, #0
 80075be:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 80075c2:	e7f3      	b.n	80075ac <UART_SetConfig+0x1c8>
            ret = HAL_ERROR;
 80075c4:	2201      	movs	r2, #1
 80075c6:	e7e3      	b.n	8007590 <UART_SetConfig+0x1ac>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80075c8:	f7fe ff4c 	bl	8006464 <HAL_RCC_GetPCLK2Freq>
 80075cc:	e059      	b.n	8007682 <UART_SetConfig+0x29e>
    switch (clocksource)
 80075ce:	2b08      	cmp	r3, #8
 80075d0:	d897      	bhi.n	8007502 <UART_SetConfig+0x11e>
 80075d2:	a201      	add	r2, pc, #4	; (adr r2, 80075d8 <UART_SetConfig+0x1f4>)
 80075d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075d8:	080075fd 	.word	0x080075fd
 80075dc:	08007611 	.word	0x08007611
 80075e0:	08007617 	.word	0x08007617
 80075e4:	08007503 	.word	0x08007503
 80075e8:	0800762d 	.word	0x0800762d
 80075ec:	08007503 	.word	0x08007503
 80075f0:	08007503 	.word	0x08007503
 80075f4:	08007503 	.word	0x08007503
 80075f8:	08007633 	.word	0x08007633
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80075fc:	f7fe ff1a 	bl	8006434 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8007600:	6863      	ldr	r3, [r4, #4]
 8007602:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8007606:	fbb0 f0f3 	udiv	r0, r0, r3
 800760a:	b280      	uxth	r0, r0
 800760c:	60e8      	str	r0, [r5, #12]
 800760e:	e01e      	b.n	800764e <UART_SetConfig+0x26a>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8007610:	f7fe ff28 	bl	8006464 <HAL_RCC_GetPCLK2Freq>
 8007614:	e7f4      	b.n	8007600 <UART_SetConfig+0x21c>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8007616:	6862      	ldr	r2, [r4, #4]
 8007618:	0853      	lsrs	r3, r2, #1
 800761a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800761e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8007622:	fbb3 f3f2 	udiv	r3, r3, r2
 8007626:	b29b      	uxth	r3, r3
 8007628:	60eb      	str	r3, [r5, #12]
 800762a:	e010      	b.n	800764e <UART_SetConfig+0x26a>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800762c:	f7fe fc28 	bl	8005e80 <HAL_RCC_GetSysClockFreq>
 8007630:	e7e6      	b.n	8007600 <UART_SetConfig+0x21c>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8007632:	6862      	ldr	r2, [r4, #4]
 8007634:	0853      	lsrs	r3, r2, #1
 8007636:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800763a:	e7f2      	b.n	8007622 <UART_SetConfig+0x23e>
  if(UART_INSTANCE_LOWPOWER(huart))
 800763c:	4b20      	ldr	r3, [pc, #128]	; (80076c0 <UART_SetConfig+0x2dc>)
 800763e:	429d      	cmp	r5, r3
 8007640:	d11a      	bne.n	8007678 <UART_SetConfig+0x294>
      tmpreg = HAL_RCC_GetPCLK1Freq();
 8007642:	f7fe fef7 	bl	8006434 <HAL_RCC_GetPCLK1Freq>
      break;
 8007646:	2300      	movs	r3, #0
    if (tmpreg != 0)
 8007648:	2800      	cmp	r0, #0
 800764a:	f47f af55 	bne.w	80074f8 <UART_SetConfig+0x114>
  HAL_StatusTypeDef ret               = HAL_OK;
 800764e:	2200      	movs	r2, #0
      break;
 8007650:	e7a5      	b.n	800759e <UART_SetConfig+0x1ba>
  if(UART_INSTANCE_LOWPOWER(huart))
 8007652:	4b1b      	ldr	r3, [pc, #108]	; (80076c0 <UART_SetConfig+0x2dc>)
 8007654:	429d      	cmp	r5, r3
 8007656:	d109      	bne.n	800766c <UART_SetConfig+0x288>
      tmpreg = HAL_RCC_GetSysClockFreq();
 8007658:	f7fe fc12 	bl	8005e80 <HAL_RCC_GetSysClockFreq>
      break;
 800765c:	2304      	movs	r3, #4
 800765e:	e7f3      	b.n	8007648 <UART_SetConfig+0x264>
  if(UART_INSTANCE_LOWPOWER(huart))
 8007660:	4b17      	ldr	r3, [pc, #92]	; (80076c0 <UART_SetConfig+0x2dc>)
 8007662:	429d      	cmp	r5, r3
 8007664:	d11d      	bne.n	80076a2 <UART_SetConfig+0x2be>
 8007666:	2302      	movs	r3, #2
      tmpreg = (uint32_t) HSI_VALUE;
 8007668:	481f      	ldr	r0, [pc, #124]	; (80076e8 <UART_SetConfig+0x304>)
 800766a:	e745      	b.n	80074f8 <UART_SetConfig+0x114>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800766c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8007670:	d1dc      	bne.n	800762c <UART_SetConfig+0x248>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8007672:	f7fe fc05 	bl	8005e80 <HAL_RCC_GetSysClockFreq>
 8007676:	e004      	b.n	8007682 <UART_SetConfig+0x29e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007678:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800767c:	d1be      	bne.n	80075fc <UART_SetConfig+0x218>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800767e:	f7fe fed9 	bl	8006434 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8007682:	6861      	ldr	r1, [r4, #4]
 8007684:	084a      	lsrs	r2, r1, #1
 8007686:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 800768a:	fbb3 f3f1 	udiv	r3, r3, r1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800768e:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8007690:	2200      	movs	r2, #0
    brrtemp = usartdiv & 0xFFF0;
 8007692:	f023 010f 	bic.w	r1, r3, #15
    huart->Instance->BRR = brrtemp;
 8007696:	6820      	ldr	r0, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000F) >> 1U);
 8007698:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 800769c:	430b      	orrs	r3, r1
 800769e:	60c3      	str	r3, [r0, #12]
 80076a0:	e77d      	b.n	800759e <UART_SetConfig+0x1ba>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80076a2:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80076a6:	d1b6      	bne.n	8007616 <UART_SetConfig+0x232>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80076a8:	6860      	ldr	r0, [r4, #4]
 80076aa:	0843      	lsrs	r3, r0, #1
 80076ac:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80076b0:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80076b4:	fbb3 f3f0 	udiv	r3, r3, r0
 80076b8:	e7e9      	b.n	800768e <UART_SetConfig+0x2aa>
 80076ba:	bf00      	nop
 80076bc:	efff69f3 	.word	0xefff69f3
 80076c0:	40008000 	.word	0x40008000
 80076c4:	40013800 	.word	0x40013800
 80076c8:	0800efee 	.word	0x0800efee
 80076cc:	40004400 	.word	0x40004400
 80076d0:	0800eff2 	.word	0x0800eff2
 80076d4:	40004800 	.word	0x40004800
 80076d8:	40004c00 	.word	0x40004c00
 80076dc:	40005000 	.word	0x40005000
 80076e0:	000ffcff 	.word	0x000ffcff
 80076e4:	f4240000 	.word	0xf4240000
 80076e8:	00f42400 	.word	0x00f42400

080076ec <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80076ec:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80076ee:	07da      	lsls	r2, r3, #31
{
 80076f0:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80076f2:	d506      	bpl.n	8007702 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80076f4:	6801      	ldr	r1, [r0, #0]
 80076f6:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80076f8:	684a      	ldr	r2, [r1, #4]
 80076fa:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80076fe:	4322      	orrs	r2, r4
 8007700:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007702:	079c      	lsls	r4, r3, #30
 8007704:	d506      	bpl.n	8007714 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007706:	6801      	ldr	r1, [r0, #0]
 8007708:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800770a:	684a      	ldr	r2, [r1, #4]
 800770c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007710:	4322      	orrs	r2, r4
 8007712:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007714:	0759      	lsls	r1, r3, #29
 8007716:	d506      	bpl.n	8007726 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007718:	6801      	ldr	r1, [r0, #0]
 800771a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800771c:	684a      	ldr	r2, [r1, #4]
 800771e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007722:	4322      	orrs	r2, r4
 8007724:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007726:	071a      	lsls	r2, r3, #28
 8007728:	d506      	bpl.n	8007738 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800772a:	6801      	ldr	r1, [r0, #0]
 800772c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800772e:	684a      	ldr	r2, [r1, #4]
 8007730:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007734:	4322      	orrs	r2, r4
 8007736:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007738:	06dc      	lsls	r4, r3, #27
 800773a:	d506      	bpl.n	800774a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800773c:	6801      	ldr	r1, [r0, #0]
 800773e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8007740:	688a      	ldr	r2, [r1, #8]
 8007742:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007746:	4322      	orrs	r2, r4
 8007748:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800774a:	0699      	lsls	r1, r3, #26
 800774c:	d506      	bpl.n	800775c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800774e:	6801      	ldr	r1, [r0, #0]
 8007750:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8007752:	688a      	ldr	r2, [r1, #8]
 8007754:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007758:	4322      	orrs	r2, r4
 800775a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800775c:	065a      	lsls	r2, r3, #25
 800775e:	d50f      	bpl.n	8007780 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007760:	6801      	ldr	r1, [r0, #0]
 8007762:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8007764:	684a      	ldr	r2, [r1, #4]
 8007766:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800776a:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800776c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007770:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007772:	d105      	bne.n	8007780 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007774:	684a      	ldr	r2, [r1, #4]
 8007776:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8007778:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800777c:	4322      	orrs	r2, r4
 800777e:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007780:	061b      	lsls	r3, r3, #24
 8007782:	d506      	bpl.n	8007792 <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007784:	6802      	ldr	r2, [r0, #0]
 8007786:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8007788:	6853      	ldr	r3, [r2, #4]
 800778a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800778e:	430b      	orrs	r3, r1
 8007790:	6053      	str	r3, [r2, #4]
 8007792:	bd10      	pop	{r4, pc}

08007794 <UART_WaitOnFlagUntilTimeout>:
  * @param  Status: the Flag status (SET or RESET).
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Timeout)
{
 8007794:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007798:	4604      	mov	r4, r0
 800779a:	460e      	mov	r6, r1
 800779c:	4690      	mov	r8, r2
 800779e:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 80077a0:	f7fd fb24 	bl	8004dec <HAL_GetTick>
 80077a4:	4607      	mov	r7, r0

  /* Wait until flag is set */
  if(Status == RESET)
 80077a6:	f1b8 0f00 	cmp.w	r8, #0
 80077aa:	d02f      	beq.n	800780c <UART_WaitOnFlagUntilTimeout+0x78>
      }
    }
  }
  else
  {
    while(__HAL_UART_GET_FLAG(huart, Flag) != RESET)
 80077ac:	6822      	ldr	r2, [r4, #0]
 80077ae:	69d3      	ldr	r3, [r2, #28]
 80077b0:	ea36 0303 	bics.w	r3, r6, r3
 80077b4:	d12f      	bne.n	8007816 <UART_WaitOnFlagUntilTimeout+0x82>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80077b6:	1c6b      	adds	r3, r5, #1
 80077b8:	d0f9      	beq.n	80077ae <UART_WaitOnFlagUntilTimeout+0x1a>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80077ba:	b145      	cbz	r5, 80077ce <UART_WaitOnFlagUntilTimeout+0x3a>
 80077bc:	f7fd fb16 	bl	8004dec <HAL_GetTick>
 80077c0:	1bc0      	subs	r0, r0, r7
 80077c2:	4285      	cmp	r5, r0
 80077c4:	d2f2      	bcs.n	80077ac <UART_WaitOnFlagUntilTimeout+0x18>
 80077c6:	e002      	b.n	80077ce <UART_WaitOnFlagUntilTimeout+0x3a>
      if(Timeout != HAL_MAX_DELAY)
 80077c8:	1c69      	adds	r1, r5, #1
 80077ca:	d020      	beq.n	800780e <UART_WaitOnFlagUntilTimeout+0x7a>
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80077cc:	b9cd      	cbnz	r5, 8007802 <UART_WaitOnFlagUntilTimeout+0x6e>
        {
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80077ce:	6823      	ldr	r3, [r4, #0]
 80077d0:	681a      	ldr	r2, [r3, #0]
 80077d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80077d6:	601a      	str	r2, [r3, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80077d8:	681a      	ldr	r2, [r3, #0]
 80077da:	f022 0220 	bic.w	r2, r2, #32
 80077de:	601a      	str	r2, [r3, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80077e0:	681a      	ldr	r2, [r3, #0]
 80077e2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80077e6:	601a      	str	r2, [r3, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80077e8:	689a      	ldr	r2, [r3, #8]
 80077ea:	f022 0201 	bic.w	r2, r2, #1
 80077ee:	609a      	str	r2, [r3, #8]

          huart->State= HAL_UART_STATE_READY;
 80077f0:	2301      	movs	r3, #1
 80077f2:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80077f6:	2300      	movs	r3, #0
 80077f8:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68

          return HAL_TIMEOUT;
 80077fc:	2003      	movs	r0, #3
 80077fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8007802:	f7fd faf3 	bl	8004dec <HAL_GetTick>
 8007806:	1bc0      	subs	r0, r0, r7
 8007808:	4285      	cmp	r5, r0
 800780a:	d3e0      	bcc.n	80077ce <UART_WaitOnFlagUntilTimeout+0x3a>
    while(__HAL_UART_GET_FLAG(huart, Flag) == RESET)
 800780c:	6822      	ldr	r2, [r4, #0]
 800780e:	69d3      	ldr	r3, [r2, #28]
 8007810:	ea36 0303 	bics.w	r3, r6, r3
 8007814:	d1d8      	bne.n	80077c8 <UART_WaitOnFlagUntilTimeout+0x34>
        }
      }
    }
  }
  return HAL_OK;
 8007816:	2000      	movs	r0, #0
 8007818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800781c <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800781c:	2200      	movs	r2, #0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800781e:	6803      	ldr	r3, [r0, #0]
{
 8007820:	b510      	push	{r4, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007822:	66c2      	str	r2, [r0, #108]	; 0x6c
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	0719      	lsls	r1, r3, #28
{
 8007828:	4604      	mov	r4, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800782a:	d413      	bmi.n	8007854 <UART_CheckIdleState+0x38>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800782c:	6823      	ldr	r3, [r4, #0]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	075b      	lsls	r3, r3, #29
 8007832:	d508      	bpl.n	8007846 <UART_CheckIdleState+0x2a>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET,  HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007834:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007838:	2200      	movs	r2, #0
 800783a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800783e:	4620      	mov	r0, r4
 8007840:	f7ff ffa8 	bl	8007794 <UART_WaitOnFlagUntilTimeout>
 8007844:	b970      	cbnz	r0, 8007864 <UART_CheckIdleState+0x48>
  huart->State= HAL_UART_STATE_READY;
 8007846:	2301      	movs	r3, #1
  __HAL_UNLOCK(huart);
 8007848:	2000      	movs	r0, #0
  huart->State= HAL_UART_STATE_READY;
 800784a:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 800784e:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  return HAL_OK;
 8007852:	bd10      	pop	{r4, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007854:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007858:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800785c:	f7ff ff9a 	bl	8007794 <UART_WaitOnFlagUntilTimeout>
 8007860:	2800      	cmp	r0, #0
 8007862:	d0e3      	beq.n	800782c <UART_CheckIdleState+0x10>
      return HAL_TIMEOUT;
 8007864:	2003      	movs	r0, #3
 8007866:	bd10      	pop	{r4, pc}

08007868 <HAL_UART_Init>:
{
 8007868:	b510      	push	{r4, lr}
  if(huart == NULL)
 800786a:	4604      	mov	r4, r0
 800786c:	b360      	cbz	r0, 80078c8 <HAL_UART_Init+0x60>
  if(huart->State == HAL_UART_STATE_RESET)
 800786e:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8007872:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007876:	b91b      	cbnz	r3, 8007880 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8007878:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 800787c:	f7ff fd44 	bl	8007308 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8007880:	6822      	ldr	r2, [r4, #0]
  huart->State = HAL_UART_STATE_BUSY;
 8007882:	2302      	movs	r3, #2
 8007884:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8007888:	6813      	ldr	r3, [r2, #0]
 800788a:	f023 0301 	bic.w	r3, r3, #1
 800788e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007890:	4620      	mov	r0, r4
 8007892:	f7ff fda7 	bl	80073e4 <UART_SetConfig>
 8007896:	2801      	cmp	r0, #1
 8007898:	d016      	beq.n	80078c8 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800789a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800789c:	b113      	cbz	r3, 80078a4 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 800789e:	4620      	mov	r0, r4
 80078a0:	f7ff ff24 	bl	80076ec <UART_AdvFeatureConfig>
  huart->Instance->CR2 &= ~(USART_CR2_LINEN | USART_CR2_CLKEN);
 80078a4:	6823      	ldr	r3, [r4, #0]
 80078a6:	685a      	ldr	r2, [r3, #4]
 80078a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80078ac:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 80078ae:	689a      	ldr	r2, [r3, #8]
 80078b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80078b4:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80078b6:	681a      	ldr	r2, [r3, #0]
 80078b8:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 80078bc:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80078be:	601a      	str	r2, [r3, #0]
}
 80078c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 80078c4:	f7ff bfaa 	b.w	800781c <UART_CheckIdleState>
}
 80078c8:	2001      	movs	r0, #1
 80078ca:	bd10      	pop	{r4, pc}

080078cc <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80078cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80078d0:	680a      	ldr	r2, [r1, #0]
 80078d2:	fa92 f4a2 	rbit	r4, r2

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80078d6:	f04f 0e01 	mov.w	lr, #1
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80078da:	fab4 f484 	clz	r4, r4
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80078de:	2503      	movs	r5, #3
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80078e0:	270f      	movs	r7, #15
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80078e2:	fa32 f304 	lsrs.w	r3, r2, r4
 80078e6:	d10d      	bne.n	8007904 <LL_GPIO_Init+0x38>
      }
    }
    pinpos++;
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80078e8:	684b      	ldr	r3, [r1, #4]
 80078ea:	3b01      	subs	r3, #1
 80078ec:	2b01      	cmp	r3, #1
 80078ee:	d806      	bhi.n	80078fe <LL_GPIO_Init+0x32>
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80078f0:	6843      	ldr	r3, [r0, #4]
 80078f2:	68c9      	ldr	r1, [r1, #12]
 80078f4:	ea23 0302 	bic.w	r3, r3, r2
 80078f8:	434a      	muls	r2, r1
 80078fa:	431a      	orrs	r2, r3
 80078fc:	6042      	str	r2, [r0, #4]
    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);

  }
  return (SUCCESS);
}
 80078fe:	2001      	movs	r0, #1
 8007900:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8007904:	fa0e f304 	lsl.w	r3, lr, r4
    if (currentpin)
 8007908:	4013      	ands	r3, r2
 800790a:	d069      	beq.n	80079e0 <LL_GPIO_Init+0x114>
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800790c:	f8d1 8004 	ldr.w	r8, [r1, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8007910:	f8d0 9000 	ldr.w	r9, [r0]
 8007914:	fa93 fca3 	rbit	ip, r3
 8007918:	fabc fc8c 	clz	ip, ip
 800791c:	fa93 f6a3 	rbit	r6, r3
 8007920:	fab6 f686 	clz	r6, r6
 8007924:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8007928:	fa05 fc0c 	lsl.w	ip, r5, ip
 800792c:	0076      	lsls	r6, r6, #1
 800792e:	ea29 0c0c 	bic.w	ip, r9, ip
 8007932:	fa08 f606 	lsl.w	r6, r8, r6
 8007936:	ea4c 0606 	orr.w	r6, ip, r6
 800793a:	6006      	str	r6, [r0, #0]
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800793c:	f108 36ff 	add.w	r6, r8, #4294967295
 8007940:	2e01      	cmp	r6, #1
 8007942:	d816      	bhi.n	8007972 <LL_GPIO_Init+0xa6>
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8007944:	6886      	ldr	r6, [r0, #8]
 8007946:	fa93 fca3 	rbit	ip, r3
 800794a:	fabc fc8c 	clz	ip, ip
 800794e:	fa93 f9a3 	rbit	r9, r3
 8007952:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8007956:	fa05 fc0c 	lsl.w	ip, r5, ip
 800795a:	ea26 0c0c 	bic.w	ip, r6, ip
 800795e:	fab9 f989 	clz	r9, r9
 8007962:	688e      	ldr	r6, [r1, #8]
 8007964:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8007968:	fa06 f609 	lsl.w	r6, r6, r9
 800796c:	ea4c 0606 	orr.w	r6, ip, r6
 8007970:	6086      	str	r6, [r0, #8]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8007972:	68c6      	ldr	r6, [r0, #12]
 8007974:	fa93 fca3 	rbit	ip, r3
 8007978:	fabc fc8c 	clz	ip, ip
 800797c:	fa93 f9a3 	rbit	r9, r3
 8007980:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8007984:	fa05 fc0c 	lsl.w	ip, r5, ip
 8007988:	ea26 0c0c 	bic.w	ip, r6, ip
 800798c:	fab9 f989 	clz	r9, r9
 8007990:	690e      	ldr	r6, [r1, #16]
 8007992:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8007996:	fa06 f609 	lsl.w	r6, r6, r9
 800799a:	ea4c 0606 	orr.w	r6, ip, r6
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800799e:	f1b8 0f02 	cmp.w	r8, #2
 80079a2:	60c6      	str	r6, [r0, #12]
 80079a4:	d11c      	bne.n	80079e0 <LL_GPIO_Init+0x114>
 80079a6:	fa93 f6a3 	rbit	r6, r3
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80079aa:	fab6 f686 	clz	r6, r6
 80079ae:	2e07      	cmp	r6, #7
 80079b0:	f8d1 c014 	ldr.w	ip, [r1, #20]
 80079b4:	dc16      	bgt.n	80079e4 <LL_GPIO_Init+0x118>
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80079b6:	f8d0 8020 	ldr.w	r8, [r0, #32]
 80079ba:	fa93 f6a3 	rbit	r6, r3
 80079be:	fab6 f686 	clz	r6, r6
 80079c2:	fa93 f3a3 	rbit	r3, r3
 80079c6:	fab3 f383 	clz	r3, r3
 80079ca:	00b6      	lsls	r6, r6, #2
 80079cc:	fa07 f606 	lsl.w	r6, r7, r6
 80079d0:	009b      	lsls	r3, r3, #2
 80079d2:	ea28 0606 	bic.w	r6, r8, r6
 80079d6:	fa0c fc03 	lsl.w	ip, ip, r3
 80079da:	ea46 060c 	orr.w	r6, r6, ip
 80079de:	6206      	str	r6, [r0, #32]
    pinpos++;
 80079e0:	3401      	adds	r4, #1
 80079e2:	e77e      	b.n	80078e2 <LL_GPIO_Init+0x16>
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80079e4:	f8d0 8024 	ldr.w	r8, [r0, #36]	; 0x24
 80079e8:	0a1b      	lsrs	r3, r3, #8
 80079ea:	fa93 f6a3 	rbit	r6, r3
 80079ee:	fab6 f686 	clz	r6, r6
 80079f2:	fa93 f3a3 	rbit	r3, r3
 80079f6:	fab3 f383 	clz	r3, r3
 80079fa:	00b6      	lsls	r6, r6, #2
 80079fc:	fa07 f606 	lsl.w	r6, r7, r6
 8007a00:	009b      	lsls	r3, r3, #2
 8007a02:	ea28 0606 	bic.w	r6, r8, r6
 8007a06:	fa0c f303 	lsl.w	r3, ip, r3
 8007a0a:	4333      	orrs	r3, r6
 8007a0c:	6243      	str	r3, [r0, #36]	; 0x24
 8007a0e:	e7e7      	b.n	80079e0 <LL_GPIO_Init+0x114>

08007a10 <LL_RTC_TIME_Config>:
  * @param  Minutes Value between Min_Data=0x00 and Max_Data=0x59
  * @param  Seconds Value between Min_Data=0x00 and Max_Data=0x59
  * @retval None
  */
__STATIC_INLINE void LL_RTC_TIME_Config(RTC_TypeDef *RTCx, uint32_t Format12_24, uint32_t Hours, uint32_t Minutes, uint32_t Seconds)
{
 8007a10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a14:	f8dd c020 	ldr.w	ip, [sp, #32]
 8007a18:	f44f 1740 	mov.w	r7, #3145728	; 0x300000
 8007a1c:	fa97 f7a7 	rbit	r7, r7
 8007a20:	f44f 2470 	mov.w	r4, #983040	; 0xf0000
  register uint32_t temp = 0U;

  temp = Format12_24                                                                                    | \
         (((Hours & 0xF0U) << (RTC_POSITION_TR_HT - 4U)) | ((Hours & 0x0FU) << RTC_POSITION_TR_HU))     | \
 8007a24:	fab7 f787 	clz	r7, r7
 8007a28:	fa94 f4a4 	rbit	r4, r4
 8007a2c:	f44f 46e0 	mov.w	r6, #28672	; 0x7000
 8007a30:	fab4 fa84 	clz	sl, r4
 8007a34:	fa96 f6a6 	rbit	r6, r6
 8007a38:	f44f 6970 	mov.w	r9, #3840	; 0xf00
         (((Minutes & 0xF0U) << (RTC_POSITION_TR_MT - 4U)) | ((Minutes & 0x0FU) << RTC_POSITION_TR_MU)) | \
 8007a3c:	fab6 f686 	clz	r6, r6
 8007a40:	fa99 f9a9 	rbit	r9, r9
 8007a44:	2570      	movs	r5, #112	; 0x70
 8007a46:	fab9 f989 	clz	r9, r9
 8007a4a:	fa95 f5a5 	rbit	r5, r5
 8007a4e:	f04f 080f 	mov.w	r8, #15
         (((Seconds & 0xF0U) << (RTC_POSITION_TR_ST - 4U)) | ((Seconds & 0x0FU) << RTC_POSITION_TR_SU));
 8007a52:	fab5 f585 	clz	r5, r5
 8007a56:	fa98 f8a8 	rbit	r8, r8
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8007a5a:	f8d0 e000 	ldr.w	lr, [r0]
 8007a5e:	f02e 1e7f 	bic.w	lr, lr, #8323199	; 0x7f007f
         (((Hours & 0xF0U) << (RTC_POSITION_TR_HT - 4U)) | ((Hours & 0x0FU) << RTC_POSITION_TR_HU))     | \
 8007a62:	f002 040f 	and.w	r4, r2, #15
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8007a66:	f42e 4efe 	bic.w	lr, lr, #32512	; 0x7f00
         (((Hours & 0xF0U) << (RTC_POSITION_TR_HT - 4U)) | ((Hours & 0x0FU) << RTC_POSITION_TR_HU))     | \
 8007a6a:	fa04 f40a 	lsl.w	r4, r4, sl
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8007a6e:	ea4e 0101 	orr.w	r1, lr, r1
 8007a72:	4321      	orrs	r1, r4
         (((Minutes & 0xF0U) << (RTC_POSITION_TR_MT - 4U)) | ((Minutes & 0x0FU) << RTC_POSITION_TR_MU)) | \
 8007a74:	f003 040f 	and.w	r4, r3, #15
 8007a78:	fa04 f909 	lsl.w	r9, r4, r9
         (((Seconds & 0xF0U) << (RTC_POSITION_TR_ST - 4U)) | ((Seconds & 0x0FU) << RTC_POSITION_TR_SU));
 8007a7c:	fab8 f888 	clz	r8, r8
 8007a80:	f00c 040f 	and.w	r4, ip, #15
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8007a84:	ea41 0109 	orr.w	r1, r1, r9
         (((Seconds & 0xF0U) << (RTC_POSITION_TR_ST - 4U)) | ((Seconds & 0x0FU) << RTC_POSITION_TR_SU));
 8007a88:	fa04 f808 	lsl.w	r8, r4, r8
         (((Hours & 0xF0U) << (RTC_POSITION_TR_HT - 4U)) | ((Hours & 0x0FU) << RTC_POSITION_TR_HU))     | \
 8007a8c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8007a90:	3f04      	subs	r7, #4
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8007a92:	ea41 0108 	orr.w	r1, r1, r8
         (((Hours & 0xF0U) << (RTC_POSITION_TR_HT - 4U)) | ((Hours & 0x0FU) << RTC_POSITION_TR_HU))     | \
 8007a96:	40ba      	lsls	r2, r7
         (((Minutes & 0xF0U) << (RTC_POSITION_TR_MT - 4U)) | ((Minutes & 0x0FU) << RTC_POSITION_TR_MU)) | \
 8007a98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007a9c:	3e04      	subs	r6, #4
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8007a9e:	430a      	orrs	r2, r1
         (((Minutes & 0xF0U) << (RTC_POSITION_TR_MT - 4U)) | ((Minutes & 0x0FU) << RTC_POSITION_TR_MU)) | \
 8007aa0:	40b3      	lsls	r3, r6
         (((Seconds & 0xF0U) << (RTC_POSITION_TR_ST - 4U)) | ((Seconds & 0x0FU) << RTC_POSITION_TR_SU));
 8007aa2:	f00c 0cf0 	and.w	ip, ip, #240	; 0xf0
 8007aa6:	3d04      	subs	r5, #4
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8007aa8:	4313      	orrs	r3, r2
         (((Seconds & 0xF0U) << (RTC_POSITION_TR_ST - 4U)) | ((Seconds & 0x0FU) << RTC_POSITION_TR_SU));
 8007aaa:	fa0c f505 	lsl.w	r5, ip, r5
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8007aae:	432b      	orrs	r3, r5
 8007ab0:	6003      	str	r3, [r0, #0]
 8007ab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08007ab8 <LL_RTC_DATE_Config>:
  *         @arg @ref LL_RTC_MONTH_DECEMBER
  * @param  Year Value between Min_Data=0x00 and Max_Data=0x99
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DATE_Config(RTC_TypeDef *RTCx, uint32_t WeekDay, uint32_t Day, uint32_t Month, uint32_t Year)
{
 8007ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007abc:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
 8007ac0:	f44f 4a60 	mov.w	sl, #57344	; 0xe000
 8007ac4:	fa9a faaa 	rbit	sl, sl
 8007ac8:	f44f 0770 	mov.w	r7, #15728640	; 0xf00000
  register uint32_t temp = 0U;

  temp = (WeekDay << RTC_POSITION_DR_WDU)                                                        | \
 8007acc:	faba fa8a 	clz	sl, sl
 8007ad0:	fa97 f7a7 	rbit	r7, r7
 8007ad4:	f44f 2470 	mov.w	r4, #983040	; 0xf0000
         (((Year & 0xF0U) << (RTC_POSITION_DR_YT - 4U)) | ((Year & 0x0FU) << RTC_POSITION_DR_YU))   | \
 8007ad8:	fab7 f787 	clz	r7, r7
 8007adc:	fa94 f4a4 	rbit	r4, r4
 8007ae0:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 8007ae4:	fab4 fb84 	clz	fp, r4
 8007ae8:	fa96 f6a6 	rbit	r6, r6
 8007aec:	f44f 6870 	mov.w	r8, #3840	; 0xf00
         (((Month & 0xF0U) << (RTC_POSITION_DR_MT - 4U)) | ((Month & 0x0FU) << RTC_POSITION_DR_MU)) | \
 8007af0:	fab6 f686 	clz	r6, r6
 8007af4:	fa98 f8a8 	rbit	r8, r8
 8007af8:	2530      	movs	r5, #48	; 0x30
 8007afa:	fab8 f888 	clz	r8, r8
 8007afe:	fa95 f5a5 	rbit	r5, r5
 8007b02:	f04f 0c0f 	mov.w	ip, #15
         (((Day & 0xF0U) << (RTC_POSITION_DR_DT - 4U)) | ((Day & 0x0FU) << RTC_POSITION_DR_DU));
 8007b06:	fab5 f585 	clz	r5, r5
 8007b0a:	fa9c fcac 	rbit	ip, ip
         (((Year & 0xF0U) << (RTC_POSITION_DR_YT - 4U)) | ((Year & 0x0FU) << RTC_POSITION_DR_YU))   | \
 8007b0e:	f00e 040f 	and.w	r4, lr, #15
 8007b12:	fa04 f40b 	lsl.w	r4, r4, fp
  temp = (WeekDay << RTC_POSITION_DR_WDU)                                                        | \
 8007b16:	fa01 f10a 	lsl.w	r1, r1, sl

  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8007b1a:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8007b1e:	4321      	orrs	r1, r4
 8007b20:	4c12      	ldr	r4, [pc, #72]	; (8007b6c <LL_RTC_DATE_Config+0xb4>)
 8007b22:	ea09 0404 	and.w	r4, r9, r4
 8007b26:	4321      	orrs	r1, r4
         (((Month & 0xF0U) << (RTC_POSITION_DR_MT - 4U)) | ((Month & 0x0FU) << RTC_POSITION_DR_MU)) | \
 8007b28:	f003 040f 	and.w	r4, r3, #15
 8007b2c:	fa04 f808 	lsl.w	r8, r4, r8
         (((Day & 0xF0U) << (RTC_POSITION_DR_DT - 4U)) | ((Day & 0x0FU) << RTC_POSITION_DR_DU));
 8007b30:	fabc fc8c 	clz	ip, ip
 8007b34:	f002 040f 	and.w	r4, r2, #15
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8007b38:	ea41 0108 	orr.w	r1, r1, r8
         (((Day & 0xF0U) << (RTC_POSITION_DR_DT - 4U)) | ((Day & 0x0FU) << RTC_POSITION_DR_DU));
 8007b3c:	fa04 fc0c 	lsl.w	ip, r4, ip
         (((Year & 0xF0U) << (RTC_POSITION_DR_YT - 4U)) | ((Year & 0x0FU) << RTC_POSITION_DR_YU))   | \
 8007b40:	f00e 0ef0 	and.w	lr, lr, #240	; 0xf0
 8007b44:	3f04      	subs	r7, #4
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8007b46:	ea41 010c 	orr.w	r1, r1, ip
         (((Year & 0xF0U) << (RTC_POSITION_DR_YT - 4U)) | ((Year & 0x0FU) << RTC_POSITION_DR_YU))   | \
 8007b4a:	fa0e f707 	lsl.w	r7, lr, r7
         (((Month & 0xF0U) << (RTC_POSITION_DR_MT - 4U)) | ((Month & 0x0FU) << RTC_POSITION_DR_MU)) | \
 8007b4e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007b52:	3e04      	subs	r6, #4
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8007b54:	4339      	orrs	r1, r7
         (((Month & 0xF0U) << (RTC_POSITION_DR_MT - 4U)) | ((Month & 0x0FU) << RTC_POSITION_DR_MU)) | \
 8007b56:	40b3      	lsls	r3, r6
         (((Day & 0xF0U) << (RTC_POSITION_DR_DT - 4U)) | ((Day & 0x0FU) << RTC_POSITION_DR_DU));
 8007b58:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8007b5c:	3d04      	subs	r5, #4
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8007b5e:	430b      	orrs	r3, r1
         (((Day & 0xF0U) << (RTC_POSITION_DR_DT - 4U)) | ((Day & 0x0FU) << RTC_POSITION_DR_DU));
 8007b60:	40aa      	lsls	r2, r5
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8007b62:	431a      	orrs	r2, r3
 8007b64:	6042      	str	r2, [r0, #4]
 8007b66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b6a:	bf00      	nop
 8007b6c:	ff0000c0 	.word	0xff0000c0

08007b70 <LL_RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode
  */
ErrorStatus LL_RTC_EnterInitMode(RTC_TypeDef *RTCx)
{
 8007b70:	b513      	push	{r0, r1, r4, lr}
  __IO uint32_t timeout = RTC_INITMODE_TIMEOUT;
 8007b72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007b76:	9301      	str	r3, [sp, #4]
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_INIT(RTC_TypeDef *RTCx)
{
  return (READ_BIT(RTCx->ISR, RTC_ISR_INITF) == (RTC_ISR_INITF));
 8007b78:	68c3      	ldr	r3, [r0, #12]

  /* Check the parameter */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));

  /* Check if the Initialization mode is set */
  if (LL_RTC_IsActiveFlag_INIT(RTCx) == 0U)
 8007b7a:	065a      	lsls	r2, r3, #25
 8007b7c:	d41c      	bmi.n	8007bb8 <LL_RTC_EnterInitMode+0x48>
  WRITE_REG(RTCx->ISR, RTC_INIT_MASK);
 8007b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8007b82:	60c3      	str	r3, [r0, #12]
  return (READ_BIT(RTCx->ISR, RTC_ISR_INITF) == (RTC_ISR_INITF));
 8007b84:	68c3      	ldr	r3, [r0, #12]
  * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
{
  return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 8007b86:	490d      	ldr	r1, [pc, #52]	; (8007bbc <LL_RTC_EnterInitMode+0x4c>)
 8007b88:	f3c3 1380 	ubfx	r3, r3, #6, #1
  ErrorStatus status = SUCCESS;
 8007b8c:	2201      	movs	r2, #1
    /* Set the Initialization mode */
    LL_RTC_EnableInitMode(RTCx);

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    tmp = LL_RTC_IsActiveFlag_INIT(RTCx);
    while ((timeout != 0U) && (tmp != 1U))
 8007b8e:	9c01      	ldr	r4, [sp, #4]
 8007b90:	b104      	cbz	r4, 8007b94 <LL_RTC_EnterInitMode+0x24>
 8007b92:	b113      	cbz	r3, 8007b9a <LL_RTC_EnterInitMode+0x2a>
        status = ERROR;
      }
    }
  }
  return status;
}
 8007b94:	4610      	mov	r0, r2
 8007b96:	b002      	add	sp, #8
 8007b98:	bd10      	pop	{r4, pc}
 8007b9a:	680b      	ldr	r3, [r1, #0]
      if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 8007b9c:	03db      	lsls	r3, r3, #15
        timeout --;
 8007b9e:	bf42      	ittt	mi
 8007ba0:	9b01      	ldrmi	r3, [sp, #4]
 8007ba2:	f103 33ff 	addmi.w	r3, r3, #4294967295
 8007ba6:	9301      	strmi	r3, [sp, #4]
 8007ba8:	68c3      	ldr	r3, [r0, #12]
      if (timeout == 0U)
 8007baa:	9c01      	ldr	r4, [sp, #4]
        status = ERROR;
 8007bac:	2c00      	cmp	r4, #0
 8007bae:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8007bb2:	bf08      	it	eq
 8007bb4:	2200      	moveq	r2, #0
 8007bb6:	e7ea      	b.n	8007b8e <LL_RTC_EnterInitMode+0x1e>
  ErrorStatus status = SUCCESS;
 8007bb8:	2201      	movs	r2, #1
 8007bba:	e7eb      	b.n	8007b94 <LL_RTC_EnterInitMode+0x24>
 8007bbc:	e000e010 	.word	0xe000e010

08007bc0 <LL_RTC_Init>:
{
 8007bc0:	b538      	push	{r3, r4, r5, lr}
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8007bc2:	23ca      	movs	r3, #202	; 0xca
 8007bc4:	6243      	str	r3, [r0, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8007bc6:	2353      	movs	r3, #83	; 0x53
 8007bc8:	6243      	str	r3, [r0, #36]	; 0x24
 8007bca:	4604      	mov	r4, r0
 8007bcc:	460d      	mov	r5, r1
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8007bce:	f7ff ffcf 	bl	8007b70 <LL_RTC_EnterInitMode>
 8007bd2:	b1f0      	cbz	r0, 8007c12 <LL_RTC_Init+0x52>
  MODIFY_REG(RTCx->CR, RTC_CR_FMT, HourFormat);
 8007bd4:	68a3      	ldr	r3, [r4, #8]
 8007bd6:	682a      	ldr	r2, [r5, #0]
 8007bd8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007bdc:	4313      	orrs	r3, r2
 8007bde:	60a3      	str	r3, [r4, #8]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_S, SynchPrescaler);
 8007be0:	6923      	ldr	r3, [r4, #16]
 8007be2:	68aa      	ldr	r2, [r5, #8]
 8007be4:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007be8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007bec:	4313      	orrs	r3, r2
 8007bee:	6123      	str	r3, [r4, #16]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_POSITION_PRER_PREDIV_A);
 8007bf0:	6921      	ldr	r1, [r4, #16]
 8007bf2:	f44f 03fe 	mov.w	r3, #8323072	; 0x7f0000
 8007bf6:	fa93 f3a3 	rbit	r3, r3
 8007bfa:	fab3 f283 	clz	r2, r3
 8007bfe:	686b      	ldr	r3, [r5, #4]
 8007c00:	4093      	lsls	r3, r2
 8007c02:	f421 02fe 	bic.w	r2, r1, #8323072	; 0x7f0000
 8007c06:	4313      	orrs	r3, r2
 8007c08:	6123      	str	r3, [r4, #16]
  WRITE_REG(RTCx->ISR, (uint32_t)~RTC_ISR_INIT);
 8007c0a:	f06f 0380 	mvn.w	r3, #128	; 0x80
 8007c0e:	60e3      	str	r3, [r4, #12]
    status = SUCCESS;
 8007c10:	2001      	movs	r0, #1
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8007c12:	23ff      	movs	r3, #255	; 0xff
 8007c14:	6263      	str	r3, [r4, #36]	; 0x24
}
 8007c16:	bd38      	pop	{r3, r4, r5, pc}

08007c18 <LL_RTC_WaitForSynchro>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus LL_RTC_WaitForSynchro(RTC_TypeDef *RTCx)
{
 8007c18:	b513      	push	{r0, r1, r4, lr}
  __IO uint32_t timeout = RTC_SYNCHRO_TIMEOUT;
 8007c1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007c1e:	9301      	str	r3, [sp, #4]
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_ClearFlag_RS(RTC_TypeDef *RTCx)
{
  WRITE_REG(RTCx->ISR, (~((RTC_ISR_RSF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT)));
 8007c20:	68c3      	ldr	r3, [r0, #12]
 8007c22:	491e      	ldr	r1, [pc, #120]	; (8007c9c <LL_RTC_WaitForSynchro+0x84>)
 8007c24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c28:	f063 03a0 	orn	r3, r3, #160	; 0xa0
 8007c2c:	60c3      	str	r3, [r0, #12]
  return (READ_BIT(RTCx->ISR, RTC_ISR_RSF) == (RTC_ISR_RSF));
 8007c2e:	68c2      	ldr	r2, [r0, #12]
  ErrorStatus status = SUCCESS;
 8007c30:	2301      	movs	r3, #1
 8007c32:	f3c2 1240 	ubfx	r2, r2, #5, #1
  /* Clear RSF flag */
  LL_RTC_ClearFlag_RS(RTCx);

  /* Wait the registers to be synchronised */
  tmp = LL_RTC_IsActiveFlag_RS(RTCx);
  while ((timeout != 0U) && (tmp != 0U))
 8007c36:	9c01      	ldr	r4, [sp, #4]
 8007c38:	b91c      	cbnz	r4, 8007c42 <LL_RTC_WaitForSynchro+0x2a>
    {
      status = ERROR;
    }
  }

  if (status != ERROR)
 8007c3a:	b99b      	cbnz	r3, 8007c64 <LL_RTC_WaitForSynchro+0x4c>
      }
    }
  }

  return (status);
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	b002      	add	sp, #8
 8007c40:	bd10      	pop	{r4, pc}
  while ((timeout != 0U) && (tmp != 0U))
 8007c42:	2a00      	cmp	r2, #0
 8007c44:	d0f9      	beq.n	8007c3a <LL_RTC_WaitForSynchro+0x22>
 8007c46:	680a      	ldr	r2, [r1, #0]
    if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 8007c48:	03d4      	lsls	r4, r2, #15
      timeout--;
 8007c4a:	bf42      	ittt	mi
 8007c4c:	9a01      	ldrmi	r2, [sp, #4]
 8007c4e:	f102 32ff 	addmi.w	r2, r2, #4294967295
 8007c52:	9201      	strmi	r2, [sp, #4]
 8007c54:	68c2      	ldr	r2, [r0, #12]
    if (timeout == 0U)
 8007c56:	9c01      	ldr	r4, [sp, #4]
      status = ERROR;
 8007c58:	2c00      	cmp	r4, #0
 8007c5a:	f3c2 1240 	ubfx	r2, r2, #5, #1
 8007c5e:	bf08      	it	eq
 8007c60:	2300      	moveq	r3, #0
 8007c62:	e7e8      	b.n	8007c36 <LL_RTC_WaitForSynchro+0x1e>
    timeout = RTC_SYNCHRO_TIMEOUT;
 8007c64:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007c68:	9201      	str	r2, [sp, #4]
 8007c6a:	68c2      	ldr	r2, [r0, #12]
 8007c6c:	490b      	ldr	r1, [pc, #44]	; (8007c9c <LL_RTC_WaitForSynchro+0x84>)
 8007c6e:	f3c2 1240 	ubfx	r2, r2, #5, #1
    while ((timeout != 0U) && (tmp != 1U))
 8007c72:	9c01      	ldr	r4, [sp, #4]
 8007c74:	2c00      	cmp	r4, #0
 8007c76:	d0e1      	beq.n	8007c3c <LL_RTC_WaitForSynchro+0x24>
 8007c78:	2a00      	cmp	r2, #0
 8007c7a:	d1df      	bne.n	8007c3c <LL_RTC_WaitForSynchro+0x24>
 8007c7c:	680a      	ldr	r2, [r1, #0]
      if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 8007c7e:	03d2      	lsls	r2, r2, #15
        timeout--;
 8007c80:	bf42      	ittt	mi
 8007c82:	9a01      	ldrmi	r2, [sp, #4]
 8007c84:	f102 32ff 	addmi.w	r2, r2, #4294967295
 8007c88:	9201      	strmi	r2, [sp, #4]
 8007c8a:	68c2      	ldr	r2, [r0, #12]
      if (timeout == 0U)
 8007c8c:	9c01      	ldr	r4, [sp, #4]
        status = ERROR;
 8007c8e:	2c00      	cmp	r4, #0
 8007c90:	f3c2 1240 	ubfx	r2, r2, #5, #1
 8007c94:	bf08      	it	eq
 8007c96:	2300      	moveq	r3, #0
 8007c98:	e7eb      	b.n	8007c72 <LL_RTC_WaitForSynchro+0x5a>
 8007c9a:	bf00      	nop
 8007c9c:	e000e010 	.word	0xe000e010

08007ca0 <LL_RTC_TIME_Init>:
  return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_FMT));
 8007ca0:	6883      	ldr	r3, [r0, #8]
{
 8007ca2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007ca4:	4615      	mov	r5, r2
    if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR)
 8007ca6:	065a      	lsls	r2, r3, #25
      RTC_TimeStruct->TimeFormat = 0x00U;
 8007ca8:	bf5c      	itt	pl
 8007caa:	2300      	movpl	r3, #0
 8007cac:	602b      	strpl	r3, [r5, #0]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8007cae:	23ca      	movs	r3, #202	; 0xca
 8007cb0:	6243      	str	r3, [r0, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8007cb2:	2353      	movs	r3, #83	; 0x53
 8007cb4:	6243      	str	r3, [r0, #36]	; 0x24
{
 8007cb6:	4604      	mov	r4, r0
  if (RTC_Format == LL_RTC_FORMAT_BIN)
 8007cb8:	460e      	mov	r6, r1
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8007cba:	f7ff ff59 	bl	8007b70 <LL_RTC_EnterInitMode>
 8007cbe:	b190      	cbz	r0, 8007ce6 <LL_RTC_TIME_Init+0x46>
 8007cc0:	796b      	ldrb	r3, [r5, #5]
 8007cc2:	792a      	ldrb	r2, [r5, #4]
 8007cc4:	79a8      	ldrb	r0, [r5, #6]
    if (RTC_Format != LL_RTC_FORMAT_BIN)
 8007cc6:	b196      	cbz	r6, 8007cee <LL_RTC_TIME_Init+0x4e>
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours,
 8007cc8:	9000      	str	r0, [sp, #0]
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8007cca:	6829      	ldr	r1, [r5, #0]
 8007ccc:	4620      	mov	r0, r4
 8007cce:	f7ff fe9f 	bl	8007a10 <LL_RTC_TIME_Config>
  WRITE_REG(RTCx->ISR, (uint32_t)~RTC_ISR_INIT);
 8007cd2:	4b14      	ldr	r3, [pc, #80]	; (8007d24 <LL_RTC_TIME_Init+0x84>)
 8007cd4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007cd8:	60da      	str	r2, [r3, #12]
  return (READ_BIT(RTCx->CR, RTC_CR_BYPSHAD) == (RTC_CR_BYPSHAD));
 8007cda:	68a3      	ldr	r3, [r4, #8]
    if (LL_RTC_IsShadowRegBypassEnabled(RTCx) == 0U)
 8007cdc:	069b      	lsls	r3, r3, #26
 8007cde:	d41e      	bmi.n	8007d1e <LL_RTC_TIME_Init+0x7e>
      status = LL_RTC_WaitForSynchro(RTCx);
 8007ce0:	4620      	mov	r0, r4
 8007ce2:	f7ff ff99 	bl	8007c18 <LL_RTC_WaitForSynchro>
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8007ce6:	23ff      	movs	r3, #255	; 0xff
 8007ce8:	6263      	str	r3, [r4, #36]	; 0x24
}
 8007cea:	b002      	add	sp, #8
 8007cec:	bd70      	pop	{r4, r5, r6, pc}
                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Minutes),
 8007cee:	210a      	movs	r1, #10
 8007cf0:	fbb3 f6f1 	udiv	r6, r3, r1
 8007cf4:	fb01 3316 	mls	r3, r1, r6, r3
 8007cf8:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8007cfc:	fbb2 f6f1 	udiv	r6, r2, r1
 8007d00:	fb01 2216 	mls	r2, r1, r6, r2
 8007d04:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Seconds));
 8007d08:	fbb0 f6f1 	udiv	r6, r0, r1
 8007d0c:	fb01 0116 	mls	r1, r1, r6, r0
 8007d10:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8007d14:	b2c9      	uxtb	r1, r1
 8007d16:	9100      	str	r1, [sp, #0]
 8007d18:	b2db      	uxtb	r3, r3
 8007d1a:	b2d2      	uxtb	r2, r2
 8007d1c:	e7d5      	b.n	8007cca <LL_RTC_TIME_Init+0x2a>
      status = SUCCESS;
 8007d1e:	2001      	movs	r0, #1
 8007d20:	e7e1      	b.n	8007ce6 <LL_RTC_TIME_Init+0x46>
 8007d22:	bf00      	nop
 8007d24:	40002800 	.word	0x40002800

08007d28 <LL_RTC_DATE_Init>:
{
 8007d28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d2a:	4604      	mov	r4, r0
 8007d2c:	4616      	mov	r6, r2
  if ((RTC_Format == LL_RTC_FORMAT_BIN) && ((RTC_DateStruct->Month & 0x10U) == 0x10U))
 8007d2e:	460f      	mov	r7, r1
 8007d30:	b931      	cbnz	r1, 8007d40 <LL_RTC_DATE_Init+0x18>
 8007d32:	7853      	ldrb	r3, [r2, #1]
 8007d34:	06da      	lsls	r2, r3, #27
    RTC_DateStruct->Month = (RTC_DateStruct->Month & (uint32_t)~(0x10U)) + 0x0AU;
 8007d36:	bf42      	ittt	mi
 8007d38:	f023 0310 	bicmi.w	r3, r3, #16
 8007d3c:	330a      	addmi	r3, #10
 8007d3e:	7073      	strbmi	r3, [r6, #1]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8007d40:	23ca      	movs	r3, #202	; 0xca
 8007d42:	6263      	str	r3, [r4, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8007d44:	2353      	movs	r3, #83	; 0x53
 8007d46:	6263      	str	r3, [r4, #36]	; 0x24
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8007d48:	4620      	mov	r0, r4
 8007d4a:	f7ff ff11 	bl	8007b70 <LL_RTC_EnterInitMode>
 8007d4e:	b198      	cbz	r0, 8007d78 <LL_RTC_DATE_Init+0x50>
 8007d50:	7873      	ldrb	r3, [r6, #1]
 8007d52:	78b5      	ldrb	r5, [r6, #2]
 8007d54:	7831      	ldrb	r1, [r6, #0]
 8007d56:	78f6      	ldrb	r6, [r6, #3]
    if (RTC_Format != LL_RTC_FORMAT_BIN)
 8007d58:	b197      	cbz	r7, 8007d80 <LL_RTC_DATE_Init+0x58>
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, RTC_DateStruct->Day, RTC_DateStruct->Month, RTC_DateStruct->Year);
 8007d5a:	9600      	str	r6, [sp, #0]
 8007d5c:	462a      	mov	r2, r5
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 8007d5e:	4620      	mov	r0, r4
 8007d60:	f7ff feaa 	bl	8007ab8 <LL_RTC_DATE_Config>
  WRITE_REG(RTCx->ISR, (uint32_t)~RTC_ISR_INIT);
 8007d64:	4b13      	ldr	r3, [pc, #76]	; (8007db4 <LL_RTC_DATE_Init+0x8c>)
 8007d66:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007d6a:	60da      	str	r2, [r3, #12]
  return (READ_BIT(RTCx->CR, RTC_CR_BYPSHAD) == (RTC_CR_BYPSHAD));
 8007d6c:	68a3      	ldr	r3, [r4, #8]
    if (LL_RTC_IsShadowRegBypassEnabled(RTCx) == 0U)
 8007d6e:	069b      	lsls	r3, r3, #26
 8007d70:	d41e      	bmi.n	8007db0 <LL_RTC_DATE_Init+0x88>
      status = LL_RTC_WaitForSynchro(RTCx);
 8007d72:	4620      	mov	r0, r4
 8007d74:	f7ff ff50 	bl	8007c18 <LL_RTC_WaitForSynchro>
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8007d78:	23ff      	movs	r3, #255	; 0xff
 8007d7a:	6263      	str	r3, [r4, #36]	; 0x24
}
 8007d7c:	b003      	add	sp, #12
 8007d7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month), __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
 8007d80:	200a      	movs	r0, #10
 8007d82:	fbb3 f2f0 	udiv	r2, r3, r0
 8007d86:	fb00 3312 	mls	r3, r0, r2, r3
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 8007d8a:	fbb5 f7f0 	udiv	r7, r5, r0
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month), __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
 8007d8e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 8007d92:	fb00 5217 	mls	r2, r0, r7, r5
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month), __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
 8007d96:	fbb6 f5f0 	udiv	r5, r6, r0
 8007d9a:	fb00 6015 	mls	r0, r0, r5, r6
 8007d9e:	ea40 1005 	orr.w	r0, r0, r5, lsl #4
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 8007da2:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
 8007da6:	b2c0      	uxtb	r0, r0
 8007da8:	9000      	str	r0, [sp, #0]
 8007daa:	b2db      	uxtb	r3, r3
 8007dac:	b2d2      	uxtb	r2, r2
 8007dae:	e7d6      	b.n	8007d5e <LL_RTC_DATE_Init+0x36>
      status = SUCCESS;
 8007db0:	2001      	movs	r0, #1
 8007db2:	e7e1      	b.n	8007d78 <LL_RTC_DATE_Init+0x50>
 8007db4:	40002800 	.word	0x40002800

08007db8 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8007db8:	b084      	sub	sp, #16
 8007dba:	b510      	push	{r4, lr}
 8007dbc:	ac03      	add	r4, sp, #12
 8007dbe:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, Init.ClockEdge           |\
 8007dc2:	9904      	ldr	r1, [sp, #16]
 8007dc4:	9b03      	ldr	r3, [sp, #12]
 8007dc6:	6842      	ldr	r2, [r0, #4]
 8007dc8:	430b      	orrs	r3, r1
 8007dca:	9905      	ldr	r1, [sp, #20]
 8007dcc:	430b      	orrs	r3, r1
 8007dce:	9906      	ldr	r1, [sp, #24]
 8007dd0:	430b      	orrs	r3, r1
 8007dd2:	9907      	ldr	r1, [sp, #28]
 8007dd4:	430b      	orrs	r3, r1
 8007dd6:	9908      	ldr	r1, [sp, #32]
                                              Init.BusWide             |\
                                              Init.HardwareFlowControl |\
                                              Init.ClockDiv);  

  return HAL_OK;
}
 8007dd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, Init.ClockEdge           |\
 8007ddc:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
 8007de0:	430b      	orrs	r3, r1
 8007de2:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8007de6:	4313      	orrs	r3, r2
 8007de8:	6043      	str	r3, [r0, #4]
}
 8007dea:	b004      	add	sp, #16
 8007dec:	2000      	movs	r0, #0
 8007dee:	4770      	bx	lr

08007df0 <SDMMC_ReadFIFO>:
 8007df0:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8007df4:	4770      	bx	lr

08007df6 <SDMMC_PowerState_ON>:
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8007df6:	2303      	movs	r3, #3
 8007df8:	6003      	str	r3, [r0, #0]
  
  return HAL_OK; 
}
 8007dfa:	2000      	movs	r0, #0
 8007dfc:	4770      	bx	lr

08007dfe <SDMMC_GetPowerState>:
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8007dfe:	6800      	ldr	r0, [r0, #0]
}
 8007e00:	f000 0003 	and.w	r0, r0, #3
 8007e04:	4770      	bx	lr

08007e06 <SDMMC_SendCommand>:
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8007e06:	680b      	ldr	r3, [r1, #0]
 8007e08:	6083      	str	r3, [r0, #8]

  /* Set SDMMC command parameters */
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, Command->CmdIndex         |\
 8007e0a:	68c3      	ldr	r3, [r0, #12]
 8007e0c:	684a      	ldr	r2, [r1, #4]
 8007e0e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8007e12:	f023 030f 	bic.w	r3, r3, #15
 8007e16:	4313      	orrs	r3, r2
 8007e18:	688a      	ldr	r2, [r1, #8]
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	68ca      	ldr	r2, [r1, #12]
 8007e1e:	4313      	orrs	r3, r2
 8007e20:	690a      	ldr	r2, [r1, #16]
 8007e22:	4313      	orrs	r3, r2
 8007e24:	60c3      	str	r3, [r0, #12]
                                          Command->Response         |\
                                          Command->WaitForInterrupt |\
                                          Command->CPSM); 
  
  return HAL_OK;  
}
 8007e26:	2000      	movs	r0, #0
 8007e28:	4770      	bx	lr

08007e2a <SDMMC_GetCommandResponse>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
  return (uint8_t)(SDMMCx->RESPCMD);
 8007e2a:	6900      	ldr	r0, [r0, #16]
}
 8007e2c:	b2c0      	uxtb	r0, r0
 8007e2e:	4770      	bx	lr

08007e30 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8007e30:	b082      	sub	sp, #8

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)&(SDMMCx->RESP1) + Response;
 8007e32:	3014      	adds	r0, #20
 8007e34:	4401      	add	r1, r0
  __IO uint32_t tmp = 0;
 8007e36:	2300      	movs	r3, #0
 8007e38:	9301      	str	r3, [sp, #4]
  tmp = (uint32_t)&(SDMMCx->RESP1) + Response;
 8007e3a:	9101      	str	r1, [sp, #4]
  
  return (*(__IO uint32_t *) tmp);
 8007e3c:	9b01      	ldr	r3, [sp, #4]
 8007e3e:	6818      	ldr	r0, [r3, #0]
}  
 8007e40:	b002      	add	sp, #8
 8007e42:	4770      	bx	lr

08007e44 <SDMMC_DataConfig>:
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8007e44:	680b      	ldr	r3, [r1, #0]
 8007e46:	6243      	str	r3, [r0, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8007e48:	684b      	ldr	r3, [r1, #4]
 8007e4a:	6283      	str	r3, [r0, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, Data->DataBlockSize |\
 8007e4c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8007e4e:	688a      	ldr	r2, [r1, #8]
 8007e50:	f023 03f7 	bic.w	r3, r3, #247	; 0xf7
 8007e54:	4313      	orrs	r3, r2
 8007e56:	68ca      	ldr	r2, [r1, #12]
 8007e58:	4313      	orrs	r3, r2
 8007e5a:	690a      	ldr	r2, [r1, #16]
 8007e5c:	4313      	orrs	r3, r2
 8007e5e:	694a      	ldr	r2, [r1, #20]
 8007e60:	4313      	orrs	r3, r2
 8007e62:	62c3      	str	r3, [r0, #44]	; 0x2c
                                              Data->TransferMode  |\
                                              Data->DPSM);

  return HAL_OK;

}
 8007e64:	2000      	movs	r0, #0
 8007e66:	4770      	bx	lr

08007e68 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
  return (READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE));
 8007e68:	6803      	ldr	r3, [r0, #0]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8007e6a:	065b      	lsls	r3, r3, #25
{
 8007e6c:	b570      	push	{r4, r5, r6, lr}
  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8007e6e:	d426      	bmi.n	8007ebe <LL_SPI_Init+0x56>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8007e70:	e891 0048 	ldmia.w	r1, {r3, r6}
 8007e74:	4333      	orrs	r3, r6
 8007e76:	68ce      	ldr	r6, [r1, #12]
 8007e78:	694d      	ldr	r5, [r1, #20]
 8007e7a:	6804      	ldr	r4, [r0, #0]
 8007e7c:	6a0a      	ldr	r2, [r1, #32]
 8007e7e:	4333      	orrs	r3, r6
 8007e80:	690e      	ldr	r6, [r1, #16]
 8007e82:	4333      	orrs	r3, r6
 8007e84:	698e      	ldr	r6, [r1, #24]
 8007e86:	432b      	orrs	r3, r5
 8007e88:	4333      	orrs	r3, r6
 8007e8a:	69ce      	ldr	r6, [r1, #28]
 8007e8c:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 8007e90:	4333      	orrs	r3, r6
 8007e92:	f024 04bf 	bic.w	r4, r4, #191	; 0xbf
 8007e96:	4313      	orrs	r3, r2
 8007e98:	4323      	orrs	r3, r4
 8007e9a:	6003      	str	r3, [r0, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8007e9c:	6844      	ldr	r4, [r0, #4]
 8007e9e:	688b      	ldr	r3, [r1, #8]
 8007ea0:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
 8007ea4:	ea43 4315 	orr.w	r3, r3, r5, lsr #16
 8007ea8:	f024 0404 	bic.w	r4, r4, #4
 8007eac:	4323      	orrs	r3, r4

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8007eae:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
    MODIFY_REG(SPIx->CR2,
 8007eb2:	6043      	str	r3, [r0, #4]
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8007eb4:	d101      	bne.n	8007eba <LL_SPI_Init+0x52>
 8007eb6:	8c8b      	ldrh	r3, [r1, #36]	; 0x24
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8007eb8:	6103      	str	r3, [r0, #16]
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
    }
    status = SUCCESS;
 8007eba:	2001      	movs	r0, #1
  }

  return status;
}
 8007ebc:	bd70      	pop	{r4, r5, r6, pc}
  ErrorStatus status = ERROR;
 8007ebe:	2000      	movs	r0, #0
 8007ec0:	bd70      	pop	{r4, r5, r6, pc}

08007ec2 <USB_CoreInit>:
  * @param  cfg: pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007ec2:	b084      	sub	sp, #16
 8007ec4:	b538      	push	{r3, r4, r5, lr}
 8007ec6:	ad05      	add	r5, sp, #20
 8007ec8:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007ecc:	68c3      	ldr	r3, [r0, #12]
 8007ece:	f043 0340 	orr.w	r3, r3, #64	; 0x40
{
 8007ed2:	4604      	mov	r4, r0
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007ed4:	60c3      	str	r3, [r0, #12]
  
  /* Reset after a PHY select and set Host mode */
  USB_CoreReset(USBx);
 8007ed6:	f000 fb75 	bl	80085c4 <USB_CoreReset>
  
  /* Deactivate the power down*/
  USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 8007eda:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007ede:	63a3      	str	r3, [r4, #56]	; 0x38
  
  return HAL_OK;
}
 8007ee0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ee4:	2000      	movs	r0, #0
 8007ee6:	b004      	add	sp, #16
 8007ee8:	4770      	bx	lr

08007eea <USB_EnableGlobalInt>:
  * @param  USBx: Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007eea:	6883      	ldr	r3, [r0, #8]
 8007eec:	f043 0301 	orr.w	r3, r3, #1
 8007ef0:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8007ef2:	2000      	movs	r0, #0
 8007ef4:	4770      	bx	lr

08007ef6 <USB_DisableGlobalInt>:
  * @param  USBx: Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007ef6:	6883      	ldr	r3, [r0, #8]
 8007ef8:	f023 0301 	bic.w	r3, r3, #1
 8007efc:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8007efe:	2000      	movs	r0, #0
 8007f00:	4770      	bx	lr

08007f02 <USB_SetCurrentMode>:
  *            @arg USB_OTG_HOST_MODE: Host mode
  *            @arg USB_OTG_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_ModeTypeDef mode)
{
 8007f02:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8007f04:	68c3      	ldr	r3, [r0, #12]
  
  if ( mode == USB_HOST_MODE)
 8007f06:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8007f08:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007f0c:	60c3      	str	r3, [r0, #12]
  if ( mode == USB_HOST_MODE)
 8007f0e:	d108      	bne.n	8007f22 <USB_SetCurrentMode+0x20>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD; 
 8007f10:	68c3      	ldr	r3, [r0, #12]
 8007f12:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007f16:	60c3      	str	r3, [r0, #12]
  }
  else if ( mode == USB_DEVICE_MODE)
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
  }
  HAL_Delay(50);
 8007f18:	2032      	movs	r0, #50	; 0x32
 8007f1a:	f7fc ff6d 	bl	8004df8 <HAL_Delay>
  
  return HAL_OK;
}
 8007f1e:	2000      	movs	r0, #0
 8007f20:	bd08      	pop	{r3, pc}
  else if ( mode == USB_DEVICE_MODE)
 8007f22:	2900      	cmp	r1, #0
 8007f24:	d1f8      	bne.n	8007f18 <USB_SetCurrentMode+0x16>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
 8007f26:	68c3      	ldr	r3, [r0, #12]
 8007f28:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007f2c:	60c3      	str	r3, [r0, #12]
 8007f2e:	e7f3      	b.n	8007f18 <USB_SetCurrentMode+0x16>

08007f30 <USB_DevInit>:
  * @param  cfg: pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007f30:	b084      	sub	sp, #16
 8007f32:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f36:	4604      	mov	r4, r0
 8007f38:	a809      	add	r0, sp, #36	; 0x24
 8007f3a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t index = 0;

  /*Activate VBUS Sensing B */
  USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007f3e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007f40:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8007f42:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8007f46:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007f4a:	4689      	mov	r9, r1
 8007f4c:	63a3      	str	r3, [r4, #56]	; 0x38
  
  if (cfg.vbus_sensing_enable == 0)
 8007f4e:	b95f      	cbnz	r7, 8007f68 <USB_DevInit+0x38>
  {
    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~ USB_OTG_GCCFG_VBDEN;
 8007f50:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007f52:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007f56:	63a3      	str	r3, [r4, #56]	; 0x38
    
    /* B-peripheral session valid override enable*/ 
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007f58:	6823      	ldr	r3, [r4, #0]
 8007f5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f5e:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007f60:	6823      	ldr	r3, [r4, #0]
 8007f62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f66:	6023      	str	r3, [r4, #0]
  }
   
  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0;
 8007f68:	2500      	movs	r5, #0
 8007f6a:	f8c4 5e00 	str.w	r5, [r4, #3584]	; 0xe00

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007f6e:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 8007f72:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  
  /* Set Full speed phy */
  USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 8007f76:	2103      	movs	r1, #3
 8007f78:	4620      	mov	r0, r4
 8007f7a:	f000 f893 	bl	80080a4 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  USB_FlushTxFifo(USBx , 0x10); /* all Tx FIFOs */
 8007f7e:	2110      	movs	r1, #16
 8007f80:	4620      	mov	r0, r4
 8007f82:	f000 f86d 	bl	8008060 <USB_FlushTxFifo>
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007f86:	f504 6600 	add.w	r6, r4, #2048	; 0x800
  USB_FlushRxFifo(USBx);
 8007f8a:	4620      	mov	r0, r4
 8007f8c:	f000 f87a 	bl	8008084 <USB_FlushRxFifo>
  
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0;
  USBx_DEVICE->DOEPMSK = 0;
  USBx_DEVICE->DAINT = 0xFFFFFFFF;
 8007f90:	f04f 33ff 	mov.w	r3, #4294967295
  USBx_DEVICE->DIEPMSK = 0;
 8007f94:	6135      	str	r5, [r6, #16]
 8007f96:	462a      	mov	r2, r5
  USBx_DEVICE->DOEPMSK = 0;
 8007f98:	6175      	str	r5, [r6, #20]
  
  for (index = 0; index < cfg.dev_endpoints; index++)
  {
    if ((USBx_INEP(index)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
    {
      USBx_INEP(index)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 8007f9a:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
  USBx_DEVICE->DAINT = 0xFFFFFFFF;
 8007f9e:	61b3      	str	r3, [r6, #24]
    {
      USBx_INEP(index)->DIEPCTL = 0;
    }
    
    USBx_INEP(index)->DIEPTSIZ = 0;
    USBx_INEP(index)->DIEPINT  = 0xFF;
 8007fa0:	20ff      	movs	r0, #255	; 0xff
  USBx_DEVICE->DAINTMSK = 0;
 8007fa2:	61f5      	str	r5, [r6, #28]
 8007fa4:	f504 6310 	add.w	r3, r4, #2304	; 0x900
  for (index = 0; index < cfg.dev_endpoints; index++)
 8007fa8:	454d      	cmp	r5, r9
 8007faa:	d13c      	bne.n	8008026 <USB_DevInit+0xf6>
 8007fac:	2200      	movs	r2, #0
 8007fae:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
 8007fb2:	4611      	mov	r1, r2
  
  for (index = 0; index < cfg.dev_endpoints; index++)
  {
    if ((USBx_OUTEP(index)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
    {
      USBx_OUTEP(index)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 8007fb4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    {
      USBx_OUTEP(index)->DOEPCTL = 0;
    }
    
    USBx_OUTEP(index)->DOEPTSIZ = 0;
    USBx_OUTEP(index)->DOEPINT  = 0xFF;
 8007fb8:	f04f 0eff 	mov.w	lr, #255	; 0xff
  for (index = 0; index < cfg.dev_endpoints; index++)
 8007fbc:	4295      	cmp	r5, r2
 8007fbe:	d13e      	bne.n	800803e <USB_DevInit+0x10e>
  }
  
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007fc0:	6933      	ldr	r3, [r6, #16]
  
  if (cfg.dma_enable == 1)
 8007fc2:	f1b8 0f01 	cmp.w	r8, #1
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007fc6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007fca:	6133      	str	r3, [r6, #16]
  if (cfg.dma_enable == 1)
 8007fcc:	d108      	bne.n	8007fe0 <USB_DevInit+0xb0>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = (USB_OTG_DTHRCTL_TXTHRLEN_6 | USB_OTG_DTHRCTL_RXTHRLEN_6);
 8007fce:	4b22      	ldr	r3, [pc, #136]	; (8008058 <USB_DevInit+0x128>)
 8007fd0:	6333      	str	r3, [r6, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= (USB_OTG_DTHRCTL_RXTHREN | USB_OTG_DTHRCTL_ISOTHREN | USB_OTG_DTHRCTL_NONISOTHREN);
 8007fd2:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8007fd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007fd8:	f043 0303 	orr.w	r3, r3, #3
 8007fdc:	6333      	str	r3, [r6, #48]	; 0x30
    
    index= USBx_DEVICE->DTHRCTL;
 8007fde:	6b33      	ldr	r3, [r6, #48]	; 0x30
  }
  
  /* Disable all interrupts. */
  USBx->GINTMSK = 0;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	61a3      	str	r3, [r4, #24]
  
  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFF;
 8007fe4:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 8007fe8:	6163      	str	r3, [r4, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == DISABLE)
 8007fea:	f1b8 0f00 	cmp.w	r8, #0
 8007fee:	d103      	bne.n	8007ff8 <USB_DevInit+0xc8>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM; 
 8007ff0:	69a3      	ldr	r3, [r4, #24]
 8007ff2:	f043 0310 	orr.w	r3, r3, #16
 8007ff6:	61a3      	str	r3, [r4, #24]
  }

    /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |\
 8007ff8:	69a2      	ldr	r2, [r4, #24]
 8007ffa:	4b18      	ldr	r3, [pc, #96]	; (800805c <USB_DevInit+0x12c>)
 8007ffc:	4313      	orrs	r3, r2
 8007ffe:	61a3      	str	r3, [r4, #24]
                    USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |\
                    USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM);

  if(cfg.Sof_enable)
 8008000:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008002:	b11b      	cbz	r3, 800800c <USB_DevInit+0xdc>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008004:	69a3      	ldr	r3, [r4, #24]
 8008006:	f043 0308 	orr.w	r3, r3, #8
 800800a:	61a3      	str	r3, [r4, #24]
  }

  if (cfg.vbus_sensing_enable == ENABLE)
 800800c:	2f01      	cmp	r7, #1
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT); 
 800800e:	bf01      	itttt	eq
 8008010:	69a3      	ldreq	r3, [r4, #24]
 8008012:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8008016:	f043 0304 	orreq.w	r3, r3, #4
 800801a:	61a3      	streq	r3, [r4, #24]
  }
  
  return HAL_OK;
}
 800801c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008020:	2000      	movs	r0, #0
 8008022:	b004      	add	sp, #16
 8008024:	4770      	bx	lr
    if ((USBx_INEP(index)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008026:	f8d3 e000 	ldr.w	lr, [r3]
 800802a:	f1be 0f00 	cmp.w	lr, #0
      USBx_INEP(index)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 800802e:	bfb4      	ite	lt
 8008030:	6019      	strlt	r1, [r3, #0]
      USBx_INEP(index)->DIEPCTL = 0;
 8008032:	601a      	strge	r2, [r3, #0]
  for (index = 0; index < cfg.dev_endpoints; index++)
 8008034:	3501      	adds	r5, #1
    USBx_INEP(index)->DIEPTSIZ = 0;
 8008036:	611a      	str	r2, [r3, #16]
    USBx_INEP(index)->DIEPINT  = 0xFF;
 8008038:	6098      	str	r0, [r3, #8]
 800803a:	3320      	adds	r3, #32
 800803c:	e7b4      	b.n	8007fa8 <USB_DevInit+0x78>
    if ((USBx_OUTEP(index)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800803e:	f8d3 c000 	ldr.w	ip, [r3]
 8008042:	f1bc 0f00 	cmp.w	ip, #0
      USBx_OUTEP(index)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 8008046:	bfb4      	ite	lt
 8008048:	6018      	strlt	r0, [r3, #0]
      USBx_OUTEP(index)->DOEPCTL = 0;
 800804a:	6019      	strge	r1, [r3, #0]
  for (index = 0; index < cfg.dev_endpoints; index++)
 800804c:	3201      	adds	r2, #1
    USBx_OUTEP(index)->DOEPTSIZ = 0;
 800804e:	6119      	str	r1, [r3, #16]
    USBx_OUTEP(index)->DOEPINT  = 0xFF;
 8008050:	f8c3 e008 	str.w	lr, [r3, #8]
 8008054:	3320      	adds	r3, #32
 8008056:	e7b1      	b.n	8007fbc <USB_DevInit+0x8c>
 8008058:	00800100 	.word	0x00800100
 800805c:	803c3800 	.word	0x803c3800

08008060 <USB_FlushTxFifo>:
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
  uint32_t count = 0;
 
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 8008060:	0189      	lsls	r1, r1, #6
 8008062:	f041 0120 	orr.w	r1, r1, #32
 8008066:	4a06      	ldr	r2, [pc, #24]	; (8008080 <USB_FlushTxFifo+0x20>)
 8008068:	6101      	str	r1, [r0, #16]
 
  do
  {
    if (++count > 200000)
 800806a:	3a01      	subs	r2, #1
 800806c:	d005      	beq.n	800807a <USB_FlushTxFifo+0x1a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800806e:	6903      	ldr	r3, [r0, #16]
 8008070:	f013 0320 	ands.w	r3, r3, #32
 8008074:	d1f9      	bne.n	800806a <USB_FlushTxFifo+0xa>
  
  return HAL_OK;
 8008076:	4618      	mov	r0, r3
 8008078:	4770      	bx	lr
      return HAL_TIMEOUT;
 800807a:	2003      	movs	r0, #3
}
 800807c:	4770      	bx	lr
 800807e:	bf00      	nop
 8008080:	00030d41 	.word	0x00030d41

08008084 <USB_FlushRxFifo>:
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008084:	2310      	movs	r3, #16
 8008086:	4a06      	ldr	r2, [pc, #24]	; (80080a0 <USB_FlushRxFifo+0x1c>)
 8008088:	6103      	str	r3, [r0, #16]
  
  do
  {
    if (++count > 200000)
 800808a:	3a01      	subs	r2, #1
 800808c:	d005      	beq.n	800809a <USB_FlushRxFifo+0x16>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800808e:	6903      	ldr	r3, [r0, #16]
 8008090:	f013 0310 	ands.w	r3, r3, #16
 8008094:	d1f9      	bne.n	800808a <USB_FlushRxFifo+0x6>
  
  return HAL_OK;
 8008096:	4618      	mov	r0, r3
 8008098:	4770      	bx	lr
      return HAL_TIMEOUT;
 800809a:	2003      	movs	r0, #3
}
 800809c:	4770      	bx	lr
 800809e:	bf00      	nop
 80080a0:	00030d41 	.word	0x00030d41

080080a4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx , uint8_t speed)
{
  USBx_DEVICE->DCFG |= speed;
 80080a4:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80080a8:	4319      	orrs	r1, r3
 80080aa:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  return HAL_OK;
}
 80080ae:	2000      	movs	r0, #0
 80080b0:	4770      	bx	lr

080080b2 <USB_ActivateEndpoint>:
  * @param  USBx: Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80080b2:	b530      	push	{r4, r5, lr}
  if (ep->is_in == 1)
 80080b4:	784b      	ldrb	r3, [r1, #1]
 80080b6:	780c      	ldrb	r4, [r1, #0]
  {
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num)));
 80080b8:	f8d0 581c 	ldr.w	r5, [r0, #2076]	; 0x81c
 80080bc:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  if (ep->is_in == 1)
 80080c0:	2b01      	cmp	r3, #1
 80080c2:	d11b      	bne.n	80080fc <USB_ActivateEndpoint+0x4a>
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num)));
 80080c4:	40a3      	lsls	r3, r4
 80080c6:	b29b      	uxth	r3, r3
 80080c8:	432b      	orrs	r3, r5
   
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0)
 80080ca:	f500 6010 	add.w	r0, r0, #2304	; 0x900
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num)));
 80080ce:	61d3      	str	r3, [r2, #28]
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0)
 80080d0:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 80080d4:	681a      	ldr	r2, [r3, #0]
 80080d6:	0412      	lsls	r2, r2, #16
 80080d8:	d40e      	bmi.n	80080f8 <USB_ActivateEndpoint+0x46>
    {
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18 ) |\
 80080da:	688a      	ldr	r2, [r1, #8]
 80080dc:	78c8      	ldrb	r0, [r1, #3]
 80080de:	681d      	ldr	r5, [r3, #0]
 80080e0:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80080e4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80080e8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80080ec:	ea42 4080 	orr.w	r0, r2, r0, lsl #18
 80080f0:	ea40 5084 	orr.w	r0, r0, r4, lsl #22
 80080f4:	4328      	orrs	r0, r5
 80080f6:	6018      	str	r0, [r3, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18 ) |\
       (USB_OTG_DIEPCTL_SD0PID_SEVNFRM)| (USB_OTG_DOEPCTL_USBAEP));
    } 
  }
  return HAL_OK;
}
 80080f8:	2000      	movs	r0, #0
 80080fa:	bd30      	pop	{r4, r5, pc}
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16);
 80080fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008100:	40a3      	lsls	r3, r4
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0)
 8008102:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16);
 8008106:	432b      	orrs	r3, r5
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0)
 8008108:	eb00 1044 	add.w	r0, r0, r4, lsl #5
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16);
 800810c:	61d3      	str	r3, [r2, #28]
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0)
 800810e:	6803      	ldr	r3, [r0, #0]
 8008110:	041b      	lsls	r3, r3, #16
 8008112:	d4f1      	bmi.n	80080f8 <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18 ) |\
 8008114:	688b      	ldr	r3, [r1, #8]
 8008116:	78c9      	ldrb	r1, [r1, #3]
 8008118:	6802      	ldr	r2, [r0, #0]
 800811a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800811e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008122:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008126:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 800812a:	4313      	orrs	r3, r2
 800812c:	6003      	str	r3, [r0, #0]
 800812e:	e7e3      	b.n	80080f8 <USB_ActivateEndpoint+0x46>

08008130 <USB_DeactivateEndpoint>:
  * @param  USBx: Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008130:	b510      	push	{r4, lr}
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 8008132:	784b      	ldrb	r3, [r1, #1]
  {
   USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num))));
 8008134:	f8d0 483c 	ldr.w	r4, [r0, #2108]	; 0x83c
 8008138:	7809      	ldrb	r1, [r1, #0]
 800813a:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  if (ep->is_in == 1)
 800813e:	2b01      	cmp	r3, #1
 8008140:	d111      	bne.n	8008166 <USB_DeactivateEndpoint+0x36>
   USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num))));
 8008142:	408b      	lsls	r3, r1
 8008144:	b29b      	uxth	r3, r3
 8008146:	43db      	mvns	r3, r3
 8008148:	401c      	ands	r4, r3
 800814a:	63d4      	str	r4, [r2, #60]	; 0x3c
   USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num))));   
 800814c:	69d4      	ldr	r4, [r2, #28]
   USBx_INEP(ep->num)->DIEPCTL &= ~ USB_OTG_DIEPCTL_USBAEP;   
 800814e:	f500 6010 	add.w	r0, r0, #2304	; 0x900
   USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num))));   
 8008152:	4023      	ands	r3, r4
   USBx_INEP(ep->num)->DIEPCTL &= ~ USB_OTG_DIEPCTL_USBAEP;   
 8008154:	eb00 1041 	add.w	r0, r0, r1, lsl #5
   USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num))));   
 8008158:	61d3      	str	r3, [r2, #28]
   USBx_INEP(ep->num)->DIEPCTL &= ~ USB_OTG_DIEPCTL_USBAEP;   
 800815a:	6803      	ldr	r3, [r0, #0]
 800815c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008160:	6003      	str	r3, [r0, #0]
     USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16));
     USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16));     
     USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;      
  }
  return HAL_OK;
}
 8008162:	2000      	movs	r0, #0
 8008164:	bd10      	pop	{r4, pc}
     USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16));
 8008166:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800816a:	408b      	lsls	r3, r1
 800816c:	43db      	mvns	r3, r3
 800816e:	401c      	ands	r4, r3
 8008170:	63d4      	str	r4, [r2, #60]	; 0x3c
     USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16));     
 8008172:	69d4      	ldr	r4, [r2, #28]
     USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;      
 8008174:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
     USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16));     
 8008178:	4023      	ands	r3, r4
     USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;      
 800817a:	eb00 1041 	add.w	r0, r0, r1, lsl #5
     USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16));     
 800817e:	61d3      	str	r3, [r2, #28]
     USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;      
 8008180:	6803      	ldr	r3, [r0, #0]
 8008182:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008186:	6003      	str	r3, [r0, #0]
 8008188:	e7eb      	b.n	8008162 <USB_DeactivateEndpoint+0x32>
	...

0800818c <USB_EPStartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800818c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint16_t pktcnt = 0;
  
  /* IN endpoint */
  if (ep->is_in == 1)
 800818e:	784b      	ldrb	r3, [r1, #1]
 8008190:	780c      	ldrb	r4, [r1, #0]
 8008192:	2b01      	cmp	r3, #1
 8008194:	694b      	ldr	r3, [r1, #20]
 8008196:	d163      	bne.n	8008260 <USB_EPStartXfer+0xd4>
 8008198:	2520      	movs	r5, #32
 800819a:	f500 6610 	add.w	r6, r0, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800819e:	fb15 6404 	smlabb	r4, r5, r4, r6
 80081a2:	6925      	ldr	r5, [r4, #16]
    if (ep->xfer_len == 0)
 80081a4:	bb73      	cbnz	r3, 8008204 <USB_EPStartXfer+0x78>
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80081a6:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 80081aa:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 80081ae:	6125      	str	r5, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1 << 19)) ;
 80081b0:	6925      	ldr	r5, [r4, #16]
 80081b2:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 80081b6:	6125      	str	r5, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 80081b8:	6925      	ldr	r5, [r4, #16]
 80081ba:	0ced      	lsrs	r5, r5, #19
 80081bc:	04ed      	lsls	r5, r5, #19
 80081be:	6125      	str	r5, [r4, #16]
      {
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1 << 29)); 
      }       
    }
      if (ep->type != EP_TYPE_ISOC)
 80081c0:	78cf      	ldrb	r7, [r1, #3]
 80081c2:	780d      	ldrb	r5, [r1, #0]
 80081c4:	2f01      	cmp	r7, #1
 80081c6:	f000 8089 	beq.w	80082dc <USB_EPStartXfer+0x150>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0)
 80081ca:	b14b      	cbz	r3, 80081e0 <USB_EPStartXfer+0x54>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1 << ep->num;
 80081cc:	f8d0 c834 	ldr.w	ip, [r0, #2100]	; 0x834
 80081d0:	2401      	movs	r4, #1
 80081d2:	40ac      	lsls	r4, r5
 80081d4:	ea44 040c 	orr.w	r4, r4, ip
 80081d8:	f500 6e00 	add.w	lr, r0, #2048	; 0x800
 80081dc:	f8c0 4834 	str.w	r4, [r0, #2100]	; 0x834
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
      }
    } 
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80081e0:	780d      	ldrb	r5, [r1, #0]
 80081e2:	eb06 1645 	add.w	r6, r6, r5, lsl #5
    
    if (ep->type == EP_TYPE_ISOC)
 80081e6:	2f01      	cmp	r7, #1
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80081e8:	6834      	ldr	r4, [r6, #0]
 80081ea:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 80081ee:	6034      	str	r4, [r6, #0]
    if (ep->type == EP_TYPE_ISOC)
 80081f0:	d105      	bne.n	80081fe <USB_EPStartXfer+0x72>
    {
      USB_WritePacket(USBx, ep->xfer_buff, ep->num, ep->xfer_len, dma);   
 80081f2:	9200      	str	r2, [sp, #0]
 80081f4:	b29b      	uxth	r3, r3
 80081f6:	462a      	mov	r2, r5
 80081f8:	68c9      	ldr	r1, [r1, #12]
 80081fa:	f000 f8e3 	bl	80083c4 <USB_WritePacket>
    }
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
  }
  return HAL_OK;
}
 80081fe:	2000      	movs	r0, #0
 8008200:	b003      	add	sp, #12
 8008202:	bdf0      	pop	{r4, r5, r6, r7, pc}
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008204:	0ced      	lsrs	r5, r5, #19
 8008206:	04ed      	lsls	r5, r5, #19
 8008208:	6125      	str	r5, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800820a:	6925      	ldr	r5, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1)/ ep->maxpacket) << 19)) ;
 800820c:	688f      	ldr	r7, [r1, #8]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800820e:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 8008212:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 8008216:	6125      	str	r5, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1)/ ep->maxpacket) << 19)) ;
 8008218:	19dd      	adds	r5, r3, r7
 800821a:	3d01      	subs	r5, #1
 800821c:	fbb5 f7f7 	udiv	r7, r5, r7
 8008220:	4d35      	ldr	r5, [pc, #212]	; (80082f8 <USB_EPStartXfer+0x16c>)
 8008222:	f8d4 e010 	ldr.w	lr, [r4, #16]
 8008226:	ea05 45c7 	and.w	r5, r5, r7, lsl #19
 800822a:	ea45 050e 	orr.w	r5, r5, lr
 800822e:	6125      	str	r5, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 8008230:	6927      	ldr	r7, [r4, #16]
 8008232:	f3c3 0512 	ubfx	r5, r3, #0, #19
 8008236:	433d      	orrs	r5, r7
 8008238:	6125      	str	r5, [r4, #16]
      if (ep->type == EP_TYPE_ISOC)
 800823a:	78cd      	ldrb	r5, [r1, #3]
 800823c:	2d01      	cmp	r5, #1
 800823e:	d1bf      	bne.n	80081c0 <USB_EPStartXfer+0x34>
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
 8008240:	6925      	ldr	r5, [r4, #16]
 8008242:	f025 45c0 	bic.w	r5, r5, #1610612736	; 0x60000000
 8008246:	6125      	str	r5, [r4, #16]
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1 << 29)); 
 8008248:	6925      	ldr	r5, [r4, #16]
 800824a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800824e:	6125      	str	r5, [r4, #16]
 8008250:	e7b6      	b.n	80081c0 <USB_EPStartXfer+0x34>
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008252:	fb14 6405 	smlabb	r4, r4, r5, r6
 8008256:	6825      	ldr	r5, [r4, #0]
 8008258:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800825c:	6025      	str	r5, [r4, #0]
 800825e:	e7bf      	b.n	80081e0 <USB_EPStartXfer+0x54>
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 8008260:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
 8008264:	eb02 1244 	add.w	r2, r2, r4, lsl #5
 8008268:	6914      	ldr	r4, [r2, #16]
 800826a:	0ce4      	lsrs	r4, r4, #19
 800826c:	04e4      	lsls	r4, r4, #19
 800826e:	6114      	str	r4, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 8008270:	6914      	ldr	r4, [r2, #16]
 8008272:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 8008276:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 800827a:	6114      	str	r4, [r2, #16]
 800827c:	688c      	ldr	r4, [r1, #8]
    if (ep->xfer_len == 0)
 800827e:	b9db      	cbnz	r3, 80082b8 <USB_EPStartXfer+0x12c>
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008280:	6913      	ldr	r3, [r2, #16]
 8008282:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8008286:	431c      	orrs	r4, r3
 8008288:	6114      	str	r4, [r2, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1 << 19)) ;      
 800828a:	6913      	ldr	r3, [r2, #16]
 800828c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008290:	6113      	str	r3, [r2, #16]
    if (ep->type == EP_TYPE_ISOC)
 8008292:	78cb      	ldrb	r3, [r1, #3]
 8008294:	2b01      	cmp	r3, #1
 8008296:	d10a      	bne.n	80082ae <USB_EPStartXfer+0x122>
      if ((USBx_DEVICE->DSTS & ( 1 << 8 )) == 0)
 8008298:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800829c:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80082a0:	6813      	ldr	r3, [r2, #0]
 80082a2:	bf0c      	ite	eq
 80082a4:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80082a8:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 80082ac:	6013      	str	r3, [r2, #0]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80082ae:	6813      	ldr	r3, [r2, #0]
 80082b0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80082b4:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80082b6:	e7a2      	b.n	80081fe <USB_EPStartXfer+0x72>
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19)); ;
 80082b8:	4d0f      	ldr	r5, [pc, #60]	; (80082f8 <USB_EPStartXfer+0x16c>)
 80082ba:	6916      	ldr	r6, [r2, #16]
      pktcnt = (ep->xfer_len + ep->maxpacket -1)/ ep->maxpacket; 
 80082bc:	4423      	add	r3, r4
 80082be:	3b01      	subs	r3, #1
 80082c0:	fbb3 f3f4 	udiv	r3, r3, r4
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19)); ;
 80082c4:	ea05 45c3 	and.w	r5, r5, r3, lsl #19
 80082c8:	4335      	orrs	r5, r6
 80082ca:	6115      	str	r5, [r2, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt)); 
 80082cc:	b29b      	uxth	r3, r3
 80082ce:	6915      	ldr	r5, [r2, #16]
 80082d0:	435c      	muls	r4, r3
 80082d2:	f3c4 0412 	ubfx	r4, r4, #0, #19
 80082d6:	432c      	orrs	r4, r5
 80082d8:	6114      	str	r4, [r2, #16]
 80082da:	e7da      	b.n	8008292 <USB_EPStartXfer+0x106>
      if ((USBx_DEVICE->DSTS & ( 1 << 8 )) == 0)
 80082dc:	f8d0 4808 	ldr.w	r4, [r0, #2056]	; 0x808
 80082e0:	f414 7f80 	tst.w	r4, #256	; 0x100
 80082e4:	f04f 0420 	mov.w	r4, #32
 80082e8:	d0b3      	beq.n	8008252 <USB_EPStartXfer+0xc6>
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80082ea:	fb14 6405 	smlabb	r4, r4, r5, r6
 80082ee:	6825      	ldr	r5, [r4, #0]
 80082f0:	f045 5580 	orr.w	r5, r5, #268435456	; 0x10000000
 80082f4:	6025      	str	r5, [r4, #0]
 80082f6:	e773      	b.n	80081e0 <USB_EPStartXfer+0x54>
 80082f8:	1ff80000 	.word	0x1ff80000

080082fc <USB_EP0StartXfer>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);
  UNUSED(dma);
  
  /* IN endpoint */
  if (ep->is_in == 1)
 80082fc:	784b      	ldrb	r3, [r1, #1]
 80082fe:	2b01      	cmp	r3, #1
{
 8008300:	b530      	push	{r4, r5, lr}
 8008302:	780b      	ldrb	r3, [r1, #0]
 8008304:	694d      	ldr	r5, [r1, #20]
  if (ep->is_in == 1)
 8008306:	d13e      	bne.n	8008386 <USB_EP0StartXfer+0x8a>
 8008308:	2220      	movs	r2, #32
 800830a:	f500 6410 	add.w	r4, r0, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800830e:	fb12 4303 	smlabb	r3, r2, r3, r4
 8008312:	691a      	ldr	r2, [r3, #16]
    if (ep->xfer_len == 0)
 8008314:	b9fd      	cbnz	r5, 8008356 <USB_EP0StartXfer+0x5a>
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8008316:	f022 52ff 	bic.w	r2, r2, #534773760	; 0x1fe00000
 800831a:	f422 12c0 	bic.w	r2, r2, #1572864	; 0x180000
 800831e:	611a      	str	r2, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1 << 19)) ;
 8008320:	691a      	ldr	r2, [r3, #16]
 8008322:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8008326:	611a      	str	r2, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 8008328:	691a      	ldr	r2, [r3, #16]
 800832a:	0cd2      	lsrs	r2, r2, #19
 800832c:	04d2      	lsls	r2, r2, #19
 800832e:	611a      	str	r2, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
    
    }
    
    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0)
 8008330:	694b      	ldr	r3, [r1, #20]
 8008332:	b13b      	cbz	r3, 8008344 <USB_EP0StartXfer+0x48>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1 << (ep->num);
 8008334:	780d      	ldrb	r5, [r1, #0]
 8008336:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 800833a:	2301      	movs	r3, #1
 800833c:	40ab      	lsls	r3, r5
 800833e:	4313      	orrs	r3, r2
 8008340:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
    }
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);   
 8008344:	780b      	ldrb	r3, [r1, #0]
 8008346:	eb04 1343 	add.w	r3, r4, r3, lsl #5
 800834a:	681a      	ldr	r2, [r3, #0]
 800834c:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8008350:	601a      	str	r2, [r3, #0]
    
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
  }
  return HAL_OK;
}
 8008352:	2000      	movs	r0, #0
 8008354:	bd30      	pop	{r4, r5, pc}
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008356:	0cd2      	lsrs	r2, r2, #19
 8008358:	04d2      	lsls	r2, r2, #19
 800835a:	611a      	str	r2, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800835c:	691a      	ldr	r2, [r3, #16]
 800835e:	f022 52ff 	bic.w	r2, r2, #534773760	; 0x1fe00000
 8008362:	f422 12c0 	bic.w	r2, r2, #1572864	; 0x180000
 8008366:	611a      	str	r2, [r3, #16]
      if(ep->xfer_len > ep->maxpacket)
 8008368:	688a      	ldr	r2, [r1, #8]
 800836a:	4295      	cmp	r5, r2
        ep->xfer_len = ep->maxpacket;
 800836c:	bf88      	it	hi
 800836e:	614a      	strhi	r2, [r1, #20]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1 << 19)) ;
 8008370:	691a      	ldr	r2, [r3, #16]
 8008372:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8008376:	611a      	str	r2, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 8008378:	694a      	ldr	r2, [r1, #20]
 800837a:	691d      	ldr	r5, [r3, #16]
 800837c:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8008380:	432a      	orrs	r2, r5
 8008382:	611a      	str	r2, [r3, #16]
 8008384:	e7d4      	b.n	8008330 <USB_EP0StartXfer+0x34>
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 8008386:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 800838a:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800838e:	6903      	ldr	r3, [r0, #16]
 8008390:	0cdb      	lsrs	r3, r3, #19
 8008392:	04db      	lsls	r3, r3, #19
 8008394:	6103      	str	r3, [r0, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 8008396:	6903      	ldr	r3, [r0, #16]
 8008398:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800839c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80083a0:	6103      	str	r3, [r0, #16]
 80083a2:	688b      	ldr	r3, [r1, #8]
    if (ep->xfer_len > 0)
 80083a4:	b105      	cbz	r5, 80083a8 <USB_EP0StartXfer+0xac>
      ep->xfer_len = ep->maxpacket;
 80083a6:	614b      	str	r3, [r1, #20]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1 << 19));
 80083a8:	6902      	ldr	r2, [r0, #16]
 80083aa:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80083ae:	6102      	str	r2, [r0, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 80083b0:	6902      	ldr	r2, [r0, #16]
 80083b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80083b6:	4313      	orrs	r3, r2
 80083b8:	6103      	str	r3, [r0, #16]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
 80083ba:	6803      	ldr	r3, [r0, #0]
 80083bc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80083c0:	6003      	str	r3, [r0, #0]
 80083c2:	e7c6      	b.n	8008352 <USB_EP0StartXfer+0x56>

080083c4 <USB_WritePacket>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);
  UNUSED(dma);
  
  uint32_t count32b= 0 , index= 0;
  count32b =  (len + 3) / 4;
 80083c4:	3303      	adds	r3, #3
  for (index = 0; index < count32b; index++, src += 4)
  {
    USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 80083c6:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
{
 80083ca:	b510      	push	{r4, lr}
  count32b =  (len + 3) / 4;
 80083cc:	109b      	asrs	r3, r3, #2
    USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 80083ce:	eb00 3202 	add.w	r2, r0, r2, lsl #12
  for (index = 0; index < count32b; index++, src += 4)
 80083d2:	2400      	movs	r4, #0
 80083d4:	429c      	cmp	r4, r3
 80083d6:	d101      	bne.n	80083dc <USB_WritePacket+0x18>
  }
  return HAL_OK;
}
 80083d8:	2000      	movs	r0, #0
 80083da:	bd10      	pop	{r4, pc}
    USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 80083dc:	f851 0024 	ldr.w	r0, [r1, r4, lsl #2]
 80083e0:	6010      	str	r0, [r2, #0]
  for (index = 0; index < count32b; index++, src += 4)
 80083e2:	3401      	adds	r4, #1
 80083e4:	e7f6      	b.n	80083d4 <USB_WritePacket+0x10>

080083e6 <USB_ReadPacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80083e6:	b510      	push	{r4, lr}
  uint32_t index=0;
  uint32_t count32b = (len + 3) / 4;
 80083e8:	3203      	adds	r2, #3
 80083ea:	1092      	asrs	r2, r2, #2
  
  for ( index = 0; index < count32b; index++, dest += 4 )
 80083ec:	2300      	movs	r3, #0
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0);
 80083ee:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
  for ( index = 0; index < count32b; index++, dest += 4 )
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d102      	bne.n	80083fc <USB_ReadPacket+0x16>
    
  }
  return ((void *)dest);
}
 80083f6:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80083fa:	bd10      	pop	{r4, pc}
    *(__packed uint32_t *)dest = USBx_DFIFO(0);
 80083fc:	6804      	ldr	r4, [r0, #0]
 80083fe:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
  for ( index = 0; index < count32b; index++, dest += 4 )
 8008402:	3301      	adds	r3, #1
 8008404:	e7f5      	b.n	80083f2 <USB_ReadPacket+0xc>

08008406 <USB_EPSetStall>:
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1)
 8008406:	784b      	ldrb	r3, [r1, #1]
 8008408:	780a      	ldrb	r2, [r1, #0]
 800840a:	2b01      	cmp	r3, #1
 800840c:	f04f 0320 	mov.w	r3, #32
 8008410:	d10b      	bne.n	800842a <USB_EPSetStall+0x24>
  {
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == 0)
 8008412:	f500 6010 	add.w	r0, r0, #2304	; 0x900
 8008416:	fb13 0002 	smlabb	r0, r3, r2, r0
 800841a:	6803      	ldr	r3, [r0, #0]
 800841c:	2b00      	cmp	r3, #0
 800841e:	db0b      	blt.n	8008438 <USB_EPSetStall+0x32>
  }
  else
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0)
    {
      USBx_OUTEP(ep->num)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS); 
 8008420:	6803      	ldr	r3, [r0, #0]
 8008422:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008426:	6003      	str	r3, [r0, #0]
 8008428:	e006      	b.n	8008438 <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0)
 800842a:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 800842e:	fb13 0002 	smlabb	r0, r3, r2, r0
 8008432:	6803      	ldr	r3, [r0, #0]
 8008434:	2b00      	cmp	r3, #0
 8008436:	daf3      	bge.n	8008420 <USB_EPSetStall+0x1a>
    } 
    USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008438:	6803      	ldr	r3, [r0, #0]
 800843a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800843e:	6003      	str	r3, [r0, #0]
  }
  return HAL_OK;
}
 8008440:	2000      	movs	r0, #0
 8008442:	4770      	bx	lr

08008444 <USB_EPClearStall>:
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1)
 8008444:	784b      	ldrb	r3, [r1, #1]
 8008446:	780a      	ldrb	r2, [r1, #0]
 8008448:	2b01      	cmp	r3, #1
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800844a:	bf0c      	ite	eq
 800844c:	f500 6010 	addeq.w	r0, r0, #2304	; 0x900
       USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
    }    
  }
  else
  {
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008450:	f500 6030 	addne.w	r0, r0, #2816	; 0xb00
 8008454:	2320      	movs	r3, #32
 8008456:	fb13 0002 	smlabb	r0, r3, r2, r0
 800845a:	6803      	ldr	r3, [r0, #0]
 800845c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008460:	6003      	str	r3, [r0, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8008462:	78cb      	ldrb	r3, [r1, #3]
 8008464:	3b02      	subs	r3, #2
 8008466:	2b01      	cmp	r3, #1
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008468:	bf9e      	ittt	ls
 800846a:	6803      	ldrls	r3, [r0, #0]
 800846c:	f043 5380 	orrls.w	r3, r3, #268435456	; 0x10000000
 8008470:	6003      	strls	r3, [r0, #0]
    }    
  }
  return HAL_OK;
}
 8008472:	2000      	movs	r0, #0
 8008474:	4770      	bx	lr

08008476 <USB_StopDevice>:
  * @brief  USB_StopDevice : Stop the USB device mode
  * @param  USBx: Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_StopDevice(USB_OTG_GlobalTypeDef *USBx)
{
 8008476:	b538      	push	{r3, r4, r5, lr}
 8008478:	f500 612e 	add.w	r1, r0, #2784	; 0xae0
 800847c:	4604      	mov	r4, r0
 800847e:	f500 6310 	add.w	r3, r0, #2304	; 0x900
  uint32_t index;
  
  /* Clear Pending interrupt */
  for (index = 0; index < 15 ; index++)
  {
    USBx_INEP(index)->DIEPINT  = 0xFF;
 8008482:	22ff      	movs	r2, #255	; 0xff
 8008484:	609a      	str	r2, [r3, #8]
    USBx_OUTEP(index)->DOEPINT  = 0xFF;
 8008486:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 800848a:	3320      	adds	r3, #32
  for (index = 0; index < 15 ; index++)
 800848c:	428b      	cmp	r3, r1
 800848e:	d1f9      	bne.n	8008484 <USB_StopDevice+0xe>
  }
  USBx_DEVICE->DAINT = 0xFFFFFFFF;
  
  /* Clear interrupt masks */
  USBx_DEVICE->DIEPMSK  = 0;
 8008490:	2500      	movs	r5, #0
  USBx_DEVICE->DAINT = 0xFFFFFFFF;
 8008492:	f04f 32ff 	mov.w	r2, #4294967295
 8008496:	f8c4 2818 	str.w	r2, [r4, #2072]	; 0x818
  USBx_DEVICE->DOEPMSK  = 0;
  USBx_DEVICE->DAINTMSK = 0;
  
  /* Flush the FIFO */
  USB_FlushRxFifo(USBx);
 800849a:	4620      	mov	r0, r4
  USBx_DEVICE->DIEPMSK  = 0;
 800849c:	f8c4 5810 	str.w	r5, [r4, #2064]	; 0x810
  USBx_DEVICE->DOEPMSK  = 0;
 80084a0:	f8c4 5814 	str.w	r5, [r4, #2068]	; 0x814
  USBx_DEVICE->DAINTMSK = 0;
 80084a4:	f8c4 581c 	str.w	r5, [r4, #2076]	; 0x81c
  USB_FlushRxFifo(USBx);
 80084a8:	f7ff fdec 	bl	8008084 <USB_FlushRxFifo>
  USB_FlushTxFifo(USBx ,  0x10 );  
 80084ac:	2110      	movs	r1, #16
 80084ae:	4620      	mov	r0, r4
 80084b0:	f7ff fdd6 	bl	8008060 <USB_FlushTxFifo>
  
  return HAL_OK;
}
 80084b4:	4628      	mov	r0, r5
 80084b6:	bd38      	pop	{r3, r4, r5, pc}

080084b8 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
  USBx_DEVICE->DCFG &= ~ (USB_OTG_DCFG_DAD);
 80084b8:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80084bc:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80084c0:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= (address << 4) & USB_OTG_DCFG_DAD ;
 80084c4:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80084c8:	0109      	lsls	r1, r1, #4
 80084ca:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
 80084ce:	4319      	orrs	r1, r3
 80084d0:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  
  return HAL_OK;  
}
 80084d4:	2000      	movs	r0, #0
 80084d6:	4770      	bx	lr

080084d8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx: Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect (USB_OTG_GlobalTypeDef *USBx)
{
 80084d8:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS ; 
 80084da:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80084de:	f023 0302 	bic.w	r3, r3, #2
 80084e2:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3);
 80084e6:	2003      	movs	r0, #3
 80084e8:	f7fc fc86 	bl	8004df8 <HAL_Delay>
  
  return HAL_OK;  
}
 80084ec:	2000      	movs	r0, #0
 80084ee:	bd08      	pop	{r3, pc}

080084f0 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx: Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_OTG_GlobalTypeDef *USBx)
{
 80084f0:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS ; 
 80084f2:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80084f6:	f043 0302 	orr.w	r3, r3, #2
 80084fa:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3);
 80084fe:	2003      	movs	r0, #3
 8008500:	f7fc fc7a 	bl	8004df8 <HAL_Delay>
  
  return HAL_OK;  
}
 8008504:	2000      	movs	r0, #0
 8008506:	bd08      	pop	{r3, pc}

08008508 <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t tmpreg = 0;
  
  tmpreg = USBx->GINTSTS;
 8008508:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 800850a:	6980      	ldr	r0, [r0, #24]
  return tmpreg;  
}
 800850c:	4010      	ands	r0, r2
 800850e:	4770      	bx	lr

08008510 <USB_ReadDevAllOutEpInterrupt>:
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t tmpreg;
  tmpreg  = USBx_DEVICE->DAINT;
 8008510:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8008514:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008518:	69c0      	ldr	r0, [r0, #28]
 800851a:	4018      	ands	r0, r3
  return ((tmpreg & 0xffff0000) >> 16);
}
 800851c:	0c00      	lsrs	r0, r0, #16
 800851e:	4770      	bx	lr

08008520 <USB_ReadDevAllInEpInterrupt>:
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t tmpreg;
  tmpreg  = USBx_DEVICE->DAINT;
 8008520:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8008524:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008528:	69c0      	ldr	r0, [r0, #28]
 800852a:	4018      	ands	r0, r3
  return ((tmpreg & 0xFFFF));
}
 800852c:	b280      	uxth	r0, r0
 800852e:	4770      	bx	lr

08008530 <USB_ReadDevOutEPInterrupt>:
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
  uint32_t tmpreg;
  tmpreg  = USBx_OUTEP(epnum)->DOEPINT;
 8008530:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 8008534:	eb03 1141 	add.w	r1, r3, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008538:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP(epnum)->DOEPINT;
 800853c:	688a      	ldr	r2, [r1, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800853e:	6940      	ldr	r0, [r0, #20]
  return tmpreg;
}
 8008540:	4010      	ands	r0, r2
 8008542:	4770      	bx	lr

08008544 <USB_ReadDevInEPInterrupt>:
  * @param  epnum: endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 8008544:	b510      	push	{r4, lr}
  uint32_t tmpreg = 0, msk = 0, emp = 0;
  
  msk = USBx_DEVICE->DIEPMSK;
 8008546:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 800854a:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  msk |= ((emp >> epnum) & 0x1) << 7;
  tmpreg = USBx_INEP(epnum)->DIEPINT & msk;
 800854e:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> epnum) & 0x1) << 7;
 8008552:	40cb      	lsrs	r3, r1
  tmpreg = USBx_INEP(epnum)->DIEPINT & msk;
 8008554:	f500 6010 	add.w	r0, r0, #2304	; 0x900
  msk |= ((emp >> epnum) & 0x1) << 7;
 8008558:	01db      	lsls	r3, r3, #7
  tmpreg = USBx_INEP(epnum)->DIEPINT & msk;
 800855a:	6880      	ldr	r0, [r0, #8]
  msk |= ((emp >> epnum) & 0x1) << 7;
 800855c:	b2db      	uxtb	r3, r3
 800855e:	4323      	orrs	r3, r4
  return tmpreg;
}
 8008560:	4018      	ands	r0, r3
 8008562:	bd10      	pop	{r4, pc}

08008564 <USB_GetMode>:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
  return ((USBx->GINTSTS ) & 0x1);
 8008564:	6940      	ldr	r0, [r0, #20]
}
 8008566:	f000 0001 	and.w	r0, r0, #1
 800856a:	4770      	bx	lr

0800856c <USB_ActivateSetup>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup (USB_OTG_GlobalTypeDef *USBx)
{
  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800856c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8008570:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008574:	f023 0307 	bic.w	r3, r3, #7
 8008578:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800857c:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 8008580:	689a      	ldr	r2, [r3, #8]
 8008582:	f002 0206 	and.w	r2, r2, #6
 8008586:	2a04      	cmp	r2, #4
  {
    USBx_INEP(0)->DIEPCTL |= 3;
 8008588:	bf02      	ittt	eq
 800858a:	f8d0 2900 	ldreq.w	r2, [r0, #2304]	; 0x900
 800858e:	f042 0203 	orreq.w	r2, r2, #3
 8008592:	f8c0 2900 	streq.w	r2, [r0, #2304]	; 0x900
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008596:	685a      	ldr	r2, [r3, #4]
 8008598:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800859c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
}
 800859e:	2000      	movs	r0, #0
 80085a0:	4770      	bx	lr

080085a2 <USB_EP0_OutStart>:
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
  /* Prevent unused argument(s) compilation warning */
  UNUSED(psetup);

  USBx_OUTEP(0)->DOEPTSIZ = 0;
 80085a2:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 80085a6:	2000      	movs	r0, #0
 80085a8:	6118      	str	r0, [r3, #16]
  USBx_OUTEP(0)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1 << 19)) ;
 80085aa:	691a      	ldr	r2, [r3, #16]
 80085ac:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80085b0:	611a      	str	r2, [r3, #16]
  USBx_OUTEP(0)->DOEPTSIZ |= (3 * 8);
 80085b2:	691a      	ldr	r2, [r3, #16]
 80085b4:	f042 0218 	orr.w	r2, r2, #24
 80085b8:	611a      	str	r2, [r3, #16]
  USBx_OUTEP(0)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 80085ba:	691a      	ldr	r2, [r3, #16]
 80085bc:	f042 42c0 	orr.w	r2, r2, #1610612736	; 0x60000000
 80085c0:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;  
}
 80085c2:	4770      	bx	lr

080085c4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx : Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80085c4:	b480      	push	{r7}
 80085c6:	b085      	sub	sp, #20
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80085cc:	2300      	movs	r3, #0
 80085ce:	60fb      	str	r3, [r7, #12]
  
  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000)
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	3301      	adds	r3, #1
 80085d4:	60fb      	str	r3, [r7, #12]
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	4a13      	ldr	r2, [pc, #76]	; (8008628 <USB_CoreReset+0x64>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d901      	bls.n	80085e2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80085de:	2303      	movs	r3, #3
 80085e0:	e01b      	b.n	800861a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	691b      	ldr	r3, [r3, #16]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	daf2      	bge.n	80085d0 <USB_CoreReset+0xc>
  
  /* Core Soft Reset */
  count = 0;
 80085ea:	2300      	movs	r3, #0
 80085ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	691b      	ldr	r3, [r3, #16]
 80085f2:	f043 0201 	orr.w	r2, r3, #1
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	611a      	str	r2, [r3, #16]
  
  do
  {
    if (++count > 200000)
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	3301      	adds	r3, #1
 80085fe:	60fb      	str	r3, [r7, #12]
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	4a09      	ldr	r2, [pc, #36]	; (8008628 <USB_CoreReset+0x64>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d901      	bls.n	800860c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008608:	2303      	movs	r3, #3
 800860a:	e006      	b.n	800861a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	691b      	ldr	r3, [r3, #16]
 8008610:	f003 0301 	and.w	r3, r3, #1
 8008614:	2b01      	cmp	r3, #1
 8008616:	d0f0      	beq.n	80085fa <USB_CoreReset+0x36>
  
  return HAL_OK;
 8008618:	2300      	movs	r3, #0
}
 800861a:	4618      	mov	r0, r3
 800861c:	3714      	adds	r7, #20
 800861e:	46bd      	mov	sp, r7
 8008620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008624:	4770      	bx	lr
 8008626:	bf00      	nop
 8008628:	00030d40 	.word	0x00030d40

0800862c <LL_mDelay>:
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 800862c:	4b08      	ldr	r3, [pc, #32]	; (8008650 <LL_mDelay+0x24>)
{
 800862e:	b082      	sub	sp, #8
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	9301      	str	r3, [sp, #4]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8008634:	9b01      	ldr	r3, [sp, #4]
    Delay++;
  }

  while (Delay)
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0)
 8008636:	4b06      	ldr	r3, [pc, #24]	; (8008650 <LL_mDelay+0x24>)
  if (Delay < LL_MAX_DELAY)
 8008638:	1c41      	adds	r1, r0, #1
    Delay++;
 800863a:	bf18      	it	ne
 800863c:	3001      	addne	r0, #1
  while (Delay)
 800863e:	b908      	cbnz	r0, 8008644 <LL_mDelay+0x18>
    {
      Delay--;
    }
  }
}
 8008640:	b002      	add	sp, #8
 8008642:	4770      	bx	lr
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0)
 8008644:	681a      	ldr	r2, [r3, #0]
 8008646:	03d2      	lsls	r2, r2, #15
      Delay--;
 8008648:	bf48      	it	mi
 800864a:	f100 30ff 	addmi.w	r0, r0, #4294967295
 800864e:	e7f6      	b.n	800863e <LL_mDelay+0x12>
 8008650:	e000e010 	.word	0xe000e010

08008654 <readTimer_event_handler>:

/*
 * Process reading the fifo from the mpu9255
 */
void readTimer_event_handler() {
	updateRequired = true;
 8008654:	4b01      	ldr	r3, [pc, #4]	; (800865c <readTimer_event_handler+0x8>)
 8008656:	2201      	movs	r2, #1
 8008658:	601a      	str	r2, [r3, #0]
 800865a:	4770      	bx	lr
 800865c:	200005a0 	.word	0x200005a0

08008660 <android_orient_cb>:
}

void android_orient_cb(unsigned char orientation) {
 8008660:	4770      	bx	lr

08008662 <tap_cb>:
	// do nothing, not used.
}
void tap_cb(unsigned char direction, unsigned char count) {
 8008662:	4770      	bx	lr

08008664 <delaytimer_event_handler>:
	g_ul_ms_ticks++;
 8008664:	4a05      	ldr	r2, [pc, #20]	; (800867c <delaytimer_event_handler+0x18>)
 8008666:	6813      	ldr	r3, [r2, #0]
 8008668:	3301      	adds	r3, #1
 800866a:	6013      	str	r3, [r2, #0]
	if (ms_delay) {
 800866c:	4b04      	ldr	r3, [pc, #16]	; (8008680 <delaytimer_event_handler+0x1c>)
 800866e:	681a      	ldr	r2, [r3, #0]
 8008670:	b112      	cbz	r2, 8008678 <delaytimer_event_handler+0x14>
		ms_delay--;
 8008672:	681a      	ldr	r2, [r3, #0]
 8008674:	3a01      	subs	r2, #1
 8008676:	601a      	str	r2, [r3, #0]
 8008678:	4770      	bx	lr
 800867a:	bf00      	nop
 800867c:	20000584 	.word	0x20000584
 8008680:	20000588 	.word	0x20000588

08008684 <inv_row_2_scale>:

static  unsigned short inv_row_2_scale(const signed char *row)
{
    unsigned short b;

    if (row[0] > 0)
 8008684:	f990 3000 	ldrsb.w	r3, [r0]
 8008688:	2b00      	cmp	r3, #0
 800868a:	dc0c      	bgt.n	80086a6 <inv_row_2_scale+0x22>
        b = 0;
    else if (row[0] < 0)
 800868c:	d10d      	bne.n	80086aa <inv_row_2_scale+0x26>
        b = 4;
    else if (row[1] > 0)
 800868e:	f990 3001 	ldrsb.w	r3, [r0, #1]
 8008692:	2b00      	cmp	r3, #0
 8008694:	dc0b      	bgt.n	80086ae <inv_row_2_scale+0x2a>
        b = 1;
    else if (row[1] < 0)
 8008696:	d10c      	bne.n	80086b2 <inv_row_2_scale+0x2e>
        b = 5;
    else if (row[2] > 0)
 8008698:	f990 3002 	ldrsb.w	r3, [r0, #2]
 800869c:	2b00      	cmp	r3, #0
 800869e:	dc0a      	bgt.n	80086b6 <inv_row_2_scale+0x32>
        b = 2;
    else if (row[2] < 0)
 80086a0:	d10b      	bne.n	80086ba <inv_row_2_scale+0x36>
        b = 6;
    else
        b = 7;      // error
 80086a2:	2007      	movs	r0, #7
 80086a4:	4770      	bx	lr
        b = 0;
 80086a6:	2000      	movs	r0, #0
 80086a8:	4770      	bx	lr
        b = 4;
 80086aa:	2004      	movs	r0, #4
 80086ac:	4770      	bx	lr
        b = 1;
 80086ae:	2001      	movs	r0, #1
 80086b0:	4770      	bx	lr
        b = 5;
 80086b2:	2005      	movs	r0, #5
 80086b4:	4770      	bx	lr
        b = 2;
 80086b6:	2002      	movs	r0, #2
 80086b8:	4770      	bx	lr
        b = 6;
 80086ba:	2006      	movs	r0, #6
    return b;
}
 80086bc:	4770      	bx	lr
	...

080086c0 <mpu9255_write>:
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 80086c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
     unsigned char length, unsigned char const *data) {
 80086c4:	b510      	push	{r4, lr}
 80086c6:	f44f 7480 	mov.w	r4, #256	; 0x100
 80086ca:	6284      	str	r4, [r0, #40]	; 0x28
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 80086cc:	4811      	ldr	r0, [pc, #68]	; (8008714 <mpu9255_write+0x54>)
	for (uint8_t i = 0; i < length; i++) {
 80086ce:	461c      	mov	r4, r3
 80086d0:	7301      	strb	r1, [r0, #12]
 80086d2:	4601      	mov	r1, r0
 80086d4:	1ae0      	subs	r0, r4, r3
 80086d6:	b2c0      	uxtb	r0, r0
 80086d8:	4282      	cmp	r2, r0
 80086da:	d811      	bhi.n	8008700 <mpu9255_write+0x40>
	while ((SPI1->SR & SPI_SR_FTLVL)) {
 80086dc:	688b      	ldr	r3, [r1, #8]
 80086de:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 80086e2:	d1fb      	bne.n	80086dc <mpu9255_write+0x1c>
	while ((SPI1->SR & SPI_SR_BSY)) {
 80086e4:	688b      	ldr	r3, [r1, #8]
 80086e6:	061b      	lsls	r3, r3, #24
 80086e8:	d4fc      	bmi.n	80086e4 <mpu9255_write+0x24>
  WRITE_REG(GPIOx->BSRR, PinMask);
 80086ea:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80086ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80086f2:	619a      	str	r2, [r3, #24]
	while ((SPI1->SR & SPI_SR_FRLVL)) {
 80086f4:	4b07      	ldr	r3, [pc, #28]	; (8008714 <mpu9255_write+0x54>)
 80086f6:	6898      	ldr	r0, [r3, #8]
 80086f8:	f410 60c0 	ands.w	r0, r0, #1536	; 0x600
 80086fc:	d107      	bne.n	800870e <mpu9255_write+0x4e>
}
 80086fe:	bd10      	pop	{r4, pc}
		while (!(SPI1->SR & SPI_SR_TXE)) {
 8008700:	6888      	ldr	r0, [r1, #8]
 8008702:	0780      	lsls	r0, r0, #30
 8008704:	d5fc      	bpl.n	8008700 <mpu9255_write+0x40>
		LL_SPI_TransmitData8(SPI1, data[i]);
 8008706:	f814 0b01 	ldrb.w	r0, [r4], #1
 800870a:	7308      	strb	r0, [r1, #12]
 800870c:	e7e2      	b.n	80086d4 <mpu9255_write+0x14>
		uint8_t dummy = SPI1->DR; 			// clear rx fifo from the receives.
 800870e:	68da      	ldr	r2, [r3, #12]
 8008710:	e7f1      	b.n	80086f6 <mpu9255_write+0x36>
 8008712:	bf00      	nop
 8008714:	40013000 	.word	0x40013000

08008718 <mpu9255_read>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8008718:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
      unsigned char length, unsigned char *data) {
 800871c:	b530      	push	{r4, r5, lr}
 800871e:	f44f 7480 	mov.w	r4, #256	; 0x100
 8008722:	6284      	str	r4, [r0, #40]	; 0x28
	LL_SPI_TransmitData8(SPI1, (reg_addr | 0x80)); // MSb set signals read.
 8008724:	f041 0080 	orr.w	r0, r1, #128	; 0x80
 8008728:	4910      	ldr	r1, [pc, #64]	; (800876c <mpu9255_read+0x54>)
 800872a:	7308      	strb	r0, [r1, #12]
	while ((SPI1->SR & SPI_SR_FRLVL) == 0) {}; 	//wait for SR buffer to have data
 800872c:	6888      	ldr	r0, [r1, #8]
 800872e:	f410 6fc0 	tst.w	r0, #1536	; 0x600
 8008732:	d0fb      	beq.n	800872c <mpu9255_read+0x14>
	uint8_t dummy = SPI1->DR; 				// first byte is from cmd transfer. Ignore
 8008734:	68c9      	ldr	r1, [r1, #12]
 8008736:	490d      	ldr	r1, [pc, #52]	; (800876c <mpu9255_read+0x54>)
	for (uint8_t i = 0; i < length; i++) {
 8008738:	461c      	mov	r4, r3
 800873a:	25ff      	movs	r5, #255	; 0xff
 800873c:	1ae0      	subs	r0, r4, r3
 800873e:	b2c0      	uxtb	r0, r0
 8008740:	4282      	cmp	r2, r0
 8008742:	d809      	bhi.n	8008758 <mpu9255_read+0x40>
	while ((SPI1->SR & SPI_SR_BSY)) {
 8008744:	6888      	ldr	r0, [r1, #8]
 8008746:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800874a:	d1fb      	bne.n	8008744 <mpu9255_read+0x2c>
  WRITE_REG(GPIOx->BSRR, PinMask);
 800874c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008750:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008754:	619a      	str	r2, [r3, #24]
}
 8008756:	bd30      	pop	{r4, r5, pc}
 8008758:	730d      	strb	r5, [r1, #12]
		while ((SPI1->SR & SPI_SR_FRLVL) == 0) {}; // wait for SR buffer to have data
 800875a:	6888      	ldr	r0, [r1, #8]
 800875c:	f410 6fc0 	tst.w	r0, #1536	; 0x600
 8008760:	d0fb      	beq.n	800875a <mpu9255_read+0x42>
		data[i] = SPI1->DR;
 8008762:	68c8      	ldr	r0, [r1, #12]
 8008764:	f804 0b01 	strb.w	r0, [r4], #1
 8008768:	e7e8      	b.n	800873c <mpu9255_read+0x24>
 800876a:	bf00      	nop
 800876c:	40013000 	.word	0x40013000

08008770 <mpu9255_delay_ms>:
	ms_delay = num_ms;
 8008770:	4b02      	ldr	r3, [pc, #8]	; (800877c <mpu9255_delay_ms+0xc>)
 8008772:	6018      	str	r0, [r3, #0]
	while (ms_delay > 0) {
 8008774:	681a      	ldr	r2, [r3, #0]
 8008776:	2a00      	cmp	r2, #0
 8008778:	d1fc      	bne.n	8008774 <mpu9255_delay_ms+0x4>
}
 800877a:	4770      	bx	lr
 800877c:	20000588 	.word	0x20000588

08008780 <mpu9255_get_ms>:
	*count = g_ul_ms_ticks;
 8008780:	4b01      	ldr	r3, [pc, #4]	; (8008788 <mpu9255_get_ms+0x8>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	6003      	str	r3, [r0, #0]
 8008786:	4770      	bx	lr
 8008788:	20000584 	.word	0x20000584

0800878c <mpu9255_process>:
#else
	return &dmpData;
#endif
}

void mpu9255_process() {
 800878c:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (updateRequired) {
 800878e:	4d12      	ldr	r5, [pc, #72]	; (80087d8 <mpu9255_process+0x4c>)
 8008790:	682b      	ldr	r3, [r5, #0]
void mpu9255_process() {
 8008792:	b085      	sub	sp, #20
	if (updateRequired) {
 8008794:	b1f3      	cbz	r3, 80087d4 <mpu9255_process+0x48>

		unsigned char more;


#if DEBUG_DMP
		dmp_read_fifo(dmpData[writeIndex].gyro.array, dmpData[writeIndex].acceleration.array, dmpData[writeIndex].quaternarion.array, &dmpData[writeIndex].timestamp, &dmpData[writeIndex].sensors, &more);
 8008796:	4c11      	ldr	r4, [pc, #68]	; (80087dc <mpu9255_process+0x50>)
 8008798:	4811      	ldr	r0, [pc, #68]	; (80087e0 <mpu9255_process+0x54>)
 800879a:	7821      	ldrb	r1, [r4, #0]
 800879c:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80087a0:	0089      	lsls	r1, r1, #2
 80087a2:	f10d 060f 	add.w	r6, sp, #15
 80087a6:	9601      	str	r6, [sp, #4]
 80087a8:	f101 0620 	add.w	r6, r1, #32
 80087ac:	f101 031c 	add.w	r3, r1, #28
 80087b0:	f101 020c 	add.w	r2, r1, #12
 80087b4:	1d8f      	adds	r7, r1, #6
 80087b6:	4406      	add	r6, r0
 80087b8:	4403      	add	r3, r0
 80087ba:	4402      	add	r2, r0
 80087bc:	4401      	add	r1, r0
 80087be:	9600      	str	r6, [sp, #0]
 80087c0:	4438      	add	r0, r7
 80087c2:	f7fc fa37 	bl	8004c34 <dmp_read_fifo>

		writeIndex++;
 80087c6:	7823      	ldrb	r3, [r4, #0]
 80087c8:	3301      	adds	r3, #1
 80087ca:	7023      	strb	r3, [r4, #0]
#else
		dmp_read_fifo(dmpData.gyro.array, dmpData.acceleration.array, dmpData.quaternarion.array, &dmpData.timestamp, &dmpData.sensors, &more);

#endif
		if (!more) {
 80087cc:	f89d 300f 	ldrb.w	r3, [sp, #15]
 80087d0:	b903      	cbnz	r3, 80087d4 <mpu9255_process+0x48>
			updateRequired = false;
 80087d2:	602b      	str	r3, [r5, #0]
		}


	}
}
 80087d4:	b005      	add	sp, #20
 80087d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087d8:	200005a0 	.word	0x200005a0
 80087dc:	200005a4 	.word	0x200005a4
 80087e0:	20008988 	.word	0x20008988

080087e4 <mpu9255_init>:

void mpu9255_init(uint32_t readPeriod) {
 80087e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80087e6:	b087      	sub	sp, #28
 80087e8:	4607      	mov	r7, r0
	spi1_init();
 80087ea:	f002 ff65 	bl	800b6b8 <spi1_init>
 80087ee:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
	clearChipSelect();
	uint8_t whoami;
	mpu9255_read(0, 0x75, 1, &whoami);
	delayTimer.mode = APP_TIMER_MODE_CONTINUOUS;
 80087f2:	4c2f      	ldr	r4, [pc, #188]	; (80088b0 <mpu9255_init+0xcc>)
 80087f4:	f44f 7280 	mov.w	r2, #256	; 0x100
	mpu9255_read(0, 0x75, 1, &whoami);
 80087f8:	2175      	movs	r1, #117	; 0x75
 80087fa:	619a      	str	r2, [r3, #24]
 80087fc:	2000      	movs	r0, #0
 80087fe:	2201      	movs	r2, #1
 8008800:	f10d 0307 	add.w	r3, sp, #7
 8008804:	f7ff ff88 	bl	8008718 <mpu9255_read>
	delayTimer.mode = APP_TIMER_MODE_CONTINUOUS;
 8008808:	2500      	movs	r5, #0
	delayTimer.alarm = 1; // 1ms
	delayTimer.timerAlarmCallback = delaytimer_event_handler;
 800880a:	4b2a      	ldr	r3, [pc, #168]	; (80088b4 <mpu9255_init+0xd0>)
 800880c:	6123      	str	r3, [r4, #16]
	delayTimer.alarm = 1; // 1ms
 800880e:	2601      	movs	r6, #1
	systick_app_timer_channel_create(&delayTimer);
 8008810:	4620      	mov	r0, r4
	delayTimer.mode = APP_TIMER_MODE_CONTINUOUS;
 8008812:	7225      	strb	r5, [r4, #8]
	delayTimer.alarm = 1; // 1ms
 8008814:	60e6      	str	r6, [r4, #12]
	systick_app_timer_channel_create(&delayTimer);
 8008816:	f7fa f861 	bl	80028dc <systick_app_timer_channel_create>
	systick_app_timer_channel_start(delayTimer.channel);
 800881a:	7820      	ldrb	r0, [r4, #0]

	readTimer.mode = APP_TIMER_MODE_CONTINUOUS;
 800881c:	4c26      	ldr	r4, [pc, #152]	; (80088b8 <mpu9255_init+0xd4>)
	systick_app_timer_channel_start(delayTimer.channel);
 800881e:	f7fa f847 	bl	80028b0 <systick_app_timer_channel_start>
	readTimer.alarm = readPeriod; // 1ms
	readTimer.timerAlarmCallback = readTimer_event_handler;
 8008822:	4b26      	ldr	r3, [pc, #152]	; (80088bc <mpu9255_init+0xd8>)
 8008824:	6123      	str	r3, [r4, #16]
	systick_app_timer_channel_create(&readTimer);
 8008826:	4620      	mov	r0, r4
	readTimer.mode = APP_TIMER_MODE_CONTINUOUS;
 8008828:	7225      	strb	r5, [r4, #8]
	readTimer.alarm = readPeriod; // 1ms
 800882a:	60e7      	str	r7, [r4, #12]
	systick_app_timer_channel_create(&readTimer);
 800882c:	f7fa f856 	bl	80028dc <systick_app_timer_channel_create>
	// don't start this one until after the dmp is initialized

	// reset internal data
	memset(&dmpData, 0, sizeof(dmpData));
 8008830:	4629      	mov	r1, r5
 8008832:	f44f 5210 	mov.w	r2, #9216	; 0x2400
 8008836:	4822      	ldr	r0, [pc, #136]	; (80088c0 <mpu9255_init+0xdc>)
 8008838:	f004 f92a 	bl	800ca90 <memset>

	// First init the MPU chip
	struct int_param_s int_param;
	mpu_init(&int_param);
 800883c:	a802      	add	r0, sp, #8
 800883e:	f7fb fc49 	bl	80040d4 <mpu_init>
	mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 8008842:	2078      	movs	r0, #120	; 0x78
 8008844:	f7fb fbaa 	bl	8003f9c <mpu_set_sensors>

	// load dmp and turn on
	dmp_load_motion_driver_firmware();
 8008848:	f7fb fe96 	bl	8004578 <dmp_load_motion_driver_firmware>
	const signed char orientation[9] = {-1, 0, 0,
 800884c:	4a1d      	ldr	r2, [pc, #116]	; (80088c4 <mpu9255_init+0xe0>)
 800884e:	6851      	ldr	r1, [r2, #4]
 8008850:	6810      	ldr	r0, [r2, #0]
 8008852:	7a12      	ldrb	r2, [r2, #8]
 8008854:	ab03      	add	r3, sp, #12
 8008856:	c303      	stmia	r3!, {r0, r1}
    scalar = inv_row_2_scale(mtx);
 8008858:	a803      	add	r0, sp, #12
	const signed char orientation[9] = {-1, 0, 0,
 800885a:	701a      	strb	r2, [r3, #0]
    scalar = inv_row_2_scale(mtx);
 800885c:	f7ff ff12 	bl	8008684 <inv_row_2_scale>
 8008860:	4602      	mov	r2, r0
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 8008862:	f10d 000f 	add.w	r0, sp, #15
 8008866:	f7ff ff0d 	bl	8008684 <inv_row_2_scale>
 800886a:	4601      	mov	r1, r0
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 800886c:	f10d 0012 	add.w	r0, sp, #18
 8008870:	f7ff ff08 	bl	8008684 <inv_row_2_scale>
 8008874:	0180      	lsls	r0, r0, #6
 8008876:	ea40 00c1 	orr.w	r0, r0, r1, lsl #3
 800887a:	4310      	orrs	r0, r2
							0, -1, 0,
							0, 0, 1};

	dmp_set_orientation( inv_orientation_matrix_to_scalar(orientation));
 800887c:	b280      	uxth	r0, r0
 800887e:	f7fb fe85 	bl	800458c <dmp_set_orientation>
	dmp_register_tap_cb(tap_cb);
 8008882:	4811      	ldr	r0, [pc, #68]	; (80088c8 <mpu9255_init+0xe4>)
 8008884:	f7fc fa7e 	bl	8004d84 <dmp_register_tap_cb>
	dmp_register_android_orient_cb(android_orient_cb);
 8008888:	4810      	ldr	r0, [pc, #64]	; (80088cc <mpu9255_init+0xe8>)
 800888a:	f7fc fa81 	bl	8004d90 <dmp_register_android_orient_cb>
	/*
	 *  * There is a known issue in which if you do not enable DMP_FEATURE_TAP
     * then the interrupts will be at 200Hz even if fifo rate
     * is set at a different rate. To avoid this issue include the DMP_FEATURE_TAP
	 */
	dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT | DMP_FEATURE_SEND_RAW_ACCEL | DMP_FEATURE_SEND_RAW_GYRO);
 800888e:	20d0      	movs	r0, #208	; 0xd0
 8008890:	f7fc f8e6 	bl	8004a60 <dmp_enable_feature>

	dmp_set_fifo_rate(100);
 8008894:	2064      	movs	r0, #100	; 0x64
 8008896:	f7fb ff07 	bl	80046a8 <dmp_set_fifo_rate>
	mpu_set_dmp_state(1);
 800889a:	4630      	mov	r0, r6
 800889c:	f7fb fe1c 	bl	80044d8 <mpu_set_dmp_state>
	mpu_reset_fifo();
 80088a0:	f7fb f82e 	bl	8003900 <mpu_reset_fifo>
	systick_app_timer_channel_start(readTimer.channel);
 80088a4:	7820      	ldrb	r0, [r4, #0]
 80088a6:	f7fa f803 	bl	80028b0 <systick_app_timer_channel_start>
}
 80088aa:	b007      	add	sp, #28
 80088ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088ae:	bf00      	nop
 80088b0:	20000570 	.word	0x20000570
 80088b4:	08008665 	.word	0x08008665
 80088b8:	2000058c 	.word	0x2000058c
 80088bc:	08008655 	.word	0x08008655
 80088c0:	20008988 	.word	0x20008988
 80088c4:	0800e2bc 	.word	0x0800e2bc
 80088c8:	08008663 	.word	0x08008663
 80088cc:	08008661 	.word	0x08008661

080088d0 <mcp25625_reset>:
  WRITE_REG(GPIOx->BRR, PinMask);
 80088d0:	4b0b      	ldr	r3, [pc, #44]	; (8008900 <mcp25625_reset+0x30>)
 80088d2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80088d6:	629a      	str	r2, [r3, #40]	; 0x28
 80088d8:	4a0a      	ldr	r2, [pc, #40]	; (8008904 <mcp25625_reset+0x34>)
 80088da:	21c0      	movs	r1, #192	; 0xc0
 80088dc:	7311      	strb	r1, [r2, #12]
	setChipSelect();
	LL_SPI_TransmitData8(SPI2, CMD_RESET);
	//while (!(SPI2->SR & SPI_SR_RXNE)) {} ;
	// wait for completion

	while ((SPI2->SR & SPI_SR_BSY)) {	}; 	// no longer busy
 80088de:	6891      	ldr	r1, [r2, #8]
 80088e0:	0609      	lsls	r1, r1, #24
 80088e2:	d4fc      	bmi.n	80088de <mcp25625_reset+0xe>
  WRITE_REG(GPIOx->BSRR, PinMask);
 80088e4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80088e8:	619a      	str	r2, [r3, #24]
	clearChipSelect();

	// clear receive fifo
	while ((SPI2->SR & SPI_SR_FRLVL)) {
 80088ea:	4b06      	ldr	r3, [pc, #24]	; (8008904 <mcp25625_reset+0x34>)
 80088ec:	689a      	ldr	r2, [r3, #8]
 80088ee:	f412 6fc0 	tst.w	r2, #1536	; 0x600
 80088f2:	d102      	bne.n	80088fa <mcp25625_reset+0x2a>
		uint8_t dummy = SPI2->DR; 			// clear rx fifo from the receives.
		(void)dummy;						// suppress unused variable warning
	};

	// reset requires a delay of 128 OSC1 clock cycles. That equals 12.8us.
	delay_us(50);
 80088f4:	2032      	movs	r0, #50	; 0x32
 80088f6:	f003 b8c3 	b.w	800ba80 <delay_us>
		uint8_t dummy = SPI2->DR; 			// clear rx fifo from the receives.
 80088fa:	68da      	ldr	r2, [r3, #12]
 80088fc:	e7f6      	b.n	80088ec <mcp25625_reset+0x1c>
 80088fe:	bf00      	nop
 8008900:	48000400 	.word	0x48000400
 8008904:	40003800 	.word	0x40003800

08008908 <mcp25625_writeRegister>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8008908:	4b0d      	ldr	r3, [pc, #52]	; (8008940 <mcp25625_writeRegister+0x38>)
 800890a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800890e:	629a      	str	r2, [r3, #40]	; 0x28
 8008910:	4b0c      	ldr	r3, [pc, #48]	; (8008944 <mcp25625_writeRegister+0x3c>)
 8008912:	2202      	movs	r2, #2
 8008914:	731a      	strb	r2, [r3, #12]
 8008916:	7318      	strb	r0, [r3, #12]
 8008918:	7319      	strb	r1, [r3, #12]
	LL_SPI_TransmitData8(SPI2, CMD_WRITE);
	LL_SPI_TransmitData8(SPI2, reg);
	LL_SPI_TransmitData8(SPI2, value);

	// wait for completion
	while ((SPI2->SR & SPI_SR_FTLVL)) {	}; 	//transmit fifo empty?
 800891a:	689a      	ldr	r2, [r3, #8]
 800891c:	f412 5fc0 	tst.w	r2, #6144	; 0x1800
 8008920:	d1fb      	bne.n	800891a <mcp25625_writeRegister+0x12>
	while ((SPI2->SR & SPI_SR_BSY)) {	}; 	// no longer busy
 8008922:	689a      	ldr	r2, [r3, #8]
 8008924:	0612      	lsls	r2, r2, #24
 8008926:	d4fc      	bmi.n	8008922 <mcp25625_writeRegister+0x1a>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8008928:	4b05      	ldr	r3, [pc, #20]	; (8008940 <mcp25625_writeRegister+0x38>)
 800892a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800892e:	619a      	str	r2, [r3, #24]
	clearChipSelect();

	// clear receive fifo
	while ((SPI2->SR & SPI_SR_FRLVL)) {
 8008930:	4b04      	ldr	r3, [pc, #16]	; (8008944 <mcp25625_writeRegister+0x3c>)
 8008932:	689a      	ldr	r2, [r3, #8]
 8008934:	f412 6fc0 	tst.w	r2, #1536	; 0x600
 8008938:	d100      	bne.n	800893c <mcp25625_writeRegister+0x34>
		uint8_t dummy = SPI2->DR; 			// clear rx fifo from the receives.
		(void)dummy;						// suppress unused variable warning
	};


}
 800893a:	4770      	bx	lr
		uint8_t dummy = SPI2->DR; 			// clear rx fifo from the receives.
 800893c:	68da      	ldr	r2, [r3, #12]
 800893e:	e7f8      	b.n	8008932 <mcp25625_writeRegister+0x2a>
 8008940:	48000400 	.word	0x48000400
 8008944:	40003800 	.word	0x40003800

08008948 <mcp25625_readRegister>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8008948:	4b0c      	ldr	r3, [pc, #48]	; (800897c <mcp25625_readRegister+0x34>)
 800894a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800894e:	629a      	str	r2, [r3, #40]	; 0x28
 8008950:	4b0b      	ldr	r3, [pc, #44]	; (8008980 <mcp25625_readRegister+0x38>)
 8008952:	2203      	movs	r2, #3
 8008954:	731a      	strb	r2, [r3, #12]
 8008956:	2200      	movs	r2, #0
 8008958:	7318      	strb	r0, [r3, #12]
 800895a:	731a      	strb	r2, [r3, #12]
	LL_SPI_TransmitData8(SPI2, CMD_READ);
	LL_SPI_TransmitData8(SPI2, reg);
	LL_SPI_TransmitData8(SPI2, 0x00); 		// dummy value to transfer the response

	// wait for completion
	while ((SPI2->SR & SPI_SR_FTLVL)) {	}; 	//transmit fifo empty?
 800895c:	689a      	ldr	r2, [r3, #8]
 800895e:	f412 5fc0 	tst.w	r2, #6144	; 0x1800
 8008962:	d1fb      	bne.n	800895c <mcp25625_readRegister+0x14>
	while ((SPI2->SR & SPI_SR_BSY)) {	}; 	// no longer busy
 8008964:	689a      	ldr	r2, [r3, #8]
 8008966:	0612      	lsls	r2, r2, #24
 8008968:	d4fc      	bmi.n	8008964 <mcp25625_readRegister+0x1c>
	uint8_t dummy = SPI2->DR; 				// first byte is from cmd transfer
 800896a:	68da      	ldr	r2, [r3, #12]
	dummy = SPI2->DR;						// second byte is from address
 800896c:	68da      	ldr	r2, [r3, #12]
	result = SPI2->DR;						// actual result value
 800896e:	68d8      	ldr	r0, [r3, #12]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8008970:	4b02      	ldr	r3, [pc, #8]	; (800897c <mcp25625_readRegister+0x34>)
 8008972:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008976:	619a      	str	r2, [r3, #24]

	clearChipSelect();

	(void)dummy;						// suppress unused variable warning
	return result;
}
 8008978:	b2c0      	uxtb	r0, r0
 800897a:	4770      	bx	lr
 800897c:	48000400 	.word	0x48000400
 8008980:	40003800 	.word	0x40003800

08008984 <mcp25625_loadTXB>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8008984:	4b12      	ldr	r3, [pc, #72]	; (80089d0 <mcp25625_loadTXB+0x4c>)

void mcp25625_loadTXB(uint8_t reg, uint8_t length, uint8_t * data) {
 8008986:	b510      	push	{r4, lr}
 8008988:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 800898c:	629c      	str	r4, [r3, #40]	; 0x28
 800898e:	4b11      	ldr	r3, [pc, #68]	; (80089d4 <mcp25625_loadTXB+0x50>)

	setChipSelect();

	LL_SPI_TransmitData8(SPI2, reg);
	for ( uint8_t i = 0; i < length; i++) {
 8008990:	4614      	mov	r4, r2
 8008992:	7318      	strb	r0, [r3, #12]
 8008994:	1aa0      	subs	r0, r4, r2
 8008996:	b2c0      	uxtb	r0, r0
 8008998:	4281      	cmp	r1, r0
 800899a:	d810      	bhi.n	80089be <mcp25625_loadTXB+0x3a>
		while (!(SPI2->SR & SPI_SR_TXE)) {};
		LL_SPI_TransmitData8(SPI2, data[i]);
	}

	// wait for completion
	while ((SPI2->SR & SPI_SR_FTLVL)) {	}; 	//transmit fifo empty?
 800899c:	689a      	ldr	r2, [r3, #8]
 800899e:	f412 5fc0 	tst.w	r2, #6144	; 0x1800
 80089a2:	d1fb      	bne.n	800899c <mcp25625_loadTXB+0x18>
	while ((SPI2->SR & SPI_SR_BSY)) {	}; 	// no longer busy
 80089a4:	689a      	ldr	r2, [r3, #8]
 80089a6:	0612      	lsls	r2, r2, #24
 80089a8:	d4fc      	bmi.n	80089a4 <mcp25625_loadTXB+0x20>
  WRITE_REG(GPIOx->BSRR, PinMask);
 80089aa:	4b09      	ldr	r3, [pc, #36]	; (80089d0 <mcp25625_loadTXB+0x4c>)
 80089ac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80089b0:	619a      	str	r2, [r3, #24]
	clearChipSelect();

	// clear receive fifo
	while ((SPI2->SR & SPI_SR_FRLVL)) {
 80089b2:	4b08      	ldr	r3, [pc, #32]	; (80089d4 <mcp25625_loadTXB+0x50>)
 80089b4:	689a      	ldr	r2, [r3, #8]
 80089b6:	f412 6fc0 	tst.w	r2, #1536	; 0x600
 80089ba:	d107      	bne.n	80089cc <mcp25625_loadTXB+0x48>
		(void)dummy;						// suppress unused variable warning
	};



}
 80089bc:	bd10      	pop	{r4, pc}
		while (!(SPI2->SR & SPI_SR_TXE)) {};
 80089be:	6898      	ldr	r0, [r3, #8]
 80089c0:	0780      	lsls	r0, r0, #30
 80089c2:	d5fc      	bpl.n	80089be <mcp25625_loadTXB+0x3a>
		LL_SPI_TransmitData8(SPI2, data[i]);
 80089c4:	f814 0b01 	ldrb.w	r0, [r4], #1
 80089c8:	7318      	strb	r0, [r3, #12]
 80089ca:	e7e3      	b.n	8008994 <mcp25625_loadTXB+0x10>
		uint8_t dummy = SPI2->DR; 			// clear rx fifo from the receives.
 80089cc:	68da      	ldr	r2, [r3, #12]
 80089ce:	e7f1      	b.n	80089b4 <mcp25625_loadTXB+0x30>
 80089d0:	48000400 	.word	0x48000400
 80089d4:	40003800 	.word	0x40003800

080089d8 <mcp25625_sendCAN>:

/*
 * This must respect the TXB Control registers. Read it first!
 * By default, higher number buffer registers have higher priority.
 */
void mcp25625_sendCAN(txbuff_t * buffer) {
 80089d8:	4601      	mov	r1, r0
 80089da:	b508      	push	{r3, lr}
	return (txb_ctrl_t)mcp25625_readRegister(TXB2CTRL);
 80089dc:	2050      	movs	r0, #80	; 0x50
 80089de:	f7ff ffb3 	bl	8008948 <mcp25625_readRegister>

	txb_ctrl_t txb;

	txb = getTXB2CTRL();
	// check if already sending
	if (!txb.bits.TXREQ) {
 80089e2:	06c0      	lsls	r0, r0, #27
 80089e4:	d40a      	bmi.n	80089fc <mcp25625_sendCAN+0x24>
	mcp25625_loadTXB((CMD_LOAD_TX_BUFFER_BASE | TXB2_SIDH), 13, data);
 80089e6:	460a      	mov	r2, r1
 80089e8:	2044      	movs	r0, #68	; 0x44
 80089ea:	210d      	movs	r1, #13
 80089ec:	f7ff ffca 	bl	8008984 <mcp25625_loadTXB>
	mcp25625_writeRegister(TXB2CTRL, TXBCTRL_TXREQ);
 80089f0:	210b      	movs	r1, #11
 80089f2:	2050      	movs	r0, #80	; 0x50
		// not sending, can load txb buffer
		loadTXB0(buffer->bytes);
		setTXREQ0();
		return; // once tx buffer is loaded, return
	}
}
 80089f4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	mcp25625_writeRegister(TXB0CTRL, TXBCTRL_TXREQ);
 80089f8:	f7ff bf86 	b.w	8008908 <mcp25625_writeRegister>
	return (txb_ctrl_t)mcp25625_readRegister(TXB1CTRL);
 80089fc:	2040      	movs	r0, #64	; 0x40
 80089fe:	f7ff ffa3 	bl	8008948 <mcp25625_readRegister>
	if (!txb.bits.TXREQ) {
 8008a02:	06c2      	lsls	r2, r0, #27
 8008a04:	d407      	bmi.n	8008a16 <mcp25625_sendCAN+0x3e>
	mcp25625_loadTXB((CMD_LOAD_TX_BUFFER_BASE | TXB1_SIDH), 13, data);
 8008a06:	460a      	mov	r2, r1
 8008a08:	2042      	movs	r0, #66	; 0x42
 8008a0a:	210d      	movs	r1, #13
 8008a0c:	f7ff ffba 	bl	8008984 <mcp25625_loadTXB>
	mcp25625_writeRegister(TXB1CTRL, TXBCTRL_TXREQ);
 8008a10:	210b      	movs	r1, #11
 8008a12:	2040      	movs	r0, #64	; 0x40
 8008a14:	e7ee      	b.n	80089f4 <mcp25625_sendCAN+0x1c>
	return (txb_ctrl_t)mcp25625_readRegister(TXB0CTRL);
 8008a16:	2030      	movs	r0, #48	; 0x30
 8008a18:	f7ff ff96 	bl	8008948 <mcp25625_readRegister>
	if (!txb.bits.TXREQ) {
 8008a1c:	06c3      	lsls	r3, r0, #27
 8008a1e:	d407      	bmi.n	8008a30 <mcp25625_sendCAN+0x58>
	mcp25625_loadTXB((CMD_LOAD_TX_BUFFER_BASE | TXB0_SIDH), 13, data);
 8008a20:	460a      	mov	r2, r1
 8008a22:	2040      	movs	r0, #64	; 0x40
 8008a24:	210d      	movs	r1, #13
 8008a26:	f7ff ffad 	bl	8008984 <mcp25625_loadTXB>
	mcp25625_writeRegister(TXB0CTRL, TXBCTRL_TXREQ);
 8008a2a:	210b      	movs	r1, #11
 8008a2c:	2030      	movs	r0, #48	; 0x30
 8008a2e:	e7e1      	b.n	80089f4 <mcp25625_sendCAN+0x1c>
 8008a30:	bd08      	pop	{r3, pc}

08008a32 <CAN_transmit>:

/*
 * callable entry function
 * IN: ID, length of message, pointer to message
 */
void CAN_transmit(uint16_t CAN_ID, uint8_t length, uint8_t * message) {
 8008a32:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8008a34:	4604      	mov	r4, r0
 8008a36:	460d      	mov	r5, r1
 8008a38:	4616      	mov	r6, r2
	txbuff_t t;
	memset(&t, 0, sizeof(t));
 8008a3a:	2100      	movs	r1, #0
 8008a3c:	220d      	movs	r2, #13
 8008a3e:	4668      	mov	r0, sp
 8008a40:	f004 f826 	bl	800ca90 <memset>

	t.txb.SIDH = CAN_ID >> 3;
 8008a44:	08e3      	lsrs	r3, r4, #3
	t.txb.SIDL.value = (CAN_ID & 0x07) << 5;
 8008a46:	0164      	lsls	r4, r4, #5
	t.txb.SIDH = CAN_ID >> 3;
 8008a48:	f88d 3000 	strb.w	r3, [sp]
	t.txb.SIDL.value = (CAN_ID & 0x07) << 5;
 8008a4c:	f88d 4001 	strb.w	r4, [sp, #1]
	t.txb.DLC.value = length;
 8008a50:	f88d 5004 	strb.w	r5, [sp, #4]
	for (uint8_t i = 0; i < length; i++) {
 8008a54:	2300      	movs	r3, #0
 8008a56:	b2da      	uxtb	r2, r3
 8008a58:	4295      	cmp	r5, r2
 8008a5a:	d804      	bhi.n	8008a66 <CAN_transmit+0x34>
		t.txb.data[i] = message[i];
	}

	mcp25625_sendCAN(&t);
 8008a5c:	4668      	mov	r0, sp
 8008a5e:	f7ff ffbb 	bl	80089d8 <mcp25625_sendCAN>
}
 8008a62:	b004      	add	sp, #16
 8008a64:	bd70      	pop	{r4, r5, r6, pc}
		t.txb.data[i] = message[i];
 8008a66:	eb0d 0203 	add.w	r2, sp, r3
 8008a6a:	5cf1      	ldrb	r1, [r6, r3]
 8008a6c:	7151      	strb	r1, [r2, #5]
 8008a6e:	3301      	adds	r3, #1
 8008a70:	e7f1      	b.n	8008a56 <CAN_transmit+0x24>
	...

08008a74 <mcp25625_init>:

void mcp25625_init(void) {
 8008a74:	b508      	push	{r3, lr}
	memset(&can_tranceiver, 0, sizeof(can_tranceiver));
 8008a76:	f240 2276 	movw	r2, #630	; 0x276
 8008a7a:	2100      	movs	r1, #0
 8008a7c:	4806      	ldr	r0, [pc, #24]	; (8008a98 <mcp25625_init+0x24>)
 8008a7e:	f004 f807 	bl	800ca90 <memset>
	spi2_init();
 8008a82:	f002 fe91 	bl	800b7a8 <spi2_init>
 8008a86:	4b05      	ldr	r3, [pc, #20]	; (8008a9c <mcp25625_init+0x28>)
 8008a88:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008a8c:	619a      	str	r2, [r3, #24]
	clearChipSelect();
	mcp25625_reset();

}
 8008a8e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	mcp25625_reset();
 8008a92:	f7ff bf1d 	b.w	80088d0 <mcp25625_reset>
 8008a96:	bf00      	nop
 8008a98:	200005a5 	.word	0x200005a5
 8008a9c:	48000400 	.word	0x48000400

08008aa0 <CAN_configure>:

void CAN_configure() {
 8008aa0:	b508      	push	{r3, lr}
	c1.value = 0xC0;
	c2.value = 0x89;
	c3.value = 0x04;
	canctrl.value = 0x08;

	mcp25625_init();
 8008aa2:	f7ff ffe7 	bl	8008a74 <mcp25625_init>

	mcp25625_writeRegister(CNF1, c1.value);
 8008aa6:	21c0      	movs	r1, #192	; 0xc0
 8008aa8:	202a      	movs	r0, #42	; 0x2a
 8008aaa:	f7ff ff2d 	bl	8008908 <mcp25625_writeRegister>
	mcp25625_writeRegister(CNF2, c2.value);
 8008aae:	2189      	movs	r1, #137	; 0x89
 8008ab0:	2029      	movs	r0, #41	; 0x29
 8008ab2:	f7ff ff29 	bl	8008908 <mcp25625_writeRegister>
	mcp25625_writeRegister(CNF3, c3.value);
 8008ab6:	2104      	movs	r1, #4
 8008ab8:	2028      	movs	r0, #40	; 0x28
 8008aba:	f7ff ff25 	bl	8008908 <mcp25625_writeRegister>
	mcp25625_writeRegister(CANCTRL, canctrl.value);
 8008abe:	2108      	movs	r1, #8
 8008ac0:	200f      	movs	r0, #15

}
 8008ac2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	mcp25625_writeRegister(CANCTRL, canctrl.value);
 8008ac6:	f7ff bf1f 	b.w	8008908 <mcp25625_writeRegister>
	...

08008acc <Reboot_Handler>:
    .section	.text.Reboot_Handler
	//.weak	Reboot_Handler
	.type	Reboot_Handler, %function
Reboot_Handler:

               	LDR     R0, =0x40021060 // RCC_APB2ENR Address 0x40021000 (Base)+60 (offset)
 8008acc:	4805      	ldr	r0, [pc, #20]	; (8008ae4 <Reboot_Handler+0x18>)
                LDR     R1, =0x00000001 // ENABLE SYSCFG CLOCK
 8008ace:	2101      	movs	r1, #1
                STR     R1, [R0, #0]
 8008ad0:	6001      	str	r1, [r0, #0]
                LDR     R0, =0x40010000 // SYSCFG_MEMRMP
 8008ad2:	4805      	ldr	r0, [pc, #20]	; (8008ae8 <Reboot_Handler+0x1c>)
                LDR     R1, =0x00000001 // MAP ROM AT ZERO
 8008ad4:	2101      	movs	r1, #1
                STR     R1, [R0, #0]
 8008ad6:	6001      	str	r1, [r0, #0]
                LDR     R0, =0x1FFF0000 // ROM BASE of L1
 8008ad8:	4804      	ldr	r0, [pc, #16]	; (8008aec <Reboot_Handler+0x20>)
                LDR     SP,[R0, #0]     // SP @ +0
 8008ada:	f8d0 d000 	ldr.w	sp, [r0]
                LDR     R0,[R0, #4]    //  PC @ +4
 8008ade:	6840      	ldr	r0, [r0, #4]
                BX      R0
 8008ae0:	4700      	bx	r0
 8008ae2:	0000      	.short	0x0000
               	LDR     R0, =0x40021060 // RCC_APB2ENR Address 0x40021000 (Base)+60 (offset)
 8008ae4:	40021060 	.word	0x40021060
                LDR     R0, =0x40010000 // SYSCFG_MEMRMP
 8008ae8:	40010000 	.word	0x40010000
                LDR     R0, =0x1FFF0000 // ROM BASE of L1
 8008aec:	1fff0000 	.word	0x1fff0000

08008af0 <Reset_Handler>:
    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:

                LDR     R0, =0x20017FF0  // End Address of SRAM1 (STM32L4) --Bootloader_Ram_Key_Address
 8008af0:	4811      	ldr	r0, [pc, #68]	; (8008b38 <LoopForever+0x4>)
                LDR     R1, =0xDEADBEEF  // Bootloader_Key_Value
 8008af2:	4912      	ldr	r1, [pc, #72]	; (8008b3c <LoopForever+0x8>)
                LDR     R2, [R0, #0]
 8008af4:	6802      	ldr	r2, [r0, #0]
                STR     R0, [R0, #0]     // Invalidate Bootloader_Key_Value
 8008af6:	6000      	str	r0, [r0, #0]
                // zero data at Bootloader_Ram_Key_Address to avoid looping in DFU Mode

                CMP     R2, R1
 8008af8:	428a      	cmp	r2, r1
                BEQ     Reboot_Handler    // Jump to DfuModeEntry Lable if Bootloader_Key_Value matches
 8008afa:	f43f afe7 	beq.w	8008acc <Reboot_Handler>

                // Conitnue without entering DFU Mode


  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008afe:	f8df d040 	ldr.w	sp, [pc, #64]	; 8008b40 <LoopForever+0xc>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8008b02:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8008b04:	e003      	b.n	8008b0e <LoopCopyDataInit>

08008b06 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8008b06:	4b0f      	ldr	r3, [pc, #60]	; (8008b44 <LoopForever+0x10>)
	ldr	r3, [r3, r1]
 8008b08:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8008b0a:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8008b0c:	3104      	adds	r1, #4

08008b0e <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8008b0e:	480e      	ldr	r0, [pc, #56]	; (8008b48 <LoopForever+0x14>)
	ldr	r3, =_edata
 8008b10:	4b0e      	ldr	r3, [pc, #56]	; (8008b4c <LoopForever+0x18>)
	adds	r2, r0, r1
 8008b12:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8008b14:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8008b16:	d3f6      	bcc.n	8008b06 <CopyDataInit>
	ldr	r2, =_sbss
 8008b18:	4a0d      	ldr	r2, [pc, #52]	; (8008b50 <LoopForever+0x1c>)
	b	LoopFillZerobss
 8008b1a:	e002      	b.n	8008b22 <LoopFillZerobss>

08008b1c <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8008b1c:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8008b1e:	f842 3b04 	str.w	r3, [r2], #4

08008b22 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8008b22:	4b0c      	ldr	r3, [pc, #48]	; (8008b54 <LoopForever+0x20>)
	cmp	r2, r3
 8008b24:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8008b26:	d3f9      	bcc.n	8008b1c <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8008b28:	f002 ff6e 	bl	800ba08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008b2c:	f003 ff62 	bl	800c9f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008b30:	f000 ff48 	bl	80099c4 <main>

08008b34 <LoopForever>:

LoopForever:
    b LoopForever
 8008b34:	e7fe      	b.n	8008b34 <LoopForever>
 8008b36:	0000      	.short	0x0000
                LDR     R0, =0x20017FF0  // End Address of SRAM1 (STM32L4) --Bootloader_Ram_Key_Address
 8008b38:	20017ff0 	.word	0x20017ff0
                LDR     R1, =0xDEADBEEF  // Bootloader_Key_Value
 8008b3c:	deadbeef 	.word	0xdeadbeef
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008b40:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8008b44:	0800f488 	.word	0x0800f488
	ldr	r0, =_sdata
 8008b48:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8008b4c:	200004bc 	.word	0x200004bc
	ldr	r2, =_sbss
 8008b50:	200004c0 	.word	0x200004c0
	ldr	r3, = _ebss
 8008b54:	2000d504 	.word	0x2000d504

08008b58 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008b58:	e7fe      	b.n	8008b58 <ADC1_2_IRQHandler>

08008b5a <EPOS4_data_framer>:
#include "EPOS4.h"
#include "time_functions.h"


//This is useful for later adding in functionality. Should work for any Client to Server SDO
void EPOS4_data_framer(uint8_t * data, uint16_t object, uint8_t subindex, uint32_t value){
 8008b5a:	b510      	push	{r4, lr}
    data[0] = 0x22; //[Byte 0] legend Table 5-43 page 5-55 Application Notes
    data[1] = (0x00 | object); //Index LowByte
    data[2] = (0x00 | (object >> 8)); //Index HighByte
    data[3] = subindex; //subindex
 8008b5c:	70c2      	strb	r2, [r0, #3]
    data[4] = (0x00 | value); //SDO Byte 0
    data[5] = (0x00 | (value >> 8)); //SDO Byte 1
 8008b5e:	0a1a      	lsrs	r2, r3, #8
    data[0] = 0x22; //[Byte 0] legend Table 5-43 page 5-55 Application Notes
 8008b60:	2422      	movs	r4, #34	; 0x22
    data[1] = (0x00 | object); //Index LowByte
 8008b62:	7041      	strb	r1, [r0, #1]
    data[4] = (0x00 | value); //SDO Byte 0
 8008b64:	7103      	strb	r3, [r0, #4]
    data[2] = (0x00 | (object >> 8)); //Index HighByte
 8008b66:	0a09      	lsrs	r1, r1, #8
    data[5] = (0x00 | (value >> 8)); //SDO Byte 1
 8008b68:	7142      	strb	r2, [r0, #5]
    data[6] = (0x00 | (value >> 16)); //SDO Byte 2
 8008b6a:	0c1a      	lsrs	r2, r3, #16
    data[7] = (0x00 | (value >> 24)); //SDO Byte 3
 8008b6c:	0e1b      	lsrs	r3, r3, #24
    data[0] = 0x22; //[Byte 0] legend Table 5-43 page 5-55 Application Notes
 8008b6e:	7004      	strb	r4, [r0, #0]
    data[2] = (0x00 | (object >> 8)); //Index HighByte
 8008b70:	7081      	strb	r1, [r0, #2]
    data[6] = (0x00 | (value >> 16)); //SDO Byte 2
 8008b72:	7182      	strb	r2, [r0, #6]
    data[7] = (0x00 | (value >> 24)); //SDO Byte 3
 8008b74:	71c3      	strb	r3, [r0, #7]
 8008b76:	bd10      	pop	{r4, pc}

08008b78 <EPOS4_set_operation_mode>:
}

void EPOS4_set_operation_mode(uint16_t CAN_ID, uint32_t mode){
 8008b78:	b513      	push	{r0, r1, r4, lr}
    uint8_t data[8];
//    uint16_t object = 0x6060;
//    uint8_t subindex = 0x00;

    EPOS4_data_framer(data, 0x6060 , 0, mode);
 8008b7a:	460b      	mov	r3, r1
void EPOS4_set_operation_mode(uint16_t CAN_ID, uint32_t mode){
 8008b7c:	4604      	mov	r4, r0
    EPOS4_data_framer(data, 0x6060 , 0, mode);
 8008b7e:	2200      	movs	r2, #0
 8008b80:	4668      	mov	r0, sp
 8008b82:	f246 0160 	movw	r1, #24672	; 0x6060
 8008b86:	f7ff ffe8 	bl	8008b5a <EPOS4_data_framer>

    CAN_transmit(CAN_ID, 8, data);
 8008b8a:	466a      	mov	r2, sp
 8008b8c:	2108      	movs	r1, #8
 8008b8e:	4620      	mov	r0, r4
 8008b90:	f7ff ff4f 	bl	8008a32 <CAN_transmit>
    delay_us(10000);
 8008b94:	f242 7010 	movw	r0, #10000	; 0x2710
 8008b98:	f002 ff72 	bl	800ba80 <delay_us>
}
 8008b9c:	b002      	add	sp, #8
 8008b9e:	bd10      	pop	{r4, pc}

08008ba0 <EPOS4_PVM_start>:

    CAN_transmit(CAN_ID, 8, data);
    delay_us(10000);
}

void EPOS4_PVM_start(uint16_t CAN_ID){
 8008ba0:	b507      	push	{r0, r1, r2, lr}
    data[0] = 0x22; //[Byte 0] legend Table 5-43 page 5-55 Application Notes
 8008ba2:	2322      	movs	r3, #34	; 0x22
 8008ba4:	f88d 3000 	strb.w	r3, [sp]
    data[1] = (0x00 | object); //Index LowByte
 8008ba8:	2340      	movs	r3, #64	; 0x40
 8008baa:	f88d 3001 	strb.w	r3, [sp, #1]
    data[4] = (0x00 | value); //SDO Byte 0
 8008bae:	220f      	movs	r2, #15
    data[2] = (0x00 | (object >> 8)); //Index HighByte
 8008bb0:	2360      	movs	r3, #96	; 0x60
 8008bb2:	f88d 3002 	strb.w	r3, [sp, #2]
    data[4] = (0x00 | value); //SDO Byte 0
 8008bb6:	f88d 2004 	strb.w	r2, [sp, #4]
    data[3] = subindex; //subindex
 8008bba:	2300      	movs	r3, #0
//    int subindex = 0x00;
//    int value = 0x000F;

    EPOS4_data_framer(data, 0x6040, 0x00, 0x0F);

    CAN_transmit(CAN_ID, 8, data);
 8008bbc:	466a      	mov	r2, sp
 8008bbe:	2108      	movs	r1, #8
    data[3] = subindex; //subindex
 8008bc0:	f88d 3003 	strb.w	r3, [sp, #3]
    data[5] = (0x00 | (value >> 8)); //SDO Byte 1
 8008bc4:	f88d 3005 	strb.w	r3, [sp, #5]
    data[6] = (0x00 | (value >> 16)); //SDO Byte 2
 8008bc8:	f88d 3006 	strb.w	r3, [sp, #6]
    data[7] = (0x00 | (value >> 24)); //SDO Byte 3
 8008bcc:	f88d 3007 	strb.w	r3, [sp, #7]
    CAN_transmit(CAN_ID, 8, data);
 8008bd0:	f7ff ff2f 	bl	8008a32 <CAN_transmit>
    delay_us(10000);
 8008bd4:	f242 7010 	movw	r0, #10000	; 0x2710
 8008bd8:	f002 ff52 	bl	800ba80 <delay_us>
}
 8008bdc:	b003      	add	sp, #12
 8008bde:	f85d fb04 	ldr.w	pc, [sp], #4

08008be2 <EPOS4_enable>:
void EPOS4_enable(uint16_t CAN_ID){
 8008be2:	b513      	push	{r0, r1, r4, lr}
    data[0] = 0x22; //[Byte 0] legend Table 5-43 page 5-55 Application Notes
 8008be4:	2322      	movs	r3, #34	; 0x22
 8008be6:	f88d 3000 	strb.w	r3, [sp]
    data[1] = (0x00 | object); //Index LowByte
 8008bea:	2340      	movs	r3, #64	; 0x40
 8008bec:	f88d 3001 	strb.w	r3, [sp, #1]
    data[4] = (0x00 | value); //SDO Byte 0
 8008bf0:	2206      	movs	r2, #6
    data[2] = (0x00 | (object >> 8)); //Index HighByte
 8008bf2:	2360      	movs	r3, #96	; 0x60
    CAN_transmit(CAN_ID, 8, data);
 8008bf4:	2108      	movs	r1, #8
    data[2] = (0x00 | (object >> 8)); //Index HighByte
 8008bf6:	f88d 3002 	strb.w	r3, [sp, #2]
    data[4] = (0x00 | value); //SDO Byte 0
 8008bfa:	f88d 2004 	strb.w	r2, [sp, #4]
    data[3] = subindex; //subindex
 8008bfe:	2300      	movs	r3, #0
    CAN_transmit(CAN_ID, 8, data);
 8008c00:	466a      	mov	r2, sp
void EPOS4_enable(uint16_t CAN_ID){
 8008c02:	4604      	mov	r4, r0
    data[3] = subindex; //subindex
 8008c04:	f88d 3003 	strb.w	r3, [sp, #3]
    data[5] = (0x00 | (value >> 8)); //SDO Byte 1
 8008c08:	f88d 3005 	strb.w	r3, [sp, #5]
    data[6] = (0x00 | (value >> 16)); //SDO Byte 2
 8008c0c:	f88d 3006 	strb.w	r3, [sp, #6]
    data[7] = (0x00 | (value >> 24)); //SDO Byte 3
 8008c10:	f88d 3007 	strb.w	r3, [sp, #7]
    CAN_transmit(CAN_ID, 8, data);
 8008c14:	f7ff ff0d 	bl	8008a32 <CAN_transmit>
    delay_us(10000);
 8008c18:	f242 7010 	movw	r0, #10000	; 0x2710
 8008c1c:	f002 ff30 	bl	800ba80 <delay_us>
    EPOS4_enable2(CAN_ID);
 8008c20:	4620      	mov	r0, r4
 8008c22:	f7ff ffbd 	bl	8008ba0 <EPOS4_PVM_start>
}
 8008c26:	b002      	add	sp, #8
 8008c28:	bd10      	pop	{r4, pc}

08008c2a <EPOS4_CST_apply_torque>:
    CAN_transmit(CAN_ID, 8, data);
    delay_us(10000);
}


void EPOS4_CST_apply_torque(uint16_t CAN_ID, uint32_t torque){
 8008c2a:	b513      	push	{r0, r1, r4, lr}
//    }
//    else{
//
//    }

    EPOS4_data_framer(data, 0x6071, 0x00, torque);
 8008c2c:	460b      	mov	r3, r1
void EPOS4_CST_apply_torque(uint16_t CAN_ID, uint32_t torque){
 8008c2e:	4604      	mov	r4, r0
    EPOS4_data_framer(data, 0x6071, 0x00, torque);
 8008c30:	2200      	movs	r2, #0
 8008c32:	4668      	mov	r0, sp
 8008c34:	f246 0171 	movw	r1, #24689	; 0x6071
 8008c38:	f7ff ff8f 	bl	8008b5a <EPOS4_data_framer>

    CAN_transmit(CAN_ID, 8, data);
 8008c3c:	466a      	mov	r2, sp
 8008c3e:	2108      	movs	r1, #8
 8008c40:	4620      	mov	r0, r4
 8008c42:	f7ff fef6 	bl	8008a32 <CAN_transmit>
    delay_us(50); //1500
 8008c46:	2032      	movs	r0, #50	; 0x32
 8008c48:	f002 ff1a 	bl	800ba80 <delay_us>
}
 8008c4c:	b002      	add	sp, #8
 8008c4e:	bd10      	pop	{r4, pc}

08008c50 <EPOS4_clear_errors>:

    CAN_transmit(CAN_ID, 8, data);
    delay_us(1500);
}

void EPOS4_clear_errors(uint16_t CAN_ID){
 8008c50:	b507      	push	{r0, r1, r2, lr}
    data[0] = 0x22; //[Byte 0] legend Table 5-43 page 5-55 Application Notes
 8008c52:	2322      	movs	r3, #34	; 0x22
 8008c54:	f88d 3000 	strb.w	r3, [sp]
    data[1] = (0x00 | object); //Index LowByte
 8008c58:	2340      	movs	r3, #64	; 0x40
 8008c5a:	f88d 3001 	strb.w	r3, [sp, #1]
    data[4] = (0x00 | value); //SDO Byte 0
 8008c5e:	2280      	movs	r2, #128	; 0x80
    data[2] = (0x00 | (object >> 8)); //Index HighByte
 8008c60:	2360      	movs	r3, #96	; 0x60
 8008c62:	f88d 3002 	strb.w	r3, [sp, #2]
    data[4] = (0x00 | value); //SDO Byte 0
 8008c66:	f88d 2004 	strb.w	r2, [sp, #4]
    data[3] = subindex; //subindex
 8008c6a:	2300      	movs	r3, #0
//    int object = 0x6040;
//    int subindex = 0x00;
//    int value = 0x0080;
    EPOS4_data_framer(data, 0x6040, 0x00, 0x80);

    CAN_transmit(CAN_ID, 8, data);
 8008c6c:	466a      	mov	r2, sp
 8008c6e:	2108      	movs	r1, #8
    data[3] = subindex; //subindex
 8008c70:	f88d 3003 	strb.w	r3, [sp, #3]
    data[5] = (0x00 | (value >> 8)); //SDO Byte 1
 8008c74:	f88d 3005 	strb.w	r3, [sp, #5]
    data[6] = (0x00 | (value >> 16)); //SDO Byte 2
 8008c78:	f88d 3006 	strb.w	r3, [sp, #6]
    data[7] = (0x00 | (value >> 24)); //SDO Byte 3
 8008c7c:	f88d 3007 	strb.w	r3, [sp, #7]
    CAN_transmit(CAN_ID, 8, data);
 8008c80:	f7ff fed7 	bl	8008a32 <CAN_transmit>
//    delay_us(200);
//    delay_us(1500); // testing by commenting it
}
 8008c84:	b003      	add	sp, #12
 8008c86:	f85d fb04 	ldr.w	pc, [sp], #4

08008c8a <Impedance>:
    //3rd polynomial fit
    double poly_coefficient[4] = {2.22320112553112e-08,-9.47330958490815e-06,0.000674466762924094,0.0316020276371335}; //3rd order to 0 order
    return poly_coefficient[0]*pow(KneeAngle,3.0)+poly_coefficient[1]*pow(KneeAngle,2.0)+poly_coefficient[2]*KneeAngle+poly_coefficient[3];
}

double Impedance(double KneeAngle, double Knee_Velocity, double K1, double B, double Theta_E){
 8008c8a:	b530      	push	{r4, r5, lr}
    
    return -1*(K1*(Theta_E-KneeAngle)-B*Knee_Velocity);
 8008c8c:	ec53 2b10 	vmov	r2, r3, d0
double Impedance(double KneeAngle, double Knee_Velocity, double K1, double B, double Theta_E){
 8008c90:	b087      	sub	sp, #28
    return -1*(K1*(Theta_E-KneeAngle)-B*Knee_Velocity);
 8008c92:	ec51 0b14 	vmov	r0, r1, d4
double Impedance(double KneeAngle, double Knee_Velocity, double K1, double B, double Theta_E){
 8008c96:	ed8d 1b04 	vstr	d1, [sp, #16]
 8008c9a:	ed8d 3b00 	vstr	d3, [sp]
 8008c9e:	ed8d 2b02 	vstr	d2, [sp, #8]
    return -1*(K1*(Theta_E-KneeAngle)-B*Knee_Velocity);
 8008ca2:	f7f7 faf1 	bl	8000288 <__aeabi_dsub>
 8008ca6:	ed9d 2b02 	vldr	d2, [sp, #8]
 8008caa:	ec53 2b12 	vmov	r2, r3, d2
 8008cae:	f7f7 fc9f 	bl	80005f0 <__aeabi_dmul>
 8008cb2:	ed9d 1b04 	vldr	d1, [sp, #16]
 8008cb6:	ed9d 3b00 	vldr	d3, [sp]
 8008cba:	ec53 2b11 	vmov	r2, r3, d1
 8008cbe:	4604      	mov	r4, r0
 8008cc0:	460d      	mov	r5, r1
 8008cc2:	ec51 0b13 	vmov	r0, r1, d3
 8008cc6:	f7f7 fc93 	bl	80005f0 <__aeabi_dmul>
 8008cca:	4602      	mov	r2, r0
 8008ccc:	460b      	mov	r3, r1
 8008cce:	4620      	mov	r0, r4
 8008cd0:	4629      	mov	r1, r5
 8008cd2:	f7f7 fad9 	bl	8000288 <__aeabi_dsub>
 8008cd6:	4602      	mov	r2, r0
 8008cd8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
}
 8008cdc:	ec43 2b10 	vmov	d0, r2, r3
 8008ce0:	b007      	add	sp, #28
 8008ce2:	bd30      	pop	{r4, r5, pc}

08008ce4 <BSP_SD_IsDetected>:
/**
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
 8008ce4:	b082      	sub	sp, #8
  __IO uint8_t status = SD_PRESENT;
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	f88d 3007 	strb.w	r3, [sp, #7]
  
//  if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
//  {
//   status = SD_NOT_PRESENT;
//  }
  return status;
 8008cec:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8008cf0:	b002      	add	sp, #8
 8008cf2:	4770      	bx	lr

08008cf4 <BSP_SD_IRQHandler>:
  * @brief  Handles SD card interrupt request.
  * @retval None
  */
void BSP_SD_IRQHandler(void)
{
  HAL_SD_IRQHandler(&uSdHandle);
 8008cf4:	4801      	ldr	r0, [pc, #4]	; (8008cfc <BSP_SD_IRQHandler+0x8>)
 8008cf6:	f7fd bdd3 	b.w	80068a0 <HAL_SD_IRQHandler>
 8008cfa:	bf00      	nop
 8008cfc:	2000adac 	.word	0x2000adac

08008d00 <BSP_SD_DMA_Tx_IRQHandler>:
  * @brief  Handles SD DMA Tx transfer interrupt request.
  * @retval None
  */
void BSP_SD_DMA_Tx_IRQHandler(void)
{
  HAL_DMA_IRQHandler(uSdHandle.hdmatx);
 8008d00:	4b01      	ldr	r3, [pc, #4]	; (8008d08 <BSP_SD_DMA_Tx_IRQHandler+0x8>)
 8008d02:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 8008d04:	f7fc ba16 	b.w	8005134 <HAL_DMA_IRQHandler>
 8008d08:	2000adac 	.word	0x2000adac

08008d0c <BSP_SD_DMA_Rx_IRQHandler>:
  * @brief  Handles SD DMA Rx transfer interrupt request.
  * @retval None
  */
void BSP_SD_DMA_Rx_IRQHandler(void)
{
  HAL_DMA_IRQHandler(uSdHandle.hdmarx);
 8008d0c:	4b01      	ldr	r3, [pc, #4]	; (8008d14 <BSP_SD_DMA_Rx_IRQHandler+0x8>)
 8008d0e:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8008d10:	f7fc ba10 	b.w	8005134 <HAL_DMA_IRQHandler>
 8008d14:	2000adac 	.word	0x2000adac

08008d18 <BSP_SD_GetStatus>:
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  *            @arg  SD_TRANSFER_ERROR: Data transfer error 
  */
HAL_SD_TransferStateTypedef BSP_SD_GetStatus(void)
{
  return(HAL_SD_GetStatus(&uSdHandle));
 8008d18:	4801      	ldr	r0, [pc, #4]	; (8008d20 <BSP_SD_GetStatus+0x8>)
 8008d1a:	f7fe ba0f 	b.w	800713c <HAL_SD_GetStatus>
 8008d1e:	bf00      	nop
 8008d20:	2000adac 	.word	0x2000adac

08008d24 <BSP_SD_GetCardInfo>:
  * @retval None 
  */
void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypedef *CardInfo)
{
  /* Get SD card Information */
  HAL_SD_Get_CardInfo(&uSdHandle, CardInfo);
 8008d24:	4601      	mov	r1, r0
 8008d26:	4801      	ldr	r0, [pc, #4]	; (8008d2c <BSP_SD_GetCardInfo+0x8>)
 8008d28:	f7fd be1a 	b.w	8006960 <HAL_SD_Get_CardInfo>
 8008d2c:	2000adac 	.word	0x2000adac

08008d30 <SD_DMAConfigRx>:
  * @brief Configure the DMA to receive data from the SD card
  * @retval
  *  SD_ERROR or SD_OK
  */
HAL_SD_ErrorTypedef SD_DMAConfigRx(SD_HandleTypeDef *hsd)
{
 8008d30:	b510      	push	{r4, lr}
  static DMA_HandleTypeDef hdma_rx;
  HAL_StatusTypeDef status = HAL_ERROR;

  /* Configure DMA Rx parameters */
  hdma_rx.Init.Request             = DMA_REQUEST_7;
 8008d32:	4c15      	ldr	r4, [pc, #84]	; (8008d88 <SD_DMAConfigRx+0x58>)
  hdma_rx.Init.Priority            = DMA_PRIORITY_VERY_HIGH;

  hdma_rx.Instance = DMA2_Channel4;

  /* Associate the DMA handle */
  __HAL_LINKDMA(hsd, hdmarx, hdma_rx);
 8008d34:	6584      	str	r4, [r0, #88]	; 0x58
  hdma_rx.Init.Request             = DMA_REQUEST_7;
 8008d36:	2307      	movs	r3, #7
 8008d38:	6063      	str	r3, [r4, #4]
  hdma_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	60a3      	str	r3, [r4, #8]
  hdma_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8008d3e:	60e3      	str	r3, [r4, #12]
  hdma_rx.Init.MemInc              = DMA_MINC_ENABLE;
 8008d40:	2380      	movs	r3, #128	; 0x80
 8008d42:	6123      	str	r3, [r4, #16]
  hdma_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8008d44:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008d48:	6163      	str	r3, [r4, #20]
  hdma_rx.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8008d4a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008d4e:	61a3      	str	r3, [r4, #24]
  hdma_rx.Init.Priority            = DMA_PRIORITY_VERY_HIGH;
 8008d50:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8008d54:	6223      	str	r3, [r4, #32]
  __HAL_LINKDMA(hsd, hdmarx, hdma_rx);
 8008d56:	62a0      	str	r0, [r4, #40]	; 0x28
  hdma_rx.Instance = DMA2_Channel4;
 8008d58:	4b0c      	ldr	r3, [pc, #48]	; (8008d8c <SD_DMAConfigRx+0x5c>)
 8008d5a:	6023      	str	r3, [r4, #0]

  /* Stop any ongoing transfer and reset the state*/
  HAL_DMA_Abort(&hdma_rx);
 8008d5c:	4620      	mov	r0, r4
 8008d5e:	f7fc f9cb 	bl	80050f8 <HAL_DMA_Abort>

  /* Deinitialize the Channel for new transfer */
  HAL_DMA_DeInit(&hdma_rx);
 8008d62:	4620      	mov	r0, r4
 8008d64:	f7fc f942 	bl	8004fec <HAL_DMA_DeInit>

  /* Configure the DMA Channel */
  status = HAL_DMA_Init(&hdma_rx);
 8008d68:	4620      	mov	r0, r4
 8008d6a:	f7fc f8cf 	bl	8004f0c <HAL_DMA_Init>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008d6e:	4b08      	ldr	r3, [pc, #32]	; (8008d90 <SD_DMAConfigRx+0x60>)
 8008d70:	2230      	movs	r2, #48	; 0x30
 8008d72:	f883 233b 	strb.w	r2, [r3, #827]	; 0x33b
//  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);

    NVIC_SetPriority(DMA2_Channel4_IRQn, 3);
    NVIC_EnableIRQ(DMA2_Channel4_IRQn);

  return (status != HAL_OK? SD_ERROR : SD_OK);
 8008d76:	2800      	cmp	r0, #0
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8008d78:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008d7c:	605a      	str	r2, [r3, #4]
}
 8008d7e:	bf14      	ite	ne
 8008d80:	2029      	movne	r0, #41	; 0x29
 8008d82:	2000      	moveq	r0, #0
 8008d84:	bd10      	pop	{r4, pc}
 8008d86:	bf00      	nop
 8008d88:	2000081c 	.word	0x2000081c
 8008d8c:	40020444 	.word	0x40020444
 8008d90:	e000e100 	.word	0xe000e100

08008d94 <BSP_SD_ReadBlocks_DMA>:
{
 8008d94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uSdHandle.hdmatx = NULL;
 8008d96:	4c10      	ldr	r4, [pc, #64]	; (8008dd8 <BSP_SD_ReadBlocks_DMA+0x44>)
{
 8008d98:	4605      	mov	r5, r0
 8008d9a:	461f      	mov	r7, r3
  state = ((SD_DMAConfigRx(&uSdHandle) == SD_OK) ? MSD_OK : MSD_ERROR);
 8008d9c:	4620      	mov	r0, r4
  uSdHandle.hdmatx = NULL;
 8008d9e:	2300      	movs	r3, #0
{
 8008da0:	4616      	mov	r6, r2
  uSdHandle.hdmatx = NULL;
 8008da2:	65e3      	str	r3, [r4, #92]	; 0x5c
  state = ((SD_DMAConfigRx(&uSdHandle) == SD_OK) ? MSD_OK : MSD_ERROR);
 8008da4:	f7ff ffc4 	bl	8008d30 <SD_DMAConfigRx>
  if(state == MSD_OK)
 8008da8:	b998      	cbnz	r0, 8008dd2 <BSP_SD_ReadBlocks_DMA+0x3e>
    state = ((HAL_SD_ReadBlocks_DMA(&uSdHandle, pData, ReadAddr, BlockSize, NumOfBlocks) == SD_OK) ? MSD_OK : MSD_ERROR);
 8008daa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dac:	9301      	str	r3, [sp, #4]
 8008dae:	9b08      	ldr	r3, [sp, #32]
 8008db0:	9300      	str	r3, [sp, #0]
 8008db2:	4632      	mov	r2, r6
 8008db4:	463b      	mov	r3, r7
 8008db6:	4629      	mov	r1, r5
 8008db8:	4620      	mov	r0, r4
 8008dba:	f7fd fc77 	bl	80066ac <HAL_SD_ReadBlocks_DMA>
    if(state == MSD_OK)
 8008dbe:	b940      	cbnz	r0, 8008dd2 <BSP_SD_ReadBlocks_DMA+0x3e>
      state = ((HAL_SD_CheckReadOperation(&uSdHandle, (uint32_t)SD_DATATIMEOUT) == SD_OK) ? MSD_OK : MSD_ERROR);
 8008dc0:	4906      	ldr	r1, [pc, #24]	; (8008ddc <BSP_SD_ReadBlocks_DMA+0x48>)
 8008dc2:	4620      	mov	r0, r4
 8008dc4:	f7fe f989 	bl	80070da <HAL_SD_CheckReadOperation>
 8008dc8:	3000      	adds	r0, #0
 8008dca:	bf18      	it	ne
 8008dcc:	2001      	movne	r0, #1
}
 8008dce:	b003      	add	sp, #12
 8008dd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    state = ((HAL_SD_ReadBlocks_DMA(&uSdHandle, pData, ReadAddr, BlockSize, NumOfBlocks) == SD_OK) ? MSD_OK : MSD_ERROR);
 8008dd2:	2001      	movs	r0, #1
 8008dd4:	e7fb      	b.n	8008dce <BSP_SD_ReadBlocks_DMA+0x3a>
 8008dd6:	bf00      	nop
 8008dd8:	2000adac 	.word	0x2000adac
 8008ddc:	00989680 	.word	0x00989680

08008de0 <SD_DMAConfigTx>:
  * @brief Configure the DMA to transmit data to the SD card
  * @retval
  *  SD_ERROR or SD_OK
  */
HAL_SD_ErrorTypedef SD_DMAConfigTx(SD_HandleTypeDef *hsd)
{
 8008de0:	b510      	push	{r4, lr}
  static DMA_HandleTypeDef hdma_tx;
  HAL_StatusTypeDef status;

  /* Configure DMA Tx parameters */
  hdma_tx.Init.Request             = DMA_REQUEST_7;
 8008de2:	4c15      	ldr	r4, [pc, #84]	; (8008e38 <SD_DMAConfigTx+0x58>)
  hdma_tx.Init.Priority            = DMA_PRIORITY_VERY_HIGH;

  hdma_tx.Instance = DMA2_Channel4;

  /* Associate the DMA handle */
  __HAL_LINKDMA(hsd, hdmatx, hdma_tx);
 8008de4:	65c4      	str	r4, [r0, #92]	; 0x5c
  hdma_tx.Init.Request             = DMA_REQUEST_7;
 8008de6:	2307      	movs	r3, #7
 8008de8:	6063      	str	r3, [r4, #4]
  hdma_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8008dea:	2310      	movs	r3, #16
 8008dec:	60a3      	str	r3, [r4, #8]
  hdma_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8008dee:	2300      	movs	r3, #0
 8008df0:	60e3      	str	r3, [r4, #12]
  hdma_tx.Init.MemInc              = DMA_MINC_ENABLE;
 8008df2:	2380      	movs	r3, #128	; 0x80
 8008df4:	6123      	str	r3, [r4, #16]
  hdma_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8008df6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008dfa:	6163      	str	r3, [r4, #20]
  hdma_tx.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8008dfc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008e00:	61a3      	str	r3, [r4, #24]
  hdma_tx.Init.Priority            = DMA_PRIORITY_VERY_HIGH;
 8008e02:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8008e06:	6223      	str	r3, [r4, #32]
  __HAL_LINKDMA(hsd, hdmatx, hdma_tx);
 8008e08:	62a0      	str	r0, [r4, #40]	; 0x28
  hdma_tx.Instance = DMA2_Channel4;
 8008e0a:	4b0c      	ldr	r3, [pc, #48]	; (8008e3c <SD_DMAConfigTx+0x5c>)
 8008e0c:	6023      	str	r3, [r4, #0]

  /* Stop any ongoing transfer and reset the state*/
  HAL_DMA_Abort(&hdma_tx);
 8008e0e:	4620      	mov	r0, r4
 8008e10:	f7fc f972 	bl	80050f8 <HAL_DMA_Abort>

  /* Deinitialize the Channel for new transfer */
  HAL_DMA_DeInit(&hdma_tx);
 8008e14:	4620      	mov	r0, r4
 8008e16:	f7fc f8e9 	bl	8004fec <HAL_DMA_DeInit>

  /* Configure the DMA Channel */
  status = HAL_DMA_Init(&hdma_tx);
 8008e1a:	4620      	mov	r0, r4
 8008e1c:	f7fc f876 	bl	8004f0c <HAL_DMA_Init>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008e20:	4b07      	ldr	r3, [pc, #28]	; (8008e40 <SD_DMAConfigTx+0x60>)
 8008e22:	2230      	movs	r2, #48	; 0x30
 8008e24:	f883 233b 	strb.w	r2, [r3, #827]	; 0x33b
//  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);

    NVIC_SetPriority(DMA2_Channel4_IRQn, 3);
    NVIC_EnableIRQ(DMA2_Channel4_IRQn);

  return (status != HAL_OK? SD_ERROR : SD_OK);
 8008e28:	2800      	cmp	r0, #0
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8008e2a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008e2e:	605a      	str	r2, [r3, #4]
}
 8008e30:	bf14      	ite	ne
 8008e32:	2029      	movne	r0, #41	; 0x29
 8008e34:	2000      	moveq	r0, #0
 8008e36:	bd10      	pop	{r4, pc}
 8008e38:	20000864 	.word	0x20000864
 8008e3c:	40020444 	.word	0x40020444
 8008e40:	e000e100 	.word	0xe000e100

08008e44 <BSP_SD_Init>:
{
 8008e44:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef gpioinitstruct = {0};
 8008e46:	2214      	movs	r2, #20
{
 8008e48:	b08b      	sub	sp, #44	; 0x2c
  uSdHandle.Instance = SDMMC1;
 8008e4a:	4c38      	ldr	r4, [pc, #224]	; (8008f2c <BSP_SD_Init+0xe8>)
 8008e4c:	4b38      	ldr	r3, [pc, #224]	; (8008f30 <BSP_SD_Init+0xec>)
 8008e4e:	6023      	str	r3, [r4, #0]
  uSdHandle.Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8008e50:	2100      	movs	r1, #0
  uSdHandle.Init.ClockDiv            = 1;    // Checked by Masudul,
 8008e52:	2501      	movs	r5, #1
  GPIO_InitTypeDef gpioinitstruct = {0};
 8008e54:	eb0d 0002 	add.w	r0, sp, r2
  uSdHandle.Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8008e58:	6061      	str	r1, [r4, #4]
  uSdHandle.Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8008e5a:	60a1      	str	r1, [r4, #8]
  uSdHandle.Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8008e5c:	60e1      	str	r1, [r4, #12]
  uSdHandle.Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8008e5e:	6121      	str	r1, [r4, #16]
  uSdHandle.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8008e60:	6161      	str	r1, [r4, #20]
  uSdHandle.Init.ClockDiv            = 1;    // Checked by Masudul,
 8008e62:	61a5      	str	r5, [r4, #24]
  GPIO_InitTypeDef gpioinitstruct = {0};
 8008e64:	f003 fe14 	bl	800ca90 <memset>
  __HAL_RCC_SDMMC1_CLK_ENABLE();
 8008e68:	4b32      	ldr	r3, [pc, #200]	; (8008f34 <BSP_SD_Init+0xf0>)
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8008e6a:	4833      	ldr	r0, [pc, #204]	; (8008f38 <BSP_SD_Init+0xf4>)
  __HAL_RCC_SDMMC1_CLK_ENABLE();
 8008e6c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008e6e:	4e33      	ldr	r6, [pc, #204]	; (8008f3c <BSP_SD_Init+0xf8>)
 8008e70:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008e74:	661a      	str	r2, [r3, #96]	; 0x60
 8008e76:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008e78:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8008e7c:	9200      	str	r2, [sp, #0]
 8008e7e:	9a00      	ldr	r2, [sp, #0]
  __DMAx_TxRx_CLK_ENABLE();
 8008e80:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008e82:	f042 0202 	orr.w	r2, r2, #2
 8008e86:	649a      	str	r2, [r3, #72]	; 0x48
 8008e88:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008e8a:	f002 0202 	and.w	r2, r2, #2
 8008e8e:	9201      	str	r2, [sp, #4]
 8008e90:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8008e92:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008e94:	f042 0204 	orr.w	r2, r2, #4
 8008e98:	64da      	str	r2, [r3, #76]	; 0x4c
 8008e9a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008e9c:	f002 0204 	and.w	r2, r2, #4
 8008ea0:	9202      	str	r2, [sp, #8]
 8008ea2:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8008ea4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008ea6:	f042 0208 	orr.w	r2, r2, #8
 8008eaa:	64da      	str	r2, [r3, #76]	; 0x4c
 8008eac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008eae:	f002 0208 	and.w	r2, r2, #8
 8008eb2:	9203      	str	r2, [sp, #12]
 8008eb4:	9a03      	ldr	r2, [sp, #12]
  __SD_DETECT_GPIO_CLK_ENABLE();
 8008eb6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008eb8:	432a      	orrs	r2, r5
 8008eba:	64da      	str	r2, [r3, #76]	; 0x4c
 8008ebc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  gpioinitstruct.Pull      = GPIO_PULLUP;
 8008ebe:	9507      	str	r5, [sp, #28]
  __SD_DETECT_GPIO_CLK_ENABLE();
 8008ec0:	402b      	ands	r3, r5
 8008ec2:	9304      	str	r3, [sp, #16]
 8008ec4:	9b04      	ldr	r3, [sp, #16]
  gpioinitstruct.Mode      = GPIO_MODE_AF_PP;
 8008ec6:	2302      	movs	r3, #2
 8008ec8:	9306      	str	r3, [sp, #24]
  gpioinitstruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8008eca:	2303      	movs	r3, #3
 8008ecc:	9308      	str	r3, [sp, #32]
  gpioinitstruct.Alternate = GPIO_AF12_SDMMC1;
 8008ece:	230c      	movs	r3, #12
 8008ed0:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8008ed2:	a905      	add	r1, sp, #20
  gpioinitstruct.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12;
 8008ed4:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8008ed8:	9305      	str	r3, [sp, #20]
 8008eda:	f44f 3700 	mov.w	r7, #131072	; 0x20000
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8008ede:	f7fc f971 	bl	80051c4 <HAL_GPIO_Init>
  gpioinitstruct.Pin = GPIO_PIN_2;
 8008ee2:	2304      	movs	r3, #4
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8008ee4:	4816      	ldr	r0, [pc, #88]	; (8008f40 <BSP_SD_Init+0xfc>)
  gpioinitstruct.Pin = GPIO_PIN_2;
 8008ee6:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8008ee8:	a905      	add	r1, sp, #20
 8008eea:	f7fc f96b 	bl	80051c4 <HAL_GPIO_Init>
 8008eee:	6077      	str	r7, [r6, #4]
  if((SD_DMAConfigTx(&uSdHandle) == SD_OK) )
 8008ef0:	4620      	mov	r0, r4
 8008ef2:	f7ff ff75 	bl	8008de0 <SD_DMAConfigTx>
 8008ef6:	b900      	cbnz	r0, 8008efa <BSP_SD_Init+0xb6>
 8008ef8:	6077      	str	r7, [r6, #4]
  __IO uint8_t status = SD_PRESENT;
 8008efa:	f88d 5014 	strb.w	r5, [sp, #20]
  return status;
 8008efe:	f89d 3014 	ldrb.w	r3, [sp, #20]
  if(BSP_SD_IsDetected() != SD_PRESENT)
 8008f02:	2b01      	cmp	r3, #1
 8008f04:	d002      	beq.n	8008f0c <BSP_SD_Init+0xc8>
    return MSD_ERROR;
 8008f06:	2001      	movs	r0, #1
}
 8008f08:	b00b      	add	sp, #44	; 0x2c
 8008f0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(HAL_SD_Init(&uSdHandle, &uSdCardInfo) != SD_OK)
 8008f0c:	490d      	ldr	r1, [pc, #52]	; (8008f44 <BSP_SD_Init+0x100>)
 8008f0e:	4807      	ldr	r0, [pc, #28]	; (8008f2c <BSP_SD_Init+0xe8>)
 8008f10:	f7fd fe60 	bl	8006bd4 <HAL_SD_Init>
 8008f14:	2800      	cmp	r0, #0
 8008f16:	d1f6      	bne.n	8008f06 <BSP_SD_Init+0xc2>
    if(HAL_SD_WideBusOperation_Config(&uSdHandle, SDMMC_BUS_WIDE_4B) != SD_OK)
 8008f18:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008f1c:	4803      	ldr	r0, [pc, #12]	; (8008f2c <BSP_SD_Init+0xe8>)
 8008f1e:	f7fe f831 	bl	8006f84 <HAL_SD_WideBusOperation_Config>
    return MSD_ERROR;
 8008f22:	3000      	adds	r0, #0
 8008f24:	bf18      	it	ne
 8008f26:	2001      	movne	r0, #1
 8008f28:	e7ee      	b.n	8008f08 <BSP_SD_Init+0xc4>
 8008f2a:	bf00      	nop
 8008f2c:	2000adac 	.word	0x2000adac
 8008f30:	40012800 	.word	0x40012800
 8008f34:	40021000 	.word	0x40021000
 8008f38:	48000800 	.word	0x48000800
 8008f3c:	e000e100 	.word	0xe000e100
 8008f40:	48000c00 	.word	0x48000c00
 8008f44:	200008b0 	.word	0x200008b0

08008f48 <BSP_SD_WriteBlocks_DMA>:
{
 8008f48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uSdHandle.hdmarx = NULL;
 8008f4a:	4c10      	ldr	r4, [pc, #64]	; (8008f8c <BSP_SD_WriteBlocks_DMA+0x44>)
{
 8008f4c:	4605      	mov	r5, r0
 8008f4e:	461f      	mov	r7, r3
  state = ((SD_DMAConfigTx(&uSdHandle) == SD_OK) ? MSD_OK : MSD_ERROR);
 8008f50:	4620      	mov	r0, r4
  uSdHandle.hdmarx = NULL;
 8008f52:	2300      	movs	r3, #0
{
 8008f54:	4616      	mov	r6, r2
  uSdHandle.hdmarx = NULL;
 8008f56:	65a3      	str	r3, [r4, #88]	; 0x58
  state = ((SD_DMAConfigTx(&uSdHandle) == SD_OK) ? MSD_OK : MSD_ERROR);
 8008f58:	f7ff ff42 	bl	8008de0 <SD_DMAConfigTx>
  if(state == MSD_OK)
 8008f5c:	b998      	cbnz	r0, 8008f86 <BSP_SD_WriteBlocks_DMA+0x3e>
    state = ((HAL_SD_WriteBlocks_DMA(&uSdHandle, pData, WriteAddr, BlockSize, NumOfBlocks) == SD_OK) ? MSD_OK : MSD_ERROR);
 8008f5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f60:	9301      	str	r3, [sp, #4]
 8008f62:	9b08      	ldr	r3, [sp, #32]
 8008f64:	9300      	str	r3, [sp, #0]
 8008f66:	4632      	mov	r2, r6
 8008f68:	463b      	mov	r3, r7
 8008f6a:	4629      	mov	r1, r5
 8008f6c:	4620      	mov	r0, r4
 8008f6e:	f7fd fc17 	bl	80067a0 <HAL_SD_WriteBlocks_DMA>
    if(state == MSD_OK)
 8008f72:	b940      	cbnz	r0, 8008f86 <BSP_SD_WriteBlocks_DMA+0x3e>
      state = ((HAL_SD_CheckWriteOperation(&uSdHandle, (uint32_t)SD_DATATIMEOUT) == SD_OK) ? MSD_OK : MSD_ERROR);
 8008f74:	4906      	ldr	r1, [pc, #24]	; (8008f90 <BSP_SD_WriteBlocks_DMA+0x48>)
 8008f76:	4620      	mov	r0, r4
 8008f78:	f7fe f905 	bl	8007186 <HAL_SD_CheckWriteOperation>
 8008f7c:	3000      	adds	r0, #0
 8008f7e:	bf18      	it	ne
 8008f80:	2001      	movne	r0, #1
}
 8008f82:	b003      	add	sp, #12
 8008f84:	bdf0      	pop	{r4, r5, r6, r7, pc}
    state = ((HAL_SD_WriteBlocks_DMA(&uSdHandle, pData, WriteAddr, BlockSize, NumOfBlocks) == SD_OK) ? MSD_OK : MSD_ERROR);
 8008f86:	2001      	movs	r0, #1
 8008f88:	e7fb      	b.n	8008f82 <BSP_SD_WriteBlocks_DMA+0x3a>
 8008f8a:	bf00      	nop
 8008f8c:	2000adac 	.word	0x2000adac
 8008f90:	00989680 	.word	0x00989680
 8008f94:	00000000 	.word	0x00000000

08008f98 <controller_impedance>:
// Greg end

//struct st_impedance controller_impedance(float angle, float knee_velocity,int ac_x, float current)

struct st_impedance controller_impedance(float angle, float knee_velocity,float Heel_pressure, float Toe_pressure,float IMU_acceleration,float hip_joint_angle)
{
 8008f98:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}

    switch (state)
 8008f9c:	4f3e      	ldr	r7, [pc, #248]	; (8009098 <controller_impedance+0x100>)
 8008f9e:	f8df 810c 	ldr.w	r8, [pc, #268]	; 80090ac <controller_impedance+0x114>
 8008fa2:	783b      	ldrb	r3, [r7, #0]
 8008fa4:	4c3d      	ldr	r4, [pc, #244]	; (800909c <controller_impedance+0x104>)
{
 8008fa6:	4606      	mov	r6, r0
 8008fa8:	ee10 5a10 	vmov	r5, s0
 8008fac:	ee10 0a90 	vmov	r0, s1
    switch (state)
 8008fb0:	b19b      	cbz	r3, 8008fda <controller_impedance+0x42>
 8008fb2:	2b01      	cmp	r3, #1
 8008fb4:	d03f      	beq.n	8009036 <controller_impedance+0x9e>
//
//        break;
    // Greg end comment
    }

    my_st_impedance.st = state;
 8008fb6:	4d3a      	ldr	r5, [pc, #232]	; (80090a0 <controller_impedance+0x108>)
 8008fb8:	783b      	ldrb	r3, [r7, #0]
 8008fba:	602b      	str	r3, [r5, #0]
    my_st_impedance.desired_torque = d_torque;
 8008fbc:	e9d8 0100 	ldrd	r0, r1, [r8]
 8008fc0:	f7f7 fdee 	bl	8000ba0 <__aeabi_d2f>
    my_st_impedance.CST_CMD_now = CST_CMD_EPOS_contrl;
 8008fc4:	6823      	ldr	r3, [r4, #0]
    my_st_impedance.desired_torque = d_torque;
 8008fc6:	6068      	str	r0, [r5, #4]
    my_st_impedance.CST_CMD_now = CST_CMD_EPOS_contrl;
 8008fc8:	60ab      	str	r3, [r5, #8]
    return my_st_impedance;
 8008fca:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008fce:	e886 0007 	stmia.w	r6, {r0, r1, r2}
}
 8008fd2:	4630      	mov	r0, r6
 8008fd4:	b002      	add	sp, #8
 8008fd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    	d_torque = Impedance(angle, knee_velocity, ST_stiffness, ST_damping, ST_equilibrium); // earlier .7 Impedance(Angle,Velocity,K1,B,Theta_E)//1, 0.001 //previous equi angle=-10
 8008fda:	f7f7 fab5 	bl	8000548 <__aeabi_f2d>
 8008fde:	e9cd 0100 	strd	r0, r1, [sp]
 8008fe2:	4628      	mov	r0, r5
 8008fe4:	f7f7 fab0 	bl	8000548 <__aeabi_f2d>
 8008fe8:	ed9f 4b1d 	vldr	d4, [pc, #116]	; 8009060 <controller_impedance+0xc8>
 8008fec:	ed9f 3b1e 	vldr	d3, [pc, #120]	; 8009068 <controller_impedance+0xd0>
 8008ff0:	ed9f 2b1f 	vldr	d2, [pc, #124]	; 8009070 <controller_impedance+0xd8>
        	d_torque = Impedance(angle, knee_velocity, SW_stiffness, SW_damping, SW_equilibrium); // earlier .7 Impedance(Angle,Velocity,K1,B,Theta_E)//1, 0.001 //previous equi angle=-10
 8008ff4:	ed9d 1b00 	vldr	d1, [sp]
 8008ff8:	ec41 0b10 	vmov	d0, r0, r1
 8008ffc:	f7ff fe45 	bl	8008c8a <Impedance>
        	CST_CMD_EPOS_contrl=(d_torque/(torque_const_kv100lite*gear_ratio_Chain_knee*peak_current))*1000;
 8009000:	a31d      	add	r3, pc, #116	; (adr r3, 8009078 <controller_impedance+0xe0>)
 8009002:	e9d3 2300 	ldrd	r2, r3, [r3]
        	d_torque = Impedance(angle, knee_velocity, SW_stiffness, SW_damping, SW_equilibrium); // earlier .7 Impedance(Angle,Velocity,K1,B,Theta_E)//1, 0.001 //previous equi angle=-10
 8009006:	ec51 0b10 	vmov	r0, r1, d0
 800900a:	ed88 0b00 	vstr	d0, [r8]
        	CST_CMD_EPOS_contrl=(d_torque/(torque_const_kv100lite*gear_ratio_Chain_knee*peak_current))*1000;
 800900e:	f7f7 fc19 	bl	8000844 <__aeabi_ddiv>
 8009012:	2200      	movs	r2, #0
 8009014:	4b23      	ldr	r3, [pc, #140]	; (80090a4 <controller_impedance+0x10c>)
 8009016:	f7f7 faeb 	bl	80005f0 <__aeabi_dmul>
 800901a:	f7f7 fd99 	bl	8000b50 <__aeabi_d2iz>
    		if (CST_CMD_EPOS_contrl>=max_CST_CMD_EPOS)
 800901e:	f5b0 6f96 	cmp.w	r0, #1200	; 0x4b0
 8009022:	db16      	blt.n	8009052 <controller_impedance+0xba>
    			CST_CMD_EPOS_contrl=max_CST_CMD_EPOS;
 8009024:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 8009028:	6023      	str	r3, [r4, #0]
    		EPOS4_CST_apply_torque(0x601,CST_CMD_EPOS_contrl); //100 means 10% +ve is extension -ve is flexion
 800902a:	6821      	ldr	r1, [r4, #0]
 800902c:	f240 6001 	movw	r0, #1537	; 0x601
 8009030:	f7ff fdfb 	bl	8008c2a <EPOS4_CST_apply_torque>
    		break;
 8009034:	e7bf      	b.n	8008fb6 <controller_impedance+0x1e>
        	d_torque = Impedance(angle, knee_velocity, SW_stiffness, SW_damping, SW_equilibrium); // earlier .7 Impedance(Angle,Velocity,K1,B,Theta_E)//1, 0.001 //previous equi angle=-10
 8009036:	f7f7 fa87 	bl	8000548 <__aeabi_f2d>
 800903a:	e9cd 0100 	strd	r0, r1, [sp]
 800903e:	4628      	mov	r0, r5
 8009040:	f7f7 fa82 	bl	8000548 <__aeabi_f2d>
 8009044:	ed9f 4b0e 	vldr	d4, [pc, #56]	; 8009080 <controller_impedance+0xe8>
 8009048:	ed9f 3b0f 	vldr	d3, [pc, #60]	; 8009088 <controller_impedance+0xf0>
 800904c:	ed9f 2b10 	vldr	d2, [pc, #64]	; 8009090 <controller_impedance+0xf8>
 8009050:	e7d0      	b.n	8008ff4 <controller_impedance+0x5c>
        	CST_CMD_EPOS_contrl=(d_torque/(torque_const_kv100lite*gear_ratio_Chain_knee*peak_current))*1000;
 8009052:	4b15      	ldr	r3, [pc, #84]	; (80090a8 <controller_impedance+0x110>)
 8009054:	4298      	cmp	r0, r3
 8009056:	bfac      	ite	ge
 8009058:	6020      	strge	r0, [r4, #0]
 800905a:	6023      	strlt	r3, [r4, #0]
 800905c:	e7e5      	b.n	800902a <controller_impedance+0x92>
 800905e:	bf00      	nop
 8009060:	8f5c28f6 	.word	0x8f5c28f6
 8009064:	c013f5c2 	.word	0xc013f5c2
	...
 8009074:	40040000 	.word	0x40040000
 8009078:	66666666 	.word	0x66666666
 800907c:	403e6666 	.word	0x403e6666
 8009080:	00000000 	.word	0x00000000
 8009084:	c0418000 	.word	0xc0418000
 8009088:	9999999a 	.word	0x9999999a
 800908c:	3fa99999 	.word	0x3fa99999
 8009090:	cccccccd 	.word	0xcccccccd
 8009094:	3fdccccc 	.word	0x3fdccccc
 8009098:	200000e0 	.word	0x200000e0
 800909c:	20000908 	.word	0x20000908
 80090a0:	2000ae0c 	.word	0x2000ae0c
 80090a4:	408f4000 	.word	0x408f4000
 80090a8:	fffffb50 	.word	0xfffffb50
 80090ac:	20000910 	.word	0x20000910

080090b0 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */  
}
 80090b0:	2000      	movs	r0, #0
 80090b2:	4770      	bx	lr

080090b4 <LL_AHB2_GRP1_EnableClock>:
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80090b4:	4b05      	ldr	r3, [pc, #20]	; (80090cc <LL_AHB2_GRP1_EnableClock+0x18>)
 80090b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80090b8:	4302      	orrs	r2, r0
 80090ba:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80090bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
{
 80090be:	b082      	sub	sp, #8
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80090c0:	4018      	ands	r0, r3
 80090c2:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 80090c4:	9b01      	ldr	r3, [sp, #4]
}
 80090c6:	b002      	add	sp, #8
 80090c8:	4770      	bx	lr
 80090ca:	bf00      	nop
 80090cc:	40021000 	.word	0x40021000

080090d0 <MX_GPIO_Init>:
LL_GPIO_InitTypeDef GPIO_InitStruct;



void MX_GPIO_Init(void)
{
 80090d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80090d4:	2004      	movs	r0, #4
 80090d6:	f7ff ffed 	bl	80090b4 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOH);
 80090da:	2080      	movs	r0, #128	; 0x80
 80090dc:	f7ff ffea 	bl	80090b4 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80090e0:	2001      	movs	r0, #1
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);

  GPIO_InitStruct.Pin = LED_G_PIN|LED_R_PIN;
 80090e2:	4c6a      	ldr	r4, [pc, #424]	; (800928c <MX_GPIO_Init+0x1bc>)
  GPIO_InitStruct.Pin = LED_B_PIN;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80090e4:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009290 <MX_GPIO_Init+0x1c0>
  GPIO_InitStruct.Pin = ENC2_CS_PIN;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(ENC2_CS_GPIO_PORT, &GPIO_InitStruct);
 80090e8:	f8df a1a8 	ldr.w	sl, [pc, #424]	; 8009294 <MX_GPIO_Init+0x1c4>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80090ec:	f7ff ffe2 	bl	80090b4 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80090f0:	2002      	movs	r0, #2
  WRITE_REG(GPIOx->BRR, PinMask);
 80090f2:	f04f 4990 	mov.w	r9, #1207959552	; 0x48000000
 80090f6:	f7ff ffdd 	bl	80090b4 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 80090fa:	2008      	movs	r0, #8
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80090fc:	2500      	movs	r5, #0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80090fe:	2601      	movs	r6, #1
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 8009100:	f7ff ffd8 	bl	80090b4 <LL_AHB2_GRP1_EnableClock>
  GPIO_InitStruct.Pin = LED_G_PIN|LED_R_PIN;
 8009104:	270c      	movs	r7, #12
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009106:	4621      	mov	r1, r4
 8009108:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = LED_G_PIN|LED_R_PIN;
 800910c:	6027      	str	r7, [r4, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800910e:	6066      	str	r6, [r4, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8009110:	60a5      	str	r5, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8009112:	60e5      	str	r5, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8009114:	6125      	str	r5, [r4, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009116:	f7fe fbd9 	bl	80078cc <LL_GPIO_Init>
 800911a:	f8c9 7028 	str.w	r7, [r9, #40]	; 0x28
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800911e:	4621      	mov	r1, r4
  GPIO_InitStruct.Pin = LED_B_PIN;
 8009120:	f44f 4780 	mov.w	r7, #16384	; 0x4000
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009124:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = LED_B_PIN;
 8009126:	6027      	str	r7, [r4, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8009128:	6066      	str	r6, [r4, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800912a:	60a5      	str	r5, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800912c:	60e5      	str	r5, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800912e:	6125      	str	r5, [r4, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009130:	f7fe fbcc 	bl	80078cc <LL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_CONNECTIVITY;
 8009134:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009138:	f8c8 7028 	str.w	r7, [r8, #40]	; 0x28
  LL_GPIO_Init(USB_CONNECTIVITY_GPIO_PORT, &GPIO_InitStruct);
 800913c:	4621      	mov	r1, r4
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800913e:	e884 0028 	stmia.w	r4, {r3, r5}
  LL_GPIO_Init(USB_CONNECTIVITY_GPIO_PORT, &GPIO_InitStruct);
 8009142:	4648      	mov	r0, r9
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8009144:	2302      	movs	r3, #2
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8009146:	2703      	movs	r7, #3
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8009148:	6123      	str	r3, [r4, #16]
  LL_GPIO_Init(USB_CONNECTIVITY_GPIO_PORT, &GPIO_InitStruct);
 800914a:	f7fe fbbf 	bl	80078cc <LL_GPIO_Init>
  GPIO_InitStruct.Pin = ENC2_CS_PIN;
 800914e:	2240      	movs	r2, #64	; 0x40
  LL_GPIO_Init(ENC2_CS_GPIO_PORT, &GPIO_InitStruct);
 8009150:	4621      	mov	r1, r4
 8009152:	4650      	mov	r0, sl
  GPIO_InitStruct.Pin = ENC2_CS_PIN;
 8009154:	6022      	str	r2, [r4, #0]
 8009156:	9201      	str	r2, [sp, #4]

  GPIO_InitStruct.Pin =  ENC2_DATA_PIN;
 8009158:	f04f 0b80 	mov.w	fp, #128	; 0x80
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800915c:	6066      	str	r6, [r4, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800915e:	60a7      	str	r7, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8009160:	60e5      	str	r5, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8009162:	6125      	str	r5, [r4, #16]
  LL_GPIO_Init(ENC2_CS_GPIO_PORT, &GPIO_InitStruct);
 8009164:	f7fe fbb2 	bl	80078cc <LL_GPIO_Init>
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8009168:	2302      	movs	r3, #2
  LL_GPIO_Init(ENC2_DATA_GPIO_PORT, &GPIO_InitStruct);
 800916a:	4621      	mov	r1, r4
 800916c:	4650      	mov	r0, sl
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 800916e:	6123      	str	r3, [r4, #16]
  GPIO_InitStruct.Pin =  ENC2_DATA_PIN;
 8009170:	f8c4 b000 	str.w	fp, [r4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8009174:	6065      	str	r5, [r4, #4]
  LL_GPIO_Init(ENC2_DATA_GPIO_PORT, &GPIO_InitStruct);
 8009176:	f7fe fba9 	bl	80078cc <LL_GPIO_Init>
  GPIO_InitStruct.Pin = ENC2_SCLK_PIN;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(ENC2_SCLK_GPIO_PORT, &GPIO_InitStruct);
 800917a:	4621      	mov	r1, r4
 800917c:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = ENC2_SCLK_PIN;
 800917e:	f8c4 b000 	str.w	fp, [r4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8009182:	6066      	str	r6, [r4, #4]



  GPIO_InitStruct.Pin = SPI1_CS_PIN;
 8009184:	f44f 7b80 	mov.w	fp, #256	; 0x100
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8009188:	60a7      	str	r7, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800918a:	60e5      	str	r5, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800918c:	6125      	str	r5, [r4, #16]
  LL_GPIO_Init(ENC2_SCLK_GPIO_PORT, &GPIO_InitStruct);
 800918e:	f7fe fb9d 	bl	80078cc <LL_GPIO_Init>
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(SPI1_CS_GPIO_PORT, &GPIO_InitStruct);
 8009192:	4621      	mov	r1, r4
 8009194:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = SPI1_CS_PIN;
 8009196:	f8c4 b000 	str.w	fp, [r4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800919a:	6066      	str	r6, [r4, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800919c:	60a7      	str	r7, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800919e:	60e5      	str	r5, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80091a0:	6125      	str	r5, [r4, #16]
  LL_GPIO_Init(SPI1_CS_GPIO_PORT, &GPIO_InitStruct);
 80091a2:	f7fe fb93 	bl	80078cc <LL_GPIO_Init>
  WRITE_REG(GPIOx->BSRR, PinMask);
 80091a6:	f8c9 b018 	str.w	fp, [r9, #24]
  GPIO_InitStruct.Pin = SPI2_CS_PIN;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(SPI2_CS_GPIO_PORT, &GPIO_InitStruct);
 80091aa:	4621      	mov	r1, r4
  GPIO_InitStruct.Pin = SPI2_CS_PIN;
 80091ac:	f44f 5b80 	mov.w	fp, #4096	; 0x1000
  LL_GPIO_Init(SPI2_CS_GPIO_PORT, &GPIO_InitStruct);
 80091b0:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = SPI2_CS_PIN;
 80091b2:	f8c4 b000 	str.w	fp, [r4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80091b6:	6066      	str	r6, [r4, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80091b8:	60a7      	str	r7, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80091ba:	60e5      	str	r5, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80091bc:	6125      	str	r5, [r4, #16]
  LL_GPIO_Init(SPI2_CS_GPIO_PORT, &GPIO_InitStruct);
 80091be:	f7fe fb85 	bl	80078cc <LL_GPIO_Init>
 80091c2:	f8c8 b018 	str.w	fp, [r8, #24]
  GPIO_InitStruct.Pin = SPI3_CS_PIN;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(SPI3_CS_GPIO_PORT, &GPIO_InitStruct);
 80091c6:	f8df b0d0 	ldr.w	fp, [pc, #208]	; 8009298 <MX_GPIO_Init+0x1c8>
  GPIO_InitStruct.Pin = SPI3_CS_PIN;
 80091ca:	6026      	str	r6, [r4, #0]
  LL_GPIO_Init(SPI3_CS_GPIO_PORT, &GPIO_InitStruct);
 80091cc:	4621      	mov	r1, r4
 80091ce:	4658      	mov	r0, fp
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80091d0:	6066      	str	r6, [r4, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80091d2:	60a7      	str	r7, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80091d4:	60e5      	str	r5, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80091d6:	6125      	str	r5, [r4, #16]
  LL_GPIO_Init(SPI3_CS_GPIO_PORT, &GPIO_InitStruct);
 80091d8:	f7fe fb78 	bl	80078cc <LL_GPIO_Init>
 80091dc:	f8cb 6018 	str.w	r6, [fp, #24]
  LL_GPIO_SetOutputPin(SPI3_CS_GPIO_PORT, SPI3_CS_PIN);

  GPIO_InitStruct.Pin = SPI1_IMU2_CS_Pin;
 80091e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(SPI1_IMU2_CS_GPIO_Port, &GPIO_InitStruct);
 80091e4:	4621      	mov	r1, r4
 80091e6:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = SPI1_IMU2_CS_Pin;
 80091e8:	6023      	str	r3, [r4, #0]
 80091ea:	9300      	str	r3, [sp, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80091ec:	6066      	str	r6, [r4, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80091ee:	60a7      	str	r7, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80091f0:	60e5      	str	r5, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80091f2:	6125      	str	r5, [r4, #16]
  LL_GPIO_Init(SPI1_IMU2_CS_GPIO_Port, &GPIO_InitStruct);
 80091f4:	f7fe fb6a 	bl	80078cc <LL_GPIO_Init>
 80091f8:	9b00      	ldr	r3, [sp, #0]
 80091fa:	f8c9 3018 	str.w	r3, [r9, #24]
  GPIO_InitStruct.Pin = SPI3_IMU5_CS_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(SPI3_IMU5_CS_GPIO_Port, &GPIO_InitStruct);
 80091fe:	4621      	mov	r1, r4
  GPIO_InitStruct.Pin = SPI3_IMU5_CS_Pin;
 8009200:	2302      	movs	r3, #2
  LL_GPIO_Init(SPI3_IMU5_CS_GPIO_Port, &GPIO_InitStruct);
 8009202:	4658      	mov	r0, fp
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8009204:	e884 00c8 	stmia.w	r4, {r3, r6, r7}
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8009208:	60e5      	str	r5, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800920a:	6125      	str	r5, [r4, #16]
  LL_GPIO_Init(SPI3_IMU5_CS_GPIO_Port, &GPIO_InitStruct);
 800920c:	f7fe fb5e 	bl	80078cc <LL_GPIO_Init>
 8009210:	2302      	movs	r3, #2
 8009212:	f8cb 3018 	str.w	r3, [fp, #24]

  /**/
  GPIO_InitStruct.Pin = SD_DETECT_PIN;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
  LL_GPIO_Init(SD_DETECT_GPIO_PORT, &GPIO_InitStruct);
 8009216:	4621      	mov	r1, r4
  GPIO_InitStruct.Pin = SD_DETECT_PIN;
 8009218:	f04f 0b10 	mov.w	fp, #16
  LL_GPIO_Init(SD_DETECT_GPIO_PORT, &GPIO_InitStruct);
 800921c:	4650      	mov	r0, sl
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 800921e:	6123      	str	r3, [r4, #16]
  GPIO_InitStruct.Pin = SD_DETECT_PIN;
 8009220:	f8c4 b000 	str.w	fp, [r4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8009224:	6065      	str	r5, [r4, #4]
  LL_GPIO_Init(SD_DETECT_GPIO_PORT, &GPIO_InitStruct);
 8009226:	f7fe fb51 	bl	80078cc <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 800922a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800922e:	4621      	mov	r1, r4
 8009230:	4648      	mov	r0, r9
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8009232:	e884 0028 	stmia.w	r4, {r3, r5}
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8009236:	6126      	str	r6, [r4, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009238:	f7fe fb48 	bl	80078cc <LL_GPIO_Init>


  /**/
//
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;   // Portable IMU2 CS Pin
 800923c:	9a01      	ldr	r2, [sp, #4]
 800923e:	6022      	str	r2, [r4, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009240:	4621      	mov	r1, r4
 8009242:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;   // Portable IMU2 CS Pin
 8009244:	9200      	str	r2, [sp, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8009246:	6066      	str	r6, [r4, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8009248:	60a7      	str	r7, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800924a:	60e5      	str	r5, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800924c:	6125      	str	r5, [r4, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800924e:	f7fe fb3d 	bl	80078cc <LL_GPIO_Init>
 8009252:	9a00      	ldr	r2, [sp, #0]
 8009254:	f8c8 2018 	str.w	r2, [r8, #24]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;   // Portable IMU3 CS Pin
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009258:	4621      	mov	r1, r4
 800925a:	4650      	mov	r0, sl
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;   // Portable IMU3 CS Pin
 800925c:	f8c4 b000 	str.w	fp, [r4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8009260:	6066      	str	r6, [r4, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8009262:	60a7      	str	r7, [r4, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8009264:	60e5      	str	r5, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8009266:	6125      	str	r5, [r4, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009268:	f7fe fb30 	bl	80078cc <LL_GPIO_Init>
//  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
//  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
//  LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_10);

  // Measure interrupt speed
  GPIO_InitStruct.Pin = LL_GPIO_PIN_11;
 800926c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009270:	4621      	mov	r1, r4
 8009272:	4640      	mov	r0, r8
 8009274:	f8ca b018 	str.w	fp, [sl, #24]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8009278:	e884 00c8 	stmia.w	r4, {r3, r6, r7}
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800927c:	60e5      	str	r5, [r4, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800927e:	6125      	str	r5, [r4, #16]
  // Greg end
}
 8009280:	b003      	add	sp, #12
 8009282:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009286:	f7fe bb21 	b.w	80078cc <LL_GPIO_Init>
 800928a:	bf00      	nop
 800928c:	2000ae18 	.word	0x2000ae18
 8009290:	48000400 	.word	0x48000400
 8009294:	48000800 	.word	0x48000800
 8009298:	48001c00 	.word	0x48001c00

0800929c <BLUE_LED_OFF>:
 800929c:	4b02      	ldr	r3, [pc, #8]	; (80092a8 <BLUE_LED_OFF+0xc>)
 800929e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80092a2:	619a      	str	r2, [r3, #24]
 80092a4:	4770      	bx	lr
 80092a6:	bf00      	nop
 80092a8:	48000400 	.word	0x48000400

080092ac <ALL_LED_OFF>:
 80092ac:	4b05      	ldr	r3, [pc, #20]	; (80092c4 <ALL_LED_OFF+0x18>)
 80092ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80092b2:	619a      	str	r2, [r3, #24]
 80092b4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80092b8:	2204      	movs	r2, #4
 80092ba:	619a      	str	r2, [r3, #24]
 80092bc:	2208      	movs	r2, #8
 80092be:	619a      	str	r2, [r3, #24]
 80092c0:	4770      	bx	lr
 80092c2:	bf00      	nop
 80092c4:	48000400 	.word	0x48000400

080092c8 <GREEN_LED_ONLY>:
  WRITE_REG(GPIOx->BRR, PinMask);
 80092c8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80092cc:	2204      	movs	r2, #4
 80092ce:	629a      	str	r2, [r3, #40]	; 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 80092d0:	4a03      	ldr	r2, [pc, #12]	; (80092e0 <GREEN_LED_ONLY+0x18>)
 80092d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80092d6:	6191      	str	r1, [r2, #24]
 80092d8:	2208      	movs	r2, #8
 80092da:	619a      	str	r2, [r3, #24]
 80092dc:	4770      	bx	lr
 80092de:	bf00      	nop
 80092e0:	48000400 	.word	0x48000400

080092e4 <RED_LED_OFF>:
 80092e4:	4770      	bx	lr

080092e6 <GREEN_LED_OFF>:
 80092e6:	4770      	bx	lr

080092e8 <RED_LED_ONLY>:
  WRITE_REG(GPIOx->BRR, PinMask);
 80092e8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80092ec:	2208      	movs	r2, #8
 80092ee:	629a      	str	r2, [r3, #40]	; 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 80092f0:	4a03      	ldr	r2, [pc, #12]	; (8009300 <RED_LED_ONLY+0x18>)
 80092f2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80092f6:	6191      	str	r1, [r2, #24]
 80092f8:	2204      	movs	r2, #4
 80092fa:	619a      	str	r2, [r3, #24]
 80092fc:	4770      	bx	lr
 80092fe:	bf00      	nop
 8009300:	48000400 	.word	0x48000400

08009304 <BLUE_LED_ONLY>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8009304:	4b05      	ldr	r3, [pc, #20]	; (800931c <BLUE_LED_ONLY+0x18>)
 8009306:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800930a:	629a      	str	r2, [r3, #40]	; 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 800930c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009310:	2204      	movs	r2, #4
 8009312:	619a      	str	r2, [r3, #24]
 8009314:	2208      	movs	r2, #8
 8009316:	619a      	str	r2, [r3, #24]
 8009318:	4770      	bx	lr
 800931a:	bf00      	nop
 800931c:	48000400 	.word	0x48000400

08009320 <VIOLET_LED_ONLY>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8009320:	4b05      	ldr	r3, [pc, #20]	; (8009338 <VIOLET_LED_ONLY+0x18>)
 8009322:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009326:	629a      	str	r2, [r3, #40]	; 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8009328:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800932c:	2204      	movs	r2, #4
 800932e:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 8009330:	2208      	movs	r2, #8
 8009332:	629a      	str	r2, [r3, #40]	; 0x28
 8009334:	4770      	bx	lr
 8009336:	bf00      	nop
 8009338:	48000400 	.word	0x48000400

0800933c <CYAN_LED_ONLY>:
 800933c:	4b05      	ldr	r3, [pc, #20]	; (8009354 <CYAN_LED_ONLY+0x18>)
 800933e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009342:	629a      	str	r2, [r3, #40]	; 0x28
 8009344:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009348:	2204      	movs	r2, #4
 800934a:	629a      	str	r2, [r3, #40]	; 0x28
 800934c:	2208      	movs	r2, #8
 800934e:	629a      	str	r2, [r3, #40]	; 0x28
 8009350:	4770      	bx	lr
 8009352:	bf00      	nop
 8009354:	48000400 	.word	0x48000400

08009358 <ALL_LED_ON>:
 8009358:	f7ff bff0 	b.w	800933c <CYAN_LED_ONLY>

0800935c <SD_POWER_ON>:
 800935c:	4770      	bx	lr

0800935e <SD_POWER_OFF>:
void SD_POWER_ON(void)
{

}
void SD_POWER_OFF(void)
{
 800935e:	4770      	bx	lr

08009360 <AccelCal>:
		}
	}
}

struct imu_data AccelCal (struct imu_data imu_data_now)
{
 8009360:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009362:	4604      	mov	r4, r0
 8009364:	a801      	add	r0, sp, #4
 8009366:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	// Separate data in ADC values
	float ax = imu_data_now.AX;
 800936a:	f9bd 3004 	ldrsh.w	r3, [sp, #4]

	// Scaling factor (helps with normalization)
	float n = 1.00509896445316;

	// Accelerometer calibration in ADC values
	imu_data_now.AX = n * ( ax*(c1*c3 - c2*s1*s3) + ay*(  -c3*s1 - c1*c2*s3) + az*( s2*s3) ) - bx;
 800936e:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8009428 <AccelCal+0xc8>
 8009372:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800942c <AccelCal+0xcc>
 8009376:	ed9f 5a2e 	vldr	s10, [pc, #184]	; 8009430 <AccelCal+0xd0>
	float ax = imu_data_now.AX;
 800937a:	ee06 3a10 	vmov	s12, r3
	float ay = imu_data_now.AY;
 800937e:	f9bd 3006 	ldrsh.w	r3, [sp, #6]
 8009382:	ee07 3a90 	vmov	s15, r3
 8009386:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	float ax = imu_data_now.AX;
 800938a:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
	float az = imu_data_now.AZ;
 800938e:	f9bd 3008 	ldrsh.w	r3, [sp, #8]
	imu_data_now.AX = n * ( ax*(c1*c3 - c2*s1*s3) + ay*(  -c3*s1 - c1*c2*s3) + az*( s2*s3) ) - bx;
 8009392:	ee27 7a87 	vmul.f32	s14, s15, s14
	float az = imu_data_now.AZ;
 8009396:	ee06 3a90 	vmov	s13, r3
	imu_data_now.AX = n * ( ax*(c1*c3 - c2*s1*s3) + ay*(  -c3*s1 - c1*c2*s3) + az*( s2*s3) ) - bx;
 800939a:	eea6 7a25 	vfma.f32	s14, s12, s11
	float az = imu_data_now.AZ;
 800939e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
	imu_data_now.AX = n * ( ax*(c1*c3 - c2*s1*s3) + ay*(  -c3*s1 - c1*c2*s3) + az*( s2*s3) ) - bx;
 80093a2:	eddf 5a24 	vldr	s11, [pc, #144]	; 8009434 <AccelCal+0xd4>
 80093a6:	eea6 7aa5 	vfma.f32	s14, s13, s11
 80093aa:	eddf 5a23 	vldr	s11, [pc, #140]	; 8009438 <AccelCal+0xd8>
 80093ae:	eee7 5a05 	vfma.f32	s11, s14, s10
 80093b2:	eebd 7ae5 	vcvt.s32.f32	s14, s11
	imu_data_now.AY = n * ( ax*(c1*s3 + c2*c3*s1) + ay*(c1*c2*c3 - s1*s3   ) + az*(-c3*s2) ) - by;
 80093b6:	eddf 5a21 	vldr	s11, [pc, #132]	; 800943c <AccelCal+0xdc>
	imu_data_now.AX = n * ( ax*(c1*c3 - c2*s1*s3) + ay*(  -c3*s1 - c1*c2*s3) + az*( s2*s3) ) - bx;
 80093ba:	ee17 3a10 	vmov	r3, s14
	imu_data_now.AY = n * ( ax*(c1*s3 + c2*c3*s1) + ay*(c1*c2*c3 - s1*s3   ) + az*(-c3*s2) ) - by;
 80093be:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8009440 <AccelCal+0xe0>
	imu_data_now.AX = n * ( ax*(c1*c3 - c2*s1*s3) + ay*(  -c3*s1 - c1*c2*s3) + az*( s2*s3) ) - bx;
 80093c2:	f8ad 3004 	strh.w	r3, [sp, #4]
	imu_data_now.AY = n * ( ax*(c1*s3 + c2*c3*s1) + ay*(c1*c2*c3 - s1*s3   ) + az*(-c3*s2) ) - by;
 80093c6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80093ca:	eea6 7a25 	vfma.f32	s14, s12, s11
 80093ce:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8009444 <AccelCal+0xe4>
 80093d2:	eea6 7aa5 	vfma.f32	s14, s13, s11
 80093d6:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8009448 <AccelCal+0xe8>
 80093da:	eee7 5a05 	vfma.f32	s11, s14, s10
 80093de:	eebd 7ae5 	vcvt.s32.f32	s14, s11
 80093e2:	ee17 3a10 	vmov	r3, s14
	imu_data_now.AZ = n * ( ax*(        s1*s2   ) + ay*(           c1*s2   ) + az*( c2   ) ) - bz;
 80093e6:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800944c <AccelCal+0xec>
	imu_data_now.AY = n * ( ax*(c1*s3 + c2*c3*s1) + ay*(c1*c2*c3 - s1*s3   ) + az*(-c3*s2) ) - by;
 80093ea:	f8ad 3006 	strh.w	r3, [sp, #6]
	imu_data_now.AZ = n * ( ax*(        s1*s2   ) + ay*(           c1*s2   ) + az*( c2   ) ) - bz;
 80093ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80093f2:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8009450 <AccelCal+0xf0>
 80093f6:	eee6 7a07 	vfma.f32	s15, s12, s14
 80093fa:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8009454 <AccelCal+0xf4>
 80093fe:	eee6 7a87 	vfma.f32	s15, s13, s14
 8009402:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8009458 <AccelCal+0xf8>
 8009406:	eea7 7a85 	vfma.f32	s14, s15, s10
 800940a:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 800940e:	ee17 3a90 	vmov	r3, s15
 8009412:	f8ad 3008 	strh.w	r3, [sp, #8]

	// Return in ADC values
	return imu_data_now;
 8009416:	4603      	mov	r3, r0
 8009418:	cb03      	ldmia	r3!, {r0, r1}
 800941a:	6020      	str	r0, [r4, #0]
 800941c:	6818      	ldr	r0, [r3, #0]
 800941e:	60a0      	str	r0, [r4, #8]
}
 8009420:	4620      	mov	r0, r4
	return imu_data_now;
 8009422:	6061      	str	r1, [r4, #4]
}
 8009424:	b004      	add	sp, #16
 8009426:	bd10      	pop	{r4, pc}
 8009428:	3ca27ad0 	.word	0x3ca27ad0
 800942c:	3f7ff31b 	.word	0x3f7ff31b
 8009430:	3f80a715 	.word	0x3f80a715
 8009434:	382082d4 	.word	0x382082d4
 8009438:	c2a23bc0 	.word	0xc2a23bc0
 800943c:	bca27ad0 	.word	0xbca27ad0
 8009440:	3f7ff29e 	.word	0x3f7ff29e
 8009444:	3b7ccb27 	.word	0x3b7ccb27
 8009448:	c2b71475 	.word	0xc2b71475
 800944c:	bb7ccb28 	.word	0xbb7ccb28
 8009450:	3820693b 	.word	0x3820693b
 8009454:	3f7fff83 	.word	0x3f7fff83
 8009458:	c2f299e3 	.word	0xc2f299e3
 800945c:	00000000 	.word	0x00000000

08009460 <processKnee>:
void processKnee () {
 8009460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009464:	ed2d 8b02 	vpush	{d8}
	if (Data_log_Start_Resume == 1) // Sensor Start Flag from VCP command / FATFS SD card file
 8009468:	4bc3      	ldr	r3, [pc, #780]	; (8009778 <processKnee+0x318>)
 800946a:	781b      	ldrb	r3, [r3, #0]
 800946c:	2b01      	cmp	r3, #1
void processKnee () {
 800946e:	b091      	sub	sp, #68	; 0x44
	if (Data_log_Start_Resume == 1) // Sensor Start Flag from VCP command / FATFS SD card file
 8009470:	f040 8155 	bne.w	800971e <processKnee+0x2be>
		if (count == 1)
 8009474:	4fc1      	ldr	r7, [pc, #772]	; (800977c <processKnee+0x31c>)
 8009476:	4cc2      	ldr	r4, [pc, #776]	; (8009780 <processKnee+0x320>)
		float angle_now = knee_angle();
 8009478:	f001 fff6 	bl	800b468 <knee_angle>
		if (count == 1)
 800947c:	783b      	ldrb	r3, [r7, #0]
 800947e:	2b01      	cmp	r3, #1
		float angle_now = knee_angle();
 8009480:	eeb0 8a40 	vmov.f32	s16, s0
		if (count == 1)
 8009484:	d10e      	bne.n	80094a4 <processKnee+0x44>
			angle_old      = angle_now;				// Units in degrees
 8009486:	ed84 0a00 	vstr	s0, [r4]
			imu_angle_past = angle_now / (rad2deg);	// Units in radians
 800948a:	ee10 0a10 	vmov	r0, s0
 800948e:	f7f7 f85b 	bl	8000548 <__aeabi_f2d>
 8009492:	a3b5      	add	r3, pc, #724	; (adr r3, 8009768 <processKnee+0x308>)
 8009494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009498:	f7f7 f9d4 	bl	8000844 <__aeabi_ddiv>
 800949c:	f7f7 fb80 	bl	8000ba0 <__aeabi_d2f>
 80094a0:	4bb8      	ldr	r3, [pc, #736]	; (8009784 <processKnee+0x324>)
 80094a2:	6018      	str	r0, [r3, #0]
		angular_velocity = (2*(angle_now - angle_old)+(2*tau-Ts)*angular_velocity) / (Ts+2*tau);
 80094a4:	4bb8      	ldr	r3, [pc, #736]	; (8009788 <processKnee+0x328>)
 80094a6:	ed94 6a00 	vldr	s12, [r4]
 80094aa:	edd3 5a00 	vldr	s11, [r3]
 80094ae:	4bb7      	ldr	r3, [pc, #732]	; (800978c <processKnee+0x32c>)
		angle_old        = angle_now;
 80094b0:	ed84 8a00 	vstr	s16, [r4]
		angular_velocity = (2*(angle_now - angle_old)+(2*tau-Ts)*angular_velocity) / (Ts+2*tau);
 80094b4:	ed93 7a00 	vldr	s14, [r3]
 80094b8:	4bb5      	ldr	r3, [pc, #724]	; (8009790 <processKnee+0x330>)
 80094ba:	4eb6      	ldr	r6, [pc, #728]	; (8009794 <processKnee+0x334>)
 80094bc:	ed93 5a00 	vldr	s10, [r3]
 80094c0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80094c4:	eef0 7a47 	vmov.f32	s15, s14
 80094c8:	eed5 7aa6 	vfnms.f32	s15, s11, s13
 80094cc:	ee38 6a46 	vsub.f32	s12, s16, s12
 80094d0:	ee67 7a85 	vmul.f32	s15, s15, s10
 80094d4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80094d8:	eee6 7a26 	vfma.f32	s15, s12, s13
 80094dc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80094e0:	edc3 6a00 	vstr	s13, [r3]
		uint16_t Loadcell_top = Read_Loadcell1();
 80094e4:	f001 fac6 	bl	800aa74 <Read_Loadcell1>
 80094e8:	9004      	str	r0, [sp, #16]
 80094ea:	f8bd a010 	ldrh.w	sl, [sp, #16]
		uint16_t Loadcell_bot = Read_Loadcell2();
 80094ee:	f001 faed 	bl	800aacc <Read_Loadcell2>
 80094f2:	9005      	str	r0, [sp, #20]
 80094f4:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 80094f8:	9303      	str	r3, [sp, #12]
		if (count == 1)
 80094fa:	783b      	ldrb	r3, [r7, #0]
 80094fc:	2b01      	cmp	r3, #1
 80094fe:	f040 8113 	bne.w	8009728 <processKnee+0x2c8>
			Loadcell_top_m2          = Loadcell_top;
 8009502:	4ba5      	ldr	r3, [pc, #660]	; (8009798 <processKnee+0x338>)
			Loadcell_bot_m2          = Loadcell_bot;
 8009504:	f8bd 200c 	ldrh.w	r2, [sp, #12]
			Loadcell_top_m2          = Loadcell_top;
 8009508:	f8a3 a000 	strh.w	sl, [r3]
			Loadcell_top_filtered    = Loadcell_top;
 800950c:	ee07 aa90 	vmov	s15, sl
			Loadcell_top_filtered_m2 = Loadcell_top;
 8009510:	4ba2      	ldr	r3, [pc, #648]	; (800979c <processKnee+0x33c>)
			Loadcell_top_filtered    = Loadcell_top;
 8009512:	eef8 7a67 	vcvt.f32.u32	s15, s15
			Loadcell_top_filtered_m2 = Loadcell_top;
 8009516:	edc3 7a00 	vstr	s15, [r3]
			Loadcell_top_filtered    = Loadcell_top;
 800951a:	edc6 7a00 	vstr	s15, [r6]
			Loadcell_bot_filtered    = Loadcell_bot;
 800951e:	eddd 7a03 	vldr	s15, [sp, #12]
 8009522:	4b9f      	ldr	r3, [pc, #636]	; (80097a0 <processKnee+0x340>)
 8009524:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009528:	edc3 7a00 	vstr	s15, [r3]
			Loadcell_bot_m2          = Loadcell_bot;
 800952c:	4b9d      	ldr	r3, [pc, #628]	; (80097a4 <processKnee+0x344>)
 800952e:	801a      	strh	r2, [r3, #0]
			Loadcell_bot_filtered_m2 = Loadcell_bot;
 8009530:	4b9d      	ldr	r3, [pc, #628]	; (80097a8 <processKnee+0x348>)
 8009532:	edc3 7a00 	vstr	s15, [r3]
			count++;
 8009536:	2302      	movs	r3, #2
			count++;
 8009538:	703b      	strb	r3, [r7, #0]
		imu_data_now = IMU1_read();
 800953a:	4c9c      	ldr	r4, [pc, #624]	; (80097ac <processKnee+0x34c>)
		imu_angle_now  = IMU_orientation(imu_data_now, imu_angle_past, dt_s);	// Units in radians
 800953c:	4d91      	ldr	r5, [pc, #580]	; (8009784 <processKnee+0x324>)
		IMU_acc = -imu_data_now.AY;
 800953e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80097ec <processKnee+0x38c>
		hip_angle      = imu_angle_now*rad2deg - angle_now;						// Units in degrees
 8009542:	f8df 82ac 	ldr.w	r8, [pc, #684]	; 80097f0 <processKnee+0x390>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8009546:	f8df a2ac 	ldr.w	sl, [pc, #684]	; 80097f4 <processKnee+0x394>
		my_st_impedance = controller_impedance(angle_now, angular_velocity, Loadcell_bot_filtered, Loadcell_top_filtered, IMU_acc, hip_angle);
 800954a:	f8df 9248 	ldr.w	r9, [pc, #584]	; 8009794 <processKnee+0x334>
		Knee_data_store(angle_now * 100, hip_angle * 100, Loadcell_top, Loadcell_top_filtered);
 800954e:	eddf 8a98 	vldr	s17, [pc, #608]	; 80097b0 <processKnee+0x350>
		imu_data_now = IMU1_read();
 8009552:	a80c      	add	r0, sp, #48	; 0x30
 8009554:	f001 fe68 	bl	800b228 <IMU1_read>
 8009558:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800955a:	6023      	str	r3, [r4, #0]
 800955c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800955e:	6063      	str	r3, [r4, #4]
 8009560:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009562:	60a3      	str	r3, [r4, #8]
		imu_data_now = AccelCal(imu_data_now);
 8009564:	6821      	ldr	r1, [r4, #0]
 8009566:	6862      	ldr	r2, [r4, #4]
 8009568:	68a3      	ldr	r3, [r4, #8]
 800956a:	a80c      	add	r0, sp, #48	; 0x30
 800956c:	f7ff fef8 	bl	8009360 <AccelCal>
 8009570:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009572:	6023      	str	r3, [r4, #0]
 8009574:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009576:	6063      	str	r3, [r4, #4]
 8009578:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800957a:	60a3      	str	r3, [r4, #8]
		imu_data_now.GX -= -60;
 800957c:	88e3      	ldrh	r3, [r4, #6]
		imu_angle_now  = IMU_orientation(imu_data_now, imu_angle_past, dt_s);	// Units in radians
 800957e:	eddf 0a8d 	vldr	s1, [pc, #564]	; 80097b4 <processKnee+0x354>
 8009582:	6820      	ldr	r0, [r4, #0]
 8009584:	ed95 0a00 	vldr	s0, [r5]
		imu_data_now.GX -= -60;
 8009588:	333c      	adds	r3, #60	; 0x3c
 800958a:	80e3      	strh	r3, [r4, #6]
		imu_data_now.GY -= -29;
 800958c:	8923      	ldrh	r3, [r4, #8]
		imu_angle_now  = IMU_orientation(imu_data_now, imu_angle_past, dt_s);	// Units in radians
 800958e:	6861      	ldr	r1, [r4, #4]
		imu_data_now.GY -= -29;
 8009590:	331d      	adds	r3, #29
 8009592:	8123      	strh	r3, [r4, #8]
		imu_data_now.GZ -=  16;
 8009594:	8963      	ldrh	r3, [r4, #10]
 8009596:	3b10      	subs	r3, #16
 8009598:	8163      	strh	r3, [r4, #10]
		IMU_acc = -imu_data_now.AY;
 800959a:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
		imu_angle_now  = IMU_orientation(imu_data_now, imu_angle_past, dt_s);	// Units in radians
 800959e:	68a2      	ldr	r2, [r4, #8]
		IMU_acc = -imu_data_now.AY;
 80095a0:	425b      	negs	r3, r3
 80095a2:	ee07 3a90 	vmov	s15, r3
 80095a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80095aa:	edcb 7a00 	vstr	s15, [fp]
		imu_angle_now  = IMU_orientation(imu_data_now, imu_angle_past, dt_s);	// Units in radians
 80095ae:	f001 ff73 	bl	800b498 <IMU_orientation>
		hip_angle      = imu_angle_now*rad2deg - angle_now;						// Units in degrees
 80095b2:	eddf 7a81 	vldr	s15, [pc, #516]	; 80097b8 <processKnee+0x358>
		imu_angle_now  = IMU_orientation(imu_data_now, imu_angle_past, dt_s);	// Units in radians
 80095b6:	4b81      	ldr	r3, [pc, #516]	; (80097bc <processKnee+0x35c>)
		imu_angle_past = imu_angle_now;											// Units in radians
 80095b8:	ed85 0a00 	vstr	s0, [r5]
		hip_angle      = imu_angle_now*rad2deg - angle_now;						// Units in degrees
 80095bc:	ee60 7a27 	vmul.f32	s15, s0, s15
		imu_angle_now  = IMU_orientation(imu_data_now, imu_angle_past, dt_s);	// Units in radians
 80095c0:	ed83 0a00 	vstr	s0, [r3]
		hip_angle      = imu_angle_now*rad2deg - angle_now;						// Units in degrees
 80095c4:	ee17 0a90 	vmov	r0, s15
 80095c8:	f7f6 ffbe 	bl	8000548 <__aeabi_f2d>
 80095cc:	a368      	add	r3, pc, #416	; (adr r3, 8009770 <processKnee+0x310>)
 80095ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095d2:	f7f7 f937 	bl	8000844 <__aeabi_ddiv>
 80095d6:	4606      	mov	r6, r0
 80095d8:	ee18 0a10 	vmov	r0, s16
 80095dc:	460f      	mov	r7, r1
 80095de:	f7f6 ffb3 	bl	8000548 <__aeabi_f2d>
 80095e2:	4602      	mov	r2, r0
 80095e4:	460b      	mov	r3, r1
 80095e6:	4630      	mov	r0, r6
 80095e8:	4639      	mov	r1, r7
 80095ea:	f7f6 fe4d 	bl	8000288 <__aeabi_dsub>
 80095ee:	f7f7 fad7 	bl	8000ba0 <__aeabi_d2f>
		my_st_impedance = controller_impedance(angle_now, angular_velocity, Loadcell_bot_filtered, Loadcell_top_filtered, IMU_acc, hip_angle);
 80095f2:	4e6b      	ldr	r6, [pc, #428]	; (80097a0 <processKnee+0x340>)
 80095f4:	4f66      	ldr	r7, [pc, #408]	; (8009790 <processKnee+0x330>)
 80095f6:	ed9b 2a00 	vldr	s4, [fp]
 80095fa:	edd9 1a00 	vldr	s3, [r9]
 80095fe:	ed96 1a00 	vldr	s2, [r6]
 8009602:	edd7 0a00 	vldr	s1, [r7]
		hip_angle      = imu_angle_now*rad2deg - angle_now;						// Units in degrees
 8009606:	f8c8 0000 	str.w	r0, [r8]
 800960a:	f44f 6300 	mov.w	r3, #2048	; 0x800
		my_st_impedance = controller_impedance(angle_now, angular_velocity, Loadcell_bot_filtered, Loadcell_top_filtered, IMU_acc, hip_angle);
 800960e:	aa08      	add	r2, sp, #32
 8009610:	ee02 0a90 	vmov	s5, r0
 8009614:	eeb0 0a48 	vmov.f32	s0, s16
 8009618:	f8ca 3018 	str.w	r3, [sl, #24]
 800961c:	4610      	mov	r0, r2
 800961e:	9306      	str	r3, [sp, #24]
 8009620:	9203      	str	r2, [sp, #12]
 8009622:	f7ff fcb9 	bl	8008f98 <controller_impedance>
 8009626:	9a03      	ldr	r2, [sp, #12]
 8009628:	4d65      	ldr	r5, [pc, #404]	; (80097c0 <processKnee+0x360>)
		Knee_data_storeIMU(imu_data_now.AX, imu_data_now.AY, imu_data_now.AZ, imu_data_now.GX, imu_data_now.GY, imu_data_now.GZ);
 800962a:	f9b4 e00a 	ldrsh.w	lr, [r4, #10]
  WRITE_REG(GPIOx->BRR, PinMask);
 800962e:	9b06      	ldr	r3, [sp, #24]
		my_st_impedance = controller_impedance(angle_now, angular_velocity, Loadcell_bot_filtered, Loadcell_top_filtered, IMU_acc, hip_angle);
 8009630:	ca07      	ldmia	r2, {r0, r1, r2}
 8009632:	e885 0007 	stmia.w	r5, {r0, r1, r2}
		Knee_data_storeIMU(imu_data_now.AX, imu_data_now.AY, imu_data_now.AZ, imu_data_now.GX, imu_data_now.GY, imu_data_now.GZ);
 8009636:	f9b4 2004 	ldrsh.w	r2, [r4, #4]
 800963a:	f9b4 1002 	ldrsh.w	r1, [r4, #2]
 800963e:	f9b4 0000 	ldrsh.w	r0, [r4]
 8009642:	f8ca 3028 	str.w	r3, [sl, #40]	; 0x28
 8009646:	f9b4 3006 	ldrsh.w	r3, [r4, #6]
 800964a:	f8cd e004 	str.w	lr, [sp, #4]
 800964e:	f9b4 4008 	ldrsh.w	r4, [r4, #8]
 8009652:	9400      	str	r4, [sp, #0]
 8009654:	f001 fe2a 	bl	800b2ac <Knee_data_storeIMU>
		Knee_data_store(angle_now * 100, hip_angle * 100, Loadcell_top, Loadcell_top_filtered);
 8009658:	edd8 7a00 	vldr	s15, [r8]
 800965c:	ed99 7a00 	vldr	s14, [r9]
 8009660:	f8bd 2010 	ldrh.w	r2, [sp, #16]
 8009664:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8009668:	ee28 8a28 	vmul.f32	s16, s16, s17
 800966c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009670:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8009674:	ee17 1a90 	vmov	r1, s15
 8009678:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800967c:	ee17 3a10 	vmov	r3, s14
 8009680:	ee17 0a90 	vmov	r0, s15
 8009684:	f001 fe50 	bl	800b328 <Knee_data_store>
		Knee_data_store1(Loadcell_bot, Loadcell_bot_filtered, my_st_impedance.desired_torque * 100, angular_velocity * 100);
 8009688:	ed97 7a00 	vldr	s14, [r7]
 800968c:	edd5 7a01 	vldr	s15, [r5, #4]
 8009690:	f8bd 0014 	ldrh.w	r0, [sp, #20]
 8009694:	ee27 7a28 	vmul.f32	s14, s14, s17
 8009698:	ee67 8aa8 	vmul.f32	s17, s15, s17
 800969c:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 80096a0:	edd6 7a00 	vldr	s15, [r6]
 80096a4:	ee17 3a10 	vmov	r3, s14
 80096a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80096ac:	eebd 7ae8 	vcvt.s32.f32	s14, s17
 80096b0:	ee17 1a90 	vmov	r1, s15
 80096b4:	ee17 2a10 	vmov	r2, s14
 80096b8:	f001 fe66 	bl	800b388 <Knee_data_store1>
		if (Sub_cnt == 5) {
 80096bc:	4b41      	ldr	r3, [pc, #260]	; (80097c4 <processKnee+0x364>)
 80096be:	681a      	ldr	r2, [r3, #0]
 80096c0:	2a05      	cmp	r2, #5
 80096c2:	d118      	bne.n	80096f6 <processKnee+0x296>
			BSbuffer[s_flag].RTC_Time = (uint32_t) (RTC->TR & 0x007F7F7F);
 80096c4:	4d40      	ldr	r5, [pc, #256]	; (80097c8 <processKnee+0x368>)
 80096c6:	4c41      	ldr	r4, [pc, #260]	; (80097cc <processKnee+0x36c>)
 80096c8:	7828      	ldrb	r0, [r5, #0]
 80096ca:	4941      	ldr	r1, [pc, #260]	; (80097d0 <processKnee+0x370>)
 80096cc:	6822      	ldr	r2, [r4, #0]
 80096ce:	eb01 3080 	add.w	r0, r1, r0, lsl #14
 80096d2:	f002 327f 	and.w	r2, r2, #2139062143	; 0x7f7f7f7f
 80096d6:	f643 76f8 	movw	r6, #16376	; 0x3ff8
 80096da:	f022 42fe 	bic.w	r2, r2, #2130706432	; 0x7f000000
 80096de:	5182      	str	r2, [r0, r6]
			BSbuffer[s_flag].RTC_Date = (uint32_t) (RTC->DR & 0x00FFFF3F);
 80096e0:	7828      	ldrb	r0, [r5, #0]
 80096e2:	6862      	ldr	r2, [r4, #4]
 80096e4:	eb01 3180 	add.w	r1, r1, r0, lsl #14
 80096e8:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80096ec:	f643 70fc 	movw	r0, #16380	; 0x3ffc
 80096f0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80096f4:	500a      	str	r2, [r1, r0]
		if (Sub_cnt == Highest_sensor_count)    // Total samples to be stored in a 16KB buffer
 80096f6:	681a      	ldr	r2, [r3, #0]
 80096f8:	f5b2 7ff0 	cmp.w	r2, #480	; 0x1e0
 80096fc:	f040 813d 	bne.w	800997a <processKnee+0x51a>
			Sub_cnt = 0;          // Reset Counter of sensor element
 8009700:	2100      	movs	r1, #0
 8009702:	6019      	str	r1, [r3, #0]
			SD_write_Flag = 1;    // Flag set to write filled buffer content
 8009704:	4b33      	ldr	r3, [pc, #204]	; (80097d4 <processKnee+0x374>)
 8009706:	4834      	ldr	r0, [pc, #208]	; (80097d8 <processKnee+0x378>)
 8009708:	2201      	movs	r2, #1
 800970a:	701a      	strb	r2, [r3, #0]
			if (s_flag == 0)    // if current storgae_buffer was 0
 800970c:	4b2e      	ldr	r3, [pc, #184]	; (80097c8 <processKnee+0x368>)
 800970e:	781c      	ldrb	r4, [r3, #0]
 8009710:	f004 05ff 	and.w	r5, r4, #255	; 0xff
 8009714:	2c00      	cmp	r4, #0
 8009716:	f040 812d 	bne.w	8009974 <processKnee+0x514>
				w_flag = 0;    // write_buffer to be saved in SD card = 0
 800971a:	7005      	strb	r5, [r0, #0]
				s_flag = 1;    // current storgae_buffer is set 1
 800971c:	701a      	strb	r2, [r3, #0]
}
 800971e:	b011      	add	sp, #68	; 0x44
 8009720:	ecbd 8b02 	vpop	{d8}
 8009724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		else if (count == 2)
 8009728:	2b02      	cmp	r3, #2
 800972a:	4d2c      	ldr	r5, [pc, #176]	; (80097dc <processKnee+0x37c>)
 800972c:	4c2c      	ldr	r4, [pc, #176]	; (80097e0 <processKnee+0x380>)
 800972e:	d165      	bne.n	80097fc <processKnee+0x39c>
			Loadcell_top_filtered    = Loadcell_top;
 8009730:	ee07 aa90 	vmov	s15, sl
 8009734:	eef8 7a67 	vcvt.f32.u32	s15, s15
			Loadcell_bot_filtered    = Loadcell_bot;
 8009738:	4b19      	ldr	r3, [pc, #100]	; (80097a0 <processKnee+0x340>)
			Loadcell_top_filtered    = Loadcell_top;
 800973a:	edc6 7a00 	vstr	s15, [r6]
			Loadcell_top_filtered_m1 = Loadcell_top;
 800973e:	edc4 7a00 	vstr	s15, [r4]
			Loadcell_bot_filtered    = Loadcell_bot;
 8009742:	eddd 7a03 	vldr	s15, [sp, #12]
			Loadcell_bot_m1          = Loadcell_bot;
 8009746:	f8bd 200c 	ldrh.w	r2, [sp, #12]
			Loadcell_top_m1          = Loadcell_top;
 800974a:	f8a5 a000 	strh.w	sl, [r5]
			Loadcell_bot_filtered    = Loadcell_bot;
 800974e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009752:	edc3 7a00 	vstr	s15, [r3]
			Loadcell_bot_m1          = Loadcell_bot;
 8009756:	4b23      	ldr	r3, [pc, #140]	; (80097e4 <processKnee+0x384>)
 8009758:	801a      	strh	r2, [r3, #0]
			Loadcell_bot_filtered_m1 = Loadcell_bot;
 800975a:	4b23      	ldr	r3, [pc, #140]	; (80097e8 <processKnee+0x388>)
 800975c:	edc3 7a00 	vstr	s15, [r3]
			count++;
 8009760:	2303      	movs	r3, #3
 8009762:	e6e9      	b.n	8009538 <processKnee+0xd8>
 8009764:	f3af 8000 	nop.w
 8009768:	b6774c14 	.word	0xb6774c14
 800976c:	404ca5d7 	.word	0x404ca5d7
 8009770:	2e48e8a7 	.word	0x2e48e8a7
 8009774:	400921ff 	.word	0x400921ff
 8009778:	2000ae65 	.word	0x2000ae65
 800977c:	200000e8 	.word	0x200000e8
 8009780:	2000091c 	.word	0x2000091c
 8009784:	2000ae38 	.word	0x2000ae38
 8009788:	200000ec 	.word	0x200000ec
 800978c:	200000e4 	.word	0x200000e4
 8009790:	20000920 	.word	0x20000920
 8009794:	2000ae48 	.word	0x2000ae48
 8009798:	2000ae30 	.word	0x2000ae30
 800979c:	2000ae4c 	.word	0x2000ae4c
 80097a0:	2000ae34 	.word	0x2000ae34
 80097a4:	2000ae32 	.word	0x2000ae32
 80097a8:	2000ae54 	.word	0x2000ae54
 80097ac:	2000ae3c 	.word	0x2000ae3c
 80097b0:	42c80000 	.word	0x42c80000
 80097b4:	3b000000 	.word	0x3b000000
 80097b8:	43340000 	.word	0x43340000
 80097bc:	2000ae5c 	.word	0x2000ae5c
 80097c0:	2000ae0c 	.word	0x2000ae0c
 80097c4:	2000092c 	.word	0x2000092c
 80097c8:	20000932 	.word	0x20000932
 80097cc:	40002800 	.word	0x40002800
 80097d0:	2000094c 	.word	0x2000094c
 80097d4:	2000ae6c 	.word	0x2000ae6c
 80097d8:	200000f4 	.word	0x200000f4
 80097dc:	2000ae50 	.word	0x2000ae50
 80097e0:	2000ae58 	.word	0x2000ae58
 80097e4:	2000ae52 	.word	0x2000ae52
 80097e8:	2000ae60 	.word	0x2000ae60
 80097ec:	20000918 	.word	0x20000918
 80097f0:	20000924 	.word	0x20000924
 80097f4:	48000400 	.word	0x48000400
 80097f8:	3fd3eab3 	.word	0x3fd3eab3
			Loadcell_top_filtered    =    1.6556f * Loadcell_top_filtered_m1
 80097fc:	edd4 8a00 	vldr	s17, [r4]
 8009800:	ed5f 7a03 	vldr	s15, [pc, #-12]	; 80097f8 <processKnee+0x398>
										- 0.7068 * Loadcell_top_filtered_m2 + 0.0128 * Loadcell_top
 8009804:	f8df b1ac 	ldr.w	fp, [pc, #428]	; 80099b4 <processKnee+0x554>
										+ 0.0256 * Loadcell_top_m1 + 0.0128 * Loadcell_top_m2;
 8009808:	882f      	ldrh	r7, [r5, #0]
			Loadcell_top_filtered    =    1.6556f * Loadcell_top_filtered_m1
 800980a:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800980e:	ee17 0a90 	vmov	r0, s15
 8009812:	f7f6 fe99 	bl	8000548 <__aeabi_f2d>
 8009816:	4680      	mov	r8, r0
										- 0.7068 * Loadcell_top_filtered_m2 + 0.0128 * Loadcell_top
 8009818:	f8db 0000 	ldr.w	r0, [fp]
			Loadcell_top_filtered    =    1.6556f * Loadcell_top_filtered_m1
 800981c:	4689      	mov	r9, r1
										- 0.7068 * Loadcell_top_filtered_m2 + 0.0128 * Loadcell_top
 800981e:	f7f6 fe93 	bl	8000548 <__aeabi_f2d>
 8009822:	a359      	add	r3, pc, #356	; (adr r3, 8009988 <processKnee+0x528>)
 8009824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009828:	f7f6 fee2 	bl	80005f0 <__aeabi_dmul>
 800982c:	4602      	mov	r2, r0
 800982e:	460b      	mov	r3, r1
 8009830:	4640      	mov	r0, r8
 8009832:	4649      	mov	r1, r9
 8009834:	f7f6 fd28 	bl	8000288 <__aeabi_dsub>
 8009838:	4680      	mov	r8, r0
 800983a:	f8bd 0010 	ldrh.w	r0, [sp, #16]
 800983e:	4689      	mov	r9, r1
 8009840:	f7f6 fe70 	bl	8000524 <__aeabi_i2d>
 8009844:	a352      	add	r3, pc, #328	; (adr r3, 8009990 <processKnee+0x530>)
 8009846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800984a:	f7f6 fed1 	bl	80005f0 <__aeabi_dmul>
 800984e:	4602      	mov	r2, r0
 8009850:	460b      	mov	r3, r1
 8009852:	4640      	mov	r0, r8
 8009854:	4649      	mov	r1, r9
 8009856:	f7f6 fd19 	bl	800028c <__adddf3>
 800985a:	4680      	mov	r8, r0
										+ 0.0256 * Loadcell_top_m1 + 0.0128 * Loadcell_top_m2;
 800985c:	4638      	mov	r0, r7
										- 0.7068 * Loadcell_top_filtered_m2 + 0.0128 * Loadcell_top
 800985e:	4689      	mov	r9, r1
										+ 0.0256 * Loadcell_top_m1 + 0.0128 * Loadcell_top_m2;
 8009860:	f7f6 fe60 	bl	8000524 <__aeabi_i2d>
 8009864:	a34c      	add	r3, pc, #304	; (adr r3, 8009998 <processKnee+0x538>)
 8009866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800986a:	f7f6 fec1 	bl	80005f0 <__aeabi_dmul>
 800986e:	4602      	mov	r2, r0
 8009870:	460b      	mov	r3, r1
 8009872:	4640      	mov	r0, r8
 8009874:	4649      	mov	r1, r9
 8009876:	f7f6 fd09 	bl	800028c <__adddf3>
 800987a:	f8df 813c 	ldr.w	r8, [pc, #316]	; 80099b8 <processKnee+0x558>
 800987e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009882:	f8b8 0000 	ldrh.w	r0, [r8]
 8009886:	f7f6 fe4d 	bl	8000524 <__aeabi_i2d>
 800988a:	a341      	add	r3, pc, #260	; (adr r3, 8009990 <processKnee+0x530>)
 800988c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009890:	f7f6 feae 	bl	80005f0 <__aeabi_dmul>
 8009894:	4602      	mov	r2, r0
 8009896:	460b      	mov	r3, r1
 8009898:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800989c:	f7f6 fcf6 	bl	800028c <__adddf3>
 80098a0:	f7f7 f97e 	bl	8000ba0 <__aeabi_d2f>
			Loadcell_top_m1          = Loadcell_top;
 80098a4:	f8a5 a000 	strh.w	sl, [r5]
			Loadcell_bot_filtered    =    1.6556 * Loadcell_bot_filtered_m1
 80098a8:	f8df a110 	ldr.w	sl, [pc, #272]	; 80099bc <processKnee+0x55c>
			Loadcell_top_filtered_m1 = Loadcell_top_filtered;
 80098ac:	6020      	str	r0, [r4, #0]
			Loadcell_bot_filtered    =    1.6556 * Loadcell_bot_filtered_m1
 80098ae:	f8da 4000 	ldr.w	r4, [sl]
			Loadcell_top_filtered    =    1.6556f * Loadcell_top_filtered_m1
 80098b2:	6030      	str	r0, [r6, #0]
			Loadcell_top_m2          = Loadcell_top_m1;
 80098b4:	f8a8 7000 	strh.w	r7, [r8]
			Loadcell_top_filtered_m2 = Loadcell_top_filtered_m1;
 80098b8:	edcb 8a00 	vstr	s17, [fp]
			Loadcell_bot_filtered    =    1.6556 * Loadcell_bot_filtered_m1
 80098bc:	4620      	mov	r0, r4
 80098be:	f7f6 fe43 	bl	8000548 <__aeabi_f2d>
 80098c2:	a33a      	add	r3, pc, #232	; (adr r3, 80099ac <processKnee+0x54c>)
 80098c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098c8:	f7f6 fe92 	bl	80005f0 <__aeabi_dmul>
										- 0.7068 * Loadcell_bot_filtered_m2 + 0.0128 * Loadcell_bot
 80098cc:	4f34      	ldr	r7, [pc, #208]	; (80099a0 <processKnee+0x540>)
										+ 0.0256 * Loadcell_bot_m1 + 0.0128 * Loadcell_bot_m2;
 80098ce:	4d35      	ldr	r5, [pc, #212]	; (80099a4 <processKnee+0x544>)
 80098d0:	f8df b0ec 	ldr.w	fp, [pc, #236]	; 80099c0 <processKnee+0x560>
 80098d4:	882e      	ldrh	r6, [r5, #0]
			Loadcell_bot_filtered    =    1.6556 * Loadcell_bot_filtered_m1
 80098d6:	4680      	mov	r8, r0
										- 0.7068 * Loadcell_bot_filtered_m2 + 0.0128 * Loadcell_bot
 80098d8:	6838      	ldr	r0, [r7, #0]
			Loadcell_bot_filtered    =    1.6556 * Loadcell_bot_filtered_m1
 80098da:	4689      	mov	r9, r1
										- 0.7068 * Loadcell_bot_filtered_m2 + 0.0128 * Loadcell_bot
 80098dc:	f7f6 fe34 	bl	8000548 <__aeabi_f2d>
 80098e0:	a329      	add	r3, pc, #164	; (adr r3, 8009988 <processKnee+0x528>)
 80098e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098e6:	f7f6 fe83 	bl	80005f0 <__aeabi_dmul>
 80098ea:	4602      	mov	r2, r0
 80098ec:	460b      	mov	r3, r1
 80098ee:	4640      	mov	r0, r8
 80098f0:	4649      	mov	r1, r9
 80098f2:	f7f6 fcc9 	bl	8000288 <__aeabi_dsub>
 80098f6:	4680      	mov	r8, r0
 80098f8:	f8bd 0014 	ldrh.w	r0, [sp, #20]
 80098fc:	4689      	mov	r9, r1
 80098fe:	f7f6 fe11 	bl	8000524 <__aeabi_i2d>
 8009902:	a323      	add	r3, pc, #140	; (adr r3, 8009990 <processKnee+0x530>)
 8009904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009908:	f7f6 fe72 	bl	80005f0 <__aeabi_dmul>
 800990c:	4602      	mov	r2, r0
 800990e:	460b      	mov	r3, r1
 8009910:	4640      	mov	r0, r8
 8009912:	4649      	mov	r1, r9
 8009914:	f7f6 fcba 	bl	800028c <__adddf3>
 8009918:	4680      	mov	r8, r0
										+ 0.0256 * Loadcell_bot_m1 + 0.0128 * Loadcell_bot_m2;
 800991a:	4630      	mov	r0, r6
										- 0.7068 * Loadcell_bot_filtered_m2 + 0.0128 * Loadcell_bot
 800991c:	4689      	mov	r9, r1
										+ 0.0256 * Loadcell_bot_m1 + 0.0128 * Loadcell_bot_m2;
 800991e:	f7f6 fe01 	bl	8000524 <__aeabi_i2d>
 8009922:	a31d      	add	r3, pc, #116	; (adr r3, 8009998 <processKnee+0x538>)
 8009924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009928:	f7f6 fe62 	bl	80005f0 <__aeabi_dmul>
 800992c:	4602      	mov	r2, r0
 800992e:	460b      	mov	r3, r1
 8009930:	4640      	mov	r0, r8
 8009932:	4649      	mov	r1, r9
 8009934:	f7f6 fcaa 	bl	800028c <__adddf3>
 8009938:	4680      	mov	r8, r0
 800993a:	f8bb 0000 	ldrh.w	r0, [fp]
 800993e:	4689      	mov	r9, r1
 8009940:	f7f6 fdf0 	bl	8000524 <__aeabi_i2d>
 8009944:	a312      	add	r3, pc, #72	; (adr r3, 8009990 <processKnee+0x530>)
 8009946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800994a:	f7f6 fe51 	bl	80005f0 <__aeabi_dmul>
 800994e:	460b      	mov	r3, r1
 8009950:	4602      	mov	r2, r0
 8009952:	4649      	mov	r1, r9
 8009954:	4640      	mov	r0, r8
 8009956:	f7f6 fc99 	bl	800028c <__adddf3>
 800995a:	f7f7 f921 	bl	8000ba0 <__aeabi_d2f>
			Loadcell_bot_filtered    =    1.6556 * Loadcell_bot_filtered_m1
 800995e:	4b12      	ldr	r3, [pc, #72]	; (80099a8 <processKnee+0x548>)
			Loadcell_bot_m2          = Loadcell_bot_m1;
 8009960:	f8ab 6000 	strh.w	r6, [fp]
			Loadcell_bot_filtered    =    1.6556 * Loadcell_bot_filtered_m1
 8009964:	6018      	str	r0, [r3, #0]
			Loadcell_bot_m1          = Loadcell_bot;
 8009966:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800996a:	802b      	strh	r3, [r5, #0]
			Loadcell_bot_filtered_m2 = Loadcell_bot_filtered_m1;
 800996c:	603c      	str	r4, [r7, #0]
			Loadcell_bot_filtered_m1 = Loadcell_bot_filtered;
 800996e:	f8ca 0000 	str.w	r0, [sl]
 8009972:	e5e2      	b.n	800953a <processKnee+0xda>
				w_flag = 1;    // write_buffer to be saved in SD card = 1
 8009974:	7002      	strb	r2, [r0, #0]
				s_flag = 0;    // current storgae_buffer is set 0
 8009976:	7019      	strb	r1, [r3, #0]
 8009978:	e6d1      	b.n	800971e <processKnee+0x2be>
			Sub_cnt++;    // Increment Counter of sensor element
 800997a:	681a      	ldr	r2, [r3, #0]
 800997c:	3201      	adds	r2, #1
 800997e:	601a      	str	r2, [r3, #0]
}
 8009980:	e6cd      	b.n	800971e <processKnee+0x2be>
 8009982:	bf00      	nop
 8009984:	f3af 8000 	nop.w
 8009988:	089a0275 	.word	0x089a0275
 800998c:	3fe69e1b 	.word	0x3fe69e1b
 8009990:	eb1c432d 	.word	0xeb1c432d
 8009994:	3f8a36e2 	.word	0x3f8a36e2
 8009998:	eb1c432d 	.word	0xeb1c432d
 800999c:	3f9a36e2 	.word	0x3f9a36e2
 80099a0:	2000ae54 	.word	0x2000ae54
 80099a4:	2000ae52 	.word	0x2000ae52
 80099a8:	2000ae34 	.word	0x2000ae34
 80099ac:	6cf41f21 	.word	0x6cf41f21
 80099b0:	3ffa7d56 	.word	0x3ffa7d56
 80099b4:	2000ae4c 	.word	0x2000ae4c
 80099b8:	2000ae30 	.word	0x2000ae30
 80099bc:	2000ae60 	.word	0x2000ae60
 80099c0:	2000ae32 	.word	0x2000ae32

080099c4 <main>:
// Greg start
uint8_t isProcessKneeRequired = 0;
// Greg end


int main(void) {
 80099c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	Pros_state = LP_STOP;                  // Default state after power ON reset
 80099c8:	4c6a      	ldr	r4, [pc, #424]	; (8009b74 <main+0x1b0>)
 80099ca:	2501      	movs	r5, #1
 80099cc:	7025      	strb	r5, [r4, #0]
	SystemClock_Config_MSI_80MHz();	// Configure the system clock to 48 MHz from MSI, PLL disabled for power saving
 80099ce:	f002 f899 	bl	800bb04 <SystemClock_Config_MSI_80MHz>

	// If RTC is previously configured and running via backup battery i.e. BackUp Register Data is available, No need to update RTC time again
	if (RTC_BAK_GetRegister(RTC, 0x01) != RTC_BKP_DATE_TIME_UPDTATED) //    0x01 value was arbitrarily set from previous Configure_RTC_Calendar()
 80099d2:	4629      	mov	r1, r5
 80099d4:	4868      	ldr	r0, [pc, #416]	; (8009b78 <main+0x1b4>)
 80099d6:	f000 fda3 	bl	800a520 <RTC_BAK_GetRegister>
 80099da:	f243 23f2 	movw	r3, #13042	; 0x32f2
 80099de:	4298      	cmp	r0, r3
 80099e0:	d001      	beq.n	80099e6 <main+0x22>
	{
		MX_RTC_Init();   // Set RTC clock source and parameters
 80099e2:	f000 fd0b 	bl	800a3fc <MX_RTC_Init>
	}

	MX_GPIO_Init();
 80099e6:	f7ff fb73 	bl	80090d0 <MX_GPIO_Init>
	HAL_Init(); // Reset of all peripherals, Initializes the Flash interface and the Systick.
 80099ea:	f7fb f9eb 	bl	8004dc4 <HAL_Init>

	DFU_Bypass();
 80099ee:	f000 faa9 	bl	8009f44 <DFU_Bypass>
	Configure_USART_1();  // Debug with PC
 80099f2:	f001 f897 	bl	800ab24 <Configure_USART_1>
	sprintf(PrintBuf, "Hello");
 80099f6:	4961      	ldr	r1, [pc, #388]	; (8009b7c <main+0x1b8>)
 80099f8:	4861      	ldr	r0, [pc, #388]	; (8009b80 <main+0x1bc>)
	//CAN_mode();

	//Transmits a message over can
//clear state

	EPOS4_enable(CAN_ID);
 80099fa:	4d62      	ldr	r5, [pc, #392]	; (8009b84 <main+0x1c0>)
	// Data collection will resume after USB disconnect.
	// Only way to stop Data collection is by accessing SD card from PC LabVIEW program

	while (1) {

		if (isProcessKneeRequired) {
 80099fc:	4f62      	ldr	r7, [pc, #392]	; (8009b88 <main+0x1c4>)
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 80099fe:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009ba8 <main+0x1e4>
	sprintf(PrintBuf, "Hello");
 8009a02:	f003 f959 	bl	800ccb8 <strcpy>
	USART1_wr_print(PrintBuf, sizeof(PrintBuf));
 8009a06:	2132      	movs	r1, #50	; 0x32
 8009a08:	485d      	ldr	r0, [pc, #372]	; (8009b80 <main+0x1bc>)
 8009a0a:	f001 f8d5 	bl	800abb8 <USART1_wr_print>
	systick_app_timer_module_init();
 8009a0e:	f7f8 ff81 	bl	8002914 <systick_app_timer_module_init>
	mpu9255_init(10);
 8009a12:	200a      	movs	r0, #10
 8009a14:	f7fe fee6 	bl	80087e4 <mpu9255_init>
	readTimer_event_handler();
 8009a18:	f7fe fe1c 	bl	8008654 <readTimer_event_handler>
	P_ADC_Sensor_GPIO_Init(); //ADC GPIOs //here we initialized the chip select pins as well
 8009a1c:	f000 ffae 	bl	800a97c <P_ADC_Sensor_GPIO_Init>
	CAN_configure();
 8009a20:	f7ff f83e 	bl	8008aa0 <CAN_configure>
	EPOS4_enable(CAN_ID);
 8009a24:	8828      	ldrh	r0, [r5, #0]
 8009a26:	f7ff f8dc 	bl	8008be2 <EPOS4_enable>
	EPOS4_set_operation_mode(CAN_ID, 0x0A); // torque mode
 8009a2a:	210a      	movs	r1, #10
 8009a2c:	8828      	ldrh	r0, [r5, #0]
 8009a2e:	f7ff f8a3 	bl	8008b78 <EPOS4_set_operation_mode>
	EPOS4_clear_errors(CAN_ID);
 8009a32:	8828      	ldrh	r0, [r5, #0]
 8009a34:	f7ff f90c 	bl	8008c50 <EPOS4_clear_errors>
	delay_us(1500);
 8009a38:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8009a3c:	f002 f820 	bl	800ba80 <delay_us>
	EPOS4_enable(CAN_ID);
 8009a40:	8828      	ldrh	r0, [r5, #0]
		case Dormant_Idle_Stop: // Idle Lowest Power Stop Mode with no Data log (only wait for USB connectivity)

			EnterStop();   // Enter Stop Mode
			// Wake Up after STOP Mode only by USB EXTI Int

			if (USB_Present_ == 1) // After detecting USB attachment via EXTI_5 int
 8009a42:	4d52      	ldr	r5, [pc, #328]	; (8009b8c <main+0x1c8>)
	EPOS4_enable(CAN_ID);
 8009a44:	f7ff f8cd 	bl	8008be2 <EPOS4_enable>
	USB_PA9_EXTI_conf(); // USB connectivity pin detect Interrupt // Data_Pause_Resume_PC0_EXTI_conf();
 8009a48:	f000 fd6e 	bl	800a528 <USB_PA9_EXTI_conf>
	Configure_LPTIM2_Int(); // Configured LPTIM2 but not started. To be started before going to Loop
 8009a4c:	f002 f8ca 	bl	800bbe4 <Configure_LPTIM2_Int>
	Configure_Interrupt();       // Re-arrange NVIC interrupt priority
 8009a50:	f000 fa26 	bl	8009ea0 <Configure_Interrupt>
	AIM_DataStart_at_Reset();
 8009a54:	f001 fbba 	bl	800b1cc <AIM_DataStart_at_Reset>
	GREEN_LED_ONLY();
 8009a58:	f7ff fc36 	bl	80092c8 <GREEN_LED_ONLY>
			isProcessKneeRequired = 0;
 8009a5c:	2600      	movs	r6, #0
		if (isProcessKneeRequired) {
 8009a5e:	783b      	ldrb	r3, [r7, #0]
 8009a60:	b113      	cbz	r3, 8009a68 <main+0xa4>
			processKnee();
 8009a62:	f7ff fcfd 	bl	8009460 <processKnee>
			isProcessKneeRequired = 0;
 8009a66:	703e      	strb	r6, [r7, #0]
		mpu9255_process();
 8009a68:	f7fe fe90 	bl	800878c <mpu9255_process>
		switch (Pros_state) {
 8009a6c:	7823      	ldrb	r3, [r4, #0]
 8009a6e:	3b01      	subs	r3, #1
 8009a70:	2b06      	cmp	r3, #6
 8009a72:	d8f4      	bhi.n	8009a5e <main+0x9a>
 8009a74:	a201      	add	r2, pc, #4	; (adr r2, 8009a7c <main+0xb8>)
 8009a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a7a:	bf00      	nop
 8009a7c:	08009a99 	.word	0x08009a99
 8009a80:	08009ad3 	.word	0x08009ad3
 8009a84:	08009a5f 	.word	0x08009a5f
 8009a88:	08009b59 	.word	0x08009b59
 8009a8c:	08009af1 	.word	0x08009af1
 8009a90:	08009b5f 	.word	0x08009b5f
 8009a94:	08009b0d 	.word	0x08009b0d
			EnterStop();   // Enter Stop Mode
 8009a98:	f002 f81e 	bl	800bad8 <EnterStop>
			if (USB_Present_ == 1) // After detecting USB attachment via EXTI_5 int
 8009a9c:	782b      	ldrb	r3, [r5, #0]
 8009a9e:	2b01      	cmp	r3, #1
 8009aa0:	d104      	bne.n	8009aac <main+0xe8>
					Pros_state = USB_MSC_VCP_Mode; // Next State USB_MSC_Mode Mode
 8009aa2:	2304      	movs	r3, #4
 8009aa4:	7023      	strb	r3, [r4, #0]
					USB_Present_ = 0;             // Reset Flag to avoid looping
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	702b      	strb	r3, [r5, #0]
 8009aaa:	e7d7      	b.n	8009a5c <main+0x98>
			} else if (FATAL_Error == 1)         // Triggered from Error_Handler
 8009aac:	4b38      	ldr	r3, [pc, #224]	; (8009b90 <main+0x1cc>)
 8009aae:	781b      	ldrb	r3, [r3, #0]
 8009ab0:	2b01      	cmp	r3, #1
 8009ab2:	d105      	bne.n	8009ac0 <main+0xfc>
				FATAL_Error = 0;                  // Reset Flag to avoid looping
 8009ab4:	4b36      	ldr	r3, [pc, #216]	; (8009b90 <main+0x1cc>)
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	701a      	strb	r2, [r3, #0]
				Pros_state = Fatal_Error_State;  // Next State Fatal_Error_State
 8009aba:	2307      	movs	r3, #7
				Pros_state = Dormant_Idle_Stop; // Stay Dormant Mode if no external events
 8009abc:	7023      	strb	r3, [r4, #0]
 8009abe:	e7cd      	b.n	8009a5c <main+0x98>
			} else if (SD_write_Flag == 1) // When BUffer full to store in SD card
 8009ac0:	4b34      	ldr	r3, [pc, #208]	; (8009b94 <main+0x1d0>)
 8009ac2:	781a      	ldrb	r2, [r3, #0]
 8009ac4:	2a01      	cmp	r2, #1
 8009ac6:	d111      	bne.n	8009aec <main+0x128>
				Pros_state = Sensor_FATFS_Write; // Next State Sensor_FATFS_Write Mode
 8009ac8:	2202      	movs	r2, #2
 8009aca:	7022      	strb	r2, [r4, #0]
				SD_write_Flag = 0;                // Reset Flag to avoid looping
 8009acc:	2200      	movs	r2, #0
 8009ace:	701a      	strb	r2, [r3, #0]
 8009ad0:	e7c4      	b.n	8009a5c <main+0x98>
			Battery_ADC_Value = 2500;
 8009ad2:	4b31      	ldr	r3, [pc, #196]	; (8009b98 <main+0x1d4>)
 8009ad4:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8009ad8:	801a      	strh	r2, [r3, #0]
				SD_Sensor_write();             // Write Sensor Buffer to SD card
 8009ada:	f001 fb37 	bl	800b14c <SD_Sensor_write>
				if (USB_Present_ == 1) // If USB attachment detected here via EXTI_5 int
 8009ade:	782b      	ldrb	r3, [r5, #0]
 8009ae0:	2b01      	cmp	r3, #1
 8009ae2:	d0de      	beq.n	8009aa2 <main+0xde>
				} else if (FATAL_Error == 1)     // Triggered from Error_Handler
 8009ae4:	4b2a      	ldr	r3, [pc, #168]	; (8009b90 <main+0x1cc>)
 8009ae6:	781b      	ldrb	r3, [r3, #0]
 8009ae8:	2b01      	cmp	r3, #1
 8009aea:	d0e3      	beq.n	8009ab4 <main+0xf0>
				Pros_state = LP_STOP; // Return to Low Power Mode Data collection
 8009aec:	2301      	movs	r3, #1
 8009aee:	e7e5      	b.n	8009abc <main+0xf8>
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8009af0:	4b2a      	ldr	r3, [pc, #168]	; (8009b9c <main+0x1d8>)
 8009af2:	2204      	movs	r2, #4
 8009af4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
			ALL_LED_OFF();
 8009af8:	f7ff fbd8 	bl	80092ac <ALL_LED_OFF>
			Shut_Down_SD();
 8009afc:	f000 fc62 	bl	800a3c4 <Shut_Down_SD>
			Reset_Variables_for_LowBattery();
 8009b00:	f000 fa56 	bl	8009fb0 <Reset_Variables_for_LowBattery>
			Prepare_Goto_Dormant_Mode();
 8009b04:	f000 fa4a 	bl	8009f9c <Prepare_Goto_Dormant_Mode>
				Pros_state = Dormant_Idle_Stop; // Stay Dormant Mode if no external events
 8009b08:	2306      	movs	r3, #6
 8009b0a:	e7d7      	b.n	8009abc <main+0xf8>
			RED_LED_ONLY();
 8009b0c:	f7ff fbec 	bl	80092e8 <RED_LED_ONLY>
			FATFS_Logstart_Delete();
 8009b10:	f000 fb0a 	bl	800a128 <FATFS_Logstart_Delete>
			Data_log_Start_Resume = 0;
 8009b14:	4b22      	ldr	r3, [pc, #136]	; (8009ba0 <main+0x1dc>)
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_DisableIT_ARRM(LPTIM_TypeDef *LPTIMx)
{
  CLEAR_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE);
 8009b16:	4a23      	ldr	r2, [pc, #140]	; (8009ba4 <main+0x1e0>)
 8009b18:	2600      	movs	r6, #0
 8009b1a:	701e      	strb	r6, [r3, #0]
			SD_write_Flag = 0;
 8009b1c:	4b1d      	ldr	r3, [pc, #116]	; (8009b94 <main+0x1d0>)
 8009b1e:	701e      	strb	r6, [r3, #0]
 8009b20:	4b1e      	ldr	r3, [pc, #120]	; (8009b9c <main+0x1d8>)
 8009b22:	f04f 0904 	mov.w	r9, #4
 8009b26:	f8c3 9088 	str.w	r9, [r3, #136]	; 0x88
 8009b2a:	6893      	ldr	r3, [r2, #8]
 8009b2c:	f023 0302 	bic.w	r3, r3, #2
 8009b30:	6093      	str	r3, [r2, #8]
			SD_POWER_OFF();
 8009b32:	f7ff fc14 	bl	800935e <SD_POWER_OFF>
 8009b36:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8009b3a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009b3e:	f8c8 304c 	str.w	r3, [r8, #76]	; 0x4c
			EnterStop();   // Enter Stop Mode
 8009b42:	f001 ffc9 	bl	800bad8 <EnterStop>
			if (USB_Present_ == 1) // After detecting USB attachment via EXTI_5 int
 8009b46:	782b      	ldrb	r3, [r5, #0]
 8009b48:	2b01      	cmp	r3, #1
 8009b4a:	d1dd      	bne.n	8009b08 <main+0x144>
				Pros_state = USB_MSC_VCP_Mode;   // Next State USB_MSC_Mode Mode
 8009b4c:	f884 9000 	strb.w	r9, [r4]
				USB_Present_ = 0;                 // Reset Flag to avoid looping
 8009b50:	702e      	strb	r6, [r5, #0]
					{
				Pros_state = USB_MSC_VCP_Mode;   // Next State USB_MSC_Mode Mode
				USB_Present_ = 0;                 // Reset Flag to avoid looping
				SD_POWER_ON();               				// Power on SD CARD
 8009b52:	f7ff fc03 	bl	800935c <SD_POWER_ON>
 8009b56:	e781      	b.n	8009a5c <main+0x98>
			USB_Init_Start(); // Initialize USB and Stay USB mode as long as USB cable connected
 8009b58:	f001 fa8a 	bl	800b070 <USB_Init_Start>
			break;
 8009b5c:	e77e      	b.n	8009a5c <main+0x98>
			EnterStop();   // Enter Stop Mode
 8009b5e:	f001 ffbb 	bl	800bad8 <EnterStop>
			if (USB_Present_ == 1) // After detecting USB attachment via EXTI_5 int
 8009b62:	782b      	ldrb	r3, [r5, #0]
 8009b64:	2b01      	cmp	r3, #1
 8009b66:	d1cf      	bne.n	8009b08 <main+0x144>
				Pros_state = USB_MSC_VCP_Mode;   // Next State USB_MSC_Mode Mode
 8009b68:	2304      	movs	r3, #4
 8009b6a:	7023      	strb	r3, [r4, #0]
				USB_Present_ = 0;                 // Reset Flag to avoid looping
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	702b      	strb	r3, [r5, #0]
 8009b70:	e7ef      	b.n	8009b52 <main+0x18e>
 8009b72:	bf00      	nop
 8009b74:	20008980 	.word	0x20008980
 8009b78:	40002800 	.word	0x40002800
 8009b7c:	0800efff 	.word	0x0800efff
 8009b80:	2000b0cc 	.word	0x2000b0cc
 8009b84:	200000f0 	.word	0x200000f0
 8009b88:	20000931 	.word	0x20000931
 8009b8c:	20000930 	.word	0x20000930
 8009b90:	2000b458 	.word	0x2000b458
 8009b94:	2000ae6c 	.word	0x2000ae6c
 8009b98:	2000b434 	.word	0x2000b434
 8009b9c:	e000e100 	.word	0xe000e100
 8009ba0:	2000ae65 	.word	0x2000ae65
 8009ba4:	40009400 	.word	0x40009400
 8009ba8:	40021000 	.word	0x40021000

08009bac <LPTIM2_IRQHandler>:
  return (READ_BIT(LPTIMx->ISR, LPTIM_ISR_ARRM) == (LPTIM_ISR_ARRM));
 8009bac:	4b05      	ldr	r3, [pc, #20]	; (8009bc4 <LPTIM2_IRQHandler+0x18>)
 8009bae:	681a      	ldr	r2, [r3, #0]
}


void LPTIM2_IRQHandler(void)   // Response of 10ms LPTIM interrupt
{
	if(LL_LPTIM_IsActiveFlag_ARRM(LPTIM2) == 1)    // auto reload match interrupt has occured
 8009bb0:	0792      	lsls	r2, r2, #30
 8009bb2:	d506      	bpl.n	8009bc2 <LPTIM2_IRQHandler+0x16>
	{
		isProcessKneeRequired = 1;
 8009bb4:	4a04      	ldr	r2, [pc, #16]	; (8009bc8 <LPTIM2_IRQHandler+0x1c>)
 8009bb6:	2101      	movs	r1, #1
 8009bb8:	7011      	strb	r1, [r2, #0]
  SET_BIT(LPTIMx->ICR, LPTIM_ICR_ARRMCF);
 8009bba:	685a      	ldr	r2, [r3, #4]
 8009bbc:	f042 0202 	orr.w	r2, r2, #2
 8009bc0:	605a      	str	r2, [r3, #4]
 8009bc2:	4770      	bx	lr
 8009bc4:	40009400 	.word	0x40009400
 8009bc8:	20000931 	.word	0x20000931

08009bcc <EXTI9_5_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
  return (READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine));
 8009bcc:	4b05      	ldr	r3, [pc, #20]	; (8009be4 <EXTI9_5_IRQHandler+0x18>)
 8009bce:	695a      	ldr	r2, [r3, #20]
}


void EXTI9_5_IRQHandler(void)    // Interrupt from USB connectivity PIN PA9
{
	if(LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_9) != RESET)
 8009bd0:	0592      	lsls	r2, r2, #22
 8009bd2:	d505      	bpl.n	8009be0 <EXTI9_5_IRQHandler+0x14>
	{
		USB_Present_=1;                            // USB present
 8009bd4:	4a04      	ldr	r2, [pc, #16]	; (8009be8 <EXTI9_5_IRQHandler+0x1c>)
 8009bd6:	2101      	movs	r1, #1
 8009bd8:	7011      	strb	r1, [r2, #0]
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 8009bda:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009bde:	615a      	str	r2, [r3, #20]
 8009be0:	4770      	bx	lr
 8009be2:	bf00      	nop
 8009be4:	40010400 	.word	0x40010400
 8009be8:	20000930 	.word	0x20000930

08009bec <NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8009bec:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8009bf0:	4905      	ldr	r1, [pc, #20]	; (8009c08 <NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8009bf2:	4b06      	ldr	r3, [pc, #24]	; (8009c0c <NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8009bf4:	68ca      	ldr	r2, [r1, #12]
 8009bf6:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8009bfa:	4313      	orrs	r3, r2
 8009bfc:	60cb      	str	r3, [r1, #12]
 8009bfe:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 8009c02:	bf00      	nop
 8009c04:	e7fd      	b.n	8009c02 <NVIC_SystemReset+0x16>
 8009c06:	bf00      	nop
 8009c08:	e000ed00 	.word	0xe000ed00
 8009c0c:	05fa0004 	.word	0x05fa0004

08009c10 <LL_ADC_REG_StartConversion>:
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009c10:	6883      	ldr	r3, [r0, #8]
 8009c12:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009c16:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009c1a:	f043 0304 	orr.w	r3, r3, #4
 8009c1e:	6083      	str	r3, [r0, #8]
 8009c20:	4770      	bx	lr
	...

08009c24 <LL_AHB2_GRP1_EnableClock>:
  SET_BIT(RCC->AHB2ENR, Periphs);
 8009c24:	4b05      	ldr	r3, [pc, #20]	; (8009c3c <LL_AHB2_GRP1_EnableClock+0x18>)
 8009c26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009c28:	4302      	orrs	r2, r0
 8009c2a:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8009c2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
{
 8009c2e:	b082      	sub	sp, #8
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8009c30:	4018      	ands	r0, r3
 8009c32:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 8009c34:	9b01      	ldr	r3, [sp, #4]
}
 8009c36:	b002      	add	sp, #8
 8009c38:	4770      	bx	lr
 8009c3a:	bf00      	nop
 8009c3c:	40021000 	.word	0x40021000

08009c40 <LL_GPIO_SetPinMode>:
{
 8009c40:	b530      	push	{r4, r5, lr}
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8009c42:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c44:	fa91 f4a1 	rbit	r4, r1
 8009c48:	fab4 f484 	clz	r4, r4
 8009c4c:	fa91 f1a1 	rbit	r1, r1
 8009c50:	2503      	movs	r5, #3
 8009c52:	fab1 f181 	clz	r1, r1
 8009c56:	0064      	lsls	r4, r4, #1
 8009c58:	fa05 f404 	lsl.w	r4, r5, r4
 8009c5c:	0049      	lsls	r1, r1, #1
 8009c5e:	ea23 0304 	bic.w	r3, r3, r4
 8009c62:	fa02 f101 	lsl.w	r1, r2, r1
 8009c66:	4319      	orrs	r1, r3
 8009c68:	6001      	str	r1, [r0, #0]
 8009c6a:	bd30      	pop	{r4, r5, pc}

08009c6c <LL_ADC_REG_SetSequencerRanks>:
{
 8009c6c:	b530      	push	{r4, r5, lr}
 8009c6e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8009c72:	fa93 f3a3 	rbit	r3, r3
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8009c76:	fab3 f383 	clz	r3, r3
 8009c7a:	f401 7440 	and.w	r4, r1, #768	; 0x300
 8009c7e:	40dc      	lsrs	r4, r3
 8009c80:	3030      	adds	r0, #48	; 0x30
  MODIFY_REG(*preg,
 8009c82:	f001 011f 	and.w	r1, r1, #31
 8009c86:	231f      	movs	r3, #31
 8009c88:	fa03 f501 	lsl.w	r5, r3, r1
 8009c8c:	f850 3024 	ldr.w	r3, [r0, r4, lsl #2]
 8009c90:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8009c94:	f1c1 011a 	rsb	r1, r1, #26
 8009c98:	ea23 0305 	bic.w	r3, r3, r5
 8009c9c:	fa22 f101 	lsr.w	r1, r2, r1
 8009ca0:	4319      	orrs	r1, r3
 8009ca2:	f840 1024 	str.w	r1, [r0, r4, lsl #2]
 8009ca6:	bd30      	pop	{r4, r5, pc}

08009ca8 <LL_ADC_SetChannelSamplingTime>:
{
 8009ca8:	b570      	push	{r4, r5, r6, lr}
 8009caa:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 8009cae:	fa96 f6a6 	rbit	r6, r6
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8009cb2:	fab6 f386 	clz	r3, r6
 8009cb6:	f001 7600 	and.w	r6, r1, #33554432	; 0x2000000
 8009cba:	40de      	lsrs	r6, r3
 8009cbc:	3014      	adds	r0, #20
  MODIFY_REG(*preg,
 8009cbe:	f001 71f8 	and.w	r1, r1, #32505856	; 0x1f00000
 8009cc2:	f04f 73f8 	mov.w	r3, #32505856	; 0x1f00000
 8009cc6:	fa93 f5a3 	rbit	r5, r3
 8009cca:	fab5 f585 	clz	r5, r5
 8009cce:	fa93 f3a3 	rbit	r3, r3
 8009cd2:	2407      	movs	r4, #7
 8009cd4:	fa21 f505 	lsr.w	r5, r1, r5
 8009cd8:	fa04 f505 	lsl.w	r5, r4, r5
 8009cdc:	fab3 f383 	clz	r3, r3
 8009ce0:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
 8009ce4:	40d9      	lsrs	r1, r3
 8009ce6:	ea24 0405 	bic.w	r4, r4, r5
 8009cea:	fa02 f101 	lsl.w	r1, r2, r1
 8009cee:	4321      	orrs	r1, r4
 8009cf0:	f840 1026 	str.w	r1, [r0, r6, lsl #2]
 8009cf4:	bd70      	pop	{r4, r5, r6, pc}

08009cf6 <LL_GPIO_SetPinPull>:
{
 8009cf6:	b530      	push	{r4, r5, lr}
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8009cf8:	68c3      	ldr	r3, [r0, #12]
 8009cfa:	fa91 f4a1 	rbit	r4, r1
 8009cfe:	fab4 f484 	clz	r4, r4
 8009d02:	fa91 f1a1 	rbit	r1, r1
 8009d06:	2503      	movs	r5, #3
 8009d08:	fab1 f181 	clz	r1, r1
 8009d0c:	0064      	lsls	r4, r4, #1
 8009d0e:	fa05 f404 	lsl.w	r4, r5, r4
 8009d12:	0049      	lsls	r1, r1, #1
 8009d14:	ea23 0304 	bic.w	r3, r3, r4
 8009d18:	fa02 f101 	lsl.w	r1, r2, r1
 8009d1c:	4319      	orrs	r1, r3
 8009d1e:	60c1      	str	r1, [r0, #12]
 8009d20:	bd30      	pop	{r4, r5, pc}

08009d22 <LL_GPIO_SetPinSpeed.constprop.6>:
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
 8009d22:	b510      	push	{r4, lr}
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8009d24:	6882      	ldr	r2, [r0, #8]
 8009d26:	fa91 f3a1 	rbit	r3, r1
 8009d2a:	fab3 f383 	clz	r3, r3
 8009d2e:	fa91 f1a1 	rbit	r1, r1
 8009d32:	2403      	movs	r4, #3
 8009d34:	fab1 f181 	clz	r1, r1
 8009d38:	005b      	lsls	r3, r3, #1
 8009d3a:	fa04 f303 	lsl.w	r3, r4, r3
 8009d3e:	0049      	lsls	r1, r1, #1
 8009d40:	ea22 0303 	bic.w	r3, r2, r3
 8009d44:	fa04 f101 	lsl.w	r1, r4, r1
 8009d48:	4319      	orrs	r1, r3
 8009d4a:	6081      	str	r1, [r0, #8]
 8009d4c:	bd10      	pop	{r4, pc}
	...

08009d50 <LL_RTC_DATE_GetDay.constprop.7>:
  temp = READ_BIT(RTCx->DR, (RTC_DR_DT | RTC_DR_DU));
 8009d50:	4b0a      	ldr	r3, [pc, #40]	; (8009d7c <LL_RTC_DATE_GetDay.constprop.7+0x2c>)
 8009d52:	2030      	movs	r0, #48	; 0x30
 8009d54:	685b      	ldr	r3, [r3, #4]
 8009d56:	fa90 f0a0 	rbit	r0, r0
 8009d5a:	220f      	movs	r2, #15
  return (uint32_t)((((temp & RTC_DR_DT) >> RTC_POSITION_DR_DT) << 4U) | ((temp & RTC_DR_DU) >> RTC_POSITION_DR_DU));
 8009d5c:	fab0 f080 	clz	r0, r0
 8009d60:	fa92 f2a2 	rbit	r2, r2
 8009d64:	f003 0130 	and.w	r1, r3, #48	; 0x30
 8009d68:	fab2 f282 	clz	r2, r2
 8009d6c:	f003 030f 	and.w	r3, r3, #15
 8009d70:	fa21 f000 	lsr.w	r0, r1, r0
 8009d74:	40d3      	lsrs	r3, r2
}
 8009d76:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 8009d7a:	4770      	bx	lr
 8009d7c:	40002800 	.word	0x40002800

08009d80 <LL_RTC_DATE_GetMonth.constprop.8>:
  temp = READ_BIT(RTCx->DR, (RTC_DR_MT | RTC_DR_MU));
 8009d80:	4b0b      	ldr	r3, [pc, #44]	; (8009db0 <LL_RTC_DATE_GetMonth.constprop.8+0x30>)
 8009d82:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8009d86:	685b      	ldr	r3, [r3, #4]
 8009d88:	fa90 f0a0 	rbit	r0, r0
 8009d8c:	f44f 6270 	mov.w	r2, #3840	; 0xf00
  return (uint32_t)((((temp & RTC_DR_MT) >> RTC_POSITION_DR_MT) << 4U) | ((temp & RTC_DR_MU) >> RTC_POSITION_DR_MU));
 8009d90:	fab0 f080 	clz	r0, r0
 8009d94:	fa92 f2a2 	rbit	r2, r2
 8009d98:	f403 5180 	and.w	r1, r3, #4096	; 0x1000
 8009d9c:	fab2 f282 	clz	r2, r2
 8009da0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8009da4:	fa21 f000 	lsr.w	r0, r1, r0
 8009da8:	40d3      	lsrs	r3, r2
}
 8009daa:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 8009dae:	4770      	bx	lr
 8009db0:	40002800 	.word	0x40002800

08009db4 <LL_RTC_DATE_GetYear.constprop.9>:
  temp = READ_BIT(RTCx->DR, (RTC_DR_YT | RTC_DR_YU));
 8009db4:	4b0b      	ldr	r3, [pc, #44]	; (8009de4 <LL_RTC_DATE_GetYear.constprop.9+0x30>)
 8009db6:	f44f 0070 	mov.w	r0, #15728640	; 0xf00000
 8009dba:	685b      	ldr	r3, [r3, #4]
 8009dbc:	fa90 f0a0 	rbit	r0, r0
 8009dc0:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
  return (uint32_t)((((temp & RTC_DR_YT) >> RTC_POSITION_DR_YT) << 4U) | ((temp & RTC_DR_YU) >> RTC_POSITION_DR_YU));
 8009dc4:	fab0 f080 	clz	r0, r0
 8009dc8:	fa92 f2a2 	rbit	r2, r2
 8009dcc:	f403 0170 	and.w	r1, r3, #15728640	; 0xf00000
 8009dd0:	fab2 f282 	clz	r2, r2
 8009dd4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8009dd8:	fa21 f000 	lsr.w	r0, r1, r0
 8009ddc:	40d3      	lsrs	r3, r2
}
 8009dde:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 8009de2:	4770      	bx	lr
 8009de4:	40002800 	.word	0x40002800

08009de8 <LL_RTC_TIME_GetSecond.constprop.10>:
  temp = READ_BIT(RTCx->TR, (RTC_TR_ST | RTC_TR_SU));
 8009de8:	4b0a      	ldr	r3, [pc, #40]	; (8009e14 <LL_RTC_TIME_GetSecond.constprop.10+0x2c>)
 8009dea:	2070      	movs	r0, #112	; 0x70
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	fa90 f0a0 	rbit	r0, r0
 8009df2:	220f      	movs	r2, #15
  return (uint32_t)((((temp & RTC_TR_ST) >> RTC_POSITION_TR_ST) << 4U) | ((temp & RTC_TR_SU) >> RTC_POSITION_TR_SU));
 8009df4:	fab0 f080 	clz	r0, r0
 8009df8:	fa92 f2a2 	rbit	r2, r2
 8009dfc:	f003 0170 	and.w	r1, r3, #112	; 0x70
 8009e00:	fab2 f282 	clz	r2, r2
 8009e04:	f003 030f 	and.w	r3, r3, #15
 8009e08:	fa21 f000 	lsr.w	r0, r1, r0
 8009e0c:	40d3      	lsrs	r3, r2
}
 8009e0e:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 8009e12:	4770      	bx	lr
 8009e14:	40002800 	.word	0x40002800

08009e18 <LL_RTC_TIME_GetMinute.constprop.11>:
  temp = READ_BIT(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU));
 8009e18:	4b0b      	ldr	r3, [pc, #44]	; (8009e48 <LL_RTC_TIME_GetMinute.constprop.11+0x30>)
 8009e1a:	f44f 40e0 	mov.w	r0, #28672	; 0x7000
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	fa90 f0a0 	rbit	r0, r0
 8009e24:	f44f 6270 	mov.w	r2, #3840	; 0xf00
  return (uint32_t)((((temp & RTC_TR_MNT) >> RTC_POSITION_TR_MT) << 4U) | ((temp & RTC_TR_MNU) >> RTC_POSITION_TR_MU));
 8009e28:	fab0 f080 	clz	r0, r0
 8009e2c:	fa92 f2a2 	rbit	r2, r2
 8009e30:	f403 41e0 	and.w	r1, r3, #28672	; 0x7000
 8009e34:	fab2 f282 	clz	r2, r2
 8009e38:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8009e3c:	fa21 f000 	lsr.w	r0, r1, r0
 8009e40:	40d3      	lsrs	r3, r2
}
 8009e42:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 8009e46:	4770      	bx	lr
 8009e48:	40002800 	.word	0x40002800

08009e4c <LL_RTC_TIME_GetHour.constprop.12>:
  temp = READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU));
 8009e4c:	4b0b      	ldr	r3, [pc, #44]	; (8009e7c <LL_RTC_TIME_GetHour.constprop.12+0x30>)
 8009e4e:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	fa90 f0a0 	rbit	r0, r0
 8009e58:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
  return (uint32_t)((((temp & RTC_TR_HT) >> RTC_POSITION_TR_HT) << 4U) | ((temp & RTC_TR_HU) >> RTC_POSITION_TR_HU));
 8009e5c:	fab0 f080 	clz	r0, r0
 8009e60:	fa92 f2a2 	rbit	r2, r2
 8009e64:	f403 1140 	and.w	r1, r3, #3145728	; 0x300000
 8009e68:	fab2 f282 	clz	r2, r2
 8009e6c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8009e70:	fa21 f000 	lsr.w	r0, r1, r0
 8009e74:	40d3      	lsrs	r3, r2
}
 8009e76:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 8009e7a:	4770      	bx	lr
 8009e7c:	40002800 	.word	0x40002800

08009e80 <LL_APB2_GRP1_EnableClock.constprop.17>:
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8009e80:	4b06      	ldr	r3, [pc, #24]	; (8009e9c <LL_APB2_GRP1_EnableClock.constprop.17+0x1c>)
 8009e82:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009e84:	f042 0201 	orr.w	r2, r2, #1
 8009e88:	661a      	str	r2, [r3, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8009e8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
 8009e8c:	b082      	sub	sp, #8
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8009e8e:	f003 0301 	and.w	r3, r3, #1
 8009e92:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8009e94:	9b01      	ldr	r3, [sp, #4]
}
 8009e96:	b002      	add	sp, #8
 8009e98:	4770      	bx	lr
 8009e9a:	bf00      	nop
 8009e9c:	40021000 	.word	0x40021000

08009ea0 <Configure_Interrupt>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009ea0:	4a0a      	ldr	r2, [pc, #40]	; (8009ecc <Configure_Interrupt+0x2c>)
 8009ea2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009ea4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8009ea8:	041b      	lsls	r3, r3, #16
 8009eaa:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
 8009eac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8009eb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8009eb4:	60d3      	str	r3, [r2, #12]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009eb6:	4b06      	ldr	r3, [pc, #24]	; (8009ed0 <Configure_Interrupt+0x30>)
 8009eb8:	2200      	movs	r2, #0
 8009eba:	f883 2317 	strb.w	r2, [r3, #791]	; 0x317
 8009ebe:	2220      	movs	r2, #32
 8009ec0:	f883 2331 	strb.w	r2, [r3, #817]	; 0x331
 8009ec4:	2210      	movs	r2, #16
 8009ec6:	f883 2342 	strb.w	r2, [r3, #834]	; 0x342
 8009eca:	4770      	bx	lr
 8009ecc:	e000ed00 	.word	0xe000ed00
 8009ed0:	e000e100 	.word	0xe000e100

08009ed4 <Shut_Down_USB>:
  * @rmtoll CR2          USV           LL_PWR_DisableVddUSB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableVddUSB(void)
{
  CLEAR_BIT(PWR->CR2, PWR_CR2_USV);
 8009ed4:	4a0a      	ldr	r2, [pc, #40]	; (8009f00 <Shut_Down_USB+0x2c>)
 8009ed6:	6853      	ldr	r3, [r2, #4]
	update_FATFS_time(); // Write RTC time-stamp on File header/properties of last FATFS file to visualize in PC
	f_mount(0, "", 0); 	//  unmount FATFS file (of running sensor storage file)
	FATFS_UnLinkDriver(SDPath); //  unlink SD card driver (of running sensor storage file)
}

void Shut_Down_USB(void) {
 8009ed8:	b510      	push	{r4, lr}
 8009eda:	f423 6380 	bic.w	r3, r3, #1024	; 0x400

	LL_PWR_DisableVddUSB();                     // Disable VDDUSB supply for USB
	USB_Present_ = 0;  // reset the USB present flag to be set by EXTI interrupt

	USBD_Stop(&USBD_Device);                 // Stop the USB Device Core.
 8009ede:	4c09      	ldr	r4, [pc, #36]	; (8009f04 <Shut_Down_USB+0x30>)
 8009ee0:	6053      	str	r3, [r2, #4]
	USB_Present_ = 0;  // reset the USB present flag to be set by EXTI interrupt
 8009ee2:	4b09      	ldr	r3, [pc, #36]	; (8009f08 <Shut_Down_USB+0x34>)
 8009ee4:	2200      	movs	r2, #0
	USBD_Stop(&USBD_Device);                 // Stop the USB Device Core.
 8009ee6:	4620      	mov	r0, r4
	USB_Present_ = 0;  // reset the USB present flag to be set by EXTI interrupt
 8009ee8:	701a      	strb	r2, [r3, #0]
	USBD_Stop(&USBD_Device);                 // Stop the USB Device Core.
 8009eea:	f7f8 fd55 	bl	8002998 <USBD_Stop>
	USBD_DeInit(&USBD_Device);               // De-Initialize the device library
 8009eee:	4620      	mov	r0, r4
 8009ef0:	f7f8 fd34 	bl	800295c <USBD_DeInit>
	__HAL_RCC_USB_OTG_FS_CLK_DISABLE()
 8009ef4:	4a05      	ldr	r2, [pc, #20]	; (8009f0c <Shut_Down_USB+0x38>)
 8009ef6:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8009ef8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009efc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009efe:	bd10      	pop	{r4, pc}
 8009f00:	40007000 	.word	0x40007000
 8009f04:	2000ae74 	.word	0x2000ae74
 8009f08:	20000930 	.word	0x20000930
 8009f0c:	40021000 	.word	0x40021000

08009f10 <USB_Clock_Ready>:
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8009f10:	4b0a      	ldr	r3, [pc, #40]	; (8009f3c <USB_Clock_Ready+0x2c>)
 8009f12:	685a      	ldr	r2, [r3, #4]
 8009f14:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
	update_FATFS_time(); // Write RTC time-stamp on File header/properties of last FATFS file to visualize in PC
	f_mount(0, "", 0); 	//  unmount FATFS file (of running sensor storage file)
	FATFS_UnLinkDriver(SDPath); //  unlink SD card driver (of running sensor storage file)
}

void USB_Clock_Ready(void) {
 8009f18:	b082      	sub	sp, #8
 8009f1a:	605a      	str	r2, [r3, #4]
  * @rmtoll CR2          USV           LL_PWR_IsEnabledVddUSB
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledVddUSB(void)
{
  return (READ_BIT(PWR->CR2, PWR_CR2_USV) == (PWR_CR2_USV));
 8009f1c:	685a      	ldr	r2, [r3, #4]
	LL_PWR_EnableVddUSB();                       // Enable VDDUSB supply for USB
	while (!LL_PWR_IsEnabledVddUSB())
 8009f1e:	0552      	lsls	r2, r2, #21
 8009f20:	d5fc      	bpl.n	8009f1c <USB_Clock_Ready+0xc>
		;                       // Wait for VDDUSB supply to activate
	__HAL_RCC_USB_OTG_FS_CLK_ENABLE()
 8009f22:	4b07      	ldr	r3, [pc, #28]	; (8009f40 <USB_Clock_Ready+0x30>)
 8009f24:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009f26:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009f2a:	64da      	str	r2, [r3, #76]	; 0x4c
 8009f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009f2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009f32:	9301      	str	r3, [sp, #4]
 8009f34:	9b01      	ldr	r3, [sp, #4]
	;     // Enable USB Clock
}
 8009f36:	b002      	add	sp, #8
 8009f38:	4770      	bx	lr
 8009f3a:	bf00      	nop
 8009f3c:	40007000 	.word	0x40007000
 8009f40:	40021000 	.word	0x40021000

08009f44 <DFU_Bypass>:
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8009f44:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
int check;
void DFU_Bypass(void) {

	uint32_t i = 0;

	check = LL_GPIO_IsInputPinSet(GPIOA, USB_CONNECTIVITY);
 8009f48:	4810      	ldr	r0, [pc, #64]	; (8009f8c <DFU_Bypass+0x48>)
 8009f4a:	691a      	ldr	r2, [r3, #16]
 8009f4c:	f402 7100 	and.w	r1, r2, #512	; 0x200
 8009f50:	f3c2 2240 	ubfx	r2, r2, #9, #1
void DFU_Bypass(void) {
 8009f54:	b570      	push	{r4, r5, r6, lr}
	check = LL_GPIO_IsInputPinSet(GPIOA, USB_CONNECTIVITY);
 8009f56:	6002      	str	r2, [r0, #0]
 8009f58:	691a      	ldr	r2, [r3, #16]
	// if(check == 1)
	//	 CYAN_LED_ONLY();
	while (LL_GPIO_IsInputPinSet(GPIOA, USB_CONNECTIVITY))
 8009f5a:	0592      	lsls	r2, r2, #22
 8009f5c:	d4fc      	bmi.n	8009f58 <DFU_Bypass+0x14>
		;  // Wait until USB cable disconnect from Charger
	if (*LP_Ram_Key_Address != Reset_Key_Value) {
 8009f5e:	4b0c      	ldr	r3, [pc, #48]	; (8009f90 <DFU_Bypass+0x4c>)
 8009f60:	4c0c      	ldr	r4, [pc, #48]	; (8009f94 <DFU_Bypass+0x50>)
 8009f62:	681a      	ldr	r2, [r3, #0]
 8009f64:	42a2      	cmp	r2, r4
 8009f66:	d010      	beq.n	8009f8a <DFU_Bypass+0x46>
		*LP_Ram_Key_Address = Reset_Key_Value;
 8009f68:	601c      	str	r4, [r3, #0]
		if (check == 1) {
 8009f6a:	b171      	cbz	r1, 8009f8a <DFU_Bypass+0x46>
 8009f6c:	2505      	movs	r5, #5
 8009f6e:	f04f 4690 	mov.w	r6, #1207959552	; 0x48000000
			/* Toggle IO in during 2s (10*200ms) */
			for (i = 0; i < 5; i++) {
				//   LL_GPIO_TogglePin(GPIOA, GPIO_PIN_3);
				LL_mDelay(200);
 8009f72:	20c8      	movs	r0, #200	; 0xc8
 8009f74:	f7fe fb5a 	bl	800862c <LL_mDelay>
 8009f78:	6933      	ldr	r3, [r6, #16]
				if (LL_GPIO_IsInputPinSet(GPIOA, USB_CONNECTIVITY)) {
 8009f7a:	059b      	lsls	r3, r3, #22
 8009f7c:	d503      	bpl.n	8009f86 <DFU_Bypass+0x42>
					*Bootloader_Ram_Key_Address = Bootloader_Key_Value; // Write a key to a RAM location to check at next reset
 8009f7e:	4b06      	ldr	r3, [pc, #24]	; (8009f98 <DFU_Bypass+0x54>)
 8009f80:	601c      	str	r4, [r3, #0]
					NVIC_SystemReset();        // System reset
 8009f82:	f7ff fe33 	bl	8009bec <NVIC_SystemReset>
			for (i = 0; i < 5; i++) {
 8009f86:	3d01      	subs	r5, #1
 8009f88:	d1f3      	bne.n	8009f72 <DFU_Bypass+0x2e>
 8009f8a:	bd70      	pop	{r4, r5, r6, pc}
 8009f8c:	2000b1e8 	.word	0x2000b1e8
 8009f90:	20017cf0 	.word	0x20017cf0
 8009f94:	deadbeef 	.word	0xdeadbeef
 8009f98:	20017ff0 	.word	0x20017ff0

08009f9c <Prepare_Goto_Dormant_Mode>:
  CLEAR_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE);
 8009f9c:	4a03      	ldr	r2, [pc, #12]	; (8009fac <Prepare_Goto_Dormant_Mode+0x10>)
 8009f9e:	6893      	ldr	r3, [r2, #8]
 8009fa0:	f023 0302 	bic.w	r3, r3, #2
 8009fa4:	6093      	str	r3, [r2, #8]
	}
}

void Prepare_Goto_Dormant_Mode(void) {
	LL_LPTIM_DisableIT_ARRM(LPTIM2); // Disable auto reload match interrupt of LPTIM2
	SD_POWER_OFF();               // Power off SD CARD
 8009fa6:	f7ff b9da 	b.w	800935e <SD_POWER_OFF>
 8009faa:	bf00      	nop
 8009fac:	40009400 	.word	0x40009400

08009fb0 <Reset_Variables_for_LowBattery>:
}

void Reset_Variables_for_LowBattery(void) // Reset all variables needed to Sensor logging in Double Buffer System
{

	SD_write_Flag = 0;
 8009fb0:	4b01      	ldr	r3, [pc, #4]	; (8009fb8 <Reset_Variables_for_LowBattery+0x8>)
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	701a      	strb	r2, [r3, #0]
 8009fb6:	4770      	bx	lr
 8009fb8:	2000ae6c 	.word	0x2000ae6c

08009fbc <GetNextIndex>:
	}

}

int GetNextIndex(char *path) // Read SD card content to save next value in auto increment format
{
 8009fbc:	b530      	push	{r4, r5, lr}
 8009fbe:	f5ad 7d11 	sub.w	sp, sp, #580	; 0x244
	DIR dir;
	FILINFO fno;
	int i, index = -1;

	if (f_opendir(&dir, path) == FR_OK) {
 8009fc2:	4601      	mov	r1, r0
 8009fc4:	a808      	add	r0, sp, #32
 8009fc6:	f7f8 fb16 	bl	80025f6 <f_opendir>
 8009fca:	f04f 34ff 	mov.w	r4, #4294967295
 8009fce:	b9e0      	cbnz	r0, 800a00a <GetNextIndex+0x4e>

		while (1) {
			if ((f_readdir(&dir, &fno) != FR_OK) || (fno.fname[0] == 0))
				break;

			if ((strstr(fno.fname, ".BIN") != NULL)
 8009fd0:	4d10      	ldr	r5, [pc, #64]	; (800a014 <GetNextIndex+0x58>)
			if ((f_readdir(&dir, &fno) != FR_OK) || (fno.fname[0] == 0))
 8009fd2:	a902      	add	r1, sp, #8
 8009fd4:	a808      	add	r0, sp, #32
 8009fd6:	f7f8 fb5c 	bl	8002692 <f_readdir>
 8009fda:	b9b0      	cbnz	r0, 800a00a <GetNextIndex+0x4e>
 8009fdc:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8009fe0:	b19b      	cbz	r3, 800a00a <GetNextIndex+0x4e>
			if ((strstr(fno.fname, ".BIN") != NULL)
 8009fe2:	4629      	mov	r1, r5
 8009fe4:	f10d 0011 	add.w	r0, sp, #17
 8009fe8:	f002 fe6e 	bl	800ccc8 <strstr>
 8009fec:	2800      	cmp	r0, #0
 8009fee:	d0f0      	beq.n	8009fd2 <GetNextIndex+0x16>
					&& (sscanf(fno.fname, "%d", &i) == 1)) // Searcing for .BIN file and determining highest index
 8009ff0:	aa01      	add	r2, sp, #4
 8009ff2:	4909      	ldr	r1, [pc, #36]	; (800a018 <GetNextIndex+0x5c>)
 8009ff4:	f10d 0011 	add.w	r0, sp, #17
 8009ff8:	f002 fe32 	bl	800cc60 <siscanf>
 8009ffc:	2801      	cmp	r0, #1
 8009ffe:	d1e8      	bne.n	8009fd2 <GetNextIndex+0x16>
 800a000:	9b01      	ldr	r3, [sp, #4]
 800a002:	429c      	cmp	r4, r3
 800a004:	bfb8      	it	lt
 800a006:	461c      	movlt	r4, r3
 800a008:	e7e3      	b.n	8009fd2 <GetNextIndex+0x16>
				if (i > index)
					index = i;
		}
	}
	return (index + 1);
}
 800a00a:	1c60      	adds	r0, r4, #1
 800a00c:	f50d 7d11 	add.w	sp, sp, #580	; 0x244
 800a010:	bd30      	pop	{r4, r5, pc}
 800a012:	bf00      	nop
 800a014:	0800f033 	.word	0x0800f033
 800a018:	0800f02c 	.word	0x0800f02c

0800a01c <Try_FATFS_Mount>:
	}
	return 0;
}

void Try_FATFS_Mount(void) {
	if (Fat_mnt_fail == 1) {
 800a01c:	4b10      	ldr	r3, [pc, #64]	; (800a060 <Try_FATFS_Mount+0x44>)
void Try_FATFS_Mount(void) {
 800a01e:	b510      	push	{r4, lr}
	if (Fat_mnt_fail == 1) {
 800a020:	681c      	ldr	r4, [r3, #0]
 800a022:	2c01      	cmp	r4, #1
 800a024:	d11a      	bne.n	800a05c <Try_FATFS_Mount+0x40>
		Fat_mnt_fail = 0;
 800a026:	2200      	movs	r2, #0
 800a028:	601a      	str	r2, [r3, #0]
		SD_POWER_OFF();
 800a02a:	f7ff f998 	bl	800935e <SD_POWER_OFF>
		delay_us(10000); // wait 10 msec
 800a02e:	f242 7010 	movw	r0, #10000	; 0x2710
 800a032:	f001 fd25 	bl	800ba80 <delay_us>
		SD_POWER_ON();
 800a036:	f7ff f991 	bl	800935c <SD_POWER_ON>
		delay_us(1000000); // wait 1 sec
 800a03a:	480a      	ldr	r0, [pc, #40]	; (800a064 <Try_FATFS_Mount+0x48>)
 800a03c:	f001 fd20 	bl	800ba80 <delay_us>
		//Retry FATFS link

		if (FATFS_LinkDriver(&SD_Driver, SDPath) == 0)    // Link SD Driver
 800a040:	4909      	ldr	r1, [pc, #36]	; (800a068 <Try_FATFS_Mount+0x4c>)
 800a042:	480a      	ldr	r0, [pc, #40]	; (800a06c <Try_FATFS_Mount+0x50>)
 800a044:	f7f8 fbec 	bl	8002820 <FATFS_LinkDriver>
 800a048:	b928      	cbnz	r0, 800a056 <Try_FATFS_Mount+0x3a>
				{
			if (f_mount(&SDFatFs, (TCHAR const*) SDPath, 1) != FR_OK) // Register the file system object to the FatFs module
 800a04a:	4622      	mov	r2, r4
 800a04c:	4906      	ldr	r1, [pc, #24]	; (800a068 <Try_FATFS_Mount+0x4c>)
 800a04e:	4808      	ldr	r0, [pc, #32]	; (800a070 <Try_FATFS_Mount+0x54>)
 800a050:	f7f7 ff14 	bl	8001e7c <f_mount>
 800a054:	b110      	cbz	r0, 800a05c <Try_FATFS_Mount+0x40>
					{
				Skip_FATFS = 1;
 800a056:	4b07      	ldr	r3, [pc, #28]	; (800a074 <Try_FATFS_Mount+0x58>)
 800a058:	2201      	movs	r2, #1
 800a05a:	701a      	strb	r2, [r3, #0]
 800a05c:	bd10      	pop	{r4, pc}
 800a05e:	bf00      	nop
 800a060:	2000b100 	.word	0x2000b100
 800a064:	000f4240 	.word	0x000f4240
 800a068:	2000b1f5 	.word	0x2000b1f5
 800a06c:	0800e2d4 	.word	0x0800e2d4
 800a070:	2000b204 	.word	0x2000b204
 800a074:	2000b459 	.word	0x2000b459

0800a078 <file_reopen_sync>:
		}
	}

}

void file_reopen_sync(void) {
 800a078:	b508      	push	{r3, lr}
	f_close(&MyFile);
 800a07a:	4807      	ldr	r0, [pc, #28]	; (800a098 <file_reopen_sync+0x20>)
 800a07c:	f7f8 f95b 	bl	8002336 <f_close>
	f_open(&MyFile, FILE_NAME_STRING, FA_OPEN_ALWAYS | FA_WRITE);
 800a080:	2212      	movs	r2, #18
 800a082:	4906      	ldr	r1, [pc, #24]	; (800a09c <file_reopen_sync+0x24>)
 800a084:	4804      	ldr	r0, [pc, #16]	; (800a098 <file_reopen_sync+0x20>)
 800a086:	f7f7 ff2f 	bl	8001ee8 <f_open>
	if (res != FR_OK) {
 800a08a:	4b05      	ldr	r3, [pc, #20]	; (800a0a0 <file_reopen_sync+0x28>)
 800a08c:	781b      	ldrb	r3, [r3, #0]
 800a08e:	b113      	cbz	r3, 800a096 <file_reopen_sync+0x1e>
		Fat_sync_read_fail = 1;
 800a090:	4b04      	ldr	r3, [pc, #16]	; (800a0a4 <file_reopen_sync+0x2c>)
 800a092:	2201      	movs	r2, #1
 800a094:	601a      	str	r2, [r3, #0]
 800a096:	bd08      	pop	{r3, pc}
 800a098:	2000b464 	.word	0x2000b464
 800a09c:	2000b148 	.word	0x2000b148
 800a0a0:	2000b6e6 	.word	0x2000b6e6
 800a0a4:	2000b108 	.word	0x2000b108

0800a0a8 <file_reopen>:
	}
}

void file_reopen(void) {
 800a0a8:	b508      	push	{r3, lr}
	f_close(&MyFile);
 800a0aa:	4807      	ldr	r0, [pc, #28]	; (800a0c8 <file_reopen+0x20>)
 800a0ac:	f7f8 f943 	bl	8002336 <f_close>
	f_open(&MyFile, FILE_NAME_STRING, FA_OPEN_ALWAYS | FA_WRITE);
 800a0b0:	2212      	movs	r2, #18
 800a0b2:	4906      	ldr	r1, [pc, #24]	; (800a0cc <file_reopen+0x24>)
 800a0b4:	4804      	ldr	r0, [pc, #16]	; (800a0c8 <file_reopen+0x20>)
 800a0b6:	f7f7 ff17 	bl	8001ee8 <f_open>
	if (res != FR_OK) {
 800a0ba:	4b05      	ldr	r3, [pc, #20]	; (800a0d0 <file_reopen+0x28>)
 800a0bc:	781b      	ldrb	r3, [r3, #0]
 800a0be:	b113      	cbz	r3, 800a0c6 <file_reopen+0x1e>
		Fat_write_read_fail = 1;
 800a0c0:	4b04      	ldr	r3, [pc, #16]	; (800a0d4 <file_reopen+0x2c>)
 800a0c2:	2201      	movs	r2, #1
 800a0c4:	601a      	str	r2, [r3, #0]
 800a0c6:	bd08      	pop	{r3, pc}
 800a0c8:	2000b464 	.word	0x2000b464
 800a0cc:	2000b148 	.word	0x2000b148
 800a0d0:	2000b6e6 	.word	0x2000b6e6
 800a0d4:	2000b104 	.word	0x2000b104

0800a0d8 <file_mnt_reopen>:
	}
}

void file_mnt_reopen(void) {
 800a0d8:	b508      	push	{r3, lr}
	if (FATFS_LinkDriver(&SD_Driver, SDPath) == 0)    // Link SD Driver
 800a0da:	490c      	ldr	r1, [pc, #48]	; (800a10c <file_mnt_reopen+0x34>)
 800a0dc:	480c      	ldr	r0, [pc, #48]	; (800a110 <file_mnt_reopen+0x38>)
 800a0de:	f7f8 fb9f 	bl	8002820 <FATFS_LinkDriver>
 800a0e2:	b928      	cbnz	r0, 800a0f0 <file_mnt_reopen+0x18>
			{
		if (f_mount(&SDFatFs, (TCHAR const*) SDPath, 1) != FR_OK) // Register the file system object to the FatFs module
 800a0e4:	2201      	movs	r2, #1
 800a0e6:	4909      	ldr	r1, [pc, #36]	; (800a10c <file_mnt_reopen+0x34>)
 800a0e8:	480a      	ldr	r0, [pc, #40]	; (800a114 <file_mnt_reopen+0x3c>)
 800a0ea:	f7f7 fec7 	bl	8001e7c <f_mount>
 800a0ee:	b118      	cbz	r0, 800a0f8 <file_mnt_reopen+0x20>
				{
			Fat_read_mnt_fail = 1;
 800a0f0:	4b09      	ldr	r3, [pc, #36]	; (800a118 <file_mnt_reopen+0x40>)
 800a0f2:	2201      	movs	r2, #1
 800a0f4:	601a      	str	r2, [r3, #0]
 800a0f6:	bd08      	pop	{r3, pc}
		} else  // Good to Go
		{
			res = f_open(&MyFile, FILE_NAME_STRING, FA_OPEN_ALWAYS | FA_WRITE);
 800a0f8:	2212      	movs	r2, #18
 800a0fa:	4908      	ldr	r1, [pc, #32]	; (800a11c <file_mnt_reopen+0x44>)
 800a0fc:	4808      	ldr	r0, [pc, #32]	; (800a120 <file_mnt_reopen+0x48>)
 800a0fe:	f7f7 fef3 	bl	8001ee8 <f_open>
 800a102:	4b08      	ldr	r3, [pc, #32]	; (800a124 <file_mnt_reopen+0x4c>)
 800a104:	7018      	strb	r0, [r3, #0]
			if (res != FR_OK) {
 800a106:	2800      	cmp	r0, #0
 800a108:	d1f2      	bne.n	800a0f0 <file_mnt_reopen+0x18>
 800a10a:	bd08      	pop	{r3, pc}
 800a10c:	2000b1f5 	.word	0x2000b1f5
 800a110:	0800e2d4 	.word	0x0800e2d4
 800a114:	2000b204 	.word	0x2000b204
 800a118:	2000b1ac 	.word	0x2000b1ac
 800a11c:	2000b148 	.word	0x2000b148
 800a120:	2000b464 	.word	0x2000b464
 800a124:	2000b6e6 	.word	0x2000b6e6

0800a128 <FATFS_Logstart_Delete>:
		}
		delay_us(100);
	}
}

void FATFS_Logstart_Delete(void) {
 800a128:	b508      	push	{r3, lr}

	if (FATFS_LinkDriver(&SD_Driver, SDPath) == 0)    // Link SD Driver
 800a12a:	490d      	ldr	r1, [pc, #52]	; (800a160 <FATFS_Logstart_Delete+0x38>)
 800a12c:	480d      	ldr	r0, [pc, #52]	; (800a164 <FATFS_Logstart_Delete+0x3c>)
 800a12e:	f7f8 fb77 	bl	8002820 <FATFS_LinkDriver>
 800a132:	b958      	cbnz	r0, 800a14c <FATFS_Logstart_Delete+0x24>
			{
		if (f_mount(&SDFatFs, (TCHAR const*) SDPath, 1) != FR_OK) // Register the file system object to the FatFs module
 800a134:	2201      	movs	r2, #1
 800a136:	490a      	ldr	r1, [pc, #40]	; (800a160 <FATFS_Logstart_Delete+0x38>)
 800a138:	480b      	ldr	r0, [pc, #44]	; (800a168 <FATFS_Logstart_Delete+0x40>)
 800a13a:	f7f7 fe9f 	bl	8001e7c <f_mount>
 800a13e:	b910      	cbnz	r0, 800a146 <FATFS_Logstart_Delete+0x1e>
				{     // Initialization Error Debugging
			//		 RED_LED_ON();
		}

		else {
			if (f_unlink("LogStart.txt") == FR_OK) { // If LogStart.txt file present, delete the file
 800a140:	480a      	ldr	r0, [pc, #40]	; (800a16c <FATFS_Logstart_Delete+0x44>)
 800a142:	f7f8 fad1 	bl	80026e8 <f_unlink>
			}
		}
		delay_us(100);
 800a146:	2064      	movs	r0, #100	; 0x64
 800a148:	f001 fc9a 	bl	800ba80 <delay_us>
	}
	f_mount(0, "", 0); 		     //  unmount FATFS file if necessary
 800a14c:	2200      	movs	r2, #0
 800a14e:	4908      	ldr	r1, [pc, #32]	; (800a170 <FATFS_Logstart_Delete+0x48>)
 800a150:	4610      	mov	r0, r2
 800a152:	f7f7 fe93 	bl	8001e7c <f_mount>
	FATFS_UnLinkDriver(SDPath);  //  unlink SD card driver if necessary
 800a156:	4802      	ldr	r0, [pc, #8]	; (800a160 <FATFS_Logstart_Delete+0x38>)
}
 800a158:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	FATFS_UnLinkDriver(SDPath);  //  unlink SD card driver if necessary
 800a15c:	f7f8 bb7c 	b.w	8002858 <FATFS_UnLinkDriver>
 800a160:	2000b1f5 	.word	0x2000b1f5
 800a164:	0800e2d4 	.word	0x0800e2d4
 800a168:	2000b204 	.word	0x2000b204
 800a16c:	0800f01f 	.word	0x0800f01f
 800a170:	0800f1c3 	.word	0x0800f1c3

0800a174 <FATFS_Logstart_Ready>:

void FATFS_Logstart_Ready(void) {
 800a174:	b508      	push	{r3, lr}

	if (FATFS_LinkDriver(&SD_Driver, SDPath) == 0)    // Link SD Driver
 800a176:	4910      	ldr	r1, [pc, #64]	; (800a1b8 <FATFS_Logstart_Ready+0x44>)
 800a178:	4810      	ldr	r0, [pc, #64]	; (800a1bc <FATFS_Logstart_Ready+0x48>)
 800a17a:	f7f8 fb51 	bl	8002820 <FATFS_LinkDriver>
 800a17e:	b988      	cbnz	r0, 800a1a4 <FATFS_Logstart_Ready+0x30>
			{
		if (f_mount(&SDFatFs, (TCHAR const*) SDPath, 1) != FR_OK) // Register the file system object to the FatFs module
 800a180:	2201      	movs	r2, #1
 800a182:	490d      	ldr	r1, [pc, #52]	; (800a1b8 <FATFS_Logstart_Ready+0x44>)
 800a184:	480e      	ldr	r0, [pc, #56]	; (800a1c0 <FATFS_Logstart_Ready+0x4c>)
 800a186:	f7f7 fe79 	bl	8001e7c <f_mount>
 800a18a:	b940      	cbnz	r0, 800a19e <FATFS_Logstart_Ready+0x2a>
				{     // Initialization Error Debugging

		}

		else {
			if (f_open(&MyFile, "LogStart.txt", FA_OPEN_ALWAYS | FA_WRITE)
 800a18c:	2212      	movs	r2, #18
 800a18e:	490d      	ldr	r1, [pc, #52]	; (800a1c4 <FATFS_Logstart_Ready+0x50>)
 800a190:	480d      	ldr	r0, [pc, #52]	; (800a1c8 <FATFS_Logstart_Ready+0x54>)
 800a192:	f7f7 fea9 	bl	8001ee8 <f_open>
 800a196:	b910      	cbnz	r0, 800a19e <FATFS_Logstart_Ready+0x2a>
					!= FR_OK) // Create and Open a new text file object with write access
					{

			} else {

				f_close(&MyFile);
 800a198:	480b      	ldr	r0, [pc, #44]	; (800a1c8 <FATFS_Logstart_Ready+0x54>)
 800a19a:	f7f8 f8cc 	bl	8002336 <f_close>
			}
		}
		delay_us(100);
 800a19e:	2064      	movs	r0, #100	; 0x64
 800a1a0:	f001 fc6e 	bl	800ba80 <delay_us>
	}
	f_mount(0, "", 0); 		     //  unmount FATFS file if necessary
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	4909      	ldr	r1, [pc, #36]	; (800a1cc <FATFS_Logstart_Ready+0x58>)
 800a1a8:	4610      	mov	r0, r2
 800a1aa:	f7f7 fe67 	bl	8001e7c <f_mount>
	FATFS_UnLinkDriver(SDPath);  //  unlink SD card driver if necessary
 800a1ae:	4802      	ldr	r0, [pc, #8]	; (800a1b8 <FATFS_Logstart_Ready+0x44>)
}
 800a1b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	FATFS_UnLinkDriver(SDPath);  //  unlink SD card driver if necessary
 800a1b4:	f7f8 bb50 	b.w	8002858 <FATFS_UnLinkDriver>
 800a1b8:	2000b1f5 	.word	0x2000b1f5
 800a1bc:	0800e2d4 	.word	0x0800e2d4
 800a1c0:	2000b204 	.word	0x2000b204
 800a1c4:	0800f01f 	.word	0x0800f01f
 800a1c8:	2000b464 	.word	0x2000b464
 800a1cc:	0800f1c3 	.word	0x0800f1c3

0800a1d0 <USB_MSC_Init_Start>:
	}
#endif
}

void USB_MSC_Init_Start(void)                         // Initialize USB MSC mode
{
 800a1d0:	b510      	push	{r4, lr}
	USBD_Init(&USBD_Device, &MSC_Desc, 0);             // USB MSC initialization
 800a1d2:	4c0b      	ldr	r4, [pc, #44]	; (800a200 <USB_MSC_Init_Start+0x30>)
 800a1d4:	490b      	ldr	r1, [pc, #44]	; (800a204 <USB_MSC_Init_Start+0x34>)
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	4620      	mov	r0, r4
 800a1da:	f7f8 fba3 	bl	8002924 <USBD_Init>
	USBD_RegisterClass(&USBD_Device, USBD_MSC_CLASS);  // USB class registration
 800a1de:	490a      	ldr	r1, [pc, #40]	; (800a208 <USB_MSC_Init_Start+0x38>)
 800a1e0:	4620      	mov	r0, r4
 800a1e2:	f7f8 fbcd 	bl	8002980 <USBD_RegisterClass>
	USBD_MSC_RegisterStorage(&USBD_Device, &USBD_DISK_fops); // Storage call backs
 800a1e6:	4909      	ldr	r1, [pc, #36]	; (800a20c <USB_MSC_Init_Start+0x3c>)
 800a1e8:	4620      	mov	r0, r4
 800a1ea:	f7f8 ffb6 	bl	800315a <USBD_MSC_RegisterStorage>
	USBD_Start(&USBD_Device);                                // Start USB MSC
 800a1ee:	4620      	mov	r0, r4
 800a1f0:	f7f8 fbcd 	bl	800298e <USBD_Start>

	delay_us(1000000);
 800a1f4:	4806      	ldr	r0, [pc, #24]	; (800a210 <USB_MSC_Init_Start+0x40>)

}
 800a1f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	delay_us(1000000);
 800a1fa:	f001 bc41 	b.w	800ba80 <delay_us>
 800a1fe:	bf00      	nop
 800a200:	2000ae74 	.word	0x2000ae74
 800a204:	200000fc 	.word	0x200000fc
 800a208:	20000004 	.word	0x20000004
 800a20c:	200002c8 	.word	0x200002c8
 800a210:	000f4240 	.word	0x000f4240

0800a214 <USB_VCP_Init_Start>:

void USB_VCP_Init_Start(void) {
 800a214:	b510      	push	{r4, lr}
	USBD_Init(&USBD_Device, &VCP_Desc, 0);             // USB VCP initialization
 800a216:	4c0b      	ldr	r4, [pc, #44]	; (800a244 <USB_VCP_Init_Start+0x30>)
 800a218:	490b      	ldr	r1, [pc, #44]	; (800a248 <USB_VCP_Init_Start+0x34>)
 800a21a:	2200      	movs	r2, #0
 800a21c:	4620      	mov	r0, r4
 800a21e:	f7f8 fb81 	bl	8002924 <USBD_Init>
	USBD_RegisterClass(&USBD_Device, USBD_CDC_CLASS);  // USB class registration
 800a222:	490a      	ldr	r1, [pc, #40]	; (800a24c <USB_VCP_Init_Start+0x38>)
 800a224:	4620      	mov	r0, r4
 800a226:	f7f8 fbab 	bl	8002980 <USBD_RegisterClass>
	USBD_CDC_RegisterInterface(&USBD_Device, &USBD_CDC_fops); // VCP CDC call backs
 800a22a:	4909      	ldr	r1, [pc, #36]	; (800a250 <USB_VCP_Init_Start+0x3c>)
 800a22c:	4620      	mov	r0, r4
 800a22e:	f002 f995 	bl	800c55c <USBD_CDC_RegisterInterface>
	USBD_Start(&USBD_Device);                                 // Start USB VCP
 800a232:	4620      	mov	r0, r4
 800a234:	f7f8 fbab 	bl	800298e <USBD_Start>
	delay_us(1000000);
 800a238:	4806      	ldr	r0, [pc, #24]	; (800a254 <USB_VCP_Init_Start+0x40>)
}
 800a23a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	delay_us(1000000);
 800a23e:	f001 bc1f 	b.w	800ba80 <delay_us>
 800a242:	bf00      	nop
 800a244:	2000ae74 	.word	0x2000ae74
 800a248:	20000160 	.word	0x20000160
 800a24c:	200001a8 	.word	0x200001a8
 800a250:	200002b8 	.word	0x200002b8
 800a254:	000f4240 	.word	0x000f4240

0800a258 <Read_RTC_Timestamp>:
			__RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetDay(RTC)),
			2000 + __RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetYear(RTC)));
}

void Read_RTC_Timestamp(void)       // Read RTC timestamp and store in variables
{
 800a258:	b510      	push	{r4, lr}
// read RTC time in BCD format from registers and save in .BIN/.DEC format

	Hour = __RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC));
 800a25a:	f7ff fdf7 	bl	8009e4c <LL_RTC_TIME_GetHour.constprop.12>
 800a25e:	4604      	mov	r4, r0
 800a260:	f7ff fdf4 	bl	8009e4c <LL_RTC_TIME_GetHour.constprop.12>
 800a264:	f3c4 1303 	ubfx	r3, r4, #4, #4
 800a268:	4a2b      	ldr	r2, [pc, #172]	; (800a318 <Read_RTC_Timestamp+0xc0>)
 800a26a:	f000 000f 	and.w	r0, r0, #15
 800a26e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a272:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800a276:	7013      	strb	r3, [r2, #0]
	Min = __RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetMinute(RTC));
 800a278:	f7ff fdce 	bl	8009e18 <LL_RTC_TIME_GetMinute.constprop.11>
 800a27c:	4604      	mov	r4, r0
 800a27e:	f7ff fdcb 	bl	8009e18 <LL_RTC_TIME_GetMinute.constprop.11>
 800a282:	f3c4 1303 	ubfx	r3, r4, #4, #4
 800a286:	4a25      	ldr	r2, [pc, #148]	; (800a31c <Read_RTC_Timestamp+0xc4>)
 800a288:	f000 000f 	and.w	r0, r0, #15
 800a28c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a290:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800a294:	7013      	strb	r3, [r2, #0]
	Sec = __RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetSecond(RTC));
 800a296:	f7ff fda7 	bl	8009de8 <LL_RTC_TIME_GetSecond.constprop.10>
 800a29a:	4604      	mov	r4, r0
 800a29c:	f7ff fda4 	bl	8009de8 <LL_RTC_TIME_GetSecond.constprop.10>
 800a2a0:	f3c4 1303 	ubfx	r3, r4, #4, #4
 800a2a4:	4a1e      	ldr	r2, [pc, #120]	; (800a320 <Read_RTC_Timestamp+0xc8>)
 800a2a6:	f000 000f 	and.w	r0, r0, #15
 800a2aa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a2ae:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800a2b2:	7013      	strb	r3, [r2, #0]

	Mon = __RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetMonth(RTC));
 800a2b4:	f7ff fd64 	bl	8009d80 <LL_RTC_DATE_GetMonth.constprop.8>
 800a2b8:	4604      	mov	r4, r0
 800a2ba:	f7ff fd61 	bl	8009d80 <LL_RTC_DATE_GetMonth.constprop.8>
 800a2be:	f3c4 1303 	ubfx	r3, r4, #4, #4
 800a2c2:	4a18      	ldr	r2, [pc, #96]	; (800a324 <Read_RTC_Timestamp+0xcc>)
 800a2c4:	f000 000f 	and.w	r0, r0, #15
 800a2c8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a2cc:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800a2d0:	7013      	strb	r3, [r2, #0]
	Day = __RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetDay(RTC));
 800a2d2:	f7ff fd3d 	bl	8009d50 <LL_RTC_DATE_GetDay.constprop.7>
 800a2d6:	4604      	mov	r4, r0
 800a2d8:	f7ff fd3a 	bl	8009d50 <LL_RTC_DATE_GetDay.constprop.7>
 800a2dc:	f3c4 1303 	ubfx	r3, r4, #4, #4
 800a2e0:	4a11      	ldr	r2, [pc, #68]	; (800a328 <Read_RTC_Timestamp+0xd0>)
 800a2e2:	f000 000f 	and.w	r0, r0, #15
 800a2e6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a2ea:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800a2ee:	7013      	strb	r3, [r2, #0]
	Year = __RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetYear(RTC));
 800a2f0:	f7ff fd60 	bl	8009db4 <LL_RTC_DATE_GetYear.constprop.9>
 800a2f4:	4604      	mov	r4, r0
 800a2f6:	f7ff fd5d 	bl	8009db4 <LL_RTC_DATE_GetYear.constprop.9>
 800a2fa:	f3c4 1303 	ubfx	r3, r4, #4, #4
 800a2fe:	4a0b      	ldr	r2, [pc, #44]	; (800a32c <Read_RTC_Timestamp+0xd4>)
 800a300:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a304:	f000 000f 	and.w	r0, r0, #15
 800a308:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800a30c:	7013      	strb	r3, [r2, #0]

// Releasing RTC registers (Time and Date registers); necessary for RTC read/write operation
	(void) RTC->DR;
 800a30e:	4b08      	ldr	r3, [pc, #32]	; (800a330 <Read_RTC_Timestamp+0xd8>)
 800a310:	685a      	ldr	r2, [r3, #4]
	(void) RTC->TR;
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	bd10      	pop	{r4, pc}
 800a316:	bf00      	nop
 800a318:	2000b15a 	.word	0x2000b15a
 800a31c:	2000b118 	.word	0x2000b118
 800a320:	2000b164 	.word	0x2000b164
 800a324:	2000b448 	.word	0x2000b448
 800a328:	2000b436 	.word	0x2000b436
 800a32c:	2000b461 	.word	0x2000b461
 800a330:	40002800 	.word	0x40002800

0800a334 <update_FATFS_time>:
{
 800a334:	b508      	push	{r3, lr}
	Read_RTC_Timestamp();         // Read RTC time-stamps and store in variables
 800a336:	f7ff ff8f 	bl	800a258 <Read_RTC_Timestamp>
	fno.fdate = (WORD) (((Year + 20) << 9) | Mon << 5 | Day); // Update File time with the data log starting time
 800a33a:	4b0f      	ldr	r3, [pc, #60]	; (800a378 <update_FATFS_time+0x44>)
 800a33c:	490f      	ldr	r1, [pc, #60]	; (800a37c <update_FATFS_time+0x48>)
 800a33e:	781a      	ldrb	r2, [r3, #0]
 800a340:	4b0f      	ldr	r3, [pc, #60]	; (800a380 <update_FATFS_time+0x4c>)
	f_utime(FILE_NAME_STRING, &fno);     // Update RTC time on FATFS file header
 800a342:	4810      	ldr	r0, [pc, #64]	; (800a384 <update_FATFS_time+0x50>)
	fno.fdate = (WORD) (((Year + 20) << 9) | Mon << 5 | Day); // Update File time with the data log starting time
 800a344:	781b      	ldrb	r3, [r3, #0]
 800a346:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
 800a34a:	4a0f      	ldr	r2, [pc, #60]	; (800a388 <update_FATFS_time+0x54>)
 800a34c:	7812      	ldrb	r2, [r2, #0]
 800a34e:	3214      	adds	r2, #20
 800a350:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
 800a354:	808b      	strh	r3, [r1, #4]
	fno.ftime = (WORD) (Hour << 11 | Min << 5 | Sec / 2); // Extracting values from RTC registers
 800a356:	4b0d      	ldr	r3, [pc, #52]	; (800a38c <update_FATFS_time+0x58>)
 800a358:	781a      	ldrb	r2, [r3, #0]
 800a35a:	4b0d      	ldr	r3, [pc, #52]	; (800a390 <update_FATFS_time+0x5c>)
 800a35c:	781b      	ldrb	r3, [r3, #0]
 800a35e:	015b      	lsls	r3, r3, #5
 800a360:	ea43 23c2 	orr.w	r3, r3, r2, lsl #11
 800a364:	4a0b      	ldr	r2, [pc, #44]	; (800a394 <update_FATFS_time+0x60>)
 800a366:	7812      	ldrb	r2, [r2, #0]
 800a368:	ea43 0352 	orr.w	r3, r3, r2, lsr #1
 800a36c:	80cb      	strh	r3, [r1, #6]
}
 800a36e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	f_utime(FILE_NAME_STRING, &fno);     // Update RTC time on FATFS file header
 800a372:	f7f8 ba0a 	b.w	800278a <f_utime>
 800a376:	bf00      	nop
 800a378:	2000b448 	.word	0x2000b448
 800a37c:	2000b12c 	.word	0x2000b12c
 800a380:	2000b436 	.word	0x2000b436
 800a384:	2000b148 	.word	0x2000b148
 800a388:	2000b461 	.word	0x2000b461
 800a38c:	2000b15a 	.word	0x2000b15a
 800a390:	2000b118 	.word	0x2000b118
 800a394:	2000b164 	.word	0x2000b164

0800a398 <File_Close_Update_Unlink>:
void File_Close_Update_Unlink(void) {
 800a398:	b508      	push	{r3, lr}
	f_close(&MyFile);                       // Close previous running file
 800a39a:	4807      	ldr	r0, [pc, #28]	; (800a3b8 <File_Close_Update_Unlink+0x20>)
 800a39c:	f7f7 ffcb 	bl	8002336 <f_close>
	update_FATFS_time(); // Write RTC time-stamp on File header/properties of last FATFS file to visualize in PC
 800a3a0:	f7ff ffc8 	bl	800a334 <update_FATFS_time>
	f_mount(0, "", 0); 	//  unmount FATFS file (of running sensor storage file)
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	4905      	ldr	r1, [pc, #20]	; (800a3bc <File_Close_Update_Unlink+0x24>)
 800a3a8:	4610      	mov	r0, r2
 800a3aa:	f7f7 fd67 	bl	8001e7c <f_mount>
	FATFS_UnLinkDriver(SDPath); //  unlink SD card driver (of running sensor storage file)
 800a3ae:	4804      	ldr	r0, [pc, #16]	; (800a3c0 <File_Close_Update_Unlink+0x28>)
}
 800a3b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	FATFS_UnLinkDriver(SDPath); //  unlink SD card driver (of running sensor storage file)
 800a3b4:	f7f8 ba50 	b.w	8002858 <FATFS_UnLinkDriver>
 800a3b8:	2000b464 	.word	0x2000b464
 800a3bc:	0800f1c3 	.word	0x0800f1c3
 800a3c0:	2000b1f5 	.word	0x2000b1f5

0800a3c4 <Shut_Down_SD>:
 800a3c4:	f7ff bfe8 	b.w	800a398 <File_Close_Update_Unlink>

0800a3c8 <Enter_RTC_InitMode>:
}

void Enter_RTC_InitMode(void) // Function needed before writing on RTC registers
{
	RTC->ISR = RTC_INIT_MASK;                                // Enter Init Mode
 800a3c8:	4b03      	ldr	r3, [pc, #12]	; (800a3d8 <Enter_RTC_InitMode+0x10>)
 800a3ca:	f04f 32ff 	mov.w	r2, #4294967295
 800a3ce:	60da      	str	r2, [r3, #12]
	while (((RTC->ISR) & RTC_ISR_INITF) != (RTC_ISR_INITF))
 800a3d0:	68da      	ldr	r2, [r3, #12]
 800a3d2:	0652      	lsls	r2, r2, #25
 800a3d4:	d5fc      	bpl.n	800a3d0 <Enter_RTC_InitMode+0x8>
		; // Wait to enter Init mode
}
 800a3d6:	4770      	bx	lr
 800a3d8:	40002800 	.word	0x40002800

0800a3dc <Exit_RTC_InitMode>:

void Exit_RTC_InitMode(void)   // Function needed after writing on RTC registers
{
	RTC->ISR = (uint32_t) ~RTC_ISR_INIT; // Disable RTC init mode
 800a3dc:	4b06      	ldr	r3, [pc, #24]	; (800a3f8 <Exit_RTC_InitMode+0x1c>)
 800a3de:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a3e2:	60da      	str	r2, [r3, #12]

	// Wait for synchro. Needed only if Shadow registers is enabled
	WRITE_REG(RTC->ISR,
 800a3e4:	68da      	ldr	r2, [r3, #12]
 800a3e6:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800a3ea:	f062 02a0 	orn	r2, r2, #160	; 0xa0
 800a3ee:	60da      	str	r2, [r3, #12]
			(~((RTC_ISR_RSF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTC->ISR & RTC_ISR_INIT))); // Clear RTC sync flag
	while (((RTC->ISR) & RTC_ISR_RSF) != (RTC_ISR_RSF))
 800a3f0:	68da      	ldr	r2, [r3, #12]
 800a3f2:	0692      	lsls	r2, r2, #26
 800a3f4:	d5fc      	bpl.n	800a3f0 <Exit_RTC_InitMode+0x14>
		;  // Wait the registers to be synchronised
}
 800a3f6:	4770      	bx	lr
 800a3f8:	40002800 	.word	0x40002800

0800a3fc <MX_RTC_Init>:

void MX_RTC_Init(void)                // RTC initialization after Power on reset
{
 800a3fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
{
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800a3fe:	4b29      	ldr	r3, [pc, #164]	; (800a4a4 <MX_RTC_Init+0xa8>)
 800a400:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800a404:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800a408:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
{
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800a40c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800a410:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a414:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800a418:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800a41c:	f042 0201 	orr.w	r2, r2, #1
 800a420:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 800a424:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
	LL_RTC_InitTypeDef RTC_InitStruct;

	LL_RCC_ForceBackupDomainReset();            // Reset Backup domain registers
	LL_RCC_ReleaseBackupDomainReset();
	LL_RCC_LSE_Enable();                    // Configure LSE as RTC source clock
	while (LL_RCC_LSE_IsReady() != 1)
 800a428:	0792      	lsls	r2, r2, #30
 800a42a:	d5fb      	bpl.n	800a424 <MX_RTC_Init+0x28>
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800a42c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
		;
	LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE);
	LL_RCC_EnableRTC();                           // RTC clock

	RTC_InitStruct.HourFormat = LL_RTC_HOURFORMAT_24HOUR;
	LL_RTC_Init(RTC, &RTC_InitStruct); // Initialize RTC with default configurations
 800a430:	4c1d      	ldr	r4, [pc, #116]	; (800a4a8 <MX_RTC_Init+0xac>)
 800a432:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800a436:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a43a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 800a43e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
	RTC_InitStruct.HourFormat = LL_RTC_HOURFORMAT_24HOUR;
 800a442:	a904      	add	r1, sp, #16
 800a444:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a448:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800a44c:	2300      	movs	r3, #0
 800a44e:	f841 3d0c 	str.w	r3, [r1, #-12]!
	LL_RTC_Init(RTC, &RTC_InitStruct); // Initialize RTC with default configurations
 800a452:	4620      	mov	r0, r4
 800a454:	f7fd fbb4 	bl	8007bc0 <LL_RTC_Init>
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 800a458:	23ca      	movs	r3, #202	; 0xca
 800a45a:	6263      	str	r3, [r4, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 800a45c:	2353      	movs	r3, #83	; 0x53
 800a45e:	6263      	str	r3, [r4, #36]	; 0x24

	LL_RTC_DisableWriteProtection(RTC);
	Enter_RTC_InitMode();     // Enter RTC initialization mode to set parameters
 800a460:	f7ff ffb2 	bl	800a3c8 <Enter_RTC_InitMode>

	// Calender set up
	MODIFY_REG(RTC->PRER, RTC_PRER_PREDIV_A,
 800a464:	6923      	ldr	r3, [r4, #16]
 800a466:	f44f 02fe 	mov.w	r2, #8323072	; 0x7f0000
 800a46a:	fa92 f2a2 	rbit	r2, r2
 800a46e:	217f      	movs	r1, #127	; 0x7f
 800a470:	fab2 f282 	clz	r2, r2
 800a474:	fa01 f202 	lsl.w	r2, r1, r2
 800a478:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800a47c:	4313      	orrs	r3, r2
 800a47e:	6123      	str	r3, [r4, #16]
			0x7F << RTC_POSITION_PRER_PREDIV_A);  // ASYNC prediv= 0x7F
	MODIFY_REG(RTC->PRER, RTC_PRER_PREDIV_S, 0xFF);         // SYNC prediv= 0xFF
 800a480:	6923      	ldr	r3, [r4, #16]
 800a482:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800a486:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a48a:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
 800a48e:	6123      	str	r3, [r4, #16]

	Exit_RTC_InitMode();
 800a490:	f7ff ffa4 	bl	800a3dc <Exit_RTC_InitMode>
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 800a494:	23ff      	movs	r3, #255	; 0xff
 800a496:	6263      	str	r3, [r4, #36]	; 0x24

	tmp = (uint32_t) (&(RTCx->BKP0R));
	tmp += (BackupRegister * 4U);

	/* Write the specified register */
	*(__IO uint32_t *) tmp = (uint32_t) Data;
 800a498:	4b04      	ldr	r3, [pc, #16]	; (800a4ac <MX_RTC_Init+0xb0>)
 800a49a:	f243 22f2 	movw	r2, #13042	; 0x32f2
 800a49e:	605a      	str	r2, [r3, #4]
}
 800a4a0:	b004      	add	sp, #16
 800a4a2:	bd10      	pop	{r4, pc}
 800a4a4:	40021000 	.word	0x40021000
 800a4a8:	40002800 	.word	0x40002800
 800a4ac:	40002850 	.word	0x40002850

0800a4b0 <Set_RTC_Calendar>:
		uint8_t Min, uint8_t Sec) {
 800a4b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 800a4b2:	4c19      	ldr	r4, [pc, #100]	; (800a518 <Set_RTC_Calendar+0x68>)
 800a4b4:	460f      	mov	r7, r1
 800a4b6:	4619      	mov	r1, r3
 800a4b8:	23ca      	movs	r3, #202	; 0xca
 800a4ba:	6263      	str	r3, [r4, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 800a4bc:	2353      	movs	r3, #83	; 0x53
 800a4be:	b085      	sub	sp, #20
 800a4c0:	6263      	str	r3, [r4, #36]	; 0x24
 800a4c2:	4606      	mov	r6, r0
 800a4c4:	4615      	mov	r5, r2
	Enter_RTC_InitMode();
 800a4c6:	f7ff ff7f 	bl	800a3c8 <Enter_RTC_InitMode>
	RTC_TimeStruct.Minutes = Min;
 800a4ca:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
	RTC_TimeStruct.Hours = Hour;
 800a4ce:	f88d 100c 	strb.w	r1, [sp, #12]
	RTC_TimeStruct.Minutes = Min;
 800a4d2:	f88d 300d 	strb.w	r3, [sp, #13]
	LL_RTC_TIME_Init(RTC, LL_RTC_FORMAT_BIN, &RTC_TimeStruct);
 800a4d6:	aa02      	add	r2, sp, #8
	RTC_TimeStruct.Seconds = Sec;
 800a4d8:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 800a4dc:	f88d 300e 	strb.w	r3, [sp, #14]
	LL_RTC_TIME_Init(RTC, LL_RTC_FORMAT_BIN, &RTC_TimeStruct);
 800a4e0:	2100      	movs	r1, #0
 800a4e2:	4620      	mov	r0, r4
 800a4e4:	f7fd fbdc 	bl	8007ca0 <LL_RTC_TIME_Init>
	RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_MONDAY;          // Default value
 800a4e8:	2301      	movs	r3, #1
	LL_RTC_DATE_Init(RTC, LL_RTC_FORMAT_BIN, &RTC_DateStruct);
 800a4ea:	aa01      	add	r2, sp, #4
 800a4ec:	2100      	movs	r1, #0
 800a4ee:	4620      	mov	r0, r4
	RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_MONDAY;          // Default value
 800a4f0:	f88d 3004 	strb.w	r3, [sp, #4]
	RTC_DateStruct.Month = Month;
 800a4f4:	f88d 7005 	strb.w	r7, [sp, #5]
	RTC_DateStruct.Year = Year;
 800a4f8:	f88d 6007 	strb.w	r6, [sp, #7]
	RTC_DateStruct.Day = Day;
 800a4fc:	f88d 5006 	strb.w	r5, [sp, #6]
	LL_RTC_DATE_Init(RTC, LL_RTC_FORMAT_BIN, &RTC_DateStruct);
 800a500:	f7fd fc12 	bl	8007d28 <LL_RTC_DATE_Init>
	Exit_RTC_InitMode();
 800a504:	f7ff ff6a 	bl	800a3dc <Exit_RTC_InitMode>
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 800a508:	23ff      	movs	r3, #255	; 0xff
 800a50a:	6263      	str	r3, [r4, #36]	; 0x24
	*(__IO uint32_t *) tmp = (uint32_t) Data;
 800a50c:	4b03      	ldr	r3, [pc, #12]	; (800a51c <Set_RTC_Calendar+0x6c>)
 800a50e:	f243 22f2 	movw	r2, #13042	; 0x32f2
 800a512:	605a      	str	r2, [r3, #4]
}
 800a514:	b005      	add	sp, #20
 800a516:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a518:	40002800 	.word	0x40002800
 800a51c:	40002850 	.word	0x40002850

0800a520 <RTC_BAK_GetRegister>:

// Valid register value indicates RTC is enabled and running
uint32_t RTC_BAK_GetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister) {
	register uint32_t tmp = 0U;

	tmp = (uint32_t) (&(RTCx->BKP0R));
 800a520:	3050      	adds	r0, #80	; 0x50
	tmp += (BackupRegister * 4U);

	/* Read the specified register */
	return (*(__IO uint32_t *) tmp);
 800a522:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
}
 800a526:	4770      	bx	lr

0800a528 <USB_PA9_EXTI_conf>:
	LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_10);    // Enable PA10 pin EXTI interrupt
	LL_EXTI_EnableFallingTrig_0_31(LL_EXTI_LINE_10); // Interrupt configured for falling edge
}

void USB_PA9_EXTI_conf(void) // PA9 EXTI pin interrupt configuration for USB connectivity Sense
{
 800a528:	b508      	push	{r3, lr}
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800a52a:	4b0c      	ldr	r3, [pc, #48]	; (800a55c <USB_PA9_EXTI_conf+0x34>)
 800a52c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800a530:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(EXTI9_5_IRQn); // Enabling External GPIO pin interrupt (EXTI9-5) for USB connectivity PA10 Pin
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG); // Enable Sysconfig clock to enable EXTI pin interrupts
 800a532:	f7ff fca5 	bl	8009e80 <LL_APB2_GRP1_EnableClock.constprop.17>
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 800a536:	4a0a      	ldr	r2, [pc, #40]	; (800a560 <USB_PA9_EXTI_conf+0x38>)
 800a538:	6913      	ldr	r3, [r2, #16]
 800a53a:	21f0      	movs	r1, #240	; 0xf0
 800a53c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a540:	fa91 f1a1 	rbit	r1, r1
 800a544:	6113      	str	r3, [r2, #16]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800a546:	4b07      	ldr	r3, [pc, #28]	; (800a564 <USB_PA9_EXTI_conf+0x3c>)
 800a548:	681a      	ldr	r2, [r3, #0]
 800a54a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a54e:	601a      	str	r2, [r3, #0]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800a550:	689a      	ldr	r2, [r3, #8]
 800a552:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a556:	609a      	str	r2, [r3, #8]
 800a558:	bd08      	pop	{r3, pc}
 800a55a:	bf00      	nop
 800a55c:	e000e100 	.word	0xe000e100
 800a560:	40010000 	.word	0x40010000
 800a564:	40010400 	.word	0x40010400

0800a568 <Wait_for_ADC_timeout_While_Datalog>:
	}
}

void Wait_for_ADC_timeout_While_Datalog(void) // During Timer_Interrupt for Data logging, Involved Volatile variables
{
	ADC_TimeOut_Count_Buf++;
 800a568:	4b06      	ldr	r3, [pc, #24]	; (800a584 <Wait_for_ADC_timeout_While_Datalog+0x1c>)
 800a56a:	681a      	ldr	r2, [r3, #0]
 800a56c:	3201      	adds	r2, #1
 800a56e:	601a      	str	r2, [r3, #0]
	if (ADC_TimeOut_Count_Buf > ADC_TimeOut_Limit_Buf) // 100ms= 48000*ADC_TimeOut_MS_value)
 800a570:	6819      	ldr	r1, [r3, #0]
 800a572:	4a05      	ldr	r2, [pc, #20]	; (800a588 <Wait_for_ADC_timeout_While_Datalog+0x20>)
 800a574:	4291      	cmp	r1, r2
 800a576:	d904      	bls.n	800a582 <Wait_for_ADC_timeout_While_Datalog+0x1a>
	{
		ADC_TimeOut_Count_Buf = 0;
 800a578:	2200      	movs	r2, #0
 800a57a:	601a      	str	r2, [r3, #0]
		ADC_Error_Buf = 1;
 800a57c:	4b03      	ldr	r3, [pc, #12]	; (800a58c <Wait_for_ADC_timeout_While_Datalog+0x24>)
 800a57e:	2201      	movs	r2, #1
 800a580:	701a      	strb	r2, [r3, #0]
 800a582:	4770      	bx	lr
 800a584:	2000b128 	.word	0x2000b128
 800a588:	00493e00 	.word	0x00493e00
 800a58c:	2000b6e7 	.word	0x2000b6e7

0800a590 <Wait_for_ADC_TimeOut_>:
		SPI_Error = 1;
	}
}

void Wait_for_ADC_TimeOut_(void) {
	ADC_TimeOut_Count++;
 800a590:	4a06      	ldr	r2, [pc, #24]	; (800a5ac <Wait_for_ADC_TimeOut_+0x1c>)
	if (ADC_TimeOut_Count > ADC_TimeOut_Limit) // 100ms= 48000*SPI_TimeOut_MS_value)
 800a592:	4907      	ldr	r1, [pc, #28]	; (800a5b0 <Wait_for_ADC_TimeOut_+0x20>)
	ADC_TimeOut_Count++;
 800a594:	6813      	ldr	r3, [r2, #0]
 800a596:	3301      	adds	r3, #1
	if (ADC_TimeOut_Count > ADC_TimeOut_Limit) // 100ms= 48000*SPI_TimeOut_MS_value)
 800a598:	428b      	cmp	r3, r1
	{
		ADC_TimeOut_Count = 0;
 800a59a:	bf83      	ittte	hi
 800a59c:	2300      	movhi	r3, #0
 800a59e:	6013      	strhi	r3, [r2, #0]
		ADC_Error = 1;
 800a5a0:	4b04      	ldrhi	r3, [pc, #16]	; (800a5b4 <Wait_for_ADC_TimeOut_+0x24>)
	ADC_TimeOut_Count++;
 800a5a2:	6013      	strls	r3, [r2, #0]
		ADC_Error = 1;
 800a5a4:	bf84      	itt	hi
 800a5a6:	2201      	movhi	r2, #1
 800a5a8:	701a      	strbhi	r2, [r3, #0]
 800a5aa:	4770      	bx	lr
 800a5ac:	2000b6e8 	.word	0x2000b6e8
 800a5b0:	00493e00 	.word	0x00493e00
 800a5b4:	2000b6de 	.word	0x2000b6de

0800a5b8 <P_Activate_ADC3>:
void P_Activate_ADC3(void) {
 800a5b8:	b573      	push	{r0, r1, r4, r5, r6, lr}
	__IO uint32_t wait_loop_index = 0;
 800a5ba:	2300      	movs	r3, #0
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800a5bc:	482c      	ldr	r0, [pc, #176]	; (800a670 <P_Activate_ADC3+0xb8>)
 800a5be:	9301      	str	r3, [sp, #4]
 800a5c0:	6883      	ldr	r3, [r0, #8]
			* (SystemCoreClock / 100000) / 10);
 800a5c2:	4a2c      	ldr	r2, [pc, #176]	; (800a674 <P_Activate_ADC3+0xbc>)
 800a5c4:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800a5c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a5cc:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CR,
 800a5ce:	6883      	ldr	r3, [r0, #8]
 800a5d0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800a5d4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a5d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a5dc:	6083      	str	r3, [r0, #8]
 800a5de:	4b26      	ldr	r3, [pc, #152]	; (800a678 <P_Activate_ADC3+0xc0>)
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	fbb3 f3f2 	udiv	r3, r3, r2
 800a5e6:	220a      	movs	r2, #10
 800a5e8:	4353      	muls	r3, r2
 800a5ea:	fbb3 f3f2 	udiv	r3, r3, r2
		wait_loop_index--;
 800a5ee:	9301      	str	r3, [sp, #4]
	while (wait_loop_index != 0) {
 800a5f0:	9a01      	ldr	r2, [sp, #4]
 800a5f2:	2a00      	cmp	r2, #0
 800a5f4:	d12f      	bne.n	800a656 <P_Activate_ADC3+0x9e>
  MODIFY_REG(ADCx->CR,
 800a5f6:	6883      	ldr	r3, [r0, #8]
	ADC_TimeOut_Count = 0;
 800a5f8:	4d20      	ldr	r5, [pc, #128]	; (800a67c <P_Activate_ADC3+0xc4>)
	ADC_Error = 0;
 800a5fa:	4c21      	ldr	r4, [pc, #132]	; (800a680 <P_Activate_ADC3+0xc8>)
 800a5fc:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800a600:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a604:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a608:	6083      	str	r3, [r0, #8]
 800a60a:	f04f 4690 	mov.w	r6, #1207959552	; 0x48000000
	ADC_TimeOut_Count = 0;
 800a60e:	602a      	str	r2, [r5, #0]
	ADC_Error = 0;
 800a610:	7022      	strb	r2, [r4, #0]
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 800a612:	6883      	ldr	r3, [r0, #8]
	while ((LL_ADC_IsCalibrationOnGoing(ADC3) == 0) && !Error_preceding
 800a614:	2b00      	cmp	r3, #0
 800a616:	db04      	blt.n	800a622 <P_Activate_ADC3+0x6a>
 800a618:	6933      	ldr	r3, [r6, #16]
 800a61a:	0599      	lsls	r1, r3, #22
 800a61c:	d401      	bmi.n	800a622 <P_Activate_ADC3+0x6a>
			&& (ADC_Error == 0)) {
 800a61e:	7823      	ldrb	r3, [r4, #0]
 800a620:	b1e3      	cbz	r3, 800a65c <P_Activate_ADC3+0xa4>
	wait_loop_index = ADC_DELAY_CALIB_ENABLE_CPU_CYCLES; // ADC Delay calculations
 800a622:	2380      	movs	r3, #128	; 0x80
		wait_loop_index--;
 800a624:	9301      	str	r3, [sp, #4]
	while (wait_loop_index != 0) {
 800a626:	9a01      	ldr	r2, [sp, #4]
 800a628:	b9da      	cbnz	r2, 800a662 <P_Activate_ADC3+0xaa>
  MODIFY_REG(ADCx->CR,
 800a62a:	6883      	ldr	r3, [r0, #8]
 800a62c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a630:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a634:	f043 0301 	orr.w	r3, r3, #1
 800a638:	6083      	str	r3, [r0, #8]
	ADC_TimeOut_Count = 0;
 800a63a:	602a      	str	r2, [r5, #0]
	ADC_Error = 0;
 800a63c:	7022      	strb	r2, [r4, #0]
 800a63e:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
{
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 800a642:	6803      	ldr	r3, [r0, #0]
	while ((LL_ADC_IsActiveFlag_ADRDY(ADC3) == 0) && !Error_preceding
 800a644:	07da      	lsls	r2, r3, #31
 800a646:	d404      	bmi.n	800a652 <P_Activate_ADC3+0x9a>
 800a648:	692b      	ldr	r3, [r5, #16]
 800a64a:	059b      	lsls	r3, r3, #22
 800a64c:	d401      	bmi.n	800a652 <P_Activate_ADC3+0x9a>
			&& (ADC_Error == 0)) {
 800a64e:	7823      	ldrb	r3, [r4, #0]
 800a650:	b153      	cbz	r3, 800a668 <P_Activate_ADC3+0xb0>
}
 800a652:	b002      	add	sp, #8
 800a654:	bd70      	pop	{r4, r5, r6, pc}
		wait_loop_index--;
 800a656:	9b01      	ldr	r3, [sp, #4]
 800a658:	3b01      	subs	r3, #1
 800a65a:	e7c8      	b.n	800a5ee <P_Activate_ADC3+0x36>
		Wait_for_ADC_TimeOut_();
 800a65c:	f7ff ff98 	bl	800a590 <Wait_for_ADC_TimeOut_>
 800a660:	e7d7      	b.n	800a612 <P_Activate_ADC3+0x5a>
		wait_loop_index--;
 800a662:	9b01      	ldr	r3, [sp, #4]
 800a664:	3b01      	subs	r3, #1
 800a666:	e7dd      	b.n	800a624 <P_Activate_ADC3+0x6c>
		Wait_for_ADC_TimeOut_();
 800a668:	f7ff ff92 	bl	800a590 <Wait_for_ADC_TimeOut_>
 800a66c:	e7e9      	b.n	800a642 <P_Activate_ADC3+0x8a>
 800a66e:	bf00      	nop
 800a670:	50040200 	.word	0x50040200
 800a674:	000186a0 	.word	0x000186a0
 800a678:	200000f8 	.word	0x200000f8
 800a67c:	2000b6e8 	.word	0x2000b6e8
 800a680:	2000b6de 	.word	0x2000b6de

0800a684 <P_Activate_ADC2>:
void P_Activate_ADC2(void) {
 800a684:	b573      	push	{r0, r1, r4, r5, r6, lr}
	__IO uint32_t wait_loop_index = 0;
 800a686:	2300      	movs	r3, #0
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800a688:	482c      	ldr	r0, [pc, #176]	; (800a73c <P_Activate_ADC2+0xb8>)
 800a68a:	9301      	str	r3, [sp, #4]
 800a68c:	6883      	ldr	r3, [r0, #8]
			* (SystemCoreClock / 100000) / 10);
 800a68e:	4a2c      	ldr	r2, [pc, #176]	; (800a740 <P_Activate_ADC2+0xbc>)
 800a690:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800a694:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a698:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CR,
 800a69a:	6883      	ldr	r3, [r0, #8]
 800a69c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800a6a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a6a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a6a8:	6083      	str	r3, [r0, #8]
 800a6aa:	4b26      	ldr	r3, [pc, #152]	; (800a744 <P_Activate_ADC2+0xc0>)
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	fbb3 f3f2 	udiv	r3, r3, r2
 800a6b2:	220a      	movs	r2, #10
 800a6b4:	4353      	muls	r3, r2
 800a6b6:	fbb3 f3f2 	udiv	r3, r3, r2
		wait_loop_index--;
 800a6ba:	9301      	str	r3, [sp, #4]
	while (wait_loop_index != 0) {
 800a6bc:	9a01      	ldr	r2, [sp, #4]
 800a6be:	2a00      	cmp	r2, #0
 800a6c0:	d12f      	bne.n	800a722 <P_Activate_ADC2+0x9e>
  MODIFY_REG(ADCx->CR,
 800a6c2:	6883      	ldr	r3, [r0, #8]
	ADC_TimeOut_Count = 0;
 800a6c4:	4d20      	ldr	r5, [pc, #128]	; (800a748 <P_Activate_ADC2+0xc4>)
	ADC_Error = 0;
 800a6c6:	4c21      	ldr	r4, [pc, #132]	; (800a74c <P_Activate_ADC2+0xc8>)
 800a6c8:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800a6cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a6d0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a6d4:	6083      	str	r3, [r0, #8]
 800a6d6:	f04f 4690 	mov.w	r6, #1207959552	; 0x48000000
	ADC_TimeOut_Count = 0;
 800a6da:	602a      	str	r2, [r5, #0]
	ADC_Error = 0;
 800a6dc:	7022      	strb	r2, [r4, #0]
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 800a6de:	6883      	ldr	r3, [r0, #8]
	while ((LL_ADC_IsCalibrationOnGoing(ADC2) == 0) && !Error_preceding
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	db04      	blt.n	800a6ee <P_Activate_ADC2+0x6a>
 800a6e4:	6933      	ldr	r3, [r6, #16]
 800a6e6:	0599      	lsls	r1, r3, #22
 800a6e8:	d401      	bmi.n	800a6ee <P_Activate_ADC2+0x6a>
			&& (ADC_Error == 0)) {
 800a6ea:	7823      	ldrb	r3, [r4, #0]
 800a6ec:	b1e3      	cbz	r3, 800a728 <P_Activate_ADC2+0xa4>
	wait_loop_index = ADC_DELAY_CALIB_ENABLE_CPU_CYCLES; // ADC Delay calculations
 800a6ee:	2380      	movs	r3, #128	; 0x80
		wait_loop_index--;
 800a6f0:	9301      	str	r3, [sp, #4]
	while (wait_loop_index != 0) {
 800a6f2:	9a01      	ldr	r2, [sp, #4]
 800a6f4:	b9da      	cbnz	r2, 800a72e <P_Activate_ADC2+0xaa>
  MODIFY_REG(ADCx->CR,
 800a6f6:	6883      	ldr	r3, [r0, #8]
 800a6f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a6fc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a700:	f043 0301 	orr.w	r3, r3, #1
 800a704:	6083      	str	r3, [r0, #8]
	ADC_TimeOut_Count = 0;
 800a706:	602a      	str	r2, [r5, #0]
	ADC_Error = 0;
 800a708:	7022      	strb	r2, [r4, #0]
 800a70a:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 800a70e:	6803      	ldr	r3, [r0, #0]
	while ((LL_ADC_IsActiveFlag_ADRDY(ADC2) == 0) && !Error_preceding
 800a710:	07da      	lsls	r2, r3, #31
 800a712:	d404      	bmi.n	800a71e <P_Activate_ADC2+0x9a>
 800a714:	692b      	ldr	r3, [r5, #16]
 800a716:	059b      	lsls	r3, r3, #22
 800a718:	d401      	bmi.n	800a71e <P_Activate_ADC2+0x9a>
			&& (ADC_Error == 0)) {
 800a71a:	7823      	ldrb	r3, [r4, #0]
 800a71c:	b153      	cbz	r3, 800a734 <P_Activate_ADC2+0xb0>
}
 800a71e:	b002      	add	sp, #8
 800a720:	bd70      	pop	{r4, r5, r6, pc}
		wait_loop_index--;
 800a722:	9b01      	ldr	r3, [sp, #4]
 800a724:	3b01      	subs	r3, #1
 800a726:	e7c8      	b.n	800a6ba <P_Activate_ADC2+0x36>
		Wait_for_ADC_TimeOut_();
 800a728:	f7ff ff32 	bl	800a590 <Wait_for_ADC_TimeOut_>
 800a72c:	e7d7      	b.n	800a6de <P_Activate_ADC2+0x5a>
		wait_loop_index--;
 800a72e:	9b01      	ldr	r3, [sp, #4]
 800a730:	3b01      	subs	r3, #1
 800a732:	e7dd      	b.n	800a6f0 <P_Activate_ADC2+0x6c>
		Wait_for_ADC_TimeOut_();
 800a734:	f7ff ff2c 	bl	800a590 <Wait_for_ADC_TimeOut_>
 800a738:	e7e9      	b.n	800a70e <P_Activate_ADC2+0x8a>
 800a73a:	bf00      	nop
 800a73c:	50040100 	.word	0x50040100
 800a740:	000186a0 	.word	0x000186a0
 800a744:	200000f8 	.word	0x200000f8
 800a748:	2000b6e8 	.word	0x2000b6e8
 800a74c:	2000b6de 	.word	0x2000b6de

0800a750 <P_Activate_ADC1>:
void P_Activate_ADC1(void) {
 800a750:	b573      	push	{r0, r1, r4, r5, r6, lr}
	__IO uint32_t wait_loop_index = 0;
 800a752:	2300      	movs	r3, #0
 800a754:	9301      	str	r3, [sp, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800a756:	4b2d      	ldr	r3, [pc, #180]	; (800a80c <P_Activate_ADC1+0xbc>)
			* (SystemCoreClock / 100000) / 10);
 800a758:	492d      	ldr	r1, [pc, #180]	; (800a810 <P_Activate_ADC1+0xc0>)
 800a75a:	689a      	ldr	r2, [r3, #8]
 800a75c:	f022 4220 	bic.w	r2, r2, #2684354560	; 0xa0000000
 800a760:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800a764:	609a      	str	r2, [r3, #8]
  MODIFY_REG(ADCx->CR,
 800a766:	689a      	ldr	r2, [r3, #8]
 800a768:	f022 4210 	bic.w	r2, r2, #2415919104	; 0x90000000
 800a76c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800a770:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800a774:	609a      	str	r2, [r3, #8]
 800a776:	4a27      	ldr	r2, [pc, #156]	; (800a814 <P_Activate_ADC1+0xc4>)
 800a778:	6812      	ldr	r2, [r2, #0]
 800a77a:	fbb2 f2f1 	udiv	r2, r2, r1
 800a77e:	210a      	movs	r1, #10
 800a780:	434a      	muls	r2, r1
 800a782:	fbb2 f2f1 	udiv	r2, r2, r1
		wait_loop_index--;
 800a786:	9201      	str	r2, [sp, #4]
	while (wait_loop_index != 0) {
 800a788:	9901      	ldr	r1, [sp, #4]
 800a78a:	2900      	cmp	r1, #0
 800a78c:	d132      	bne.n	800a7f4 <P_Activate_ADC1+0xa4>
  MODIFY_REG(ADCx->CR,
 800a78e:	689a      	ldr	r2, [r3, #8]
	ADC_TimeOut_Count = 0;
 800a790:	4c21      	ldr	r4, [pc, #132]	; (800a818 <P_Activate_ADC1+0xc8>)
	ADC_Error = 0;
 800a792:	4822      	ldr	r0, [pc, #136]	; (800a81c <P_Activate_ADC1+0xcc>)
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 800a794:	4d1d      	ldr	r5, [pc, #116]	; (800a80c <P_Activate_ADC1+0xbc>)
  MODIFY_REG(ADCx->CR,
 800a796:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 800a79a:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800a79e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800a7a2:	609a      	str	r2, [r3, #8]
 800a7a4:	f04f 4690 	mov.w	r6, #1207959552	; 0x48000000
	ADC_TimeOut_Count = 0;
 800a7a8:	6021      	str	r1, [r4, #0]
	ADC_Error = 0;
 800a7aa:	7001      	strb	r1, [r0, #0]
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 800a7ac:	68ab      	ldr	r3, [r5, #8]
	while ((LL_ADC_IsCalibrationOnGoing(ADC1) == 0) && !Error_preceding
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	db04      	blt.n	800a7bc <P_Activate_ADC1+0x6c>
 800a7b2:	6933      	ldr	r3, [r6, #16]
 800a7b4:	0599      	lsls	r1, r3, #22
 800a7b6:	d401      	bmi.n	800a7bc <P_Activate_ADC1+0x6c>
			&& (ADC_Error == 0)) {
 800a7b8:	7803      	ldrb	r3, [r0, #0]
 800a7ba:	b1f3      	cbz	r3, 800a7fa <P_Activate_ADC1+0xaa>
	wait_loop_index = ADC_DELAY_CALIB_ENABLE_CPU_CYCLES; // ADC Delay calculations
 800a7bc:	2380      	movs	r3, #128	; 0x80
		wait_loop_index--;
 800a7be:	9301      	str	r3, [sp, #4]
	while (wait_loop_index != 0) {
 800a7c0:	9901      	ldr	r1, [sp, #4]
 800a7c2:	b9e9      	cbnz	r1, 800a800 <P_Activate_ADC1+0xb0>
  MODIFY_REG(ADCx->CR,
 800a7c4:	4a11      	ldr	r2, [pc, #68]	; (800a80c <P_Activate_ADC1+0xbc>)
 800a7c6:	6893      	ldr	r3, [r2, #8]
 800a7c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a7cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a7d0:	f043 0301 	orr.w	r3, r3, #1
 800a7d4:	6093      	str	r3, [r2, #8]
 800a7d6:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
	ADC_TimeOut_Count = 0;
 800a7da:	6021      	str	r1, [r4, #0]
	ADC_Error = 0;
 800a7dc:	7001      	strb	r1, [r0, #0]
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 800a7de:	4614      	mov	r4, r2
 800a7e0:	6823      	ldr	r3, [r4, #0]
	while ((LL_ADC_IsActiveFlag_ADRDY(ADC1) == 0) && !Error_preceding
 800a7e2:	07da      	lsls	r2, r3, #31
 800a7e4:	d404      	bmi.n	800a7f0 <P_Activate_ADC1+0xa0>
 800a7e6:	692b      	ldr	r3, [r5, #16]
 800a7e8:	059b      	lsls	r3, r3, #22
 800a7ea:	d401      	bmi.n	800a7f0 <P_Activate_ADC1+0xa0>
			&& (ADC_Error == 0)) {
 800a7ec:	7803      	ldrb	r3, [r0, #0]
 800a7ee:	b153      	cbz	r3, 800a806 <P_Activate_ADC1+0xb6>
}
 800a7f0:	b002      	add	sp, #8
 800a7f2:	bd70      	pop	{r4, r5, r6, pc}
		wait_loop_index--;
 800a7f4:	9a01      	ldr	r2, [sp, #4]
 800a7f6:	3a01      	subs	r2, #1
 800a7f8:	e7c5      	b.n	800a786 <P_Activate_ADC1+0x36>
		Wait_for_ADC_TimeOut_();
 800a7fa:	f7ff fec9 	bl	800a590 <Wait_for_ADC_TimeOut_>
 800a7fe:	e7d5      	b.n	800a7ac <P_Activate_ADC1+0x5c>
		wait_loop_index--;
 800a800:	9b01      	ldr	r3, [sp, #4]
 800a802:	3b01      	subs	r3, #1
 800a804:	e7db      	b.n	800a7be <P_Activate_ADC1+0x6e>
		Wait_for_ADC_TimeOut_();
 800a806:	f7ff fec3 	bl	800a590 <Wait_for_ADC_TimeOut_>
 800a80a:	e7e9      	b.n	800a7e0 <P_Activate_ADC1+0x90>
 800a80c:	50040000 	.word	0x50040000
 800a810:	000186a0 	.word	0x000186a0
 800a814:	200000f8 	.word	0x200000f8
 800a818:	2000b6e8 	.word	0x2000b6e8
 800a81c:	2000b6de 	.word	0x2000b6de

0800a820 <P_ADC1_conf_strain>:
  SET_BIT(RCC->AHB2RSTR, Periphs);
 800a820:	4b4f      	ldr	r3, [pc, #316]	; (800a960 <P_ADC1_conf_strain+0x140>)
 800a822:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a824:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
void P_ADC1_conf_strain(void) {
 800a828:	b570      	push	{r4, r5, r6, lr}
 800a82a:	62da      	str	r2, [r3, #44]	; 0x2c
  CLEAR_BIT(RCC->AHB2RSTR, Periphs);
 800a82c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800a82e:	4d4d      	ldr	r5, [pc, #308]	; (800a964 <P_ADC1_conf_strain+0x144>)
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_AUTDLY, LowPowerMode);
 800a830:	4c4d      	ldr	r4, [pc, #308]	; (800a968 <P_ADC1_conf_strain+0x148>)
	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_3); // FSR1=PC2=Ch3=ADC1
 800a832:	4e4e      	ldr	r6, [pc, #312]	; (800a96c <P_ADC1_conf_strain+0x14c>)
 800a834:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a838:	62da      	str	r2, [r3, #44]	; 0x2c
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC);
 800a83a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800a83e:	f7ff f9f1 	bl	8009c24 <LL_AHB2_GRP1_EnableClock>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800a842:	68ab      	ldr	r3, [r5, #8]
 800a844:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800a848:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a84c:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_AUTDLY, LowPowerMode);
 800a84e:	68e3      	ldr	r3, [r4, #12]
 800a850:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a854:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL, TriggerSource);
 800a856:	68e3      	ldr	r3, [r4, #12]
 800a858:	f423 637c 	bic.w	r3, r3, #4032	; 0xfc0
 800a85c:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_CONT, Continuous);
 800a85e:	68e3      	ldr	r3, [r4, #12]
 800a860:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a864:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_OVRMOD, Overrun);
 800a866:	68e3      	ldr	r3, [r4, #12]
 800a868:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a86c:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800a86e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a870:	f023 030f 	bic.w	r3, r3, #15
 800a874:	6323      	str	r3, [r4, #48]	; 0x30
	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_3); // FSR1=PC2=Ch3=ADC1
 800a876:	4620      	mov	r0, r4
 800a878:	4632      	mov	r2, r6
 800a87a:	2106      	movs	r1, #6
 800a87c:	f7ff f9f6 	bl	8009c6c <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3,
 800a880:	4620      	mov	r0, r4
 800a882:	4631      	mov	r1, r6
 800a884:	2207      	movs	r2, #7
 800a886:	f7ff fa0f 	bl	8009ca8 <LL_ADC_SetChannelSamplingTime>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800a88a:	68ab      	ldr	r3, [r5, #8]
	LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_4);
 800a88c:	4e38      	ldr	r6, [pc, #224]	; (800a970 <P_ADC1_conf_strain+0x150>)
 800a88e:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_AUTDLY, LowPowerMode);
 800a892:	f504 7480 	add.w	r4, r4, #256	; 0x100
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800a896:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a89a:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_AUTDLY, LowPowerMode);
 800a89c:	68e3      	ldr	r3, [r4, #12]
 800a89e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a8a2:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL, TriggerSource);
 800a8a4:	68e3      	ldr	r3, [r4, #12]
 800a8a6:	f423 637c 	bic.w	r3, r3, #4032	; 0xfc0
 800a8aa:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_CONT, Continuous);
 800a8ac:	68e3      	ldr	r3, [r4, #12]
 800a8ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a8b2:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_OVRMOD, Overrun);
 800a8b4:	68e3      	ldr	r3, [r4, #12]
 800a8b6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a8ba:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800a8bc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a8be:	f023 030f 	bic.w	r3, r3, #15
 800a8c2:	6323      	str	r3, [r4, #48]	; 0x30
 800a8c4:	4632      	mov	r2, r6
 800a8c6:	4620      	mov	r0, r4
 800a8c8:	2106      	movs	r1, #6
 800a8ca:	f7ff f9cf 	bl	8009c6c <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_4,
 800a8ce:	4631      	mov	r1, r6
 800a8d0:	4620      	mov	r0, r4
 800a8d2:	2207      	movs	r2, #7
 800a8d4:	f7ff f9e8 	bl	8009ca8 <LL_ADC_SetChannelSamplingTime>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800a8d8:	68ab      	ldr	r3, [r5, #8]
 800a8da:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800a8de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a8e2:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_AUTDLY, LowPowerMode);
 800a8e4:	f8d4 310c 	ldr.w	r3, [r4, #268]	; 0x10c
	LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_2);
 800a8e8:	4d22      	ldr	r5, [pc, #136]	; (800a974 <P_ADC1_conf_strain+0x154>)
 800a8ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a8ee:	f8c4 310c 	str.w	r3, [r4, #268]	; 0x10c
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL, TriggerSource);
 800a8f2:	f8d4 310c 	ldr.w	r3, [r4, #268]	; 0x10c
 800a8f6:	f423 637c 	bic.w	r3, r3, #4032	; 0xfc0
 800a8fa:	f8c4 310c 	str.w	r3, [r4, #268]	; 0x10c
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_CONT, Continuous);
 800a8fe:	f8d4 310c 	ldr.w	r3, [r4, #268]	; 0x10c
 800a902:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a906:	f8c4 310c 	str.w	r3, [r4, #268]	; 0x10c
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_OVRMOD, Overrun);
 800a90a:	f8d4 310c 	ldr.w	r3, [r4, #268]	; 0x10c
 800a90e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a912:	f8c4 310c 	str.w	r3, [r4, #268]	; 0x10c
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800a916:	f8d4 3130 	ldr.w	r3, [r4, #304]	; 0x130
 800a91a:	f023 030f 	bic.w	r3, r3, #15
 800a91e:	f8c4 3130 	str.w	r3, [r4, #304]	; 0x130
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_AUTDLY, LowPowerMode);
 800a922:	f504 7480 	add.w	r4, r4, #256	; 0x100
 800a926:	462a      	mov	r2, r5
 800a928:	4620      	mov	r0, r4
 800a92a:	2106      	movs	r1, #6
 800a92c:	f7ff f99e 	bl	8009c6c <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_2,
 800a930:	4629      	mov	r1, r5
	LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 800a932:	4d11      	ldr	r5, [pc, #68]	; (800a978 <P_ADC1_conf_strain+0x158>)
	LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_2,
 800a934:	4620      	mov	r0, r4
 800a936:	2207      	movs	r2, #7
 800a938:	f7ff f9b6 	bl	8009ca8 <LL_ADC_SetChannelSamplingTime>
	LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 800a93c:	462a      	mov	r2, r5
 800a93e:	4620      	mov	r0, r4
 800a940:	2106      	movs	r1, #6
 800a942:	f7ff f993 	bl	8009c6c <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_1,
 800a946:	4629      	mov	r1, r5
 800a948:	4620      	mov	r0, r4
 800a94a:	2207      	movs	r2, #7
 800a94c:	f7ff f9ac 	bl	8009ca8 <LL_ADC_SetChannelSamplingTime>
	P_Activate_ADC3();
 800a950:	f7ff fe32 	bl	800a5b8 <P_Activate_ADC3>
	P_Activate_ADC2();
 800a954:	f7ff fe96 	bl	800a684 <P_Activate_ADC2>
}
 800a958:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	P_Activate_ADC1();
 800a95c:	f7ff bef8 	b.w	800a750 <P_Activate_ADC1>
 800a960:	40021000 	.word	0x40021000
 800a964:	50040300 	.word	0x50040300
 800a968:	50040000 	.word	0x50040000
 800a96c:	0c900008 	.word	0x0c900008
 800a970:	10c00010 	.word	0x10c00010
 800a974:	08600004 	.word	0x08600004
 800a978:	04300002 	.word	0x04300002

0800a97c <P_ADC_Sensor_GPIO_Init>:
void P_ADC_Sensor_GPIO_Init(void) {
 800a97c:	b510      	push	{r4, lr}
	LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_2, LL_GPIO_MODE_ANALOG);
 800a97e:	4c16      	ldr	r4, [pc, #88]	; (800a9d8 <P_ADC_Sensor_GPIO_Init+0x5c>)
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 800a980:	2004      	movs	r0, #4
 800a982:	f7ff f94f 	bl	8009c24 <LL_AHB2_GRP1_EnableClock>
	LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_2, LL_GPIO_MODE_ANALOG);
 800a986:	4620      	mov	r0, r4
 800a988:	2203      	movs	r2, #3
 800a98a:	2104      	movs	r1, #4
 800a98c:	f7ff f958 	bl	8009c40 <LL_GPIO_SetPinMode>
  SET_BIT(GPIOx->ASCR, PinMask);
 800a990:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a992:	f043 0304 	orr.w	r3, r3, #4
 800a996:	62e3      	str	r3, [r4, #44]	; 0x2c
	LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_3, LL_GPIO_MODE_ANALOG);
 800a998:	4620      	mov	r0, r4
 800a99a:	2203      	movs	r2, #3
 800a99c:	2108      	movs	r1, #8
 800a99e:	f7ff f94f 	bl	8009c40 <LL_GPIO_SetPinMode>
 800a9a2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a9a4:	f043 0308 	orr.w	r3, r3, #8
 800a9a8:	62e3      	str	r3, [r4, #44]	; 0x2c
	LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_1, LL_GPIO_MODE_ANALOG);
 800a9aa:	4620      	mov	r0, r4
 800a9ac:	2203      	movs	r2, #3
 800a9ae:	2102      	movs	r1, #2
 800a9b0:	f7ff f946 	bl	8009c40 <LL_GPIO_SetPinMode>
 800a9b4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a9b6:	f043 0302 	orr.w	r3, r3, #2
 800a9ba:	62e3      	str	r3, [r4, #44]	; 0x2c
	LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_0, LL_GPIO_MODE_ANALOG);
 800a9bc:	4620      	mov	r0, r4
 800a9be:	2203      	movs	r2, #3
 800a9c0:	2101      	movs	r1, #1
 800a9c2:	f7ff f93d 	bl	8009c40 <LL_GPIO_SetPinMode>
 800a9c6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a9c8:	f043 0301 	orr.w	r3, r3, #1
 800a9cc:	62e3      	str	r3, [r4, #44]	; 0x2c
}
 800a9ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	P_ADC1_conf_strain();
 800a9d2:	f7ff bf25 	b.w	800a820 <P_ADC1_conf_strain>
 800a9d6:	bf00      	nop
 800a9d8:	48000800 	.word	0x48000800

0800a9dc <WriteReg1>:
  WRITE_REG(GPIOx->BRR, PinMask);
 800a9dc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a9e0:	f44f 7280 	mov.w	r2, #256	; 0x100
	delay_us(5);
	LL_GPIO_SetOutputPin(SPI3_IMU5_CS_GPIO_Port, SPI3_IMU5_CS_Pin); // PA4 CS SET Active Low // for IMU5 changed here
	return temp_val;
}

unsigned int WriteReg1(uint8_t adress, uint8_t data) {
 800a9e4:	b510      	push	{r4, lr}
 800a9e6:	629a      	str	r2, [r3, #40]	; 0x28
	unsigned int temp_val;
	LL_GPIO_ResetOutputPin(SPI1_CS_GPIO_PORT, SPI1_CS_PIN);

	while (!(SPI1->SR & SPI_SR_TXE))
 800a9e8:	4a0c      	ldr	r2, [pc, #48]	; (800aa1c <WriteReg1+0x40>)
 800a9ea:	4613      	mov	r3, r2
 800a9ec:	6894      	ldr	r4, [r2, #8]
 800a9ee:	07a4      	lsls	r4, r4, #30
 800a9f0:	d5fc      	bpl.n	800a9ec <WriteReg1+0x10>
 800a9f2:	7310      	strb	r0, [r2, #12]
		; //transmit buffer empty?
	LL_SPI_TransmitData8(SPI1, adress);
	while (!(SPI1->SR & SPI_SR_RXNE))
 800a9f4:	689a      	ldr	r2, [r3, #8]
 800a9f6:	07d4      	lsls	r4, r2, #31
 800a9f8:	d5fc      	bpl.n	800a9f4 <WriteReg1+0x18>
  return (uint8_t)(READ_REG(SPIx->DR));
 800a9fa:	68da      	ldr	r2, [r3, #12]
		; //data received?
	LL_SPI_ReceiveData8(SPI1);

	while (!(SPI1->SR & SPI_SR_TXE))
 800a9fc:	689a      	ldr	r2, [r3, #8]
 800a9fe:	0790      	lsls	r0, r2, #30
 800aa00:	d5fc      	bpl.n	800a9fc <WriteReg1+0x20>
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 800aa02:	7319      	strb	r1, [r3, #12]
		; //transmit buffer empty?
	LL_SPI_TransmitData8(SPI1, data);
	while (!(SPI1->SR & SPI_SR_RXNE))
 800aa04:	4b05      	ldr	r3, [pc, #20]	; (800aa1c <WriteReg1+0x40>)
 800aa06:	689a      	ldr	r2, [r3, #8]
 800aa08:	07d2      	lsls	r2, r2, #31
 800aa0a:	d5fc      	bpl.n	800aa06 <WriteReg1+0x2a>
  return (uint8_t)(READ_REG(SPIx->DR));
 800aa0c:	68d8      	ldr	r0, [r3, #12]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800aa0e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800aa12:	f44f 7280 	mov.w	r2, #256	; 0x100
 800aa16:	619a      	str	r2, [r3, #24]
		; //data received?
	temp_val = LL_SPI_ReceiveData8(SPI1);

	LL_GPIO_SetOutputPin(SPI1_CS_GPIO_PORT, SPI1_CS_PIN);
	return temp_val;
}
 800aa18:	b2c0      	uxtb	r0, r0
 800aa1a:	bd10      	pop	{r4, pc}
 800aa1c:	40013000 	.word	0x40013000

0800aa20 <ReadRegs1>:
  WRITE_REG(GPIOx->BRR, PinMask);
 800aa20:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
//
//	LL_GPIO_SetOutputPin(SPI1_CS_GPIO_PORT, SPI1_CS_PIN); // PC4 CS SET Active Low
//
//}

void ReadRegs1(uint8_t ReadAddr, uint8_t *ReadBuf, unsigned int Bytes) {
 800aa24:	b530      	push	{r4, r5, lr}
 800aa26:	f44f 7480 	mov.w	r4, #256	; 0x100
 800aa2a:	629c      	str	r4, [r3, #40]	; 0x28
	unsigned int i = 0;
	LL_GPIO_ResetOutputPin(SPI1_CS_GPIO_PORT, SPI1_CS_PIN); // PA4 CS RESET Active Low

	while (!(SPI1->SR & SPI_SR_TXE))
 800aa2c:	4b10      	ldr	r3, [pc, #64]	; (800aa70 <ReadRegs1+0x50>)
 800aa2e:	461c      	mov	r4, r3
 800aa30:	689d      	ldr	r5, [r3, #8]
 800aa32:	07ad      	lsls	r5, r5, #30
 800aa34:	d5fc      	bpl.n	800aa30 <ReadRegs1+0x10>
		; //transmit buffer empty?
	LL_SPI_TransmitData8(SPI1, (ReadAddr | 0x80)); // (Starting Address 0x22 | 0x80); MSB is '1' for 0x80, next 7 bit Address of register to write 0x22
 800aa36:	f040 0080 	orr.w	r0, r0, #128	; 0x80
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 800aa3a:	7318      	strb	r0, [r3, #12]
	while (!(SPI1->SR & SPI_SR_RXNE))
 800aa3c:	68a3      	ldr	r3, [r4, #8]
 800aa3e:	07db      	lsls	r3, r3, #31
 800aa40:	d5fc      	bpl.n	800aa3c <ReadRegs1+0x1c>
  return (uint8_t)(READ_REG(SPIx->DR));
 800aa42:	68e3      	ldr	r3, [r4, #12]
		; //data received?
	LL_SPI_ReceiveData8(SPI1);

	for (i = 0; i < Bytes; i++) {
		while (!(SPI1->SR & SPI_SR_TXE))
 800aa44:	4b0a      	ldr	r3, [pc, #40]	; (800aa70 <ReadRegs1+0x50>)
 800aa46:	440a      	add	r2, r1
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 800aa48:	2000      	movs	r0, #0
	for (i = 0; i < Bytes; i++) {
 800aa4a:	4291      	cmp	r1, r2
 800aa4c:	d105      	bne.n	800aa5a <ReadRegs1+0x3a>
  WRITE_REG(GPIOx->BSRR, PinMask);
 800aa4e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800aa52:	f44f 7280 	mov.w	r2, #256	; 0x100
 800aa56:	619a      	str	r2, [r3, #24]
 800aa58:	bd30      	pop	{r4, r5, pc}
		while (!(SPI1->SR & SPI_SR_TXE))
 800aa5a:	689c      	ldr	r4, [r3, #8]
 800aa5c:	07a5      	lsls	r5, r4, #30
 800aa5e:	d5fc      	bpl.n	800aa5a <ReadRegs1+0x3a>
 800aa60:	7318      	strb	r0, [r3, #12]
			; //transmit buffer empty?
		LL_SPI_TransmitData8(SPI1, 0x00);

		while (!(SPI1->SR & SPI_SR_RXNE))
 800aa62:	689c      	ldr	r4, [r3, #8]
 800aa64:	07e4      	lsls	r4, r4, #31
 800aa66:	d5fc      	bpl.n	800aa62 <ReadRegs1+0x42>
  return (uint8_t)(READ_REG(SPIx->DR));
 800aa68:	68dc      	ldr	r4, [r3, #12]
 800aa6a:	f801 4b01 	strb.w	r4, [r1], #1
 800aa6e:	e7ec      	b.n	800aa4a <ReadRegs1+0x2a>
 800aa70:	40013000 	.word	0x40013000

0800aa74 <Read_Loadcell1>:
//
//return Load1;
//	  // ADC3 Ch2 PC1 read
//}

int Read_Loadcell1(void) {
 800aa74:	b508      	push	{r3, lr}
	int Load1;
	// ADC3 Ch1 PC0 read
	LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 800aa76:	4a10      	ldr	r2, [pc, #64]	; (800aab8 <Read_Loadcell1+0x44>)
 800aa78:	4810      	ldr	r0, [pc, #64]	; (800aabc <Read_Loadcell1+0x48>)
 800aa7a:	2106      	movs	r1, #6
 800aa7c:	f7ff f8f6 	bl	8009c6c <LL_ADC_REG_SetSequencerRanks>

	LL_ADC_REG_StartConversion(ADC2);
 800aa80:	480f      	ldr	r0, [pc, #60]	; (800aac0 <Read_Loadcell1+0x4c>)
 800aa82:	f7ff f8c5 	bl	8009c10 <LL_ADC_REG_StartConversion>
	ADC_TimeOut_Count_Buf = 0;
 800aa86:	4a0f      	ldr	r2, [pc, #60]	; (800aac4 <Read_Loadcell1+0x50>)
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
{
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 800aa88:	480d      	ldr	r0, [pc, #52]	; (800aac0 <Read_Loadcell1+0x4c>)
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	6013      	str	r3, [r2, #0]
	ADC_Error_Buf = 0;
 800aa8e:	4a0e      	ldr	r2, [pc, #56]	; (800aac8 <Read_Loadcell1+0x54>)
 800aa90:	7013      	strb	r3, [r2, #0]
 800aa92:	6803      	ldr	r3, [r0, #0]
	while ((LL_ADC_IsActiveFlag_EOC(ADC2) == 0)) {
 800aa94:	075b      	lsls	r3, r3, #29
 800aa96:	d50b      	bpl.n	800aab0 <Read_Loadcell1+0x3c>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800aa98:	2304      	movs	r3, #4
 800aa9a:	6003      	str	r3, [r0, #0]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 800aa9c:	6c00      	ldr	r0, [r0, #64]	; 0x40
		Wait_for_ADC_timeout_While_Datalog();
	}
	LL_ADC_ClearFlag_EOC(ADC2);
	Load1 = __LL_ADC_CALC_DATA_TO_VOLTAGE(VDDA_APPLI,
 800aa9e:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 800aaa2:	b280      	uxth	r0, r0
 800aaa4:	4343      	muls	r3, r0
			LL_ADC_REG_ReadConversionData12(ADC2), LL_ADC_RESOLUTION_12B); // Toe

	return Load1;
	// ADC3 Ch2 PC1 read
}
 800aaa6:	f640 70ff 	movw	r0, #4095	; 0xfff
 800aaaa:	fbb3 f0f0 	udiv	r0, r3, r0
 800aaae:	bd08      	pop	{r3, pc}
		Wait_for_ADC_timeout_While_Datalog();
 800aab0:	f7ff fd5a 	bl	800a568 <Wait_for_ADC_timeout_While_Datalog>
 800aab4:	e7ed      	b.n	800aa92 <Read_Loadcell1+0x1e>
 800aab6:	bf00      	nop
 800aab8:	04300002 	.word	0x04300002
 800aabc:	50040200 	.word	0x50040200
 800aac0:	50040100 	.word	0x50040100
 800aac4:	2000b128 	.word	0x2000b128
 800aac8:	2000b6e7 	.word	0x2000b6e7

0800aacc <Read_Loadcell2>:

int Read_Loadcell2(void) {
 800aacc:	b508      	push	{r3, lr}
	int Load2;
	// ADC3 Ch1 PC0 read
	LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 800aace:	4a10      	ldr	r2, [pc, #64]	; (800ab10 <Read_Loadcell2+0x44>)
 800aad0:	4810      	ldr	r0, [pc, #64]	; (800ab14 <Read_Loadcell2+0x48>)
 800aad2:	2106      	movs	r1, #6
 800aad4:	f7ff f8ca 	bl	8009c6c <LL_ADC_REG_SetSequencerRanks>

	LL_ADC_REG_StartConversion(ADC1);
 800aad8:	480f      	ldr	r0, [pc, #60]	; (800ab18 <Read_Loadcell2+0x4c>)
 800aada:	f7ff f899 	bl	8009c10 <LL_ADC_REG_StartConversion>
	ADC_TimeOut_Count_Buf = 0;
 800aade:	4a0f      	ldr	r2, [pc, #60]	; (800ab1c <Read_Loadcell2+0x50>)
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 800aae0:	480d      	ldr	r0, [pc, #52]	; (800ab18 <Read_Loadcell2+0x4c>)
 800aae2:	2300      	movs	r3, #0
 800aae4:	6013      	str	r3, [r2, #0]
	ADC_Error_Buf = 0;
 800aae6:	4a0e      	ldr	r2, [pc, #56]	; (800ab20 <Read_Loadcell2+0x54>)
 800aae8:	7013      	strb	r3, [r2, #0]
 800aaea:	6803      	ldr	r3, [r0, #0]
	while ((LL_ADC_IsActiveFlag_EOC(ADC1) == 0)) {
 800aaec:	075b      	lsls	r3, r3, #29
 800aaee:	d50b      	bpl.n	800ab08 <Read_Loadcell2+0x3c>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800aaf0:	2304      	movs	r3, #4
 800aaf2:	6003      	str	r3, [r0, #0]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 800aaf4:	6c00      	ldr	r0, [r0, #64]	; 0x40
		Wait_for_ADC_timeout_While_Datalog();
	}
	LL_ADC_ClearFlag_EOC(ADC1);
	Load2 = __LL_ADC_CALC_DATA_TO_VOLTAGE(VDDA_APPLI,
 800aaf6:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 800aafa:	b280      	uxth	r0, r0
 800aafc:	4343      	muls	r3, r0
			LL_ADC_REG_ReadConversionData12(ADC1), LL_ADC_RESOLUTION_12B); //Heel

	return Load2;
	// ADC3 Ch2 PC1 read
}
 800aafe:	f640 70ff 	movw	r0, #4095	; 0xfff
 800ab02:	fbb3 f0f0 	udiv	r0, r3, r0
 800ab06:	bd08      	pop	{r3, pc}
		Wait_for_ADC_timeout_While_Datalog();
 800ab08:	f7ff fd2e 	bl	800a568 <Wait_for_ADC_timeout_While_Datalog>
 800ab0c:	e7ed      	b.n	800aaea <Read_Loadcell2+0x1e>
 800ab0e:	bf00      	nop
 800ab10:	04300002 	.word	0x04300002
 800ab14:	50040200 	.word	0x50040200
 800ab18:	50040000 	.word	0x50040000
 800ab1c:	2000b128 	.word	0x2000b128
 800ab20:	2000b6e7 	.word	0x2000b6e7

0800ab24 <Configure_USART_1>:
	delay_us(10000);

}

void Configure_USART_1(void)   // USART1: PB6-Tx, (PA10-Rx disabled)
{
 800ab24:	b538      	push	{r3, r4, r5, lr}

// Configure Tx Pin as : Alternate function, High Speed, Push pull, Pull up
	LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_6, LL_GPIO_MODE_ALTERNATE);
 800ab26:	4c20      	ldr	r4, [pc, #128]	; (800aba8 <Configure_USART_1+0x84>)
 800ab28:	2202      	movs	r2, #2
 800ab2a:	2140      	movs	r1, #64	; 0x40
 800ab2c:	4620      	mov	r0, r4
 800ab2e:	f7ff f887 	bl	8009c40 <LL_GPIO_SetPinMode>
 800ab32:	2540      	movs	r5, #64	; 0x40
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800ab34:	6a23      	ldr	r3, [r4, #32]
 800ab36:	fa95 f1a5 	rbit	r1, r5
 800ab3a:	fab1 f181 	clz	r1, r1
 800ab3e:	fa95 f2a5 	rbit	r2, r5
 800ab42:	200f      	movs	r0, #15
 800ab44:	0089      	lsls	r1, r1, #2
 800ab46:	fa00 f101 	lsl.w	r1, r0, r1
 800ab4a:	fab2 f282 	clz	r2, r2
 800ab4e:	ea23 0301 	bic.w	r3, r3, r1
 800ab52:	0092      	lsls	r2, r2, #2
 800ab54:	2107      	movs	r1, #7
 800ab56:	fa01 f202 	lsl.w	r2, r1, r2
 800ab5a:	4313      	orrs	r3, r2
 800ab5c:	6223      	str	r3, [r4, #32]
	LL_GPIO_SetAFPin_0_7(GPIOB, LL_GPIO_PIN_6, LL_GPIO_AF_7);
	LL_GPIO_SetPinSpeed(GPIOB, LL_GPIO_PIN_6, LL_GPIO_SPEED_FREQ_VERY_HIGH);
 800ab5e:	4629      	mov	r1, r5
 800ab60:	4620      	mov	r0, r4
 800ab62:	f7ff f8de 	bl	8009d22 <LL_GPIO_SetPinSpeed.constprop.6>
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800ab66:	6863      	ldr	r3, [r4, #4]
 800ab68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ab6c:	6063      	str	r3, [r4, #4]
	LL_GPIO_SetPinOutputType(GPIOB, LL_GPIO_PIN_6, LL_GPIO_OUTPUT_PUSHPULL);
	LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_6, LL_GPIO_PULL_UP);
 800ab6e:	2201      	movs	r2, #1
 800ab70:	4629      	mov	r1, r5
 800ab72:	4620      	mov	r0, r4
 800ab74:	f7ff f8bf 	bl	8009cf6 <LL_GPIO_SetPinPull>

	RCC->APB2ENR |= RCC_APB2ENR_USART1EN; // USART1 clock enable, Clock source Default peripheral clock PCLK2, APB2
 800ab78:	4a0c      	ldr	r2, [pc, #48]	; (800abac <Configure_USART_1+0x88>)
 800ab7a:	6e13      	ldr	r3, [r2, #96]	; 0x60
 800ab7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ab80:	6613      	str	r3, [r2, #96]	; 0x60

// Default parameter: 8 data bit, 1 start bit, 1 stop bit, no parity, no hardware flow control

	MODIFY_REG(USART1->CR1, USART_CR1_RE | USART_CR1_TE,
 800ab82:	4b0b      	ldr	r3, [pc, #44]	; (800abb0 <Configure_USART_1+0x8c>)
 800ab84:	681a      	ldr	r2, [r3, #0]
 800ab86:	f042 020c 	orr.w	r2, r2, #12
 800ab8a:	601a      	str	r2, [r3, #0]
			(USART_CR1_TE |USART_CR1_RE)); // TX/RX direction BidirecttionalLL_USART_DIRECTION_TX_RX

	USART1->BRR =
			(uint16_t) (__LL_USART_DIV_SAMPLING16(SystemCoreClock, 115200)); // Baud rate 115200
 800ab8c:	4a09      	ldr	r2, [pc, #36]	; (800abb4 <Configure_USART_1+0x90>)
 800ab8e:	6812      	ldr	r2, [r2, #0]
 800ab90:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800ab94:	f502 4261 	add.w	r2, r2, #57600	; 0xe100
 800ab98:	fbb2 f2f1 	udiv	r2, r2, r1
	USART1->BRR =
 800ab9c:	60da      	str	r2, [r3, #12]

	USART1->CR1 |= USART_CR1_UE;  // Unable USART1
 800ab9e:	681a      	ldr	r2, [r3, #0]
 800aba0:	f042 0201 	orr.w	r2, r2, #1
 800aba4:	601a      	str	r2, [r3, #0]
 800aba6:	bd38      	pop	{r3, r4, r5, pc}
 800aba8:	48000400 	.word	0x48000400
 800abac:	40021000 	.word	0x40021000
 800abb0:	40013800 	.word	0x40013800
 800abb4:	200000f8 	.word	0x200000f8

0800abb8 <USART1_wr_print>:

}

void USART1_wr_print(uint8_t *buffer, uint32_t nBytes) {
	for (int i = 0; i < nBytes; i++) {
		while (!(USART1->ISR & USART_ISR_TXE))
 800abb8:	4b09      	ldr	r3, [pc, #36]	; (800abe0 <USART1_wr_print+0x28>)
 800abba:	4401      	add	r1, r0
	for (int i = 0; i < nBytes; i++) {
 800abbc:	4288      	cmp	r0, r1
 800abbe:	d100      	bne.n	800abc2 <USART1_wr_print+0xa>

		while (!(USART1->ISR & USART_ISR_TC))
			;
		USART1->ISR &= ~USART_ISR_TC;
	}
}
 800abc0:	4770      	bx	lr
		while (!(USART1->ISR & USART_ISR_TXE))
 800abc2:	69da      	ldr	r2, [r3, #28]
 800abc4:	0612      	lsls	r2, r2, #24
 800abc6:	d5fc      	bpl.n	800abc2 <USART1_wr_print+0xa>
		USART1->TDR = buffer[i] & 0xFF;
 800abc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800abcc:	851a      	strh	r2, [r3, #40]	; 0x28
		while (!(USART1->ISR & USART_ISR_TC))
 800abce:	69da      	ldr	r2, [r3, #28]
 800abd0:	0652      	lsls	r2, r2, #25
 800abd2:	d5fc      	bpl.n	800abce <USART1_wr_print+0x16>
		USART1->ISR &= ~USART_ISR_TC;
 800abd4:	69da      	ldr	r2, [r3, #28]
 800abd6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800abda:	61da      	str	r2, [r3, #28]
 800abdc:	e7ee      	b.n	800abbc <USART1_wr_print+0x4>
 800abde:	bf00      	nop
 800abe0:	40013800 	.word	0x40013800

0800abe4 <Clear_ErrorTimestamp_Buffer>:
}

int FPGA_Loop_Error_cnt;

void Clear_ErrorTimestamp_Buffer(void) {
	ErrorCodeBuf = 0;
 800abe4:	4a02      	ldr	r2, [pc, #8]	; (800abf0 <Clear_ErrorTimestamp_Buffer+0xc>)
 800abe6:	2300      	movs	r3, #0
 800abe8:	7013      	strb	r3, [r2, #0]
	ErrorTimeStampBuf = 0;
 800abea:	4a02      	ldr	r2, [pc, #8]	; (800abf4 <Clear_ErrorTimestamp_Buffer+0x10>)
 800abec:	6013      	str	r3, [r2, #0]
 800abee:	4770      	bx	lr
 800abf0:	2000ae6d 	.word	0x2000ae6d
 800abf4:	2000ae70 	.word	0x2000ae70

0800abf8 <Reset_All>:
{
 800abf8:	b508      	push	{r3, lr}
	last_file = 0;
 800abfa:	4b0d      	ldr	r3, [pc, #52]	; (800ac30 <Reset_All+0x38>)
 800abfc:	2100      	movs	r1, #0
 800abfe:	6019      	str	r1, [r3, #0]
	Sub_cnt = 0;         // Array Index count in a single buffer to store values
 800ac00:	4b0c      	ldr	r3, [pc, #48]	; (800ac34 <Reset_All+0x3c>)
 800ac02:	6019      	str	r1, [r3, #0]
	w_flag = 1; // Buffer write flag to be written in FATFS file (1=Buffer1, 0=Buffer0)
 800ac04:	4b0c      	ldr	r3, [pc, #48]	; (800ac38 <Reset_All+0x40>)
 800ac06:	2201      	movs	r2, #1
 800ac08:	701a      	strb	r2, [r3, #0]
	s_flag = 0; // Buffer Store flag to be stored/filled by sensor values in interrupt (1=Buffer1, 0=Buffer0)
 800ac0a:	4b0c      	ldr	r3, [pc, #48]	; (800ac3c <Reset_All+0x44>)
 800ac0c:	7019      	strb	r1, [r3, #0]
	SD_write_Flag = 0; // Flag to indicates whether a buffer a full and ready to write in SD card
 800ac0e:	4b0c      	ldr	r3, [pc, #48]	; (800ac40 <Reset_All+0x48>)
 800ac10:	7019      	strb	r1, [r3, #0]
	SD_Write_Count = 0; // Number of SD write. If reach a predefined value, f_sync() operation will update FATFS files.
 800ac12:	4b0c      	ldr	r3, [pc, #48]	; (800ac44 <Reset_All+0x4c>)
 800ac14:	7019      	strb	r1, [r3, #0]
	Clear_ErrorTimestamp_Buffer();
 800ac16:	f7ff ffe5 	bl	800abe4 <Clear_ErrorTimestamp_Buffer>
 800ac1a:	4b0b      	ldr	r3, [pc, #44]	; (800ac48 <Reset_All+0x50>)
		Error_reg_log.Error[indxE] = 0;
 800ac1c:	460a      	mov	r2, r1
 800ac1e:	f1a3 0008 	sub.w	r0, r3, #8
 800ac22:	540a      	strb	r2, [r1, r0]
	for (int indxE = 0; indxE < 10; indxE++) {
 800ac24:	3101      	adds	r1, #1
 800ac26:	290a      	cmp	r1, #10
		Error_reg_log.ErrorTime[indxE] = 0;
 800ac28:	f843 2f04 	str.w	r2, [r3, #4]!
	for (int indxE = 0; indxE < 10; indxE++) {
 800ac2c:	d1f9      	bne.n	800ac22 <Reset_All+0x2a>
}
 800ac2e:	bd08      	pop	{r3, pc}
 800ac30:	2000b45c 	.word	0x2000b45c
 800ac34:	2000092c 	.word	0x2000092c
 800ac38:	200000f4 	.word	0x200000f4
 800ac3c:	20000932 	.word	0x20000932
 800ac40:	2000ae6c 	.word	0x2000ae6c
 800ac44:	20000928 	.word	0x20000928
 800ac48:	20008954 	.word	0x20008954

0800ac4c <Save_ErrorTimestamp_Buffer>:
}

void Save_ErrorTimestamp_Buffer(uint8_t ErrorCode) {
 800ac4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	ErrorCodeBuf = ErrorCode;
 800ac4e:	4b21      	ldr	r3, [pc, #132]	; (800acd4 <Save_ErrorTimestamp_Buffer+0x88>)
void Save_ErrorTimestamp_Buffer(uint8_t ErrorCode) {
 800ac50:	4606      	mov	r6, r0
	ErrorCodeBuf = ErrorCode;
 800ac52:	7018      	strb	r0, [r3, #0]
	ErrorTimeStampBuf =
			__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC))
 800ac54:	f7ff f8fa 	bl	8009e4c <LL_RTC_TIME_GetHour.constprop.12>
 800ac58:	4604      	mov	r4, r0
 800ac5a:	f7ff f8f7 	bl	8009e4c <LL_RTC_TIME_GetHour.constprop.12>
 800ac5e:	4605      	mov	r5, r0
					* 10000+__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetMinute(RTC))*100+__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetSecond(RTC));
 800ac60:	f7ff f8da 	bl	8009e18 <LL_RTC_TIME_GetMinute.constprop.11>
			__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC))
 800ac64:	f3c4 1403 	ubfx	r4, r4, #4, #4
					* 10000+__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetMinute(RTC))*100+__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetSecond(RTC));
 800ac68:	4607      	mov	r7, r0
 800ac6a:	f7ff f8d5 	bl	8009e18 <LL_RTC_TIME_GetMinute.constprop.11>
			__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC))
 800ac6e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800ac72:	f005 040f 	and.w	r4, r5, #15
 800ac76:	eb04 0443 	add.w	r4, r4, r3, lsl #1
					* 10000+__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetMinute(RTC))*100+__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetSecond(RTC));
 800ac7a:	f3c7 1303 	ubfx	r3, r7, #4, #4
 800ac7e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800ac82:	f000 000f 	and.w	r0, r0, #15
 800ac86:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 800ac8a:	b2c0      	uxtb	r0, r0
 800ac8c:	2364      	movs	r3, #100	; 0x64
 800ac8e:	fb10 f003 	smulbb	r0, r0, r3
			__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC))
 800ac92:	b2e4      	uxtb	r4, r4
					* 10000+__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetMinute(RTC))*100+__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetSecond(RTC));
 800ac94:	f242 7310 	movw	r3, #10000	; 0x2710
 800ac98:	fb03 0404 	mla	r4, r3, r4, r0
 800ac9c:	f7ff f8a4 	bl	8009de8 <LL_RTC_TIME_GetSecond.constprop.10>
 800aca0:	4605      	mov	r5, r0
 800aca2:	f7ff f8a1 	bl	8009de8 <LL_RTC_TIME_GetSecond.constprop.10>
 800aca6:	f3c5 1303 	ubfx	r3, r5, #4, #4
 800acaa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800acae:	f000 000f 	and.w	r0, r0, #15
 800acb2:	eb00 0043 	add.w	r0, r0, r3, lsl #1

	Error_reg_log.Error[Error_indx] = ErrorCode;
 800acb6:	4908      	ldr	r1, [pc, #32]	; (800acd8 <Save_ErrorTimestamp_Buffer+0x8c>)
	ErrorTimeStampBuf =
 800acb8:	4b08      	ldr	r3, [pc, #32]	; (800acdc <Save_ErrorTimestamp_Buffer+0x90>)
	Error_reg_log.Error[Error_indx] = ErrorCode;
 800acba:	4a09      	ldr	r2, [pc, #36]	; (800ace0 <Save_ErrorTimestamp_Buffer+0x94>)
					* 10000+__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetMinute(RTC))*100+__RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetSecond(RTC));
 800acbc:	fa54 f480 	uxtab	r4, r4, r0
	ErrorTimeStampBuf =
 800acc0:	601c      	str	r4, [r3, #0]
	Error_reg_log.Error[Error_indx] = ErrorCode;
 800acc2:	780b      	ldrb	r3, [r1, #0]
 800acc4:	54d6      	strb	r6, [r2, r3]
	Error_reg_log.ErrorTime[Error_indx] = ErrorTimeStampBuf;
 800acc6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	Error_indx++;
 800acca:	3301      	adds	r3, #1
 800accc:	700b      	strb	r3, [r1, #0]
	Error_reg_log.ErrorTime[Error_indx] = ErrorTimeStampBuf;
 800acce:	60d4      	str	r4, [r2, #12]
	Error_indx++;
 800acd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800acd2:	bf00      	nop
 800acd4:	2000ae6d 	.word	0x2000ae6d
 800acd8:	2000b15e 	.word	0x2000b15e
 800acdc:	2000ae70 	.word	0x2000ae70
 800ace0:	2000894c 	.word	0x2000894c

0800ace4 <AIM_Error_Handler>:
}

void AIM_Error_Handler(int AIM_Error_Code) {
	switch (AIM_Error_Code) {
 800ace4:	3801      	subs	r0, #1
void AIM_Error_Handler(int AIM_Error_Code) {
 800ace6:	b510      	push	{r4, lr}
	switch (AIM_Error_Code) {
 800ace8:	280f      	cmp	r0, #15
 800acea:	d862      	bhi.n	800adb2 <AIM_Error_Handler+0xce>
 800acec:	e8df f000 	tbb	[pc, r0]
 800acf0:	392e611e 	.word	0x392e611e
 800acf4:	4661610f 	.word	0x4661610f
 800acf8:	54616161 	.word	0x54616161
 800acfc:	08616161 	.word	0x08616161

	case FPGA_SPI_R_Error:
		Save_ErrorTimestamp_Buffer(FPGA_SPI_R_Error);
 800ad00:	2010      	movs	r0, #16
 800ad02:	f7ff ffa3 	bl	800ac4c <Save_ErrorTimestamp_Buffer>
		FATAL_Error = 1;
 800ad06:	4b2b      	ldr	r3, [pc, #172]	; (800adb4 <AIM_Error_Handler+0xd0>)
 800ad08:	2201      	movs	r2, #1
 800ad0a:	701a      	strb	r2, [r3, #0]

		break;
 800ad0c:	bd10      	pop	{r4, pc}

	case f_write_E:
		file_reopen();
 800ad0e:	f7ff f9cb 	bl	800a0a8 <file_reopen>
		if (Fat_write_read_fail == 1) // Could not solve write issue by reopening file
 800ad12:	4b29      	ldr	r3, [pc, #164]	; (800adb8 <AIM_Error_Handler+0xd4>)
 800ad14:	681c      	ldr	r4, [r3, #0]
 800ad16:	2c01      	cmp	r4, #1
 800ad18:	d14b      	bne.n	800adb2 <AIM_Error_Handler+0xce>
				{
			Fat_read_mnt_fail = 0;
 800ad1a:	4b28      	ldr	r3, [pc, #160]	; (800adbc <AIM_Error_Handler+0xd8>)
 800ad1c:	2200      	movs	r2, #0
			Save_ErrorTimestamp_Buffer(f_write_E);
 800ad1e:	2005      	movs	r0, #5
			Fat_read_mnt_fail = 0;
 800ad20:	601a      	str	r2, [r3, #0]
			Save_ErrorTimestamp_Buffer(f_write_E);
 800ad22:	f7ff ff93 	bl	800ac4c <Save_ErrorTimestamp_Buffer>
			File_Sensor_write_issue = 1;
 800ad26:	4b26      	ldr	r3, [pc, #152]	; (800adc0 <AIM_Error_Handler+0xdc>)
		file_reopen_sync();
		if (Fat_sync_read_fail == 1) // Could not solve write issue by reopening file
				{
			Fat_sync_read_fail = 0;
			Save_ErrorTimestamp_Buffer(f_sync_E);
			File_Sensor_close_issue = 1;
 800ad28:	701c      	strb	r4, [r3, #0]
 800ad2a:	e018      	b.n	800ad5e <AIM_Error_Handler+0x7a>
		file_mnt_reopen();
 800ad2c:	f7ff f9d4 	bl	800a0d8 <file_mnt_reopen>
		if (Fat_read_mnt_fail == 1) // Could not solve read issue by FATFS mount
 800ad30:	4b22      	ldr	r3, [pc, #136]	; (800adbc <AIM_Error_Handler+0xd8>)
 800ad32:	681c      	ldr	r4, [r3, #0]
 800ad34:	2c01      	cmp	r4, #1
 800ad36:	d13c      	bne.n	800adb2 <AIM_Error_Handler+0xce>
			Fat_read_mnt_fail = 0;
 800ad38:	2200      	movs	r2, #0
			Save_ErrorTimestamp_Buffer(f_open_E);
 800ad3a:	4620      	mov	r0, r4
			Fat_read_mnt_fail = 0;
 800ad3c:	601a      	str	r2, [r3, #0]
			Save_ErrorTimestamp_Buffer(f_open_E);
 800ad3e:	f7ff ff85 	bl	800ac4c <Save_ErrorTimestamp_Buffer>
			FATAL_Error = 1;
 800ad42:	4b1c      	ldr	r3, [pc, #112]	; (800adb4 <AIM_Error_Handler+0xd0>)
 800ad44:	701c      	strb	r4, [r3, #0]
			Skip_FATFS = 1;
 800ad46:	4b1f      	ldr	r3, [pc, #124]	; (800adc4 <AIM_Error_Handler+0xe0>)
			FATAL_Error = 1;
 800ad48:	701c      	strb	r4, [r3, #0]
 800ad4a:	bd10      	pop	{r4, pc}
		Try_FATFS_Mount();
 800ad4c:	f7ff f966 	bl	800a01c <Try_FATFS_Mount>
		if (Skip_FATFS == 1)  // Could not solve FATFS mount
 800ad50:	4b1c      	ldr	r3, [pc, #112]	; (800adc4 <AIM_Error_Handler+0xe0>)
 800ad52:	781c      	ldrb	r4, [r3, #0]
 800ad54:	2c01      	cmp	r4, #1
 800ad56:	d12c      	bne.n	800adb2 <AIM_Error_Handler+0xce>
			Save_ErrorTimestamp_Buffer(f_mount_E);
 800ad58:	2003      	movs	r0, #3
 800ad5a:	f7ff ff77 	bl	800ac4c <Save_ErrorTimestamp_Buffer>
			FATAL_Error = 1;
 800ad5e:	4b15      	ldr	r3, [pc, #84]	; (800adb4 <AIM_Error_Handler+0xd0>)
 800ad60:	e7f2      	b.n	800ad48 <AIM_Error_Handler+0x64>
		file_reopen_sync();
 800ad62:	f7ff f989 	bl	800a078 <file_reopen_sync>
		if (Fat_sync_read_fail == 1) // Could not solve write issue by reopening file
 800ad66:	4b18      	ldr	r3, [pc, #96]	; (800adc8 <AIM_Error_Handler+0xe4>)
 800ad68:	681c      	ldr	r4, [r3, #0]
 800ad6a:	2c01      	cmp	r4, #1
 800ad6c:	d121      	bne.n	800adb2 <AIM_Error_Handler+0xce>
			Fat_sync_read_fail = 0;
 800ad6e:	2200      	movs	r2, #0
			Save_ErrorTimestamp_Buffer(f_sync_E);
 800ad70:	2004      	movs	r0, #4
			Fat_sync_read_fail = 0;
 800ad72:	601a      	str	r2, [r3, #0]
			Save_ErrorTimestamp_Buffer(f_sync_E);
 800ad74:	f7ff ff6a 	bl	800ac4c <Save_ErrorTimestamp_Buffer>
			File_Sensor_close_issue = 1;
 800ad78:	4b14      	ldr	r3, [pc, #80]	; (800adcc <AIM_Error_Handler+0xe8>)
 800ad7a:	e7d5      	b.n	800ad28 <AIM_Error_Handler+0x44>

		break;

	case SPI_Acc_Error:

		if (SPI_ErrorCnt > 3) {
 800ad7c:	4a14      	ldr	r2, [pc, #80]	; (800add0 <AIM_Error_Handler+0xec>)
 800ad7e:	7813      	ldrb	r3, [r2, #0]
 800ad80:	2b03      	cmp	r3, #3
 800ad82:	d914      	bls.n	800adae <AIM_Error_Handler+0xca>
			SPI_ErrorCnt = 0;
 800ad84:	2300      	movs	r3, #0
 800ad86:	7013      	strb	r3, [r2, #0]
			FATAL_Error = 1;
 800ad88:	4b0a      	ldr	r3, [pc, #40]	; (800adb4 <AIM_Error_Handler+0xd0>)
 800ad8a:	2201      	movs	r2, #1
 800ad8c:	701a      	strb	r2, [r3, #0]
			Save_ErrorTimestamp_Buffer(SPI_Acc_Error);
 800ad8e:	2008      	movs	r0, #8
	default:

		break;

	}
}
 800ad90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			Save_ErrorTimestamp_Buffer(ADC_R_Error);
 800ad94:	f7ff bf5a 	b.w	800ac4c <Save_ErrorTimestamp_Buffer>
		if (ADC_ErrorCnt > 3) {
 800ad98:	4a0e      	ldr	r2, [pc, #56]	; (800add4 <AIM_Error_Handler+0xf0>)
 800ad9a:	7813      	ldrb	r3, [r2, #0]
 800ad9c:	2b03      	cmp	r3, #3
 800ad9e:	d906      	bls.n	800adae <AIM_Error_Handler+0xca>
			ADC_ErrorCnt = 0;
 800ada0:	2300      	movs	r3, #0
 800ada2:	7013      	strb	r3, [r2, #0]
			FATAL_Error = 1;
 800ada4:	4b03      	ldr	r3, [pc, #12]	; (800adb4 <AIM_Error_Handler+0xd0>)
 800ada6:	2201      	movs	r2, #1
 800ada8:	701a      	strb	r2, [r3, #0]
			Save_ErrorTimestamp_Buffer(ADC_R_Error);
 800adaa:	200c      	movs	r0, #12
 800adac:	e7f0      	b.n	800ad90 <AIM_Error_Handler+0xac>
			ADC_ErrorCnt++;
 800adae:	3301      	adds	r3, #1
 800adb0:	7013      	strb	r3, [r2, #0]
 800adb2:	bd10      	pop	{r4, pc}
 800adb4:	2000b458 	.word	0x2000b458
 800adb8:	2000b104 	.word	0x2000b104
 800adbc:	2000b1ac 	.word	0x2000b1ac
 800adc0:	2000b124 	.word	0x2000b124
 800adc4:	2000b459 	.word	0x2000b459
 800adc8:	2000b108 	.word	0x2000b108
 800adcc:	2000b1ee 	.word	0x2000b1ee
 800add0:	2000b6ec 	.word	0x2000b6ec
 800add4:	2000b460 	.word	0x2000b460

0800add8 <FATFS_Init>:
void FATFS_Init(void) {
 800add8:	b510      	push	{r4, lr}
	if (FATFS_LinkDriver(&SD_Driver, SDPath) == 0)    // Link SD Driver
 800adda:	490b      	ldr	r1, [pc, #44]	; (800ae08 <FATFS_Init+0x30>)
 800addc:	480b      	ldr	r0, [pc, #44]	; (800ae0c <FATFS_Init+0x34>)
 800adde:	4c0c      	ldr	r4, [pc, #48]	; (800ae10 <FATFS_Init+0x38>)
 800ade0:	f7f7 fd1e 	bl	8002820 <FATFS_LinkDriver>
 800ade4:	b928      	cbnz	r0, 800adf2 <FATFS_Init+0x1a>
		if (f_mount(&SDFatFs, (TCHAR const*) SDPath, 1) != FR_OK) // Register the file system object to the FatFs module
 800ade6:	2201      	movs	r2, #1
 800ade8:	4907      	ldr	r1, [pc, #28]	; (800ae08 <FATFS_Init+0x30>)
 800adea:	480a      	ldr	r0, [pc, #40]	; (800ae14 <FATFS_Init+0x3c>)
 800adec:	f7f7 f846 	bl	8001e7c <f_mount>
 800adf0:	b108      	cbz	r0, 800adf6 <FATFS_Init+0x1e>
			Fat_mnt_fail = 1;
 800adf2:	2301      	movs	r3, #1
 800adf4:	6023      	str	r3, [r4, #0]
	if (Fat_mnt_fail == 1)    // Could not Link driver in 2nd Attempt
 800adf6:	6823      	ldr	r3, [r4, #0]
 800adf8:	2b01      	cmp	r3, #1
 800adfa:	d104      	bne.n	800ae06 <FATFS_Init+0x2e>
		AIM_Error_Handler(f_mount_E);
 800adfc:	2003      	movs	r0, #3
}
 800adfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		AIM_Error_Handler(f_mount_E);
 800ae02:	f7ff bf6f 	b.w	800ace4 <AIM_Error_Handler>
 800ae06:	bd10      	pop	{r4, pc}
 800ae08:	2000b1f5 	.word	0x2000b1f5
 800ae0c:	0800e2d4 	.word	0x0800e2d4
 800ae10:	2000b100 	.word	0x2000b100
 800ae14:	2000b204 	.word	0x2000b204

0800ae18 <Check_SD_Command_File>:
void Check_SD_Command_File(void) {
 800ae18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	Data_log_Start_Resume = 0;
 800ae1a:	4c31      	ldr	r4, [pc, #196]	; (800aee0 <Check_SD_Command_File+0xc8>)
	if (FATFS_LinkDriver(&SD_Driver, SDPath) == 0)    // Link SD Driver
 800ae1c:	4931      	ldr	r1, [pc, #196]	; (800aee4 <Check_SD_Command_File+0xcc>)
 800ae1e:	4832      	ldr	r0, [pc, #200]	; (800aee8 <Check_SD_Command_File+0xd0>)
 800ae20:	4e32      	ldr	r6, [pc, #200]	; (800aeec <Check_SD_Command_File+0xd4>)
	Data_log_Start_Resume = 0;
 800ae22:	2300      	movs	r3, #0
 800ae24:	7023      	strb	r3, [r4, #0]
	if (FATFS_LinkDriver(&SD_Driver, SDPath) == 0)    // Link SD Driver
 800ae26:	f7f7 fcfb 	bl	8002820 <FATFS_LinkDriver>
 800ae2a:	b930      	cbnz	r0, 800ae3a <Check_SD_Command_File+0x22>
		if (f_mount(&SDFatFs, (TCHAR const*) SDPath, 1) != FR_OK) // Register the file system object to the FatFs module
 800ae2c:	2201      	movs	r2, #1
 800ae2e:	492d      	ldr	r1, [pc, #180]	; (800aee4 <Check_SD_Command_File+0xcc>)
 800ae30:	482f      	ldr	r0, [pc, #188]	; (800aef0 <Check_SD_Command_File+0xd8>)
 800ae32:	f7f7 f823 	bl	8001e7c <f_mount>
 800ae36:	4605      	mov	r5, r0
 800ae38:	b148      	cbz	r0, 800ae4e <Check_SD_Command_File+0x36>
			Fat_mnt_fail = 1;
 800ae3a:	2301      	movs	r3, #1
 800ae3c:	6033      	str	r3, [r6, #0]
	if (Fat_mnt_fail == 1)    // Could not Link driver in 2nd Attempt
 800ae3e:	6833      	ldr	r3, [r6, #0]
 800ae40:	2b01      	cmp	r3, #1
 800ae42:	d14b      	bne.n	800aedc <Check_SD_Command_File+0xc4>
		AIM_Error_Handler(f_mount_E);
 800ae44:	2003      	movs	r0, #3
}
 800ae46:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		AIM_Error_Handler(f_mount_E);
 800ae4a:	f7ff bf4b 	b.w	800ace4 <AIM_Error_Handler>
			if (f_open(&MyFile, "EnterDFU.txt", FA_READ) != FR_OK) // Check the presence of EnterDFU.txt file
 800ae4e:	2201      	movs	r2, #1
 800ae50:	4928      	ldr	r1, [pc, #160]	; (800aef4 <Check_SD_Command_File+0xdc>)
 800ae52:	4829      	ldr	r0, [pc, #164]	; (800aef8 <Check_SD_Command_File+0xe0>)
 800ae54:	f7f7 f848 	bl	8001ee8 <f_open>
 800ae58:	4607      	mov	r7, r0
 800ae5a:	b360      	cbz	r0, 800aeb6 <Check_SD_Command_File+0x9e>
				if (f_open(&MyFile, "EnterVCP.txt", FA_READ) != FR_OK) // Check the presence of EnterVCP.txt file
 800ae5c:	2201      	movs	r2, #1
 800ae5e:	4927      	ldr	r1, [pc, #156]	; (800aefc <Check_SD_Command_File+0xe4>)
 800ae60:	4825      	ldr	r0, [pc, #148]	; (800aef8 <Check_SD_Command_File+0xe0>)
 800ae62:	f7f7 f841 	bl	8001ee8 <f_open>
 800ae66:	b1f0      	cbz	r0, 800aea6 <Check_SD_Command_File+0x8e>
					if (Logstart_Delete == 1) {
 800ae68:	4b25      	ldr	r3, [pc, #148]	; (800af00 <Check_SD_Command_File+0xe8>)
 800ae6a:	681a      	ldr	r2, [r3, #0]
 800ae6c:	2a01      	cmp	r2, #1
 800ae6e:	d104      	bne.n	800ae7a <Check_SD_Command_File+0x62>
						if (f_unlink("LogStart.txt") == FR_OK) { // If LogStart.txt file present, delete the file
 800ae70:	4824      	ldr	r0, [pc, #144]	; (800af04 <Check_SD_Command_File+0xec>)
						Logstart_Delete = 0;
 800ae72:	601d      	str	r5, [r3, #0]
					if (f_unlink("EnterVCP.txt") == FR_OK) { // If EnterVCP.txt file present, delete the file
 800ae74:	f7f7 fc38 	bl	80026e8 <f_unlink>
 800ae78:	e006      	b.n	800ae88 <Check_SD_Command_File+0x70>
						if (f_open(&MyFile, "LogStart.txt", FA_READ) != FR_OK) // Check the presence of LogStart.txt file
 800ae7a:	2201      	movs	r2, #1
 800ae7c:	4921      	ldr	r1, [pc, #132]	; (800af04 <Check_SD_Command_File+0xec>)
 800ae7e:	481e      	ldr	r0, [pc, #120]	; (800aef8 <Check_SD_Command_File+0xe0>)
 800ae80:	f7f7 f832 	bl	8001ee8 <f_open>
 800ae84:	b148      	cbz	r0, 800ae9a <Check_SD_Command_File+0x82>
							Data_log_Start_Resume = 0;         // Data Log Stops
 800ae86:	7025      	strb	r5, [r4, #0]
			f_mount(0, "", 0); 		     //  unmount FATFS file if necessary
 800ae88:	2200      	movs	r2, #0
 800ae8a:	491f      	ldr	r1, [pc, #124]	; (800af08 <Check_SD_Command_File+0xf0>)
 800ae8c:	4610      	mov	r0, r2
 800ae8e:	f7f6 fff5 	bl	8001e7c <f_mount>
			FATFS_UnLinkDriver(SDPath);  //  unlink SD card driver if necessary
 800ae92:	4814      	ldr	r0, [pc, #80]	; (800aee4 <Check_SD_Command_File+0xcc>)
 800ae94:	f7f7 fce0 	bl	8002858 <FATFS_UnLinkDriver>
 800ae98:	e7d1      	b.n	800ae3e <Check_SD_Command_File+0x26>
							Data_log_Start_Resume = 1; // Data Log Starts/Resume
 800ae9a:	2301      	movs	r3, #1
							f_close(&MyFile);
 800ae9c:	4816      	ldr	r0, [pc, #88]	; (800aef8 <Check_SD_Command_File+0xe0>)
							Data_log_Start_Resume = 1; // Data Log Starts/Resume
 800ae9e:	7023      	strb	r3, [r4, #0]
							f_close(&MyFile);
 800aea0:	f7f7 fa49 	bl	8002336 <f_close>
 800aea4:	e7f0      	b.n	800ae88 <Check_SD_Command_File+0x70>
					USB_Mode = 0;       // USB VCP mode in Next USB Connectivity
 800aea6:	4b19      	ldr	r3, [pc, #100]	; (800af0c <Check_SD_Command_File+0xf4>)
					Data_log_Start_Resume = 0;          // Data Log Stops
 800aea8:	7020      	strb	r0, [r4, #0]
					USB_Mode = 0;       // USB VCP mode in Next USB Connectivity
 800aeaa:	7018      	strb	r0, [r3, #0]
					f_close(&MyFile);
 800aeac:	4812      	ldr	r0, [pc, #72]	; (800aef8 <Check_SD_Command_File+0xe0>)
 800aeae:	f7f7 fa42 	bl	8002336 <f_close>
					if (f_unlink("EnterVCP.txt") == FR_OK) { // If EnterVCP.txt file present, delete the file
 800aeb2:	4812      	ldr	r0, [pc, #72]	; (800aefc <Check_SD_Command_File+0xe4>)
 800aeb4:	e7de      	b.n	800ae74 <Check_SD_Command_File+0x5c>
				f_close(&MyFile);
 800aeb6:	4810      	ldr	r0, [pc, #64]	; (800aef8 <Check_SD_Command_File+0xe0>)
 800aeb8:	f7f7 fa3d 	bl	8002336 <f_close>
				if (f_unlink("EnterDFU.txt") == FR_OK) { // If EnterDFU.txt file present, delete the file
 800aebc:	480d      	ldr	r0, [pc, #52]	; (800aef4 <Check_SD_Command_File+0xdc>)
 800aebe:	f7f7 fc13 	bl	80026e8 <f_unlink>
				f_mount(0, "", 0); 		     //  unmount FATFS file if necessary
 800aec2:	463a      	mov	r2, r7
 800aec4:	4910      	ldr	r1, [pc, #64]	; (800af08 <Check_SD_Command_File+0xf0>)
 800aec6:	4638      	mov	r0, r7
 800aec8:	f7f6 ffd8 	bl	8001e7c <f_mount>
				FATFS_UnLinkDriver(SDPath); //  unlink SD card driver if necessary
 800aecc:	4805      	ldr	r0, [pc, #20]	; (800aee4 <Check_SD_Command_File+0xcc>)
 800aece:	f7f7 fcc3 	bl	8002858 <FATFS_UnLinkDriver>
				*Bootloader_Ram_Key_Address = Bootloader_Key_Value; // Write a key to a RAM location to check at next reset
 800aed2:	4b0f      	ldr	r3, [pc, #60]	; (800af10 <Check_SD_Command_File+0xf8>)
 800aed4:	4a0f      	ldr	r2, [pc, #60]	; (800af14 <Check_SD_Command_File+0xfc>)
 800aed6:	601a      	str	r2, [r3, #0]
				NVIC_SystemReset();        // System reset
 800aed8:	f7fe fe88 	bl	8009bec <NVIC_SystemReset>
 800aedc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aede:	bf00      	nop
 800aee0:	2000ae65 	.word	0x2000ae65
 800aee4:	2000b1f5 	.word	0x2000b1f5
 800aee8:	0800e2d4 	.word	0x0800e2d4
 800aeec:	2000b100 	.word	0x2000b100
 800aef0:	2000b204 	.word	0x2000b204
 800aef4:	0800f005 	.word	0x0800f005
 800aef8:	2000b464 	.word	0x2000b464
 800aefc:	0800f012 	.word	0x0800f012
 800af00:	2000bbf8 	.word	0x2000bbf8
 800af04:	0800f01f 	.word	0x0800f01f
 800af08:	0800f1c3 	.word	0x0800f1c3
 800af0c:	2000b724 	.word	0x2000b724
 800af10:	20017ff0 	.word	0x20017ff0
 800af14:	deadbeef 	.word	0xdeadbeef

0800af18 <Execute_VCP_Command>:
	if (EnterReset_Create == 1) {
 800af18:	4a10      	ldr	r2, [pc, #64]	; (800af5c <Execute_VCP_Command+0x44>)
 800af1a:	6811      	ldr	r1, [r2, #0]
void Execute_VCP_Command(void) {
 800af1c:	b538      	push	{r3, r4, r5, lr}
	Data_log_Start_Resume = 0;
 800af1e:	4c10      	ldr	r4, [pc, #64]	; (800af60 <Execute_VCP_Command+0x48>)
 800af20:	2300      	movs	r3, #0
	if (EnterReset_Create == 1) {
 800af22:	2901      	cmp	r1, #1
	Data_log_Start_Resume = 0;
 800af24:	7023      	strb	r3, [r4, #0]
	if (EnterReset_Create == 1) {
 800af26:	d102      	bne.n	800af2e <Execute_VCP_Command+0x16>
		EnterReset_Create = 0;
 800af28:	6013      	str	r3, [r2, #0]
		NVIC_SystemReset();    // System reset
 800af2a:	f7fe fe5f 	bl	8009bec <NVIC_SystemReset>
	if (EnterDFU_Create == 1) {
 800af2e:	4a0d      	ldr	r2, [pc, #52]	; (800af64 <Execute_VCP_Command+0x4c>)
 800af30:	6811      	ldr	r1, [r2, #0]
 800af32:	2901      	cmp	r1, #1
 800af34:	d104      	bne.n	800af40 <Execute_VCP_Command+0x28>
		EnterDFU_Create = 0;
 800af36:	6013      	str	r3, [r2, #0]
		*Bootloader_Ram_Key_Address = Bootloader_Key_Value; // Write a key to a RAM location to check at next reset
 800af38:	4b0b      	ldr	r3, [pc, #44]	; (800af68 <Execute_VCP_Command+0x50>)
 800af3a:	4a0c      	ldr	r2, [pc, #48]	; (800af6c <Execute_VCP_Command+0x54>)
 800af3c:	601a      	str	r2, [r3, #0]
 800af3e:	e7f4      	b.n	800af2a <Execute_VCP_Command+0x12>
	if (Logstart_Create == 1) {
 800af40:	4a0b      	ldr	r2, [pc, #44]	; (800af70 <Execute_VCP_Command+0x58>)
 800af42:	6815      	ldr	r5, [r2, #0]
 800af44:	2d01      	cmp	r5, #1
 800af46:	d107      	bne.n	800af58 <Execute_VCP_Command+0x40>
		Logstart_Create = 0;
 800af48:	6013      	str	r3, [r2, #0]
		FATFS_Logstart_Ready();
 800af4a:	f7ff f913 	bl	800a174 <FATFS_Logstart_Ready>
		Data_log_Start_Resume = 1;
 800af4e:	7025      	strb	r5, [r4, #0]
}
 800af50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		Check_SD_Command_File();
 800af54:	f7ff bf60 	b.w	800ae18 <Check_SD_Command_File>
 800af58:	bd38      	pop	{r3, r4, r5, pc}
 800af5a:	bf00      	nop
 800af5c:	2000c4e4 	.word	0x2000c4e4
 800af60:	2000ae65 	.word	0x2000ae65
 800af64:	2000d0d4 	.word	0x2000d0d4
 800af68:	20017ff0 	.word	0x20017ff0
 800af6c:	deadbeef 	.word	0xdeadbeef
 800af70:	2000bc74 	.word	0x2000bc74

0800af74 <Open_File_For_Sensor_Write>:
void Open_File_For_Sensor_Write(void) {
 800af74:	b538      	push	{r3, r4, r5, lr}
	if (Skip_FATFS == 0) {
 800af76:	4b15      	ldr	r3, [pc, #84]	; (800afcc <Open_File_For_Sensor_Write+0x58>)
 800af78:	781b      	ldrb	r3, [r3, #0]
 800af7a:	bb2b      	cbnz	r3, 800afc8 <Open_File_For_Sensor_Write+0x54>
		last_file = GetNextIndex("");
 800af7c:	4814      	ldr	r0, [pc, #80]	; (800afd0 <Open_File_For_Sensor_Write+0x5c>)
		res = f_open(&MyFile, FILE_NAME_STRING, FA_OPEN_ALWAYS | FA_WRITE);
 800af7e:	4c15      	ldr	r4, [pc, #84]	; (800afd4 <Open_File_For_Sensor_Write+0x60>)
 800af80:	4d15      	ldr	r5, [pc, #84]	; (800afd8 <Open_File_For_Sensor_Write+0x64>)
		last_file = GetNextIndex("");
 800af82:	f7ff f81b 	bl	8009fbc <GetNextIndex>
 800af86:	4b15      	ldr	r3, [pc, #84]	; (800afdc <Open_File_For_Sensor_Write+0x68>)
		sprintf(FILE_NAME_STRING, "%06d.BIN", last_file);
 800af88:	4915      	ldr	r1, [pc, #84]	; (800afe0 <Open_File_For_Sensor_Write+0x6c>)
		last_file = GetNextIndex("");
 800af8a:	6018      	str	r0, [r3, #0]
 800af8c:	4602      	mov	r2, r0
		sprintf(FILE_NAME_STRING, "%06d.BIN", last_file);
 800af8e:	4815      	ldr	r0, [pc, #84]	; (800afe4 <Open_File_For_Sensor_Write+0x70>)
 800af90:	f001 fe42 	bl	800cc18 <siprintf>
		res = f_open(&MyFile, FILE_NAME_STRING, FA_OPEN_ALWAYS | FA_WRITE);
 800af94:	2212      	movs	r2, #18
 800af96:	4913      	ldr	r1, [pc, #76]	; (800afe4 <Open_File_For_Sensor_Write+0x70>)
 800af98:	4620      	mov	r0, r4
 800af9a:	f7f6 ffa5 	bl	8001ee8 <f_open>
 800af9e:	7028      	strb	r0, [r5, #0]
		if (res != FR_OK) // Create and Open a new text file object with write access
 800afa0:	b140      	cbz	r0, 800afb4 <Open_File_For_Sensor_Write+0x40>
			AIM_Error_Handler(f_open_E);
 800afa2:	2001      	movs	r0, #1
 800afa4:	f7ff fe9e 	bl	800ace4 <AIM_Error_Handler>
		delay_us(1000);  // Arbitrary delay to complete FATFS SD write
 800afa8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
}
 800afac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		delay_us(1000);  // Arbitrary delay to complete FATFS SD write
 800afb0:	f000 bd66 	b.w	800ba80 <delay_us>
			f_lseek(&MyFile, MyFile.fsize); // Increase File Size when big file to write
 800afb4:	f8d4 120c 	ldr.w	r1, [r4, #524]	; 0x20c
 800afb8:	4620      	mov	r0, r4
 800afba:	f7f7 f9cd 	bl	8002358 <f_lseek>
			res = f_sync(&MyFile);
 800afbe:	4620      	mov	r0, r4
 800afc0:	f7f7 f959 	bl	8002276 <f_sync>
 800afc4:	7028      	strb	r0, [r5, #0]
 800afc6:	e7ef      	b.n	800afa8 <Open_File_For_Sensor_Write+0x34>
 800afc8:	bd38      	pop	{r3, r4, r5, pc}
 800afca:	bf00      	nop
 800afcc:	2000b459 	.word	0x2000b459
 800afd0:	0800f1c3 	.word	0x0800f1c3
 800afd4:	2000b464 	.word	0x2000b464
 800afd8:	2000b6e6 	.word	0x2000b6e6
 800afdc:	2000b45c 	.word	0x2000b45c
 800afe0:	0800f02f 	.word	0x0800f02f
 800afe4:	2000b148 	.word	0x2000b148

0800afe8 <Datalog_Sensor_Initialization>:
void Datalog_Sensor_Initialization(void) {
 800afe8:	b508      	push	{r3, lr}
	FATFS_Init();
 800afea:	f7ff fef5 	bl	800add8 <FATFS_Init>
	Open_File_For_Sensor_Write();
 800afee:	f7ff ffc1 	bl	800af74 <Open_File_For_Sensor_Write>
	if (Skip_FATFS == 0) {
 800aff2:	4b04      	ldr	r3, [pc, #16]	; (800b004 <Datalog_Sensor_Initialization+0x1c>)
 800aff4:	781b      	ldrb	r3, [r3, #0]
 800aff6:	b91b      	cbnz	r3, 800b000 <Datalog_Sensor_Initialization+0x18>
}
 800aff8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Reset_All();         // Reset All Buffer parameters for FATFS SDIO write
 800affc:	f7ff bdfc 	b.w	800abf8 <Reset_All>
 800b000:	bd08      	pop	{r3, pc}
 800b002:	bf00      	nop
 800b004:	2000b459 	.word	0x2000b459

0800b008 <Prepare_Data_Log_State>:
void Prepare_Data_Log_State(void) {
 800b008:	b510      	push	{r4, lr}
	if (Skip_FATFS == 0)   // If there's no FATFS SD error
 800b00a:	4c12      	ldr	r4, [pc, #72]	; (800b054 <Prepare_Data_Log_State+0x4c>)
 800b00c:	7821      	ldrb	r1, [r4, #0]
 800b00e:	b9d9      	cbnz	r1, 800b048 <Prepare_Data_Log_State+0x40>
		Battery_ADC_Value = 2500;
 800b010:	4b11      	ldr	r3, [pc, #68]	; (800b058 <Prepare_Data_Log_State+0x50>)
 800b012:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800b016:	801a      	strh	r2, [r3, #0]
			if (Data_log_Start_Resume == 1) // Continue Data Log after USB disconnect
 800b018:	4b10      	ldr	r3, [pc, #64]	; (800b05c <Prepare_Data_Log_State+0x54>)
 800b01a:	781b      	ldrb	r3, [r3, #0]
 800b01c:	2b01      	cmp	r3, #1
 800b01e:	d10c      	bne.n	800b03a <Prepare_Data_Log_State+0x32>
				Datalog_Sensor_Initialization();
 800b020:	f7ff ffe2 	bl	800afe8 <Datalog_Sensor_Initialization>
				if (Skip_FATFS == 0)   // If there's no FATFS SD error
 800b024:	7823      	ldrb	r3, [r4, #0]
 800b026:	b97b      	cbnz	r3, 800b048 <Prepare_Data_Log_State+0x40>
  SET_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE);
 800b028:	4a0d      	ldr	r2, [pc, #52]	; (800b060 <Prepare_Data_Log_State+0x58>)
 800b02a:	6893      	ldr	r3, [r2, #8]
 800b02c:	f043 0302 	orr.w	r3, r3, #2
 800b030:	6093      	str	r3, [r2, #8]
 800b032:	4b0c      	ldr	r3, [pc, #48]	; (800b064 <Prepare_Data_Log_State+0x5c>)
 800b034:	2204      	movs	r2, #4
 800b036:	609a      	str	r2, [r3, #8]
 800b038:	bd10      	pop	{r4, pc}
			else if (VCP_Bypass == 1) {
 800b03a:	4a0b      	ldr	r2, [pc, #44]	; (800b068 <Prepare_Data_Log_State+0x60>)
 800b03c:	4c0b      	ldr	r4, [pc, #44]	; (800b06c <Prepare_Data_Log_State+0x64>)
 800b03e:	7813      	ldrb	r3, [r2, #0]
 800b040:	2b01      	cmp	r3, #1
 800b042:	d102      	bne.n	800b04a <Prepare_Data_Log_State+0x42>
				VCP_Bypass = 0;
 800b044:	7011      	strb	r1, [r2, #0]
				Pros_state = Dormant_Idle_Stop;
 800b046:	7023      	strb	r3, [r4, #0]
 800b048:	bd10      	pop	{r4, pc}
				Prepare_Goto_Dormant_Mode();
 800b04a:	f7fe ffa7 	bl	8009f9c <Prepare_Goto_Dormant_Mode>
				Pros_state = Dormant_Idle_Stop;
 800b04e:	2306      	movs	r3, #6
 800b050:	e7f9      	b.n	800b046 <Prepare_Data_Log_State+0x3e>
 800b052:	bf00      	nop
 800b054:	2000b459 	.word	0x2000b459
 800b058:	2000b434 	.word	0x2000b434
 800b05c:	2000ae65 	.word	0x2000ae65
 800b060:	40009400 	.word	0x40009400
 800b064:	e000e100 	.word	0xe000e100
 800b068:	2000b201 	.word	0x2000b201
 800b06c:	20008980 	.word	0x20008980

0800b070 <USB_Init_Start>:
void USB_Init_Start(void) {
 800b070:	b570      	push	{r4, r5, r6, lr}
	SD_POWER_ON();
 800b072:	f7fe f973 	bl	800935c <SD_POWER_ON>
	Pros_state = LP_STOP;                  // Next state
 800b076:	4b2d      	ldr	r3, [pc, #180]	; (800b12c <USB_Init_Start+0xbc>)
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800b078:	492d      	ldr	r1, [pc, #180]	; (800b130 <USB_Init_Start+0xc0>)
	if (Data_log_Start_Resume == 1)    // If Data log was in operation
 800b07a:	4d2e      	ldr	r5, [pc, #184]	; (800b134 <USB_Init_Start+0xc4>)
	Pros_state = LP_STOP;                  // Next state
 800b07c:	2201      	movs	r2, #1
 800b07e:	701a      	strb	r2, [r3, #0]
 800b080:	2304      	movs	r3, #4
 800b082:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
	USB_Clock_Ready();
 800b086:	f7fe ff43 	bl	8009f10 <USB_Clock_Ready>
 800b08a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b08e:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	if (Data_log_Start_Resume == 1)    // If Data log was in operation
 800b092:	782a      	ldrb	r2, [r5, #0]
 800b094:	2a01      	cmp	r2, #1
 800b096:	d101      	bne.n	800b09c <USB_Init_Start+0x2c>
		File_Close_Update_Unlink();
 800b098:	f7ff f97e 	bl	800a398 <File_Close_Update_Unlink>
	if (USB_Mode == 1)    // USB MSC Mode  // Default: USB VCP mode (0), MSC (1)
 800b09c:	4e26      	ldr	r6, [pc, #152]	; (800b138 <USB_Init_Start+0xc8>)
	Data_log_Start_Resume = 0;
 800b09e:	2400      	movs	r4, #0
 800b0a0:	702c      	strb	r4, [r5, #0]
	HAL_ResumeTick();      // Before entering USB mode, SYS_tick needs to enable
 800b0a2:	f7f9 febd 	bl	8004e20 <HAL_ResumeTick>
	if (USB_Mode == 1)    // USB MSC Mode  // Default: USB VCP mode (0), MSC (1)
 800b0a6:	7833      	ldrb	r3, [r6, #0]
 800b0a8:	4d24      	ldr	r5, [pc, #144]	; (800b13c <USB_Init_Start+0xcc>)
 800b0aa:	2b01      	cmp	r3, #1
 800b0ac:	d118      	bne.n	800b0e0 <USB_Init_Start+0x70>
		VIOLET_LED_ONLY();
 800b0ae:	f7fe f937 	bl	8009320 <VIOLET_LED_ONLY>
		USB_Mode = 0;               // Next mode default USB VCP
 800b0b2:	7034      	strb	r4, [r6, #0]
		USB_MSC_Init_Start();
 800b0b4:	f7ff f88c 	bl	800a1d0 <USB_MSC_Init_Start>
		FATAL_Error = 0;
 800b0b8:	702c      	strb	r4, [r5, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 800b0ba:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800b0be:	6914      	ldr	r4, [r2, #16]
		while (LL_GPIO_IsInputPinSet(GPIOA, USB_CONNECTIVITY))
 800b0c0:	f414 7400 	ands.w	r4, r4, #512	; 0x200
 800b0c4:	d1fb      	bne.n	800b0be <USB_Init_Start+0x4e>
		ALL_LED_OFF();
 800b0c6:	f7fe f8f1 	bl	80092ac <ALL_LED_OFF>
		Shut_Down_USB();
 800b0ca:	f7fe ff03 	bl	8009ed4 <Shut_Down_USB>
		Enter_Into_DFU = 0;
 800b0ce:	4b1c      	ldr	r3, [pc, #112]	; (800b140 <USB_Init_Start+0xd0>)
 800b0d0:	701c      	strb	r4, [r3, #0]
				Prepare_Data_Log_State();         // Prepare for Data collection
 800b0d2:	f7ff ff99 	bl	800b008 <Prepare_Data_Log_State>
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800b0d6:	4b16      	ldr	r3, [pc, #88]	; (800b130 <USB_Init_Start+0xc0>)
 800b0d8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800b0dc:	601a      	str	r2, [r3, #0]
 800b0de:	bd70      	pop	{r4, r5, r6, pc}
		CYAN_LED_ONLY();
 800b0e0:	f7fe f92c 	bl	800933c <CYAN_LED_ONLY>
		USB_VCP_Init_Start();
 800b0e4:	f7ff f896 	bl	800a214 <USB_VCP_Init_Start>
		if (Battey_Charge_Mode(&USBD_Device) == USBD_OK) // USB Battery charging mode
 800b0e8:	4816      	ldr	r0, [pc, #88]	; (800b144 <USB_Init_Start+0xd4>)
 800b0ea:	f7f7 fc30 	bl	800294e <Battey_Charge_Mode>
 800b0ee:	b960      	cbnz	r0, 800b10a <USB_Init_Start+0x9a>
			FATAL_Error = 0;
 800b0f0:	7028      	strb	r0, [r5, #0]
 800b0f2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800b0f6:	6913      	ldr	r3, [r2, #16]
			while (LL_GPIO_IsInputPinSet(GPIOA, USB_CONNECTIVITY))
 800b0f8:	059b      	lsls	r3, r3, #22
 800b0fa:	d4fc      	bmi.n	800b0f6 <USB_Init_Start+0x86>
			Shut_Down_USB();
 800b0fc:	f7fe feea 	bl	8009ed4 <Shut_Down_USB>
			ALL_LED_OFF();
 800b100:	f7fe f8d4 	bl	80092ac <ALL_LED_OFF>
			Check_SD_Command_File();
 800b104:	f7ff fe88 	bl	800ae18 <Check_SD_Command_File>
 800b108:	e7e3      	b.n	800b0d2 <USB_Init_Start+0x62>
			FATAL_Error = 0;
 800b10a:	702c      	strb	r4, [r5, #0]
 800b10c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800b110:	6914      	ldr	r4, [r2, #16]
			while (LL_GPIO_IsInputPinSet(GPIOA, USB_CONNECTIVITY))
 800b112:	f414 7400 	ands.w	r4, r4, #512	; 0x200
 800b116:	d1fb      	bne.n	800b110 <USB_Init_Start+0xa0>
			Shut_Down_USB();
 800b118:	f7fe fedc 	bl	8009ed4 <Shut_Down_USB>
			ALL_LED_OFF();
 800b11c:	f7fe f8c6 	bl	80092ac <ALL_LED_OFF>
				VCP_continue = 0;               // Variable reset, aviod looping
 800b120:	4b09      	ldr	r3, [pc, #36]	; (800b148 <USB_Init_Start+0xd8>)
 800b122:	701c      	strb	r4, [r3, #0]
				Execute_VCP_Command();
 800b124:	f7ff fef8 	bl	800af18 <Execute_VCP_Command>
 800b128:	e7d3      	b.n	800b0d2 <USB_Init_Start+0x62>
 800b12a:	bf00      	nop
 800b12c:	20008980 	.word	0x20008980
 800b130:	e000e100 	.word	0xe000e100
 800b134:	2000ae65 	.word	0x2000ae65
 800b138:	2000b724 	.word	0x2000b724
 800b13c:	2000b458 	.word	0x2000b458
 800b140:	2000b202 	.word	0x2000b202
 800b144:	2000ae74 	.word	0x2000ae74
 800b148:	2000b18e 	.word	0x2000b18e

0800b14c <SD_Sensor_write>:
{
 800b14c:	b538      	push	{r3, r4, r5, lr}
	res = f_write(&MyFile, &BSbuffer[w_flag], (8192 * 2), &BytesWritten2);
 800b14e:	4b17      	ldr	r3, [pc, #92]	; (800b1ac <SD_Sensor_write+0x60>)
 800b150:	4917      	ldr	r1, [pc, #92]	; (800b1b0 <SD_Sensor_write+0x64>)
 800b152:	7818      	ldrb	r0, [r3, #0]
 800b154:	4b17      	ldr	r3, [pc, #92]	; (800b1b4 <SD_Sensor_write+0x68>)
 800b156:	4c18      	ldr	r4, [pc, #96]	; (800b1b8 <SD_Sensor_write+0x6c>)
 800b158:	eb01 3180 	add.w	r1, r1, r0, lsl #14
 800b15c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b160:	4816      	ldr	r0, [pc, #88]	; (800b1bc <SD_Sensor_write+0x70>)
 800b162:	f7f6 ff99 	bl	8002098 <f_write>
 800b166:	7020      	strb	r0, [r4, #0]
	if (res != FR_OK)   // Write the sensor Buffer content to .BIN file
 800b168:	b1b8      	cbz	r0, 800b19a <SD_Sensor_write+0x4e>
		AIM_Error_Handler(f_write_E);
 800b16a:	2005      	movs	r0, #5
 800b16c:	f7ff fdba 	bl	800ace4 <AIM_Error_Handler>
	if (File_Sensor_write_issue == 0) {
 800b170:	4b13      	ldr	r3, [pc, #76]	; (800b1c0 <SD_Sensor_write+0x74>)
 800b172:	781b      	ldrb	r3, [r3, #0]
 800b174:	b9c3      	cbnz	r3, 800b1a8 <SD_Sensor_write+0x5c>
		if (SD_Write_Count == SD_cnt_limit) // After 50 SD card write, File Sync (176 write*20.45 sec = 60 minute
 800b176:	4a13      	ldr	r2, [pc, #76]	; (800b1c4 <SD_Sensor_write+0x78>)
 800b178:	4b13      	ldr	r3, [pc, #76]	; (800b1c8 <SD_Sensor_write+0x7c>)
 800b17a:	7811      	ldrb	r1, [r2, #0]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	4299      	cmp	r1, r3
 800b180:	4615      	mov	r5, r2
 800b182:	d10d      	bne.n	800b1a0 <SD_Sensor_write+0x54>
			res = f_sync(&MyFile);
 800b184:	480d      	ldr	r0, [pc, #52]	; (800b1bc <SD_Sensor_write+0x70>)
 800b186:	f7f7 f876 	bl	8002276 <f_sync>
 800b18a:	7020      	strb	r0, [r4, #0]
			if (res != FR_OK) {
 800b18c:	b110      	cbz	r0, 800b194 <SD_Sensor_write+0x48>
				AIM_Error_Handler(f_sync_E);
 800b18e:	2004      	movs	r0, #4
 800b190:	f7ff fda8 	bl	800ace4 <AIM_Error_Handler>
			SD_Write_Count = 0;                       // Reset SD write counters
 800b194:	2300      	movs	r3, #0
 800b196:	702b      	strb	r3, [r5, #0]
 800b198:	bd38      	pop	{r3, r4, r5, pc}
		GREEN_LED_OFF();               // Sensor write Completed
 800b19a:	f7fe f8a4 	bl	80092e6 <GREEN_LED_OFF>
 800b19e:	e7e7      	b.n	800b170 <SD_Sensor_write+0x24>
			SD_Write_Count++;                      // Increment SD write counter
 800b1a0:	7813      	ldrb	r3, [r2, #0]
 800b1a2:	3301      	adds	r3, #1
 800b1a4:	b2db      	uxtb	r3, r3
 800b1a6:	7013      	strb	r3, [r2, #0]
 800b1a8:	bd38      	pop	{r3, r4, r5, pc}
 800b1aa:	bf00      	nop
 800b1ac:	200000f4 	.word	0x200000f4
 800b1b0:	2000094c 	.word	0x2000094c
 800b1b4:	2000b160 	.word	0x2000b160
 800b1b8:	2000b6e6 	.word	0x2000b6e6
 800b1bc:	2000b464 	.word	0x2000b464
 800b1c0:	2000b124 	.word	0x2000b124
 800b1c4:	20000928 	.word	0x20000928
 800b1c8:	2000b0cb 	.word	0x2000b0cb

0800b1cc <AIM_DataStart_at_Reset>:

void AIM_DataStart_at_Reset(void) {
 800b1cc:	b510      	push	{r4, lr}
	SD_POWER_ON();
 800b1ce:	f7fe f8c5 	bl	800935c <SD_POWER_ON>
	SD_cnt_limit = 3;                    // After 50 write, File will Sync
 800b1d2:	4b0f      	ldr	r3, [pc, #60]	; (800b210 <AIM_DataStart_at_Reset+0x44>)
 800b1d4:	2203      	movs	r2, #3
 800b1d6:	601a      	str	r2, [r3, #0]
	Data_log_Start_Resume = 1;
 800b1d8:	4b0e      	ldr	r3, [pc, #56]	; (800b214 <AIM_DataStart_at_Reset+0x48>)
 800b1da:	2401      	movs	r4, #1
 800b1dc:	701c      	strb	r4, [r3, #0]
	FATFS_Init();
 800b1de:	f7ff fdfb 	bl	800add8 <FATFS_Init>
	Open_File_For_Sensor_Write();
 800b1e2:	f7ff fec7 	bl	800af74 <Open_File_For_Sensor_Write>
	Reset_All();
 800b1e6:	f7ff fd07 	bl	800abf8 <Reset_All>
//	  Start_LPTIMCounter2(0x10); //0xFF //0x4032768
	// Greg end comment

	// Greg start
	// Start interrupt (speed = 32,768 Hz / hex_value, i.e. 0x40 = 64 so speed = 32,768/64 = 512 Hz)
	Start_LPTIMCounter2(0x40);
 800b1ea:	2040      	movs	r0, #64	; 0x40
 800b1ec:	f000 fc52 	bl	800ba94 <Start_LPTIMCounter2>
 800b1f0:	4a09      	ldr	r2, [pc, #36]	; (800b218 <AIM_DataStart_at_Reset+0x4c>)
 800b1f2:	6893      	ldr	r3, [r2, #8]
 800b1f4:	f043 0302 	orr.w	r3, r3, #2
 800b1f8:	6093      	str	r3, [r2, #8]
 800b1fa:	4b08      	ldr	r3, [pc, #32]	; (800b21c <AIM_DataStart_at_Reset+0x50>)
 800b1fc:	2204      	movs	r2, #4
 800b1fe:	609a      	str	r2, [r3, #8]
	// Greg end

	LL_LPTIM_EnableIT_ARRM(LPTIM2);
	NVIC_EnableIRQ(LPTIM2_IRQn);
	Pros_state = LP_STOP;
 800b200:	4a07      	ldr	r2, [pc, #28]	; (800b220 <AIM_DataStart_at_Reset+0x54>)
 800b202:	7014      	strb	r4, [r2, #0]
	USB_Mode = 1;
 800b204:	4a07      	ldr	r2, [pc, #28]	; (800b224 <AIM_DataStart_at_Reset+0x58>)
 800b206:	7014      	strb	r4, [r2, #0]
 800b208:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800b20c:	601a      	str	r2, [r3, #0]
 800b20e:	bd10      	pop	{r4, pc}
 800b210:	2000b0cb 	.word	0x2000b0cb
 800b214:	2000ae65 	.word	0x2000ae65
 800b218:	40009400 	.word	0x40009400
 800b21c:	e000e100 	.word	0xe000e100
 800b220:	20008980 	.word	0x20008980
 800b224:	2000b724 	.word	0x2000b724

0800b228 <IMU1_read>:
//    BSbuffer[s_flag].MZ1[Sub_cnt]=((int16_t)response[19]<<8)|response[18];

	return data_az;
}

struct imu_data IMU1_read(void) {
 800b228:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct imu_data IMU1;
	uint8_t response[21];
	WriteReg1(MPUREG_I2C_SLV0_ADDR, AK8963_I2C_ADDR | READ_FLAG); // Set the I2C slave addres of AK8963 and set for read.
 800b22a:	218c      	movs	r1, #140	; 0x8c
struct imu_data IMU1_read(void) {
 800b22c:	b087      	sub	sp, #28
 800b22e:	4604      	mov	r4, r0
	WriteReg1(MPUREG_I2C_SLV0_ADDR, AK8963_I2C_ADDR | READ_FLAG); // Set the I2C slave addres of AK8963 and set for read.
 800b230:	2025      	movs	r0, #37	; 0x25
 800b232:	f7ff fbd3 	bl	800a9dc <WriteReg1>
	WriteReg1(MPUREG_I2C_SLV0_REG, AK8963_HXL); // I2C slave 0 register address from where to begin data transfer
 800b236:	2103      	movs	r1, #3
 800b238:	2026      	movs	r0, #38	; 0x26
 800b23a:	f7ff fbcf 	bl	800a9dc <WriteReg1>
	WriteReg1(MPUREG_I2C_SLV0_CTRL, 0x87); // Read 7 bytes from the magnetometer
 800b23e:	2187      	movs	r1, #135	; 0x87
 800b240:	2027      	movs	r0, #39	; 0x27
 800b242:	f7ff fbcb 	bl	800a9dc <WriteReg1>

	ReadRegs1(MPUREG_ACCEL_XOUT_H, response, 21);
 800b246:	4669      	mov	r1, sp
 800b248:	2215      	movs	r2, #21
 800b24a:	203b      	movs	r0, #59	; 0x3b
 800b24c:	f7ff fbe8 	bl	800aa20 <ReadRegs1>

	IMU1.AX = ((int16_t) response[0] << 8) | response[1];
	IMU1.AY = ((int16_t) response[2] << 8) | response[3];
 800b250:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800b254:	f89d 5003 	ldrb.w	r5, [sp, #3]
	IMU1.AZ = ((int16_t) response[4] << 8) | response[5];
 800b258:	f89d 0005 	ldrb.w	r0, [sp, #5]
	IMU1.GX = ((int16_t) response[8] << 8) | response[9];
 800b25c:	f89d 1009 	ldrb.w	r1, [sp, #9]
	IMU1.GY = ((int16_t) response[10] << 8) | response[11];
 800b260:	f89d 200b 	ldrb.w	r2, [sp, #11]
	IMU1.GZ = ((int16_t) response[12] << 8) | response[13];
 800b264:	f89d 600c 	ldrb.w	r6, [sp, #12]
	IMU1.AX = ((int16_t) response[0] << 8) | response[1];
 800b268:	f89d 7000 	ldrb.w	r7, [sp]
	IMU1.AY = ((int16_t) response[2] << 8) | response[3];
 800b26c:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
	IMU1.AZ = ((int16_t) response[4] << 8) | response[5];
 800b270:	f89d 3004 	ldrb.w	r3, [sp, #4]

	return IMU1;
 800b274:	8065      	strh	r5, [r4, #2]
	IMU1.AZ = ((int16_t) response[4] << 8) | response[5];
 800b276:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
	IMU1.GX = ((int16_t) response[8] << 8) | response[9];
 800b27a:	f89d 3008 	ldrb.w	r3, [sp, #8]
	return IMU1;
 800b27e:	80a0      	strh	r0, [r4, #4]
	IMU1.GX = ((int16_t) response[8] << 8) | response[9];
 800b280:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
	IMU1.GY = ((int16_t) response[10] << 8) | response[11];
 800b284:	f89d 300a 	ldrb.w	r3, [sp, #10]
	return IMU1;
 800b288:	80e1      	strh	r1, [r4, #6]
	IMU1.GY = ((int16_t) response[10] << 8) | response[11];
 800b28a:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
	IMU1.GZ = ((int16_t) response[12] << 8) | response[13];
 800b28e:	f89d 300d 	ldrb.w	r3, [sp, #13]
	return IMU1;
 800b292:	8122      	strh	r2, [r4, #8]
	IMU1.GZ = ((int16_t) response[12] << 8) | response[13];
 800b294:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
	IMU1.AX = ((int16_t) response[0] << 8) | response[1];
 800b298:	f89d 6001 	ldrb.w	r6, [sp, #1]
	return IMU1;
 800b29c:	8163      	strh	r3, [r4, #10]
	IMU1.AX = ((int16_t) response[0] << 8) | response[1];
 800b29e:	ea46 2607 	orr.w	r6, r6, r7, lsl #8
}
 800b2a2:	4620      	mov	r0, r4
	return IMU1;
 800b2a4:	8026      	strh	r6, [r4, #0]
}
 800b2a6:	b007      	add	sp, #28
 800b2a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800b2ac <Knee_data_storeIMU>:

void Knee_data_storeIMU(int value1, int value2, int value3, int value4,
		int value5, int value6) {
 800b2ac:	b5f0      	push	{r4, r5, r6, r7, lr}

	BSbuffer[s_flag].AX1[Sub_cnt] = value1;
 800b2ae:	4e1b      	ldr	r6, [pc, #108]	; (800b31c <Knee_data_storeIMU+0x70>)
 800b2b0:	4d1b      	ldr	r5, [pc, #108]	; (800b320 <Knee_data_storeIMU+0x74>)
 800b2b2:	f896 e000 	ldrb.w	lr, [r6]
 800b2b6:	682f      	ldr	r7, [r5, #0]
 800b2b8:	4c1a      	ldr	r4, [pc, #104]	; (800b324 <Knee_data_storeIMU+0x78>)
 800b2ba:	eb07 374e 	add.w	r7, r7, lr, lsl #13
 800b2be:	eb04 0747 	add.w	r7, r4, r7, lsl #1
 800b2c2:	82f8      	strh	r0, [r7, #22]
	BSbuffer[s_flag].AY1[Sub_cnt] = value2;
 800b2c4:	7837      	ldrb	r7, [r6, #0]
 800b2c6:	6828      	ldr	r0, [r5, #0]
 800b2c8:	eb00 3047 	add.w	r0, r0, r7, lsl #13
 800b2cc:	f500 70f6 	add.w	r0, r0, #492	; 0x1ec
 800b2d0:	f824 1010 	strh.w	r1, [r4, r0, lsl #1]
	BSbuffer[s_flag].AZ1[Sub_cnt] = value3;
 800b2d4:	7830      	ldrb	r0, [r6, #0]
 800b2d6:	6829      	ldr	r1, [r5, #0]
 800b2d8:	eb01 3140 	add.w	r1, r1, r0, lsl #13
 800b2dc:	eb04 0141 	add.w	r1, r4, r1, lsl #1
 800b2e0:	f8a1 279a 	strh.w	r2, [r1, #1946]	; 0x79a
	BSbuffer[s_flag].GX1[Sub_cnt] = value4;
 800b2e4:	7831      	ldrb	r1, [r6, #0]
 800b2e6:	682a      	ldr	r2, [r5, #0]
 800b2e8:	eb02 3241 	add.w	r2, r2, r1, lsl #13
 800b2ec:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 800b2f0:	f8a2 3b5c 	strh.w	r3, [r2, #2908]	; 0xb5c
	BSbuffer[s_flag].GY1[Sub_cnt] = value5;
 800b2f4:	7832      	ldrb	r2, [r6, #0]
 800b2f6:	682b      	ldr	r3, [r5, #0]
 800b2f8:	eb03 3342 	add.w	r3, r3, r2, lsl #13
 800b2fc:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 800b300:	9a05      	ldr	r2, [sp, #20]
 800b302:	f8a3 2f1e 	strh.w	r2, [r3, #3870]	; 0xf1e
	BSbuffer[s_flag].GZ1[Sub_cnt] = value6;
 800b306:	7832      	ldrb	r2, [r6, #0]
 800b308:	682b      	ldr	r3, [r5, #0]
 800b30a:	eb03 3342 	add.w	r3, r3, r2, lsl #13
 800b30e:	f503 6317 	add.w	r3, r3, #2416	; 0x970
 800b312:	9a06      	ldr	r2, [sp, #24]
 800b314:	f824 2013 	strh.w	r2, [r4, r3, lsl #1]
 800b318:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b31a:	bf00      	nop
 800b31c:	20000932 	.word	0x20000932
 800b320:	2000092c 	.word	0x2000092c
 800b324:	2000094c 	.word	0x2000094c

0800b328 <Knee_data_store>:
//	BSbuffer[s_flag].data8[Sub_cnt]=val8;
//
//
//}

void Knee_data_store(int val1, int val2, int val3, int val4) {
 800b328:	b5f0      	push	{r4, r5, r6, r7, lr}
	BSbuffer[s_flag].data1[Sub_cnt] = val1;
 800b32a:	4e14      	ldr	r6, [pc, #80]	; (800b37c <Knee_data_store+0x54>)
 800b32c:	4d14      	ldr	r5, [pc, #80]	; (800b380 <Knee_data_store+0x58>)
 800b32e:	f896 e000 	ldrb.w	lr, [r6]
 800b332:	682f      	ldr	r7, [r5, #0]
 800b334:	4c13      	ldr	r4, [pc, #76]	; (800b384 <Knee_data_store+0x5c>)
 800b336:	eb07 374e 	add.w	r7, r7, lr, lsl #13
 800b33a:	f507 6735 	add.w	r7, r7, #2896	; 0xb50
 800b33e:	eb04 0747 	add.w	r7, r4, r7, lsl #1
 800b342:	8078      	strh	r0, [r7, #2]
	BSbuffer[s_flag].data2[Sub_cnt] = val2;
 800b344:	7837      	ldrb	r7, [r6, #0]
 800b346:	6828      	ldr	r0, [r5, #0]
 800b348:	eb00 3047 	add.w	r0, r0, r7, lsl #13
 800b34c:	f500 6053 	add.w	r0, r0, #3376	; 0xd30
 800b350:	eb04 0040 	add.w	r0, r4, r0, lsl #1
 800b354:	8081      	strh	r1, [r0, #4]
	BSbuffer[s_flag].data3[Sub_cnt] = val3;
 800b356:	7830      	ldrb	r0, [r6, #0]
 800b358:	6829      	ldr	r1, [r5, #0]
 800b35a:	eb01 3140 	add.w	r1, r1, r0, lsl #13
 800b35e:	f501 6171 	add.w	r1, r1, #3856	; 0xf10
 800b362:	eb04 0141 	add.w	r1, r4, r1, lsl #1
 800b366:	80ca      	strh	r2, [r1, #6]
	BSbuffer[s_flag].data4[Sub_cnt] = val4;
 800b368:	7831      	ldrb	r1, [r6, #0]
 800b36a:	682a      	ldr	r2, [r5, #0]
 800b36c:	eb02 3241 	add.w	r2, r2, r1, lsl #13
 800b370:	f502 5287 	add.w	r2, r2, #4320	; 0x10e0
 800b374:	3214      	adds	r2, #20
 800b376:	f824 3012 	strh.w	r3, [r4, r2, lsl #1]
 800b37a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b37c:	20000932 	.word	0x20000932
 800b380:	2000092c 	.word	0x2000092c
 800b384:	2000094c 	.word	0x2000094c

0800b388 <Knee_data_store1>:
//	BSbuffer[s_flag].data6[Sub_cnt]=val6;
//	BSbuffer[s_flag].data7[Sub_cnt]=val7;
//	BSbuffer[s_flag].data8[Sub_cnt]=val8;
}

void Knee_data_store1(int val5, int val6, int val7, int val8) {
 800b388:	b5f0      	push	{r4, r5, r6, r7, lr}
//	BSbuffer[s_flag].data1[Sub_cnt]=val1;
//	BSbuffer[s_flag].data2[Sub_cnt]=val2;
//	BSbuffer[s_flag].data3[Sub_cnt]=val3;
//	BSbuffer[s_flag].data4[Sub_cnt]=val4;
	BSbuffer[s_flag].data5[Sub_cnt] = val5;
 800b38a:	4e16      	ldr	r6, [pc, #88]	; (800b3e4 <Knee_data_store1+0x5c>)
 800b38c:	4d16      	ldr	r5, [pc, #88]	; (800b3e8 <Knee_data_store1+0x60>)
 800b38e:	f896 e000 	ldrb.w	lr, [r6]
 800b392:	682f      	ldr	r7, [r5, #0]
 800b394:	4c15      	ldr	r4, [pc, #84]	; (800b3ec <Knee_data_store1+0x64>)
 800b396:	eb07 374e 	add.w	r7, r7, lr, lsl #13
 800b39a:	f507 5796 	add.w	r7, r7, #4800	; 0x12c0
 800b39e:	3714      	adds	r7, #20
 800b3a0:	eb04 0747 	add.w	r7, r4, r7, lsl #1
 800b3a4:	8078      	strh	r0, [r7, #2]
	BSbuffer[s_flag].data6[Sub_cnt] = val6;
 800b3a6:	7837      	ldrb	r7, [r6, #0]
 800b3a8:	6828      	ldr	r0, [r5, #0]
 800b3aa:	eb00 3047 	add.w	r0, r0, r7, lsl #13
 800b3ae:	f500 50a5 	add.w	r0, r0, #5280	; 0x14a0
 800b3b2:	3014      	adds	r0, #20
 800b3b4:	eb04 0040 	add.w	r0, r4, r0, lsl #1
 800b3b8:	8081      	strh	r1, [r0, #4]
	BSbuffer[s_flag].data7[Sub_cnt] = val7;
 800b3ba:	7830      	ldrb	r0, [r6, #0]
 800b3bc:	6829      	ldr	r1, [r5, #0]
 800b3be:	eb01 3140 	add.w	r1, r1, r0, lsl #13
 800b3c2:	f501 51b4 	add.w	r1, r1, #5760	; 0x1680
 800b3c6:	3114      	adds	r1, #20
 800b3c8:	eb04 0141 	add.w	r1, r4, r1, lsl #1
 800b3cc:	80ca      	strh	r2, [r1, #6]
	BSbuffer[s_flag].data8[Sub_cnt] = val8;
 800b3ce:	7831      	ldrb	r1, [r6, #0]
 800b3d0:	682a      	ldr	r2, [r5, #0]
 800b3d2:	eb02 3241 	add.w	r2, r2, r1, lsl #13
 800b3d6:	f502 52c3 	add.w	r2, r2, #6240	; 0x1860
 800b3da:	3218      	adds	r2, #24
 800b3dc:	f824 3012 	strh.w	r3, [r4, r2, lsl #1]
 800b3e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3e2:	bf00      	nop
 800b3e4:	20000932 	.word	0x20000932
 800b3e8:	2000092c 	.word	0x2000092c
 800b3ec:	2000094c 	.word	0x2000094c

0800b3f0 <Enc2_GetPosition>:
  WRITE_REG(GPIOx->BRR, PinMask);
 800b3f0:	4b1a      	ldr	r3, [pc, #104]	; (800b45c <Enc2_GetPosition+0x6c>)
 800b3f2:	2240      	movs	r2, #64	; 0x40
	LL_GPIO_SetOutputPin(ENC2_CS_GPIO_PORT, ENC2_CS_PIN);

	BSbuffer[s_flag].Enc2[Sub_cnt] = tempPosition;
}

int Enc2_GetPosition(void) {
 800b3f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int i = 0;
	uint8_t tempRead = 0;
	uint8_t Flags[6];

	LL_GPIO_ResetOutputPin(ENC2_CS_GPIO_PORT, ENC2_CS_PIN);
	delay_us(1);
 800b3f8:	2001      	movs	r0, #1
 800b3fa:	629a      	str	r2, [r3, #40]	; 0x28
 800b3fc:	f000 fb40 	bl	800ba80 <delay_us>
 800b400:	2780      	movs	r7, #128	; 0x80
 800b402:	4e17      	ldr	r6, [pc, #92]	; (800b460 <Enc2_GetPosition+0x70>)
	// Sensor feeds out position MSB first
	for (i = DataPrecision - 1; i >= 0; i--) {
 800b404:	240b      	movs	r4, #11
	int tempPosition = 0;
 800b406:	2500      	movs	r5, #0
 800b408:	46b8      	mov	r8, r7
		LL_GPIO_ResetOutputPin(ENC2_SCLK_GPIO_PORT, ENC2_SCLK_PIN);
		delay_us(1);
 800b40a:	2001      	movs	r0, #1
 800b40c:	f8c6 8028 	str.w	r8, [r6, #40]	; 0x28
 800b410:	f000 fb36 	bl	800ba80 <delay_us>
  WRITE_REG(GPIOx->BSRR, PinMask);
 800b414:	61b7      	str	r7, [r6, #24]

		LL_GPIO_SetOutputPin(ENC2_SCLK_GPIO_PORT, ENC2_SCLK_PIN);
		delay_us(1);
 800b416:	2001      	movs	r0, #1
 800b418:	f000 fb32 	bl	800ba80 <delay_us>
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 800b41c:	4b0f      	ldr	r3, [pc, #60]	; (800b45c <Enc2_GetPosition+0x6c>)
 800b41e:	691b      	ldr	r3, [r3, #16]
 800b420:	f3c3 13c0 	ubfx	r3, r3, #7, #1

		tempRead = LL_GPIO_IsInputPinSet(ENC2_DATA_GPIO_PORT, ENC2_DATA_PIN)
				& 0x01;
		tempPosition |= (tempRead) << i;
 800b424:	40a3      	lsls	r3, r4
	for (i = DataPrecision - 1; i >= 0; i--) {
 800b426:	f114 34ff 	adds.w	r4, r4, #4294967295
		tempPosition |= (tempRead) << i;
 800b42a:	ea45 0503 	orr.w	r5, r5, r3
	for (i = DataPrecision - 1; i >= 0; i--) {
 800b42e:	d2ec      	bcs.n	800b40a <Enc2_GetPosition+0x1a>
  WRITE_REG(GPIOx->BRR, PinMask);
 800b430:	2780      	movs	r7, #128	; 0x80
 800b432:	4e0b      	ldr	r6, [pc, #44]	; (800b460 <Enc2_GetPosition+0x70>)
 800b434:	2406      	movs	r4, #6
 800b436:	46b8      	mov	r8, r7
	}

	for (i = 0; i < 6; i++) {
		LL_GPIO_ResetOutputPin(ENC2_SCLK_GPIO_PORT, ENC2_SCLK_PIN);
		delay_us(1);
 800b438:	2001      	movs	r0, #1
 800b43a:	f8c6 8028 	str.w	r8, [r6, #40]	; 0x28
 800b43e:	f000 fb1f 	bl	800ba80 <delay_us>
  WRITE_REG(GPIOx->BSRR, PinMask);
 800b442:	61b7      	str	r7, [r6, #24]

		LL_GPIO_SetOutputPin(ENC2_SCLK_GPIO_PORT, ENC2_SCLK_PIN);
		delay_us(1);
 800b444:	2001      	movs	r0, #1
 800b446:	f000 fb1b 	bl	800ba80 <delay_us>
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 800b44a:	4b04      	ldr	r3, [pc, #16]	; (800b45c <Enc2_GetPosition+0x6c>)
	for (i = 0; i < 6; i++) {
 800b44c:	3c01      	subs	r4, #1
 800b44e:	691a      	ldr	r2, [r3, #16]
 800b450:	d1f2      	bne.n	800b438 <Enc2_GetPosition+0x48>
  WRITE_REG(GPIOx->BSRR, PinMask);
 800b452:	2240      	movs	r2, #64	; 0x40
 800b454:	619a      	str	r2, [r3, #24]
	}

	LL_GPIO_SetOutputPin(ENC2_CS_GPIO_PORT, ENC2_CS_PIN);

	return tempPosition;
}
 800b456:	4628      	mov	r0, r5
 800b458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b45c:	48000800 	.word	0x48000800
 800b460:	48000400 	.word	0x48000400
 800b464:	00000000 	.word	0x00000000

0800b468 <knee_angle>:

float knee_angle(void) {
 800b468:	b508      	push	{r3, lr}
//	float knee_position;
//knee_position= -(Enc2_GetPosition()*0.088)+125; //-(Enc2_GetPosition()*0.088-306); //-((Prosthesis_Data(:,36)*0.088)-306)
// Greg end comment

	// Greg end comment
	float knee_position = (Enc2_GetPosition() - 2249) * 0.088;
 800b46a:	f7ff ffc1 	bl	800b3f0 <Enc2_GetPosition>
 800b46e:	f6a0 00c9 	subw	r0, r0, #2249	; 0x8c9
 800b472:	f7f5 f857 	bl	8000524 <__aeabi_i2d>
 800b476:	a306      	add	r3, pc, #24	; (adr r3, 800b490 <knee_angle+0x28>)
 800b478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b47c:	f7f5 f8b8 	bl	80005f0 <__aeabi_dmul>
 800b480:	f7f5 fb8e 	bl	8000ba0 <__aeabi_d2f>
	// Greg start

	return knee_position;
}
 800b484:	ee00 0a10 	vmov	s0, r0
 800b488:	bd08      	pop	{r3, pc}
 800b48a:	bf00      	nop
 800b48c:	f3af 8000 	nop.w
 800b490:	020c49ba 	.word	0x020c49ba
 800b494:	3fb6872b 	.word	0x3fb6872b

0800b498 <IMU_orientation>:

float IMU_orientation(struct imu_data imuMyData, float last_angle, float dt_s)
{
 800b498:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b49c:	ed2d 8b04 	vpush	{d8-d9}
 800b4a0:	b085      	sub	sp, #20
 800b4a2:	ab04      	add	r3, sp, #16
 800b4a4:	e903 0007 	stmdb	r3, {r0, r1, r2}
	accel.x = (float) imuMyData.AX / 4096;
	accel.y = (float) imuMyData.AY / 4096;
	accel.z = (float) imuMyData.AZ / 4096;
	gyro.x  = (float) imuMyData.GX / 32.8 * DEGREES_TO_RADIANS;
	gyro.y  = (float) imuMyData.GY / 32.8 * DEGREES_TO_RADIANS;
	gyro.z  = (float) imuMyData.GZ / 32.8 * DEGREES_TO_RADIANS;
 800b4a8:	f9bd 000e 	ldrsh.w	r0, [sp, #14]
	accel.x = (float) imuMyData.AX / 4096;
 800b4ac:	eddf 8a4e 	vldr	s17, [pc, #312]	; 800b5e8 <IMU_orientation+0x150>
	gyro.z  = (float) imuMyData.GZ / 32.8 * DEGREES_TO_RADIANS;
 800b4b0:	ee07 0a90 	vmov	s15, r0
 800b4b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
{
 800b4b8:	eeb0 8a60 	vmov.f32	s16, s1
	gyro.z  = (float) imuMyData.GZ / 32.8 * DEGREES_TO_RADIANS;
 800b4bc:	ee17 0a90 	vmov	r0, s15
{
 800b4c0:	eef0 9a40 	vmov.f32	s19, s0
	gyro.z  = (float) imuMyData.GZ / 32.8 * DEGREES_TO_RADIANS;
 800b4c4:	f7f5 f840 	bl	8000548 <__aeabi_f2d>
 800b4c8:	a343      	add	r3, pc, #268	; (adr r3, 800b5d8 <IMU_orientation+0x140>)
 800b4ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4ce:	f7f5 f9b9 	bl	8000844 <__aeabi_ddiv>
 800b4d2:	a343      	add	r3, pc, #268	; (adr r3, 800b5e0 <IMU_orientation+0x148>)
 800b4d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4d8:	f7f5 f88a 	bl	80005f0 <__aeabi_dmul>
 800b4dc:	f7f5 fb60 	bl	8000ba0 <__aeabi_d2f>
	accel.x = (float) imuMyData.AX / 4096;
 800b4e0:	f9bd 3004 	ldrsh.w	r3, [sp, #4]
 800b4e4:	ee07 3a90 	vmov	s15, r3
 800b4e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	gyro.z  = (float) imuMyData.GZ / 32.8 * DEGREES_TO_RADIANS;
 800b4ec:	ee09 0a10 	vmov	s18, r0

	// Compute angle from accel
	accel_angle.z   = atan(accel.x / sqrt(pow(accel.y,2) + pow(accel.z,2)));
 800b4f0:	ee67 7aa8 	vmul.f32	s15, s15, s17
 800b4f4:	ee17 0a90 	vmov	r0, s15
 800b4f8:	f7f5 f826 	bl	8000548 <__aeabi_f2d>
	accel.y = (float) imuMyData.AY / 4096;
 800b4fc:	f9bd 3006 	ldrsh.w	r3, [sp, #6]
 800b500:	ee07 3a90 	vmov	s15, r3
 800b504:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	accel_angle.z   = atan(accel.x / sqrt(pow(accel.y,2) + pow(accel.z,2)));
 800b508:	4604      	mov	r4, r0
 800b50a:	ee67 7aa8 	vmul.f32	s15, s15, s17
 800b50e:	460d      	mov	r5, r1
 800b510:	ee17 0a90 	vmov	r0, s15
 800b514:	f7f5 f818 	bl	8000548 <__aeabi_f2d>
	accel.z = (float) imuMyData.AZ / 4096;
 800b518:	f9bd 3008 	ldrsh.w	r3, [sp, #8]
 800b51c:	ee07 3a90 	vmov	s15, r3
 800b520:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	accel_angle.z   = atan(accel.x / sqrt(pow(accel.y,2) + pow(accel.z,2)));
 800b524:	4606      	mov	r6, r0
 800b526:	ee67 7aa8 	vmul.f32	s15, s15, s17
 800b52a:	460f      	mov	r7, r1
 800b52c:	ee17 0a90 	vmov	r0, s15
 800b530:	f7f5 f80a 	bl	8000548 <__aeabi_f2d>
 800b534:	4632      	mov	r2, r6
 800b536:	4680      	mov	r8, r0
 800b538:	4689      	mov	r9, r1
 800b53a:	463b      	mov	r3, r7
 800b53c:	4630      	mov	r0, r6
 800b53e:	4639      	mov	r1, r7
 800b540:	f7f5 f856 	bl	80005f0 <__aeabi_dmul>
 800b544:	4642      	mov	r2, r8
 800b546:	4606      	mov	r6, r0
 800b548:	460f      	mov	r7, r1
 800b54a:	464b      	mov	r3, r9
 800b54c:	4640      	mov	r0, r8
 800b54e:	4649      	mov	r1, r9
 800b550:	f7f5 f84e 	bl	80005f0 <__aeabi_dmul>
 800b554:	4602      	mov	r2, r0
 800b556:	460b      	mov	r3, r1
 800b558:	4630      	mov	r0, r6
 800b55a:	4639      	mov	r1, r7
 800b55c:	f7f4 fe96 	bl	800028c <__adddf3>
 800b560:	ec41 0b10 	vmov	d0, r0, r1
 800b564:	f002 fd70 	bl	800e048 <sqrt>
 800b568:	4620      	mov	r0, r4
 800b56a:	ec53 2b10 	vmov	r2, r3, d0
 800b56e:	4629      	mov	r1, r5
 800b570:	f7f5 f968 	bl	8000844 <__aeabi_ddiv>
 800b574:	ec41 0b10 	vmov	d0, r0, r1
 800b578:	f002 fbb6 	bl	800dce8 <atan>
 800b57c:	ec51 0b10 	vmov	r0, r1, d0
 800b580:	f7f5 fb0e 	bl	8000ba0 <__aeabi_d2f>

	// Compute change in angle from gyro (trapezoidal used)
	if (count == 1)
 800b584:	4a19      	ldr	r2, [pc, #100]	; (800b5ec <IMU_orientation+0x154>)
 800b586:	7813      	ldrb	r3, [r2, #0]
 800b588:	2b01      	cmp	r3, #1
 800b58a:	4b19      	ldr	r3, [pc, #100]	; (800b5f0 <IMU_orientation+0x158>)
	{
		gyro_angle.z = 0;
 800b58c:	bf0c      	ite	eq
 800b58e:	ed9f 0a19 	vldreq	s0, [pc, #100]	; 800b5f4 <IMU_orientation+0x15c>
		count++;
	}
	else
	{
		gyro_angle.z = dt_s/2 * (gyro.z + last_gyro);
 800b592:	ed93 0a00 	vldrne	s0, [r3]
	}

	// Save gyro for next iteration
	last_gyro = gyro.z;
 800b596:	ed83 9a00 	vstr	s18, [r3]
		gyro_angle.z = dt_s/2 * (gyro.z + last_gyro);
 800b59a:	bf1e      	ittt	ne
 800b59c:	eef6 7a00 	vmovne.f32	s15, #96	; 0x3f000000  0.5
 800b5a0:	ee39 0a00 	vaddne.f32	s0, s18, s0
 800b5a4:	ee28 8a27 	vmulne.f32	s16, s16, s15

	// Compute angle using complementary filter
	float imu_angle = accel_angle.z*alpha + (1-alpha) * (gyro_angle.z + last_angle);
 800b5a8:	eddf 7a13 	vldr	s15, [pc, #76]	; 800b5f8 <IMU_orientation+0x160>
		gyro_angle.z = dt_s/2 * (gyro.z + last_gyro);
 800b5ac:	bf18      	it	ne
 800b5ae:	ee20 0a08 	vmulne.f32	s0, s0, s16
	accel_angle.z   = atan(accel.x / sqrt(pow(accel.y,2) + pow(accel.z,2)));
 800b5b2:	ee07 0a10 	vmov	s14, r0
	float imu_angle = accel_angle.z*alpha + (1-alpha) * (gyro_angle.z + last_angle);
 800b5b6:	ee30 0a29 	vadd.f32	s0, s0, s19
		count++;
 800b5ba:	bf08      	it	eq
 800b5bc:	2102      	moveq	r1, #2
	float imu_angle = accel_angle.z*alpha + (1-alpha) * (gyro_angle.z + last_angle);
 800b5be:	ee20 0a27 	vmul.f32	s0, s0, s15

	// Return
	return imu_angle;
}
 800b5c2:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800b5fc <IMU_orientation+0x164>
		count++;
 800b5c6:	bf08      	it	eq
 800b5c8:	7011      	strbeq	r1, [r2, #0]
}
 800b5ca:	eea7 0a27 	vfma.f32	s0, s14, s15
 800b5ce:	b005      	add	sp, #20
 800b5d0:	ecbd 8b04 	vpop	{d8-d9}
 800b5d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b5d8:	66666666 	.word	0x66666666
 800b5dc:	40406666 	.word	0x40406666
 800b5e0:	a0000000 	.word	0xa0000000
 800b5e4:	3f91df45 	.word	0x3f91df45
 800b5e8:	39800000 	.word	0x39800000
 800b5ec:	200000f5 	.word	0x200000f5
 800b5f0:	20000934 	.word	0x20000934
 800b5f4:	00000000 	.word	0x00000000
 800b5f8:	3f7f7cee 	.word	0x3f7f7cee
 800b5fc:	3b03126f 	.word	0x3b03126f

0800b600 <LL_GPIO_SetAFPin_0_7.constprop.1>:
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800b600:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 800b604:	b510      	push	{r4, lr}
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800b606:	6a0b      	ldr	r3, [r1, #32]
 800b608:	fa90 f2a0 	rbit	r2, r0
 800b60c:	fab2 f282 	clz	r2, r2
 800b610:	fa90 f0a0 	rbit	r0, r0
 800b614:	240f      	movs	r4, #15
 800b616:	0092      	lsls	r2, r2, #2
 800b618:	fa04 f202 	lsl.w	r2, r4, r2
 800b61c:	fab0 f080 	clz	r0, r0
 800b620:	ea23 0302 	bic.w	r3, r3, r2
 800b624:	0080      	lsls	r0, r0, #2
 800b626:	2205      	movs	r2, #5
 800b628:	fa02 f000 	lsl.w	r0, r2, r0
 800b62c:	4318      	orrs	r0, r3
 800b62e:	6208      	str	r0, [r1, #32]
 800b630:	bd10      	pop	{r4, pc}

0800b632 <LL_GPIO_SetPinPull.constprop.2>:
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
 800b632:	b510      	push	{r4, lr}
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800b634:	f04f 4490 	mov.w	r4, #1207959552	; 0x48000000
 800b638:	68e2      	ldr	r2, [r4, #12]
 800b63a:	fa90 f3a0 	rbit	r3, r0
 800b63e:	fab3 f383 	clz	r3, r3
 800b642:	2103      	movs	r1, #3
 800b644:	005b      	lsls	r3, r3, #1
 800b646:	fa01 f303 	lsl.w	r3, r1, r3
 800b64a:	ea22 0303 	bic.w	r3, r2, r3
 800b64e:	fa90 f0a0 	rbit	r0, r0
 800b652:	60e3      	str	r3, [r4, #12]
 800b654:	bd10      	pop	{r4, pc}

0800b656 <LL_GPIO_SetPinSpeed.constprop.3>:
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
 800b656:	b510      	push	{r4, lr}
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800b658:	f04f 4490 	mov.w	r4, #1207959552	; 0x48000000
 800b65c:	68a2      	ldr	r2, [r4, #8]
 800b65e:	fa90 f3a0 	rbit	r3, r0
 800b662:	fab3 f383 	clz	r3, r3
 800b666:	fa90 f0a0 	rbit	r0, r0
 800b66a:	2103      	movs	r1, #3
 800b66c:	fab0 f080 	clz	r0, r0
 800b670:	005b      	lsls	r3, r3, #1
 800b672:	fa01 f303 	lsl.w	r3, r1, r3
 800b676:	0040      	lsls	r0, r0, #1
 800b678:	ea22 0303 	bic.w	r3, r2, r3
 800b67c:	fa01 f000 	lsl.w	r0, r1, r0
 800b680:	4318      	orrs	r0, r3
 800b682:	60a0      	str	r0, [r4, #8]
 800b684:	bd10      	pop	{r4, pc}

0800b686 <LL_GPIO_SetPinMode.constprop.4>:
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800b686:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
 800b68a:	b510      	push	{r4, lr}
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800b68c:	680b      	ldr	r3, [r1, #0]
 800b68e:	fa90 f2a0 	rbit	r2, r0
 800b692:	fab2 f282 	clz	r2, r2
 800b696:	fa90 f0a0 	rbit	r0, r0
 800b69a:	2403      	movs	r4, #3
 800b69c:	0052      	lsls	r2, r2, #1
 800b69e:	fa04 f202 	lsl.w	r2, r4, r2
 800b6a2:	fab0 f080 	clz	r0, r0
 800b6a6:	ea23 0302 	bic.w	r3, r3, r2
 800b6aa:	0040      	lsls	r0, r0, #1
 800b6ac:	2202      	movs	r2, #2
 800b6ae:	fa02 f000 	lsl.w	r0, r2, r0
 800b6b2:	4318      	orrs	r0, r3
 800b6b4:	6008      	str	r0, [r1, #0]
 800b6b6:	bd10      	pop	{r4, pc}

0800b6b8 <spi1_init>:
  SET_BIT(RCC->APB2ENR, Periphs);
 800b6b8:	4b39      	ldr	r3, [pc, #228]	; (800b7a0 <spi1_init+0xe8>)
 800b6ba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 */


#include "main.h"

void spi1_init() {
 800b6bc:	b513      	push	{r0, r1, r4, lr}
 800b6be:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b6c2:	661a      	str	r2, [r3, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800b6c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b6c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b6ca:	9301      	str	r3, [sp, #4]
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);

	// Configure SCK Pin connected to PA5, MISO PA6, MOSI PA7
	LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_5, LL_GPIO_MODE_ALTERNATE);
 800b6cc:	2020      	movs	r0, #32
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800b6ce:	f04f 4490 	mov.w	r4, #1207959552	; 0x48000000
  (void)tmpreg;
 800b6d2:	9b01      	ldr	r3, [sp, #4]
 800b6d4:	f7ff ffd7 	bl	800b686 <LL_GPIO_SetPinMode.constprop.4>
	LL_GPIO_SetAFPin_0_7(GPIOA, LL_GPIO_PIN_5, LL_GPIO_AF_5);
 800b6d8:	2020      	movs	r0, #32
 800b6da:	f7ff ff91 	bl	800b600 <LL_GPIO_SetAFPin_0_7.constprop.1>
	LL_GPIO_SetPinSpeed(GPIOA, LL_GPIO_PIN_5, LL_GPIO_SPEED_FREQ_VERY_HIGH);
 800b6de:	2020      	movs	r0, #32
 800b6e0:	f7ff ffb9 	bl	800b656 <LL_GPIO_SetPinSpeed.constprop.3>
 800b6e4:	6863      	ldr	r3, [r4, #4]
 800b6e6:	f023 0320 	bic.w	r3, r3, #32
 800b6ea:	6063      	str	r3, [r4, #4]
	LL_GPIO_SetPinOutputType(GPIOA, LL_GPIO_PIN_5, LL_GPIO_OUTPUT_PUSHPULL);
	LL_GPIO_SetPinPull(GPIOA, LL_GPIO_PIN_5, LL_GPIO_PULL_NO);
 800b6ec:	2020      	movs	r0, #32
 800b6ee:	f7ff ffa0 	bl	800b632 <LL_GPIO_SetPinPull.constprop.2>

	LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_6, LL_GPIO_MODE_ALTERNATE);
 800b6f2:	2040      	movs	r0, #64	; 0x40
 800b6f4:	f7ff ffc7 	bl	800b686 <LL_GPIO_SetPinMode.constprop.4>
	LL_GPIO_SetAFPin_0_7(GPIOA, LL_GPIO_PIN_6, LL_GPIO_AF_5);
 800b6f8:	2040      	movs	r0, #64	; 0x40
 800b6fa:	f7ff ff81 	bl	800b600 <LL_GPIO_SetAFPin_0_7.constprop.1>
	LL_GPIO_SetPinSpeed(GPIOA, LL_GPIO_PIN_6, LL_GPIO_SPEED_FREQ_VERY_HIGH);
 800b6fe:	2040      	movs	r0, #64	; 0x40
 800b700:	f7ff ffa9 	bl	800b656 <LL_GPIO_SetPinSpeed.constprop.3>
 800b704:	6863      	ldr	r3, [r4, #4]
 800b706:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b70a:	6063      	str	r3, [r4, #4]
	LL_GPIO_SetPinOutputType(GPIOA, LL_GPIO_PIN_6, LL_GPIO_OUTPUT_PUSHPULL);
	LL_GPIO_SetPinPull(GPIOA, LL_GPIO_PIN_6, LL_GPIO_PULL_NO);
 800b70c:	2040      	movs	r0, #64	; 0x40
 800b70e:	f7ff ff90 	bl	800b632 <LL_GPIO_SetPinPull.constprop.2>

	LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_7, LL_GPIO_MODE_ALTERNATE);
 800b712:	2080      	movs	r0, #128	; 0x80
 800b714:	f7ff ffb7 	bl	800b686 <LL_GPIO_SetPinMode.constprop.4>
	LL_GPIO_SetAFPin_0_7(GPIOA, LL_GPIO_PIN_7, LL_GPIO_AF_5);
 800b718:	2080      	movs	r0, #128	; 0x80
 800b71a:	f7ff ff71 	bl	800b600 <LL_GPIO_SetAFPin_0_7.constprop.1>
	LL_GPIO_SetPinSpeed(GPIOA, LL_GPIO_PIN_7, LL_GPIO_SPEED_FREQ_VERY_HIGH);
 800b71e:	2080      	movs	r0, #128	; 0x80
 800b720:	f7ff ff99 	bl	800b656 <LL_GPIO_SetPinSpeed.constprop.3>
 800b724:	6863      	ldr	r3, [r4, #4]
 800b726:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b72a:	6063      	str	r3, [r4, #4]
	LL_GPIO_SetPinOutputType(GPIOA, LL_GPIO_PIN_7, LL_GPIO_OUTPUT_PUSHPULL);
	LL_GPIO_SetPinPull(GPIOA, LL_GPIO_PIN_7, LL_GPIO_PULL_NO);
 800b72c:	2080      	movs	r0, #128	; 0x80
 800b72e:	f7ff ff80 	bl	800b632 <LL_GPIO_SetPinPull.constprop.2>
  MODIFY_REG(SPIx->CR1, SPI_CR1_BR, BaudRate);
 800b732:	4b1c      	ldr	r3, [pc, #112]	; (800b7a4 <spi1_init+0xec>)
 800b734:	681a      	ldr	r2, [r3, #0]
 800b736:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 800b73a:	f042 0228 	orr.w	r2, r2, #40	; 0x28
 800b73e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_RXONLY | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE, TransferDirection);
 800b740:	681a      	ldr	r2, [r3, #0]
 800b742:	f422 4244 	bic.w	r2, r2, #50176	; 0xc400
 800b746:	601a      	str	r2, [r3, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPHA, ClockPhase);
 800b748:	681a      	ldr	r2, [r3, #0]
 800b74a:	f042 0201 	orr.w	r2, r2, #1
 800b74e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPOL, ClockPolarity);
 800b750:	681a      	ldr	r2, [r3, #0]
 800b752:	f042 0202 	orr.w	r2, r2, #2
 800b756:	601a      	str	r2, [r3, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_LSBFIRST, BitOrder);
 800b758:	681a      	ldr	r2, [r3, #0]
 800b75a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b75e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_DS, DataWidth);
 800b760:	685a      	ldr	r2, [r3, #4]
 800b762:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 800b766:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800b76a:	605a      	str	r2, [r3, #4]
  MODIFY_REG(SPIx->CR1, SPI_CR1_SSM,  NSS);
 800b76c:	681a      	ldr	r2, [r3, #0]
 800b76e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b772:	601a      	str	r2, [r3, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, ((uint32_t)(NSS >> 16U)));
 800b774:	685a      	ldr	r2, [r3, #4]
 800b776:	f022 0204 	bic.w	r2, r2, #4
 800b77a:	605a      	str	r2, [r3, #4]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 800b77c:	685a      	ldr	r2, [r3, #4]
 800b77e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b782:	605a      	str	r2, [r3, #4]
  MODIFY_REG(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI, Mode);
 800b784:	681a      	ldr	r2, [r3, #0]
 800b786:	f442 7282 	orr.w	r2, r2, #260	; 0x104
 800b78a:	601a      	str	r2, [r3, #0]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 800b78c:	681a      	ldr	r2, [r3, #0]
 800b78e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b792:	601a      	str	r2, [r3, #0]
  SET_BIT(SPIx->CR2, SPI_CR2_NSSP);
 800b794:	685a      	ldr	r2, [r3, #4]
 800b796:	f042 0208 	orr.w	r2, r2, #8
 800b79a:	605a      	str	r2, [r3, #4]
	LL_SPI_SetNSSMode(SPI1, LL_SPI_NSS_SOFT);
	LL_SPI_SetRxFIFOThreshold(SPI1, LL_SPI_RX_FIFO_TH_QUARTER);
	LL_SPI_SetMode(SPI1, LL_SPI_MODE_MASTER);
	LL_SPI_Enable(SPI1);
	LL_SPI_EnableNSSPulseMgt(SPI1);
}
 800b79c:	b002      	add	sp, #8
 800b79e:	bd10      	pop	{r4, pc}
 800b7a0:	40021000 	.word	0x40021000
 800b7a4:	40013000 	.word	0x40013000

0800b7a8 <spi2_init>:
  SET_BIT(RCC->AHB2ENR, Periphs);
 800b7a8:	4b3d      	ldr	r3, [pc, #244]	; (800b8a0 <spi2_init+0xf8>)
 *      Author: brett
 */

#include "main.h"

void spi2_init() {
 800b7aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
		GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
		GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
		GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
		GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
		LL_GPIO_Init(SPI2_SCK_IMU_GPIO_PORT, &GPIO_InitStruct);
 800b7b0:	4e3c      	ldr	r6, [pc, #240]	; (800b8a4 <spi2_init+0xfc>)
 800b7b2:	f042 0204 	orr.w	r2, r2, #4
 800b7b6:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800b7b8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
void spi2_init() {
 800b7ba:	b094      	sub	sp, #80	; 0x50
 800b7bc:	f002 0204 	and.w	r2, r2, #4
 800b7c0:	9203      	str	r2, [sp, #12]
  (void)tmpreg;
 800b7c2:	9a03      	ldr	r2, [sp, #12]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800b7c4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b7c6:	f042 0202 	orr.w	r2, r2, #2
 800b7ca:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800b7cc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b7ce:	f002 0202 	and.w	r2, r2, #2
 800b7d2:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 800b7d4:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800b7d6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800b7d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b7dc:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800b7de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b7e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b7e4:	9301      	str	r3, [sp, #4]
		GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800b7e6:	2400      	movs	r4, #0
		GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800b7e8:	2502      	movs	r5, #2
		GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800b7ea:	f04f 0803 	mov.w	r8, #3
		GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800b7ee:	2705      	movs	r7, #5
  (void)tmpreg;
 800b7f0:	9b01      	ldr	r3, [sp, #4]
		GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800b7f2:	9407      	str	r4, [sp, #28]
		GPIO_InitStruct.Pin = SPI2_SCK_IMU_PIN;
 800b7f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
		LL_GPIO_Init(SPI2_SCK_IMU_GPIO_PORT, &GPIO_InitStruct);
 800b7f8:	a904      	add	r1, sp, #16
 800b7fa:	4630      	mov	r0, r6
		GPIO_InitStruct.Pin = SPI2_SCK_IMU_PIN;
 800b7fc:	9304      	str	r3, [sp, #16]
		GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800b7fe:	9408      	str	r4, [sp, #32]
		GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800b800:	9505      	str	r5, [sp, #20]
		GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800b802:	f8cd 8018 	str.w	r8, [sp, #24]
		GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800b806:	9709      	str	r7, [sp, #36]	; 0x24
		LL_GPIO_Init(SPI2_SCK_IMU_GPIO_PORT, &GPIO_InitStruct);
 800b808:	f7fc f860 	bl	80078cc <LL_GPIO_Init>

		GPIO_InitStruct.Pin = SPI2_MISO_IMU_PIN;
 800b80c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
		GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
		GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
		GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
		GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
		LL_GPIO_Init(SPI2_MISO_IMU_GPIO_PORT, &GPIO_InitStruct);
 800b810:	a904      	add	r1, sp, #16
 800b812:	4630      	mov	r0, r6
		GPIO_InitStruct.Pin = SPI2_MISO_IMU_PIN;
 800b814:	9304      	str	r3, [sp, #16]
		GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800b816:	9407      	str	r4, [sp, #28]
		GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800b818:	9408      	str	r4, [sp, #32]
		GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800b81a:	9505      	str	r5, [sp, #20]
		GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800b81c:	f8cd 8018 	str.w	r8, [sp, #24]
		GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800b820:	9709      	str	r7, [sp, #36]	; 0x24
		LL_GPIO_Init(SPI2_MISO_IMU_GPIO_PORT, &GPIO_InitStruct);
 800b822:	f7fc f853 	bl	80078cc <LL_GPIO_Init>

		GPIO_InitStruct.Pin = SPI2_MOSI_IMU_PIN;
 800b826:	f44f 4300 	mov.w	r3, #32768	; 0x8000
		GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
		GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
		GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
		GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
		LL_GPIO_Init(SPI2_MOSI_IMU_GPIO_PORT, &GPIO_InitStruct);
 800b82a:	a904      	add	r1, sp, #16
 800b82c:	4630      	mov	r0, r6
		GPIO_InitStruct.Pin = SPI2_MOSI_IMU_PIN;
 800b82e:	9304      	str	r3, [sp, #16]
		GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800b830:	9407      	str	r4, [sp, #28]
		GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800b832:	9408      	str	r4, [sp, #32]
		GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800b834:	9505      	str	r5, [sp, #20]
		GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800b836:	f8cd 8018 	str.w	r8, [sp, #24]
		GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800b83a:	9709      	str	r7, [sp, #36]	; 0x24
		LL_GPIO_Init(SPI2_MOSI_IMU_GPIO_PORT, &GPIO_InitStruct);
 800b83c:	f7fc f846 	bl	80078cc <LL_GPIO_Init>

		SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
		SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800b840:	f44f 7382 	mov.w	r3, #260	; 0x104
 800b844:	930b      	str	r3, [sp, #44]	; 0x2c
		SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 800b846:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800b84a:	930c      	str	r3, [sp, #48]	; 0x30
		/*Mode 3 (Mode 1,1) */
		SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH; /*Clock 1 when idle and 0 when active */
		SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE; //Second clock transition is the first data capture edge
 800b84c:	2301      	movs	r3, #1
		SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800b84e:	940a      	str	r4, [sp, #40]	; 0x28
		SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE; //Second clock transition is the first data capture edge
 800b850:	930e      	str	r3, [sp, #56]	; 0x38
		SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;

		SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
		SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800b852:	9411      	str	r4, [sp, #68]	; 0x44
		SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800b854:	9412      	str	r4, [sp, #72]	; 0x48
		SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800b856:	f44f 7300 	mov.w	r3, #512	; 0x200
		SPI_InitStruct.CRCPoly = 7; //?
		LL_SPI_Init(SPI2, &SPI_InitStruct);
 800b85a:	4c13      	ldr	r4, [pc, #76]	; (800b8a8 <spi2_init+0x100>)
		SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800b85c:	930f      	str	r3, [sp, #60]	; 0x3c
		SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 800b85e:	2308      	movs	r3, #8
 800b860:	9310      	str	r3, [sp, #64]	; 0x40
		LL_SPI_Init(SPI2, &SPI_InitStruct);
 800b862:	a90a      	add	r1, sp, #40	; 0x28
		SPI_InitStruct.CRCPoly = 7; //?
 800b864:	2307      	movs	r3, #7
		LL_SPI_Init(SPI2, &SPI_InitStruct);
 800b866:	4620      	mov	r0, r4
		SPI_InitStruct.CRCPoly = 7; //?
 800b868:	9313      	str	r3, [sp, #76]	; 0x4c
		SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH; /*Clock 1 when idle and 0 when active */
 800b86a:	950d      	str	r5, [sp, #52]	; 0x34
		LL_SPI_Init(SPI2, &SPI_InitStruct);
 800b86c:	f7fc fafc 	bl	8007e68 <LL_SPI_Init>
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 800b870:	6863      	ldr	r3, [r4, #4]
 800b872:	f023 0308 	bic.w	r3, r3, #8
 800b876:	6063      	str	r3, [r4, #4]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 800b878:	6863      	ldr	r3, [r4, #4]
 800b87a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b87e:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
 800b880:	6863      	ldr	r3, [r4, #4]
 800b882:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b886:	6063      	str	r3, [r4, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 800b888:	6823      	ldr	r3, [r4, #0]
 800b88a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b88e:	6023      	str	r3, [r4, #0]

		LL_SPI_SetRxFIFOThreshold(SPI2, LL_SPI_RX_FIFO_TH_QUARTER);
		LL_SPI_DisableIT_RXNE(SPI2);
		LL_SPI_Enable(SPI2);

		delay_us(10000);
 800b890:	f242 7010 	movw	r0, #10000	; 0x2710
 800b894:	f000 f8f4 	bl	800ba80 <delay_us>
}
 800b898:	b014      	add	sp, #80	; 0x50
 800b89a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b89e:	bf00      	nop
 800b8a0:	40021000 	.word	0x40021000
 800b8a4:	48000400 	.word	0x48000400
 800b8a8:	40003800 	.word	0x40003800

0800b8ac <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b8ac:	4b21      	ldr	r3, [pc, #132]	; (800b934 <HAL_MspInit+0x88>)
{
 800b8ae:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b8b0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800b8b2:	f042 0201 	orr.w	r2, r2, #1
 800b8b6:	661a      	str	r2, [r3, #96]	; 0x60
 800b8b8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800b8ba:	f002 0201 	and.w	r2, r2, #1
 800b8be:	9200      	str	r2, [sp, #0]
 800b8c0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800b8c2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800b8c4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800b8c8:	659a      	str	r2, [r3, #88]	; 0x58
 800b8ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b8cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b8d0:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800b8d2:	2003      	movs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 800b8d4:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800b8d6:	f7f9 faab 	bl	8004e30 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800b8da:	2200      	movs	r2, #0
 800b8dc:	4611      	mov	r1, r2
 800b8de:	f06f 000b 	mvn.w	r0, #11
 800b8e2:	f7f9 fab7 	bl	8004e54 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800b8e6:	2200      	movs	r2, #0
 800b8e8:	4611      	mov	r1, r2
 800b8ea:	f06f 000a 	mvn.w	r0, #10
 800b8ee:	f7f9 fab1 	bl	8004e54 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	4611      	mov	r1, r2
 800b8f6:	f06f 0009 	mvn.w	r0, #9
 800b8fa:	f7f9 faab 	bl	8004e54 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800b8fe:	2200      	movs	r2, #0
 800b900:	4611      	mov	r1, r2
 800b902:	f06f 0004 	mvn.w	r0, #4
 800b906:	f7f9 faa5 	bl	8004e54 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800b90a:	2200      	movs	r2, #0
 800b90c:	4611      	mov	r1, r2
 800b90e:	f06f 0003 	mvn.w	r0, #3
 800b912:	f7f9 fa9f 	bl	8004e54 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800b916:	2200      	movs	r2, #0
 800b918:	4611      	mov	r1, r2
 800b91a:	f06f 0001 	mvn.w	r0, #1
 800b91e:	f7f9 fa99 	bl	8004e54 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800b922:	2200      	movs	r2, #0
 800b924:	4611      	mov	r1, r2
 800b926:	f04f 30ff 	mov.w	r0, #4294967295
 800b92a:	f7f9 fa93 	bl	8004e54 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800b92e:	b003      	add	sp, #12
 800b930:	f85d fb04 	ldr.w	pc, [sp], #4
 800b934:	40021000 	.word	0x40021000

0800b938 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800b938:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hsd->Instance==SDMMC1)
 800b93a:	6802      	ldr	r2, [r0, #0]
 800b93c:	4b15      	ldr	r3, [pc, #84]	; (800b994 <HAL_SD_MspInit+0x5c>)
 800b93e:	429a      	cmp	r2, r3
{
 800b940:	b087      	sub	sp, #28
  if(hsd->Instance==SDMMC1)
 800b942:	d124      	bne.n	800b98e <HAL_SD_MspInit+0x56>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800b944:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b948:	2702      	movs	r7, #2
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800b94a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b94c:	4812      	ldr	r0, [pc, #72]	; (800b998 <HAL_SD_MspInit+0x60>)
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800b94e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b952:	661a      	str	r2, [r3, #96]	; 0x60
 800b954:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b956:	9702      	str	r7, [sp, #8]
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800b958:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b95c:	9300      	str	r3, [sp, #0]
 800b95e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b960:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800b962:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b966:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800b968:	240c      	movs	r4, #12
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b96a:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800b96c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b96e:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b970:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800b972:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b974:	f7f9 fc26 	bl	80051c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800b978:	2304      	movs	r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800b97a:	eb0d 0103 	add.w	r1, sp, r3
 800b97e:	4807      	ldr	r0, [pc, #28]	; (800b99c <HAL_SD_MspInit+0x64>)
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800b980:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b982:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b984:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b986:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800b988:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800b98a:	f7f9 fc1b 	bl	80051c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 800b98e:	b007      	add	sp, #28
 800b990:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b992:	bf00      	nop
 800b994:	40012800 	.word	0x40012800
 800b998:	48000800 	.word	0x48000800
 800b99c:	48000c00 	.word	0x48000c00

0800b9a0 <NMI_Handler>:
 800b9a0:	4770      	bx	lr

0800b9a2 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800b9a2:	e7fe      	b.n	800b9a2 <HardFault_Handler>

0800b9a4 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 800b9a4:	e7fe      	b.n	800b9a4 <MemManage_Handler>

0800b9a6 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800b9a6:	e7fe      	b.n	800b9a6 <BusFault_Handler>

0800b9a8 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 800b9a8:	e7fe      	b.n	800b9a8 <UsageFault_Handler>

0800b9aa <SVC_Handler>:
 800b9aa:	4770      	bx	lr

0800b9ac <DebugMon_Handler>:
 800b9ac:	4770      	bx	lr

0800b9ae <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800b9ae:	4770      	bx	lr

0800b9b0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800b9b0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800b9b2:	f7f9 fa13 	bl	8004ddc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800b9b6:	f7f9 faa4 	bl	8004f02 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  systick_app_timer_tickAndProcess();
  /* USER CODE END SysTick_IRQn 1 */
}
 800b9ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  systick_app_timer_tickAndProcess();
 800b9be:	f7f6 bf4f 	b.w	8002860 <systick_app_timer_tickAndProcess>
	...

0800b9c4 <OTG_FS_IRQHandler>:
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  // ES HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
	HAL_PCD_IRQHandler(&hpcd);
 800b9c4:	4801      	ldr	r0, [pc, #4]	; (800b9cc <OTG_FS_IRQHandler+0x8>)
 800b9c6:	f7f9 bd9d 	b.w	8005504 <HAL_PCD_IRQHandler>
 800b9ca:	bf00      	nop
 800b9cc:	2000b728 	.word	0x2000b728

0800b9d0 <DMA2_Channel4_IRQHandler>:
  * @param  None
  * @retval None
  */
void DMA2_Channel4_IRQHandler(void)
{
  if((uSdHandle.SdOperation == SD_READ_MULTIPLE_BLOCK) || (uSdHandle.SdOperation == SD_READ_SINGLE_BLOCK))
 800b9d0:	4b04      	ldr	r3, [pc, #16]	; (800b9e4 <DMA2_Channel4_IRQHandler+0x14>)
 800b9d2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b9d4:	2a01      	cmp	r2, #1
 800b9d6:	d001      	beq.n	800b9dc <DMA2_Channel4_IRQHandler+0xc>
 800b9d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b9da:	b90b      	cbnz	r3, 800b9e0 <DMA2_Channel4_IRQHandler+0x10>
  {
    BSP_SD_DMA_Rx_IRQHandler();
 800b9dc:	f7fd b996 	b.w	8008d0c <BSP_SD_DMA_Rx_IRQHandler>
  }
  else
  {
    BSP_SD_DMA_Tx_IRQHandler();
 800b9e0:	f7fd b98e 	b.w	8008d00 <BSP_SD_DMA_Tx_IRQHandler>
 800b9e4:	2000adac 	.word	0x2000adac

0800b9e8 <SDMMC1_IRQHandler>:
  * @param  None
  * @retval None
  */
void SDMMC1_IRQHandler(void)
{
  BSP_SD_IRQHandler();
 800b9e8:	f7fd b984 	b.w	8008cf4 <BSP_SD_IRQHandler>

0800b9ec <_sbrk>:
{
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 800b9ec:	4b04      	ldr	r3, [pc, #16]	; (800ba00 <_sbrk+0x14>)
 800b9ee:	6819      	ldr	r1, [r3, #0]
{
 800b9f0:	4602      	mov	r2, r0
	if (heap_end == 0) {
 800b9f2:	b909      	cbnz	r1, 800b9f8 <_sbrk+0xc>
		heap_end = & end;
 800b9f4:	4903      	ldr	r1, [pc, #12]	; (800ba04 <_sbrk+0x18>)
 800b9f6:	6019      	str	r1, [r3, #0]
	}

	prev_heap_end = heap_end;
 800b9f8:	6818      	ldr	r0, [r3, #0]
	heap_end += incr;
 800b9fa:	4402      	add	r2, r0
 800b9fc:	601a      	str	r2, [r3, #0]

	return (void *) prev_heap_end;
}
 800b9fe:	4770      	bx	lr
 800ba00:	20000938 	.word	0x20000938
 800ba04:	2000d504 	.word	0x2000d504

0800ba08 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800ba08:	490f      	ldr	r1, [pc, #60]	; (800ba48 <SystemInit+0x40>)
 800ba0a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800ba0e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ba12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800ba16:	4b0d      	ldr	r3, [pc, #52]	; (800ba4c <SystemInit+0x44>)
 800ba18:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800ba1a:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 800ba1c:	f042 0201 	orr.w	r2, r2, #1
 800ba20:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800ba22:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 800ba24:	681a      	ldr	r2, [r3, #0]
 800ba26:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 800ba2a:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 800ba2e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000;
 800ba30:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ba34:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800ba36:	681a      	ldr	r2, [r3, #0]
 800ba38:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800ba3c:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800ba3e:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800ba40:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800ba44:	608b      	str	r3, [r1, #8]
 800ba46:	4770      	bx	lr
 800ba48:	e000ed00 	.word	0xe000ed00
 800ba4c:	40021000 	.word	0x40021000

0800ba50 <LL_APB1_GRP1_EnableClock>:
  SET_BIT(RCC->APB1ENR1, Periphs);
 800ba50:	4b05      	ldr	r3, [pc, #20]	; (800ba68 <LL_APB1_GRP1_EnableClock+0x18>)
 800ba52:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800ba54:	4302      	orrs	r2, r0
 800ba56:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800ba58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
{
 800ba5a:	b082      	sub	sp, #8
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800ba5c:	4018      	ands	r0, r3
 800ba5e:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 800ba60:	9b01      	ldr	r3, [sp, #4]
}
 800ba62:	b002      	add	sp, #8
 800ba64:	4770      	bx	lr
 800ba66:	bf00      	nop
 800ba68:	40021000 	.word	0x40021000

0800ba6c <LL_RCC_SetUSBClockSource.constprop.3>:
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, USBxSource);
 800ba6c:	4a03      	ldr	r2, [pc, #12]	; (800ba7c <LL_RCC_SetUSBClockSource.constprop.3+0x10>)
 800ba6e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800ba72:	f043 6340 	orr.w	r3, r3, #201326592	; 0xc000000
 800ba76:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 800ba7a:	4770      	bx	lr
 800ba7c:	40021000 	.word	0x40021000

0800ba80 <delay_us>:
extern uint8_t USB_Mode;
extern uint8_t Enter_Into_DFU,MSC_continue,VCP_continue;

void delay_us(uint32_t us){
    uint32_t i,k;
    for(k=0;k<us;k++)
 800ba80:	2300      	movs	r3, #0
 800ba82:	4283      	cmp	r3, r0
 800ba84:	d100      	bne.n	800ba88 <delay_us+0x8>
    {
    	for(i=0;i<11;i++)
         __NOP();  // Timed at 48 MHz clock
    }
}
 800ba86:	4770      	bx	lr
 800ba88:	220b      	movs	r2, #11
  __ASM volatile ("nop");
 800ba8a:	bf00      	nop
    	for(i=0;i<11;i++)
 800ba8c:	3a01      	subs	r2, #1
 800ba8e:	d1fc      	bne.n	800ba8a <delay_us+0xa>
    for(k=0;k<us;k++)
 800ba90:	3301      	adds	r3, #1
 800ba92:	e7f6      	b.n	800ba82 <delay_us+0x2>

0800ba94 <Start_LPTIMCounter2>:
  SET_BIT(LPTIMx->CR, LPTIM_CR_ENABLE);
 800ba94:	4a08      	ldr	r2, [pc, #32]	; (800bab8 <Start_LPTIMCounter2+0x24>)
 800ba96:	6913      	ldr	r3, [r2, #16]
 800ba98:	f043 0301 	orr.w	r3, r3, #1
 800ba9c:	6113      	str	r3, [r2, #16]
  MODIFY_REG(LPTIMx->ARR, LPTIM_ARR_ARR, AutoReload);
 800ba9e:	6993      	ldr	r3, [r2, #24]
 800baa0:	0c1b      	lsrs	r3, r3, #16
 800baa2:	041b      	lsls	r3, r3, #16
 800baa4:	4318      	orrs	r0, r3
 800baa6:	6190      	str	r0, [r2, #24]
  MODIFY_REG(LPTIMx->CR, LPTIM_CR_CNTSTRT | LPTIM_CR_SNGSTRT, OperatingMode);
 800baa8:	6913      	ldr	r3, [r2, #16]
 800baaa:	f023 0306 	bic.w	r3, r3, #6
 800baae:	f043 0304 	orr.w	r3, r3, #4
 800bab2:	6113      	str	r3, [r2, #16]
 800bab4:	4770      	bx	lr
 800bab6:	bf00      	nop
 800bab8:	40009400 	.word	0x40009400

0800babc <LSE_ON>:
	/* Following 2lines are necessary before LSE
	RCC->APB1ENR1 |= RCC_APB1ENR1_PWREN; // PWR clock is necessary for LSE
	PWR->CR1 |= PWR_CR1_DBP;  // Enable Backup access
	*/

	RCC->BDCR |= RCC_BDCR_LSEON;  // LSE ON
 800babc:	4b05      	ldr	r3, [pc, #20]	; (800bad4 <LSE_ON+0x18>)
 800babe:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800bac2:	f042 0201 	orr.w	r2, r2, #1
 800bac6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	while(((RCC->BDCR) & RCC_BDCR_LSERDY) != (RCC_BDCR_LSERDY)); // wait for LSE to get ready
 800baca:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800bace:	0792      	lsls	r2, r2, #30
 800bad0:	d5fb      	bpl.n	800baca <LSE_ON+0xe>

}
 800bad2:	4770      	bx	lr
 800bad4:	40021000 	.word	0x40021000

0800bad8 <EnterStop>:
	{
	}
}

void EnterStop(void) // Enter Stop Mode
{
 800bad8:	b508      	push	{r3, lr}
	HAL_SuspendTick();  // Before entering STOP mode, SYS_tick needs to disable
 800bada:	f7f9 f999 	bl	8004e10 <HAL_SuspendTick>
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, LowPowerMode);
 800bade:	4a07      	ldr	r2, [pc, #28]	; (800bafc <EnterStop+0x24>)
 800bae0:	6813      	ldr	r3, [r2, #0]
 800bae2:	f023 0307 	bic.w	r3, r3, #7
 800bae6:	f043 0301 	orr.w	r3, r3, #1
 800baea:	6013      	str	r3, [r2, #0]
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableDeepSleep(void)
{
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800baec:	4a04      	ldr	r2, [pc, #16]	; (800bb00 <EnterStop+0x28>)
 800baee:	6913      	ldr	r3, [r2, #16]
 800baf0:	f043 0304 	orr.w	r3, r3, #4
 800baf4:	6113      	str	r3, [r2, #16]
  __ASM volatile ("wfi");
 800baf6:	bf30      	wfi
 800baf8:	bd08      	pop	{r3, pc}
 800bafa:	bf00      	nop
 800bafc:	40007000 	.word	0x40007000
 800bb00:	e000ed00 	.word	0xe000ed00

0800bb04 <SystemClock_Config_MSI_80MHz>:
*            PLL_R                          = 4
*            Flash Latency(WS)              = 4
*/

void SystemClock_Config_MSI_80MHz(void)
{
 800bb04:	b510      	push	{r4, lr}
	  RCC_OscInitTypeDef RCC_OscInitStruct;
	  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);   	// Enable Power Clock necessary for LSE, RTC, LPTIM
 800bb06:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
{
 800bb0a:	b092      	sub	sp, #72	; 0x48
	  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);   	// Enable Power Clock necessary for LSE, RTC, LPTIM
 800bb0c:	f7ff ffa0 	bl	800ba50 <LL_APB1_GRP1_EnableClock>
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bb10:	4b31      	ldr	r3, [pc, #196]	; (800bbd8 <SystemClock_Config_MSI_80MHz+0xd4>)
 800bb12:	681a      	ldr	r2, [r3, #0]
 800bb14:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bb18:	601a      	str	r2, [r3, #0]
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800bb1a:	685a      	ldr	r2, [r3, #4]
 800bb1c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800bb20:	605a      	str	r2, [r3, #4]
  return (READ_BIT(PWR->CR2, PWR_CR2_USV) == (PWR_CR2_USV));
 800bb22:	685a      	ldr	r2, [r3, #4]
	  LL_PWR_EnableBkUpAccess();                              // Enable Backup access (needed for LSE clock)
	  LL_PWR_EnableVddUSB();                                  // Enable VDDUSB supply for USB
	  while(!LL_PWR_IsEnabledVddUSB());                       // Wait for VDDUSB supply to activate
 800bb24:	0552      	lsls	r2, r2, #21
 800bb26:	d5fc      	bpl.n	800bb22 <SystemClock_Config_MSI_80MHz+0x1e>

	  /* Enable MSI Oscillator and activate PLL with MSI as source */
	  RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_MSI;
 800bb28:	2310      	movs	r3, #16
 800bb2a:	9301      	str	r3, [sp, #4]
	  RCC_OscInitStruct.MSIState            = RCC_MSI_ON;
 800bb2c:	2301      	movs	r3, #1
 800bb2e:	9307      	str	r3, [sp, #28]
	//  RCC_OscInitStruct.HSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
	  RCC_OscInitStruct.MSIClockRange       = RCC_MSIRANGE_11;
	  RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
	  RCC_OscInitStruct.PLL.PLLSource       = RCC_PLLSOURCE_MSI;
 800bb30:	930c      	str	r3, [sp, #48]	; 0x30
	  RCC_OscInitStruct.PLL.PLLM            = 6;
 800bb32:	2306      	movs	r3, #6
 800bb34:	930d      	str	r3, [sp, #52]	; 0x34
	  RCC_OscInitStruct.PLL.PLLN            = 40;
 800bb36:	2328      	movs	r3, #40	; 0x28
 800bb38:	930e      	str	r3, [sp, #56]	; 0x38
	  RCC_OscInitStruct.PLL.PLLP            = 7;
 800bb3a:	2307      	movs	r3, #7
	  RCC_OscInitStruct.PLL.PLLQ            = 4;
	  RCC_OscInitStruct.PLL.PLLR            = 4;

	  HAL_RCC_OscConfig(&RCC_OscInitStruct);

	  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 800bb3c:	4c27      	ldr	r4, [pc, #156]	; (800bbdc <SystemClock_Config_MSI_80MHz+0xd8>)
	  RCC_OscInitStruct.PLL.PLLP            = 7;
 800bb3e:	930f      	str	r3, [sp, #60]	; 0x3c
	  RCC_OscInitStruct.MSIClockRange       = RCC_MSIRANGE_11;
 800bb40:	22b0      	movs	r2, #176	; 0xb0
	  RCC_OscInitStruct.PLL.PLLQ            = 4;
 800bb42:	2304      	movs	r3, #4
	  RCC_OscInitStruct.MSIClockRange       = RCC_MSIRANGE_11;
 800bb44:	9209      	str	r2, [sp, #36]	; 0x24
	  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800bb46:	eb0d 0003 	add.w	r0, sp, r3
	  RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
 800bb4a:	2202      	movs	r2, #2
 800bb4c:	920b      	str	r2, [sp, #44]	; 0x2c
	  RCC_OscInitStruct.PLL.PLLQ            = 4;
 800bb4e:	9310      	str	r3, [sp, #64]	; 0x40
	  RCC_OscInitStruct.PLL.PLLR            = 4;
 800bb50:	9311      	str	r3, [sp, #68]	; 0x44
	  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800bb52:	f7fa fa2b 	bl	8005fac <HAL_RCC_OscConfig>
	  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 800bb56:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800bb5a:	f023 0320 	bic.w	r3, r3, #32
 800bb5e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
	  CLEAR_BIT(RCC->CIER, (RCC_IT_LSECSS));
 800bb62:	69a3      	ldr	r3, [r4, #24]
 800bb64:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800bb68:	61a3      	str	r3, [r4, #24]

	  LSE_ON();                                                     //Start LSE for RTC and LPTIM timer
 800bb6a:	f7ff ffa7 	bl	800babc <LSE_ON>
	  HAL_RCCEx_EnableMSIPLLMode();
 800bb6e:	f7fa fc91 	bl	8006494 <HAL_RCCEx_EnableMSIPLLMode>


	  LL_RCC_SetSDMMCClockSource(LL_RCC_SDMMC1_CLKSOURCE_MSI);
 800bb72:	f7ff ff7b 	bl	800ba6c <LL_RCC_SetUSBClockSource.constprop.3>
	  LL_RCC_SetUSBClockSource(LL_RCC_USB_CLKSOURCE_MSI);
 800bb76:	f7ff ff79 	bl	800ba6c <LL_RCC_SetUSBClockSource.constprop.3>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800bb7a:	68a3      	ldr	r3, [r4, #8]
 800bb7c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800bb80:	60a3      	str	r3, [r4, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800bb82:	68a3      	ldr	r3, [r4, #8]
 800bb84:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800bb88:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800bb8c:	60a3      	str	r3, [r4, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800bb8e:	68a3      	ldr	r3, [r4, #8]
 800bb90:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800bb94:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800bb98:	60a3      	str	r3, [r4, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800bb9a:	68a3      	ldr	r3, [r4, #8]
 800bb9c:	f023 0303 	bic.w	r3, r3, #3
 800bba0:	60a3      	str	r3, [r4, #8]
  *         @arg @ref LL_FLASH_LATENCY_4
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 800bba2:	4b0f      	ldr	r3, [pc, #60]	; (800bbe0 <SystemClock_Config_MSI_80MHz+0xdc>)
 800bba4:	681a      	ldr	r2, [r3, #0]
 800bba6:	f022 0207 	bic.w	r2, r2, #7
 800bbaa:	f042 0204 	orr.w	r2, r2, #4
 800bbae:	601a      	str	r2, [r3, #0]
  *         @arg @ref LL_FLASH_LATENCY_3
  *         @arg @ref LL_FLASH_LATENCY_4
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 800bbb0:	681a      	ldr	r2, [r3, #0]
 800bbb2:	f002 0207 	and.w	r2, r2, #7
	  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2); //1
	  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
	  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_MSI);

	  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
	  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_4);
 800bbb6:	2a04      	cmp	r2, #4
 800bbb8:	d1fa      	bne.n	800bbb0 <SystemClock_Config_MSI_80MHz+0xac>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 800bbba:	68a3      	ldr	r3, [r4, #8]
 800bbbc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800bbc0:	60a3      	str	r3, [r4, #8]

	  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_MSI);  // MSI clock is set as default clock after wake up from Stop
	  __HAL_RCC_USB_OTG_FS_CLK_ENABLE();               // Disable USB clock to save power
 800bbc2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800bbc4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800bbc8:	64e3      	str	r3, [r4, #76]	; 0x4c
 800bbca:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800bbcc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bbd0:	9300      	str	r3, [sp, #0]
 800bbd2:	9b00      	ldr	r3, [sp, #0]

		}
 800bbd4:	b012      	add	sp, #72	; 0x48
 800bbd6:	bd10      	pop	{r4, pc}
 800bbd8:	40007000 	.word	0x40007000
 800bbdc:	40021000 	.word	0x40021000
 800bbe0:	40022000 	.word	0x40022000

0800bbe4 <Configure_LPTIM2_Int>:
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800bbe4:	4b0f      	ldr	r3, [pc, #60]	; (800bc24 <Configure_LPTIM2_Int+0x40>)
 800bbe6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800bbea:	f442 1240 	orr.w	r2, r2, #3145728	; 0x300000
 800bbee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  SET_BIT(RCC->APB1ENR2, Periphs);
 800bbf2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800bbf4:	f042 0220 	orr.w	r2, r2, #32
 800bbf8:	65da      	str	r2, [r3, #92]	; 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 800bbfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c

		}

//Configure LPTIM2 to generate the XX Hz interrupt
void Configure_LPTIM2_Int(void)
{
 800bbfc:	b082      	sub	sp, #8
 800bbfe:	f003 0320 	and.w	r3, r3, #32
 800bc02:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 800bc04:	9b01      	ldr	r3, [sp, #4]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800bc06:	4b08      	ldr	r3, [pc, #32]	; (800bc28 <Configure_LPTIM2_Int+0x44>)
 800bc08:	2204      	movs	r2, #4
 800bc0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  CLEAR_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE);
 800bc0e:	4b07      	ldr	r3, [pc, #28]	; (800bc2c <Configure_LPTIM2_Int+0x48>)
 800bc10:	689a      	ldr	r2, [r3, #8]
 800bc12:	f022 0202 	bic.w	r2, r2, #2
 800bc16:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(LPTIMx->CR, LPTIM_CR_ENABLE);
 800bc18:	691a      	ldr	r2, [r3, #16]
 800bc1a:	f022 0201 	bic.w	r2, r2, #1
 800bc1e:	611a      	str	r2, [r3, #16]
	LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_LPTIM2);     // Enable LPTIM2 Clock
	NVIC_DisableIRQ(LPTIM2_IRQn);
	LL_LPTIM_DisableIT_ARRM(LPTIM2);                           // Enable auto reload match interrupt (ARRMIE).
	LL_LPTIM_Disable(LPTIM2);                                // LPTIM2 disable if needed

}
 800bc20:	b002      	add	sp, #8
 800bc22:	4770      	bx	lr
 800bc24:	40021000 	.word	0x40021000
 800bc28:	e000e100 	.word	0xe000e100
 800bc2c:	40009400 	.word	0x40009400

0800bc30 <HAL_PCD_MspInit>:
  * @brief  Initializes the PCD MSP.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd)
{
 800bc30:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Configure USB FS GPIOs */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800bc32:	4c1d      	ldr	r4, [pc, #116]	; (800bca8 <HAL_PCD_MspInit+0x78>)
 800bc34:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800bc36:	f043 0301 	orr.w	r3, r3, #1
 800bc3a:	64e3      	str	r3, [r4, #76]	; 0x4c
 800bc3c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
{
 800bc3e:	b088      	sub	sp, #32
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800bc40:	f003 0301 	and.w	r3, r3, #1
 800bc44:	9301      	str	r3, [sp, #4]
 800bc46:	9b01      	ldr	r3, [sp, #4]
  
  /* Configure DM DP Pins */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
 800bc48:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800bc4c:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bc4e:	2302      	movs	r3, #2
 800bc50:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc52:	2500      	movs	r5, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bc54:	2303      	movs	r3, #3
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bc56:	260a      	movs	r6, #10
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 800bc58:	a903      	add	r1, sp, #12
 800bc5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bc5e:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc60:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bc62:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 800bc64:	f7f9 faae 	bl	80051c4 <HAL_GPIO_Init>
  
  /* Configure VBUS Pin */

  
  /* Configure ID pin */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800bc68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bc6c:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800bc6e:	2312      	movs	r3, #18
 800bc70:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bc72:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800bc74:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bc76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800bc7a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bc7c:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bc7e:	f7f9 faa1 	bl	80051c4 <HAL_GPIO_Init>
  
  /* Enable USB FS Clock */
  __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bc82:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800bc84:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800bc88:	64e3      	str	r3, [r4, #76]	; 0x4c
 800bc8a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800bc8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bc90:	9302      	str	r3, [sp, #8]
  
  /* Set USB FS Interrupt priority */
  HAL_NVIC_SetPriority(OTG_FS_IRQn, 7, 0);
 800bc92:	462a      	mov	r2, r5
 800bc94:	2107      	movs	r1, #7
 800bc96:	2043      	movs	r0, #67	; 0x43
  __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bc98:	9b02      	ldr	r3, [sp, #8]
  HAL_NVIC_SetPriority(OTG_FS_IRQn, 7, 0);
 800bc9a:	f7f9 f8db 	bl	8004e54 <HAL_NVIC_SetPriority>
  
  /* Enable USB FS Interrupt */
  HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bc9e:	2043      	movs	r0, #67	; 0x43
 800bca0:	f7f9 f90c 	bl	8004ebc <HAL_NVIC_EnableIRQ>
    
}
 800bca4:	b008      	add	sp, #32
 800bca6:	bd70      	pop	{r4, r5, r6, pc}
 800bca8:	40021000 	.word	0x40021000

0800bcac <HAL_PCD_MspDeInit>:
  * @retval None
  */
void HAL_PCD_MspDeInit(PCD_HandleTypeDef *hpcd)
{  
  /* Disable USB FS Clock */
  __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 800bcac:	4b04      	ldr	r3, [pc, #16]	; (800bcc0 <HAL_PCD_MspDeInit+0x14>)
 800bcae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bcb0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800bcb4:	64da      	str	r2, [r3, #76]	; 0x4c
  __HAL_RCC_SYSCFG_CLK_DISABLE(); 
 800bcb6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800bcb8:	f022 0201 	bic.w	r2, r2, #1
 800bcbc:	661a      	str	r2, [r3, #96]	; 0x60
 800bcbe:	4770      	bx	lr
 800bcc0:	40021000 	.word	0x40021000

0800bcc4 <HAL_PCD_SetupStageCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SetupStage(hpcd->pData, (uint8_t *)hpcd->Setup);
 800bcc4:	f500 7162 	add.w	r1, r0, #904	; 0x388
 800bcc8:	f8d0 03c8 	ldr.w	r0, [r0, #968]	; 0x3c8
 800bccc:	f7f6 be82 	b.w	80029d4 <USBD_LL_SetupStage>

0800bcd0 <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage(hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bcd0:	231c      	movs	r3, #28
 800bcd2:	fb03 0301 	mla	r3, r3, r1, r0
 800bcd6:	f8d0 03c8 	ldr.w	r0, [r0, #968]	; 0x3c8
 800bcda:	f8d3 21ec 	ldr.w	r2, [r3, #492]	; 0x1ec
 800bcde:	f7f6 bea6 	b.w	8002a2e <USBD_LL_DataOutStage>

0800bce2 <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage(hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bce2:	231c      	movs	r3, #28
 800bce4:	fb03 0301 	mla	r3, r3, r1, r0
 800bce8:	f8d0 03c8 	ldr.w	r0, [r0, #968]	; 0x3c8
 800bcec:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800bcee:	f7f6 bed0 	b.w	8002a92 <USBD_LL_DataInStage>

0800bcf2 <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF(hpcd->pData);
 800bcf2:	f8d0 03c8 	ldr.w	r0, [r0, #968]	; 0x3c8
 800bcf6:	f7f6 bf4c 	b.w	8002b92 <USBD_LL_SOF>

0800bcfa <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{   
 800bcfa:	b510      	push	{r4, lr}
 800bcfc:	4604      	mov	r4, r0
  /* Reset Device */
  USBD_LL_Reset(hpcd->pData);
 800bcfe:	f8d0 03c8 	ldr.w	r0, [r0, #968]	; 0x3c8
 800bd02:	f7f6 ff15 	bl	8002b30 <USBD_LL_Reset>
  
  /* Set USB Current Speed */ 
  USBD_LL_SetSpeed(hpcd->pData, USBD_SPEED_FULL);
 800bd06:	f8d4 03c8 	ldr.w	r0, [r4, #968]	; 0x3c8
 800bd0a:	2101      	movs	r1, #1
}
 800bd0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_SetSpeed(hpcd->pData, USBD_SPEED_FULL);
 800bd10:	f7f6 bf2d 	b.w	8002b6e <USBD_LL_SetSpeed>

0800bd14 <HAL_PCD_SuspendCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{ 
  USBD_LL_Suspend(hpcd->pData);
 800bd14:	f8d0 03c8 	ldr.w	r0, [r0, #968]	; 0x3c8
 800bd18:	f7f6 bf2c 	b.w	8002b74 <USBD_LL_Suspend>

0800bd1c <HAL_PCD_ResumeCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_Resume(hpcd->pData);
 800bd1c:	f8d0 03c8 	ldr.w	r0, [r0, #968]	; 0x3c8
 800bd20:	f7f6 bf31 	b.w	8002b86 <USBD_LL_Resume>

0800bd24 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_IsoOUTIncomplete(hpcd->pData, epnum);
 800bd24:	f8d0 03c8 	ldr.w	r0, [r0, #968]	; 0x3c8
 800bd28:	f7f6 bf41 	b.w	8002bae <USBD_LL_IsoOUTIncomplete>

0800bd2c <HAL_PCD_ISOINIncompleteCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_IsoINIncomplete(hpcd->pData, epnum);
 800bd2c:	f8d0 03c8 	ldr.w	r0, [r0, #968]	; 0x3c8
 800bd30:	f7f6 bf3b 	b.w	8002baa <USBD_LL_IsoINIncomplete>

0800bd34 <HAL_PCD_ConnectCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_DevConnected(hpcd->pData);
 800bd34:	f8d0 03c8 	ldr.w	r0, [r0, #968]	; 0x3c8
 800bd38:	f7f6 bf3b 	b.w	8002bb2 <USBD_LL_DevConnected>

0800bd3c <HAL_PCD_DisconnectCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_DevDisconnected(hpcd->pData);
 800bd3c:	f8d0 03c8 	ldr.w	r0, [r0, #968]	; 0x3c8
 800bd40:	f7f6 bf39 	b.w	8002bb6 <USBD_LL_DevDisconnected>

0800bd44 <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bd44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Set LL Driver parameters */
  hpcd.Instance = USB_OTG_FS;
 800bd46:	4c15      	ldr	r4, [pc, #84]	; (800bd9c <USBD_LL_Init+0x58>)
  hpcd.Init.dev_endpoints = 5;
  hpcd.Init.use_dedicated_ep1 = 0;
 800bd48:	2500      	movs	r5, #0
  hpcd.Init.dev_endpoints = 5;
 800bd4a:	2305      	movs	r3, #5
 800bd4c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
  hpcd.Init.ep0_mps = 0x40;
  hpcd.Init.dma_enable = 0;
  hpcd.Init.low_power_enable = 0;
  hpcd.Init.lpm_enable = 0;
  hpcd.Init.battery_charging_enable = 0;
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bd50:	2601      	movs	r6, #1
  hpcd.Init.Sof_enable = 0;
  hpcd.Init.speed = PCD_SPEED_FULL;
  hpcd.Init.vbus_sensing_enable = 0;
  /* Link The driver to the stack */
  hpcd.pData = pdev;
 800bd52:	f8c4 03c8 	str.w	r0, [r4, #968]	; 0x3c8
  hpcd.Init.ep0_mps = 0x40;
 800bd56:	2740      	movs	r7, #64	; 0x40
  pdev->pData = &hpcd;
 800bd58:	f8c0 4220 	str.w	r4, [r0, #544]	; 0x220
  /* Initialize LL Driver */
  HAL_PCD_Init(&hpcd);
 800bd5c:	4620      	mov	r0, r4
  hpcd.Init.dev_endpoints = 5;
 800bd5e:	e884 000c 	stmia.w	r4, {r2, r3}
  hpcd.Init.use_dedicated_ep1 = 0;
 800bd62:	6325      	str	r5, [r4, #48]	; 0x30
  hpcd.Init.ep0_mps = 0x40;
 800bd64:	6167      	str	r7, [r4, #20]
  hpcd.Init.dma_enable = 0;
 800bd66:	6125      	str	r5, [r4, #16]
  hpcd.Init.low_power_enable = 0;
 800bd68:	6225      	str	r5, [r4, #32]
  hpcd.Init.lpm_enable = 0;
 800bd6a:	6265      	str	r5, [r4, #36]	; 0x24
  hpcd.Init.battery_charging_enable = 0;
 800bd6c:	62a5      	str	r5, [r4, #40]	; 0x28
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bd6e:	61a6      	str	r6, [r4, #24]
  hpcd.Init.Sof_enable = 0;
 800bd70:	61e5      	str	r5, [r4, #28]
  hpcd.Init.speed = PCD_SPEED_FULL;
 800bd72:	60e6      	str	r6, [r4, #12]
  hpcd.Init.vbus_sensing_enable = 0;
 800bd74:	62e5      	str	r5, [r4, #44]	; 0x2c
  HAL_PCD_Init(&hpcd);
 800bd76:	f7f9 fb01 	bl	800537c <HAL_PCD_Init>
  
  /* Configure EPs FIFOs */
  HAL_PCD_SetRxFiFo(&hpcd, 0x80);
 800bd7a:	2180      	movs	r1, #128	; 0x80
 800bd7c:	4620      	mov	r0, r4
 800bd7e:	f7fa f812 	bl	8005da6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCD_SetTxFiFo(&hpcd, 0, 0x40);
 800bd82:	463a      	mov	r2, r7
 800bd84:	4629      	mov	r1, r5
 800bd86:	4620      	mov	r0, r4
 800bd88:	f7f9 ffec 	bl	8005d64 <HAL_PCDEx_SetTxFiFo>
  HAL_PCD_SetTxFiFo(&hpcd, 1, 0x80);
 800bd8c:	2280      	movs	r2, #128	; 0x80
 800bd8e:	4631      	mov	r1, r6
 800bd90:	4620      	mov	r0, r4
 800bd92:	f7f9 ffe7 	bl	8005d64 <HAL_PCDEx_SetTxFiFo>

  return USBD_OK;
}
 800bd96:	4628      	mov	r0, r5
 800bd98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd9a:	bf00      	nop
 800bd9c:	2000b728 	.word	0x2000b728

0800bda0 <USBD_LL_DeInit>:
  * @brief  De-Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_DeInit(USBD_HandleTypeDef *pdev)
{
 800bda0:	b508      	push	{r3, lr}
  HAL_PCD_DeInit(pdev->pData);
 800bda2:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800bda6:	f7f9 fb9b 	bl	80054e0 <HAL_PCD_DeInit>
  return USBD_OK;
}
 800bdaa:	2000      	movs	r0, #0
 800bdac:	bd08      	pop	{r3, pc}

0800bdae <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bdae:	b508      	push	{r3, lr}
  HAL_PCD_Start(pdev->pData);
 800bdb0:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800bdb4:	f7f9 fb67 	bl	8005486 <HAL_PCD_Start>
  return USBD_OK;
}
 800bdb8:	2000      	movs	r0, #0
 800bdba:	bd08      	pop	{r3, pc}

0800bdbc <USBD_LL_Stop>:
  * @brief  Stops the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Stop(USBD_HandleTypeDef *pdev)
{
 800bdbc:	b508      	push	{r3, lr}
  HAL_PCD_Stop(pdev->pData);
 800bdbe:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800bdc2:	f7f9 fb75 	bl	80054b0 <HAL_PCD_Stop>
  return USBD_OK;
}
 800bdc6:	2000      	movs	r0, #0
 800bdc8:	bd08      	pop	{r3, pc}

0800bdca <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev,
                                  uint8_t ep_addr,
                                  uint8_t ep_type,
                                  uint16_t ep_mps)
{
 800bdca:	b510      	push	{r4, lr}
 800bdcc:	461c      	mov	r4, r3
  HAL_PCD_EP_Open(pdev->pData,
 800bdce:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800bdd2:	4613      	mov	r3, r2
 800bdd4:	4622      	mov	r2, r4
 800bdd6:	f7f9 feb9 	bl	8005b4c <HAL_PCD_EP_Open>
                  ep_addr,
                  ep_mps,
                  ep_type);
  
  return USBD_OK;
}
 800bdda:	2000      	movs	r0, #0
 800bddc:	bd10      	pop	{r4, pc}

0800bdde <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bdde:	b508      	push	{r3, lr}
  HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bde0:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800bde4:	f7f9 fed7 	bl	8005b96 <HAL_PCD_EP_Close>
  return USBD_OK;
}
 800bde8:	2000      	movs	r0, #0
 800bdea:	bd08      	pop	{r3, pc}

0800bdec <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bdec:	b508      	push	{r3, lr}
  HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 800bdee:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800bdf2:	f7f9 ff9d 	bl	8005d30 <HAL_PCD_EP_Flush>
  return USBD_OK;
}
 800bdf6:	2000      	movs	r0, #0
 800bdf8:	bd08      	pop	{r3, pc}

0800bdfa <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bdfa:	b508      	push	{r3, lr}
  HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bdfc:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800be00:	f7f9 ff45 	bl	8005c8e <HAL_PCD_EP_SetStall>
  return USBD_OK;
}
 800be04:	2000      	movs	r0, #0
 800be06:	bd08      	pop	{r3, pc}

0800be08 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be08:	b508      	push	{r3, lr}
  HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800be0a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800be0e:	f7f9 ff6a 	bl	8005ce6 <HAL_PCD_EP_ClrStall>
  return USBD_OK; 
}
 800be12:	2000      	movs	r0, #0
 800be14:	bd08      	pop	{r3, pc}

0800be16 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 800be16:	f011 0f80 	tst.w	r1, #128	; 0x80
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800be1a:	f8d0 3220 	ldr.w	r3, [r0, #544]	; 0x220
 800be1e:	f04f 021c 	mov.w	r2, #28
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800be22:	bf1b      	ittet	ne
 800be24:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
 800be28:	fb02 3101 	mlane	r1, r2, r1, r3
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800be2c:	fb02 3101 	mlaeq	r1, r2, r1, r3
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800be30:	f891 003e 	ldrbne.w	r0, [r1, #62]	; 0x3e
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800be34:	bf08      	it	eq
 800be36:	f891 01e2 	ldrbeq.w	r0, [r1, #482]	; 0x1e2
  }
}
 800be3a:	4770      	bx	lr

0800be3c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800be3c:	b508      	push	{r3, lr}
  HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800be3e:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800be42:	f7f9 fe6f 	bl	8005b24 <HAL_PCD_SetAddress>
  return USBD_OK; 
}
 800be46:	2000      	movs	r0, #0
 800be48:	bd08      	pop	{r3, pc}

0800be4a <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, 
                                    uint8_t ep_addr,
                                    uint8_t *pbuf,
                                    uint16_t size)
{
 800be4a:	b508      	push	{r3, lr}
  HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800be4c:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800be50:	f7f9 fef6 	bl	8005c40 <HAL_PCD_EP_Transmit>
  return USBD_OK;
}
 800be54:	2000      	movs	r0, #0
 800be56:	bd08      	pop	{r3, pc}

0800be58 <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                          uint8_t ep_addr,
                                          uint8_t *pbuf,
                                          uint16_t size)
{
 800be58:	b508      	push	{r3, lr}
  HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800be5a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800be5e:	f7f9 febd 	bl	8005bdc <HAL_PCD_EP_Receive>
  return USBD_OK;
}
 800be62:	2000      	movs	r0, #0
 800be64:	bd08      	pop	{r3, pc}

0800be66 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be66:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount(pdev->pData, ep_addr);
 800be68:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800be6c:	f7f9 fee0 	bl	8005c30 <HAL_PCD_EP_GetRxCount>
}
 800be70:	bd08      	pop	{r3, pc}
	...

0800be74 <USBD_VCP_DeviceDescriptor>:
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_DeviceDesc_VCP);
 800be74:	2312      	movs	r3, #18
 800be76:	800b      	strh	r3, [r1, #0]
  return (uint8_t*)USBD_DeviceDesc_VCP;
}
 800be78:	4800      	ldr	r0, [pc, #0]	; (800be7c <USBD_VCP_DeviceDescriptor+0x8>)
 800be7a:	4770      	bx	lr
 800be7c:	2000012c 	.word	0x2000012c

0800be80 <USBD_MSC_DeviceDescriptor>:

uint8_t *USBD_MSC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_DeviceDesc);
 800be80:	2312      	movs	r3, #18
 800be82:	800b      	strh	r3, [r1, #0]
  return (uint8_t*)USBD_DeviceDesc;
}
 800be84:	4800      	ldr	r0, [pc, #0]	; (800be88 <USBD_MSC_DeviceDescriptor+0x8>)
 800be86:	4770      	bx	lr
 800be88:	20000118 	.word	0x20000118

0800be8c <USBD_MSC_LangIDStrDescriptor>:
  return (uint8_t*)USBD_LangIDDesc;
}

uint8_t *USBD_MSC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_LangIDDesc);  
 800be8c:	2304      	movs	r3, #4
 800be8e:	800b      	strh	r3, [r1, #0]
  return (uint8_t*)USBD_LangIDDesc;
}
 800be90:	4800      	ldr	r0, [pc, #0]	; (800be94 <USBD_MSC_LangIDStrDescriptor+0x8>)
 800be92:	4770      	bx	lr
 800be94:	20000140 	.word	0x20000140

0800be98 <IntToUnicode>:
  */
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
 800be98:	2300      	movs	r3, #0
{
 800be9a:	b530      	push	{r4, r5, lr}
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
    }
    
    value = value << 4;
    
    pbuf[ 2* idx + 1] = 0;
 800be9c:	461d      	mov	r5, r3
  for( idx = 0 ; idx < len ; idx ++)
 800be9e:	b2dc      	uxtb	r4, r3
 800bea0:	42a2      	cmp	r2, r4
 800bea2:	d800      	bhi.n	800bea6 <IntToUnicode+0xe>
  }
}
 800bea4:	bd30      	pop	{r4, r5, pc}
    if( ((value >> 28)) < 0xA )
 800bea6:	0f04      	lsrs	r4, r0, #28
 800bea8:	2c09      	cmp	r4, #9
      pbuf[ 2* idx] = (value >> 28) + '0';
 800beaa:	bf94      	ite	ls
 800beac:	3430      	addls	r4, #48	; 0x30
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
 800beae:	3437      	addhi	r4, #55	; 0x37
 800beb0:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
    pbuf[ 2* idx + 1] = 0;
 800beb4:	eb01 0443 	add.w	r4, r1, r3, lsl #1
    value = value << 4;
 800beb8:	0100      	lsls	r0, r0, #4
    pbuf[ 2* idx + 1] = 0;
 800beba:	7065      	strb	r5, [r4, #1]
 800bebc:	3301      	adds	r3, #1
 800bebe:	e7ee      	b.n	800be9e <IntToUnicode+0x6>

0800bec0 <USBD_VCP_SerialStrDescriptor>:
  *length = USB_SIZ_STRING_SERIAL;
 800bec0:	231a      	movs	r3, #26
{
 800bec2:	b510      	push	{r4, lr}
  *length = USB_SIZ_STRING_SERIAL;
 800bec4:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t*)VCP_DEVICE_ID1;
 800bec6:	4b09      	ldr	r3, [pc, #36]	; (800beec <USBD_VCP_SerialStrDescriptor+0x2c>)
 800bec8:	6818      	ldr	r0, [r3, #0]
  deviceserial2 = *(uint32_t*)VCP_DEVICE_ID3;
 800beca:	3308      	adds	r3, #8
  deviceserial0 += deviceserial2;
 800becc:	681b      	ldr	r3, [r3, #0]
  if (deviceserial0 != 0)
 800bece:	18c0      	adds	r0, r0, r3
 800bed0:	d00a      	beq.n	800bee8 <USBD_VCP_SerialStrDescriptor+0x28>
  deviceserial1 = *(uint32_t*)VCP_DEVICE_ID2;
 800bed2:	4b07      	ldr	r3, [pc, #28]	; (800bef0 <USBD_VCP_SerialStrDescriptor+0x30>)
    IntToUnicode (deviceserial0, &USBD_StringSerial[2] ,8);
 800bed4:	4907      	ldr	r1, [pc, #28]	; (800bef4 <USBD_VCP_SerialStrDescriptor+0x34>)
  deviceserial1 = *(uint32_t*)VCP_DEVICE_ID2;
 800bed6:	681c      	ldr	r4, [r3, #0]
    IntToUnicode (deviceserial0, &USBD_StringSerial[2] ,8);
 800bed8:	2208      	movs	r2, #8
 800beda:	f7ff ffdd 	bl	800be98 <IntToUnicode>
    IntToUnicode (deviceserial1, &USBD_StringSerial[18] ,4);
 800bede:	2204      	movs	r2, #4
 800bee0:	4905      	ldr	r1, [pc, #20]	; (800bef8 <USBD_VCP_SerialStrDescriptor+0x38>)
 800bee2:	4620      	mov	r0, r4
 800bee4:	f7ff ffd8 	bl	800be98 <IntToUnicode>
}
 800bee8:	4804      	ldr	r0, [pc, #16]	; (800befc <USBD_VCP_SerialStrDescriptor+0x3c>)
 800beea:	bd10      	pop	{r4, pc}
 800beec:	1fff7a30 	.word	0x1fff7a30
 800bef0:	1fff7a34 	.word	0x1fff7a34
 800bef4:	20000146 	.word	0x20000146
 800bef8:	20000156 	.word	0x20000156
 800befc:	20000144 	.word	0x20000144

0800bf00 <USBD_MSC_SerialStrDescriptor>:
  *length = USB_SIZ_STRING_SERIAL;
 800bf00:	231a      	movs	r3, #26
{
 800bf02:	b510      	push	{r4, lr}
  *length = USB_SIZ_STRING_SERIAL;
 800bf04:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t*)DEVICE_ID1;
 800bf06:	4b09      	ldr	r3, [pc, #36]	; (800bf2c <USBD_MSC_SerialStrDescriptor+0x2c>)
 800bf08:	6818      	ldr	r0, [r3, #0]
  deviceserial2 = *(uint32_t*)DEVICE_ID3;
 800bf0a:	3308      	adds	r3, #8
  deviceserial0 += deviceserial2;
 800bf0c:	681b      	ldr	r3, [r3, #0]
  if (deviceserial0 != 0)
 800bf0e:	18c0      	adds	r0, r0, r3
 800bf10:	d00a      	beq.n	800bf28 <USBD_MSC_SerialStrDescriptor+0x28>
  deviceserial1 = *(uint32_t*)DEVICE_ID2;
 800bf12:	4b07      	ldr	r3, [pc, #28]	; (800bf30 <USBD_MSC_SerialStrDescriptor+0x30>)
    IntToUnicode (deviceserial0, &USBD_StringSerial[2] ,8);
 800bf14:	4907      	ldr	r1, [pc, #28]	; (800bf34 <USBD_MSC_SerialStrDescriptor+0x34>)
  deviceserial1 = *(uint32_t*)DEVICE_ID2;
 800bf16:	681c      	ldr	r4, [r3, #0]
    IntToUnicode (deviceserial0, &USBD_StringSerial[2] ,8);
 800bf18:	2208      	movs	r2, #8
 800bf1a:	f7ff ffbd 	bl	800be98 <IntToUnicode>
    IntToUnicode (deviceserial1, &USBD_StringSerial[18] ,4);
 800bf1e:	2204      	movs	r2, #4
 800bf20:	4905      	ldr	r1, [pc, #20]	; (800bf38 <USBD_MSC_SerialStrDescriptor+0x38>)
 800bf22:	4620      	mov	r0, r4
 800bf24:	f7ff ffb8 	bl	800be98 <IntToUnicode>
}
 800bf28:	4804      	ldr	r0, [pc, #16]	; (800bf3c <USBD_MSC_SerialStrDescriptor+0x3c>)
 800bf2a:	bd10      	pop	{r4, pc}
 800bf2c:	1fff7a10 	.word	0x1fff7a10
 800bf30:	1fff7a14 	.word	0x1fff7a14
 800bf34:	20000146 	.word	0x20000146
 800bf38:	20000156 	.word	0x20000156
 800bf3c:	20000144 	.word	0x20000144

0800bf40 <USBD_VCP_ProductStrDescriptor>:
{
 800bf40:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_PRODUCT_FS_STRING_VCP, USBD_StrDesc, length);
 800bf42:	4c04      	ldr	r4, [pc, #16]	; (800bf54 <USBD_VCP_ProductStrDescriptor+0x14>)
 800bf44:	4804      	ldr	r0, [pc, #16]	; (800bf58 <USBD_VCP_ProductStrDescriptor+0x18>)
 800bf46:	460a      	mov	r2, r1
 800bf48:	4621      	mov	r1, r4
 800bf4a:	f7f6 ffdf 	bl	8002f0c <USBD_GetString>
}
 800bf4e:	4620      	mov	r0, r4
 800bf50:	bd10      	pop	{r4, pc}
 800bf52:	bf00      	nop
 800bf54:	2000baf4 	.word	0x2000baf4
 800bf58:	0800f0dd 	.word	0x0800f0dd

0800bf5c <USBD_MSC_ProductStrDescriptor>:
{
 800bf5c:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)(uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);    
 800bf5e:	4c04      	ldr	r4, [pc, #16]	; (800bf70 <USBD_MSC_ProductStrDescriptor+0x14>)
 800bf60:	4804      	ldr	r0, [pc, #16]	; (800bf74 <USBD_MSC_ProductStrDescriptor+0x18>)
 800bf62:	460a      	mov	r2, r1
 800bf64:	4621      	mov	r1, r4
 800bf66:	f7f6 ffd1 	bl	8002f0c <USBD_GetString>
}
 800bf6a:	4620      	mov	r0, r4
 800bf6c:	bd10      	pop	{r4, pc}
 800bf6e:	bf00      	nop
 800bf70:	2000baf4 	.word	0x2000baf4
 800bf74:	0800f0ac 	.word	0x0800f0ac

0800bf78 <USBD_MSC_ManufacturerStrDescriptor>:
{
 800bf78:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)(uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800bf7a:	4c04      	ldr	r4, [pc, #16]	; (800bf8c <USBD_MSC_ManufacturerStrDescriptor+0x14>)
 800bf7c:	4804      	ldr	r0, [pc, #16]	; (800bf90 <USBD_MSC_ManufacturerStrDescriptor+0x18>)
 800bf7e:	460a      	mov	r2, r1
 800bf80:	4621      	mov	r1, r4
 800bf82:	f7f6 ffc3 	bl	8002f0c <USBD_GetString>
}
 800bf86:	4620      	mov	r0, r4
 800bf88:	bd10      	pop	{r4, pc}
 800bf8a:	bf00      	nop
 800bf8c:	2000baf4 	.word	0x2000baf4
 800bf90:	0800f099 	.word	0x0800f099

0800bf94 <USBD_VCP_ConfigStrDescriptor>:
{
 800bf94:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_CONFIGURATION_FS_STRING_VCP, USBD_StrDesc, length);
 800bf96:	4c04      	ldr	r4, [pc, #16]	; (800bfa8 <USBD_VCP_ConfigStrDescriptor+0x14>)
 800bf98:	4804      	ldr	r0, [pc, #16]	; (800bfac <USBD_VCP_ConfigStrDescriptor+0x18>)
 800bf9a:	460a      	mov	r2, r1
 800bf9c:	4621      	mov	r1, r4
 800bf9e:	f7f6 ffb5 	bl	8002f0c <USBD_GetString>
}
 800bfa2:	4620      	mov	r0, r4
 800bfa4:	bd10      	pop	{r4, pc}
 800bfa6:	bf00      	nop
 800bfa8:	2000baf4 	.word	0x2000baf4
 800bfac:	0800f0c4 	.word	0x0800f0c4

0800bfb0 <USBD_MSC_ConfigStrDescriptor>:
{
 800bfb0:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)(uint8_t *)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length); 
 800bfb2:	4c04      	ldr	r4, [pc, #16]	; (800bfc4 <USBD_MSC_ConfigStrDescriptor+0x14>)
 800bfb4:	4804      	ldr	r0, [pc, #16]	; (800bfc8 <USBD_MSC_ConfigStrDescriptor+0x18>)
 800bfb6:	460a      	mov	r2, r1
 800bfb8:	4621      	mov	r1, r4
 800bfba:	f7f6 ffa7 	bl	8002f0c <USBD_GetString>
}
 800bfbe:	4620      	mov	r0, r4
 800bfc0:	bd10      	pop	{r4, pc}
 800bfc2:	bf00      	nop
 800bfc4:	2000baf4 	.word	0x2000baf4
 800bfc8:	0800f080 	.word	0x0800f080

0800bfcc <USBD_VCP_InterfaceStrDescriptor>:
{
 800bfcc:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_INTERFACE_FS_STRING_VCP, USBD_StrDesc, length);
 800bfce:	4c04      	ldr	r4, [pc, #16]	; (800bfe0 <USBD_VCP_InterfaceStrDescriptor+0x14>)
 800bfd0:	4804      	ldr	r0, [pc, #16]	; (800bfe4 <USBD_VCP_InterfaceStrDescriptor+0x18>)
 800bfd2:	460a      	mov	r2, r1
 800bfd4:	4621      	mov	r1, r4
 800bfd6:	f7f6 ff99 	bl	8002f0c <USBD_GetString>
}
 800bfda:	4620      	mov	r0, r4
 800bfdc:	bd10      	pop	{r4, pc}
 800bfde:	bf00      	nop
 800bfe0:	2000baf4 	.word	0x2000baf4
 800bfe4:	0800f0cf 	.word	0x0800f0cf

0800bfe8 <USBD_MSC_InterfaceStrDescriptor>:
{
 800bfe8:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)(uint8_t *)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 800bfea:	4c04      	ldr	r4, [pc, #16]	; (800bffc <USBD_MSC_InterfaceStrDescriptor+0x14>)
 800bfec:	4804      	ldr	r0, [pc, #16]	; (800c000 <USBD_MSC_InterfaceStrDescriptor+0x18>)
 800bfee:	460a      	mov	r2, r1
 800bff0:	4621      	mov	r1, r4
 800bff2:	f7f6 ff8b 	bl	8002f0c <USBD_GetString>
}
 800bff6:	4620      	mov	r0, r4
 800bff8:	bd10      	pop	{r4, pc}
 800bffa:	bf00      	nop
 800bffc:	2000baf4 	.word	0x2000baf4
 800c000:	0800f08b 	.word	0x0800f08b

0800c004 <USBD_VCP_LangIDStrDescriptor>:
 800c004:	2304      	movs	r3, #4
 800c006:	800b      	strh	r3, [r1, #0]
 800c008:	4800      	ldr	r0, [pc, #0]	; (800c00c <USBD_VCP_LangIDStrDescriptor+0x8>)
 800c00a:	4770      	bx	lr
 800c00c:	20000140 	.word	0x20000140

0800c010 <USBD_VCP_ManufacturerStrDescriptor>:
 800c010:	b510      	push	{r4, lr}
 800c012:	4c04      	ldr	r4, [pc, #16]	; (800c024 <USBD_VCP_ManufacturerStrDescriptor+0x14>)
 800c014:	4804      	ldr	r0, [pc, #16]	; (800c028 <USBD_VCP_ManufacturerStrDescriptor+0x18>)
 800c016:	460a      	mov	r2, r1
 800c018:	4621      	mov	r1, r4
 800c01a:	f7f6 ff77 	bl	8002f0c <USBD_GetString>
 800c01e:	4620      	mov	r0, r4
 800c020:	bd10      	pop	{r4, pc}
 800c022:	bf00      	nop
 800c024:	2000baf4 	.word	0x2000baf4
 800c028:	0800f099 	.word	0x0800f099

0800c02c <STORAGE_IsWriteProtected>:
  * @retval Status (0: write enabled / -1: otherwise)
  */
int8_t STORAGE_IsWriteProtected(uint8_t lun)
{
  return 0;
}
 800c02c:	2000      	movs	r0, #0
 800c02e:	4770      	bx	lr

0800c030 <STORAGE_GetMaxLun>:
  * @retval Lun(s) number
  */
int8_t STORAGE_GetMaxLun(void)
{
  return(STORAGE_LUN_NBR - 1);
}
 800c030:	2000      	movs	r0, #0
 800c032:	4770      	bx	lr

0800c034 <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c034:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218

  if(pdev->pClassData != NULL)
 800c038:	b11b      	cbz	r3, 800c042 <USBD_CDC_DataIn+0xe>
  {

    hcdc->TxState = 0;
 800c03a:	2000      	movs	r0, #0
 800c03c:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214

    return USBD_OK;
 800c040:	4770      	bx	lr
  }
  else
  {
    return USBD_FAIL;
 800c042:	2002      	movs	r0, #2
  }
}
 800c044:	4770      	bx	lr

0800c046 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;

  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 800c046:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
{
 800c04a:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c04c:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 800c050:	b15b      	cbz	r3, 800c06a <USBD_CDC_EP0_RxReady+0x24>
 800c052:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 800c056:	28ff      	cmp	r0, #255	; 0xff
 800c058:	d007      	beq.n	800c06a <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c05a:	689b      	ldr	r3, [r3, #8]
 800c05c:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800c060:	4621      	mov	r1, r4
 800c062:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF;
 800c064:	23ff      	movs	r3, #255	; 0xff
 800c066:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200

  }
  return USBD_OK;
}
 800c06a:	2000      	movs	r0, #0
 800c06c:	bd10      	pop	{r4, pc}
	...

0800c070 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 800c070:	2343      	movs	r3, #67	; 0x43
 800c072:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 800c074:	4800      	ldr	r0, [pc, #0]	; (800c078 <USBD_CDC_GetFSCfgDesc+0x8>)
 800c076:	4770      	bx	lr
 800c078:	200001e0 	.word	0x200001e0

0800c07c <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 800c07c:	2343      	movs	r3, #67	; 0x43
 800c07e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 800c080:	4800      	ldr	r0, [pc, #0]	; (800c084 <USBD_CDC_GetHSCfgDesc+0x8>)
 800c082:	4770      	bx	lr
 800c084:	20000224 	.word	0x20000224

0800c088 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 800c088:	2343      	movs	r3, #67	; 0x43
 800c08a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 800c08c:	4800      	ldr	r0, [pc, #0]	; (800c090 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 800c08e:	4770      	bx	lr
 800c090:	20000274 	.word	0x20000274

0800c094 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 800c094:	230a      	movs	r3, #10
 800c096:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 800c098:	4800      	ldr	r0, [pc, #0]	; (800c09c <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 800c09a:	4770      	bx	lr
 800c09c:	20000268 	.word	0x20000268

0800c0a0 <STORAGE_Init>:
{
 800c0a0:	b508      	push	{r3, lr}
  BSP_SD_Init();
 800c0a2:	f7fc fecf 	bl	8008e44 <BSP_SD_Init>
}
 800c0a6:	2000      	movs	r0, #0
 800c0a8:	bd08      	pop	{r3, pc}

0800c0aa <STORAGE_GetCapacity>:
{
 800c0aa:	b530      	push	{r4, r5, lr}
 800c0ac:	b097      	sub	sp, #92	; 0x5c
 800c0ae:	460d      	mov	r5, r1
 800c0b0:	4614      	mov	r4, r2
  if(BSP_SD_IsDetected() != SD_NOT_PRESENT)
 800c0b2:	f7fc fe17 	bl	8008ce4 <BSP_SD_IsDetected>
 800c0b6:	b178      	cbz	r0, 800c0d8 <STORAGE_GetCapacity+0x2e>
    BSP_SD_GetCardInfo(&info);
 800c0b8:	4668      	mov	r0, sp
 800c0ba:	f7fc fe33 	bl	8008d24 <BSP_SD_GetCardInfo>
    *block_num = (info.CardCapacity)/STORAGE_BLK_SIZ  - 1;
 800c0be:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c0c0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c0c2:	0a5b      	lsrs	r3, r3, #9
 800c0c4:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800c0c8:	3b01      	subs	r3, #1
 800c0ca:	602b      	str	r3, [r5, #0]
    *block_size = STORAGE_BLK_SIZ;
 800c0cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c0d0:	8023      	strh	r3, [r4, #0]
    ret = 0;
 800c0d2:	2000      	movs	r0, #0
}
 800c0d4:	b017      	add	sp, #92	; 0x5c
 800c0d6:	bd30      	pop	{r4, r5, pc}
  int8_t ret = -1;  
 800c0d8:	f04f 30ff 	mov.w	r0, #4294967295
 800c0dc:	e7fa      	b.n	800c0d4 <STORAGE_GetCapacity+0x2a>

0800c0de <STORAGE_Read>:
{
 800c0de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c0e0:	460c      	mov	r4, r1
 800c0e2:	4615      	mov	r5, r2
 800c0e4:	461e      	mov	r6, r3
  if(BSP_SD_IsDetected() != SD_NOT_PRESENT)
 800c0e6:	f7fc fdfd 	bl	8008ce4 <BSP_SD_IsDetected>
 800c0ea:	b158      	cbz	r0, 800c104 <STORAGE_Read+0x26>
    BSP_SD_ReadBlocks_DMA((uint32_t *)buf, blk_addr * STORAGE_BLK_SIZ, STORAGE_BLK_SIZ, blk_len);
 800c0ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c0f0:	9300      	str	r3, [sp, #0]
 800c0f2:	9601      	str	r6, [sp, #4]
 800c0f4:	026a      	lsls	r2, r5, #9
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	4620      	mov	r0, r4
 800c0fa:	f7fc fe4b 	bl	8008d94 <BSP_SD_ReadBlocks_DMA>
    ret = 0;
 800c0fe:	2000      	movs	r0, #0
}
 800c100:	b002      	add	sp, #8
 800c102:	bd70      	pop	{r4, r5, r6, pc}
  int8_t ret = -1;  
 800c104:	f04f 30ff 	mov.w	r0, #4294967295
 800c108:	e7fa      	b.n	800c100 <STORAGE_Read+0x22>

0800c10a <STORAGE_Write>:
{
 800c10a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c10c:	460c      	mov	r4, r1
 800c10e:	4615      	mov	r5, r2
 800c110:	461e      	mov	r6, r3
  if(BSP_SD_IsDetected() != SD_NOT_PRESENT)
 800c112:	f7fc fde7 	bl	8008ce4 <BSP_SD_IsDetected>
 800c116:	b158      	cbz	r0, 800c130 <STORAGE_Write+0x26>
    BSP_SD_WriteBlocks_DMA((uint32_t *)buf, blk_addr * STORAGE_BLK_SIZ, STORAGE_BLK_SIZ, blk_len);
 800c118:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c11c:	9300      	str	r3, [sp, #0]
 800c11e:	9601      	str	r6, [sp, #4]
 800c120:	026a      	lsls	r2, r5, #9
 800c122:	2300      	movs	r3, #0
 800c124:	4620      	mov	r0, r4
 800c126:	f7fc ff0f 	bl	8008f48 <BSP_SD_WriteBlocks_DMA>
    ret = 0;
 800c12a:	2000      	movs	r0, #0
}
 800c12c:	b002      	add	sp, #8
 800c12e:	bd70      	pop	{r4, r5, r6, pc}
  int8_t ret = -1;  
 800c130:	f04f 30ff 	mov.w	r0, #4294967295
 800c134:	e7fa      	b.n	800c12c <STORAGE_Write+0x22>

0800c136 <USBD_CDC_DataOut>:
{
 800c136:	b538      	push	{r3, r4, r5, lr}
 800c138:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c13a:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 800c13e:	f7ff fe92 	bl	800be66 <USBD_LL_GetRxDataSize>
  if(pdev->pClassData != NULL)
 800c142:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 800c146:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  if(pdev->pClassData != NULL)
 800c14a:	b14b      	cbz	r3, 800c160 <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c14c:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 800c150:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 800c154:	68db      	ldr	r3, [r3, #12]
 800c156:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 800c15a:	4798      	blx	r3
    return USBD_OK;
 800c15c:	2000      	movs	r0, #0
 800c15e:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 800c160:	2002      	movs	r0, #2
}
 800c162:	bd38      	pop	{r3, r4, r5, pc}

0800c164 <USBD_CDC_Setup>:
{
 800c164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c166:	780f      	ldrb	r7, [r1, #0]
 800c168:	f017 0360 	ands.w	r3, r7, #96	; 0x60
{
 800c16c:	4606      	mov	r6, r0
 800c16e:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c170:	d023      	beq.n	800c1ba <USBD_CDC_Setup+0x56>
 800c172:	2b20      	cmp	r3, #32
 800c174:	d119      	bne.n	800c1aa <USBD_CDC_Setup+0x46>
    if (req->wLength)
 800c176:	88ca      	ldrh	r2, [r1, #6]
 800c178:	784b      	ldrb	r3, [r1, #1]
 800c17a:	b1c2      	cbz	r2, 800c1ae <USBD_CDC_Setup+0x4a>
      if (req->bmRequest & 0x80)
 800c17c:	0639      	lsls	r1, r7, #24
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c17e:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
      if (req->bmRequest & 0x80)
 800c182:	d50b      	bpl.n	800c19c <USBD_CDC_Setup+0x38>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c184:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 800c188:	4618      	mov	r0, r3
 800c18a:	688f      	ldr	r7, [r1, #8]
 800c18c:	4629      	mov	r1, r5
 800c18e:	47b8      	blx	r7
          USBD_CtlSendData (pdev,
 800c190:	88e2      	ldrh	r2, [r4, #6]
 800c192:	4629      	mov	r1, r5
 800c194:	4630      	mov	r0, r6
      USBD_CtlSendData (pdev,
 800c196:	f7f6 fed5 	bl	8002f44 <USBD_CtlSendData>
      break;
 800c19a:	e006      	b.n	800c1aa <USBD_CDC_Setup+0x46>
        hcdc->CmdOpCode = req->bRequest;
 800c19c:	f885 3200 	strb.w	r3, [r5, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 800c1a0:	f885 2201 	strb.w	r2, [r5, #513]	; 0x201
        USBD_CtlPrepareRx (pdev,
 800c1a4:	4629      	mov	r1, r5
 800c1a6:	f7f6 fee2 	bl	8002f6e <USBD_CtlPrepareRx>
}
 800c1aa:	2000      	movs	r0, #0
 800c1ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c1ae:	f8d0 021c 	ldr.w	r0, [r0, #540]	; 0x21c
 800c1b2:	6884      	ldr	r4, [r0, #8]
 800c1b4:	4618      	mov	r0, r3
 800c1b6:	47a0      	blx	r4
 800c1b8:	e7f7      	b.n	800c1aa <USBD_CDC_Setup+0x46>
    switch (req->bRequest)
 800c1ba:	784b      	ldrb	r3, [r1, #1]
 800c1bc:	2b0a      	cmp	r3, #10
 800c1be:	d1f4      	bne.n	800c1aa <USBD_CDC_Setup+0x46>
      USBD_CtlSendData (pdev,
 800c1c0:	2201      	movs	r2, #1
 800c1c2:	4901      	ldr	r1, [pc, #4]	; (800c1c8 <USBD_CDC_Setup+0x64>)
 800c1c4:	e7e7      	b.n	800c196 <USBD_CDC_Setup+0x32>
 800c1c6:	bf00      	nop
 800c1c8:	20000940 	.word	0x20000940

0800c1cc <USBD_CDC_DeInit>:
{
 800c1cc:	b510      	push	{r4, lr}
  USBD_LL_CloseEP(pdev,
 800c1ce:	2183      	movs	r1, #131	; 0x83
{
 800c1d0:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev,
 800c1d2:	f7ff fe04 	bl	800bdde <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 800c1d6:	2103      	movs	r1, #3
 800c1d8:	4620      	mov	r0, r4
 800c1da:	f7ff fe00 	bl	800bdde <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 800c1de:	2182      	movs	r1, #130	; 0x82
 800c1e0:	4620      	mov	r0, r4
 800c1e2:	f7ff fdfc 	bl	800bdde <USBD_LL_CloseEP>
  if(pdev->pClassData != NULL)
 800c1e6:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 800c1ea:	b153      	cbz	r3, 800c202 <USBD_CDC_DeInit+0x36>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800c1ec:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 800c1f0:	685b      	ldr	r3, [r3, #4]
 800c1f2:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800c1f4:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 800c1f8:	f000 fc28 	bl	800ca4c <free>
    pdev->pClassData = NULL;
 800c1fc:	2300      	movs	r3, #0
 800c1fe:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
}
 800c202:	2000      	movs	r0, #0
 800c204:	bd10      	pop	{r4, pc}

0800c206 <USBD_CDC_Init>:
{
 800c206:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800c208:	7c03      	ldrb	r3, [r0, #16]
{
 800c20a:	4604      	mov	r4, r0
  if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800c20c:	bb7b      	cbnz	r3, 800c26e <USBD_CDC_Init+0x68>
    USBD_LL_OpenEP(pdev,
 800c20e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c212:	2202      	movs	r2, #2
 800c214:	2183      	movs	r1, #131	; 0x83
 800c216:	f7ff fdd8 	bl	800bdca <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 800c21a:	f44f 7300 	mov.w	r3, #512	; 0x200
    USBD_LL_OpenEP(pdev,
 800c21e:	2202      	movs	r2, #2
 800c220:	2103      	movs	r1, #3
 800c222:	4620      	mov	r0, r4
 800c224:	f7ff fdd1 	bl	800bdca <USBD_LL_OpenEP>
  USBD_LL_OpenEP(pdev,
 800c228:	2308      	movs	r3, #8
 800c22a:	2203      	movs	r2, #3
 800c22c:	2182      	movs	r1, #130	; 0x82
 800c22e:	4620      	mov	r0, r4
 800c230:	f7ff fdcb 	bl	800bdca <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 800c234:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800c238:	f000 fc00 	bl	800ca3c <malloc>
 800c23c:	4606      	mov	r6, r0
 800c23e:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  if(pdev->pClassData == NULL)
 800c242:	b320      	cbz	r0, 800c28e <USBD_CDC_Init+0x88>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800c244:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	4798      	blx	r3
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800c24c:	7c27      	ldrb	r7, [r4, #16]
    hcdc->TxState =0;
 800c24e:	2500      	movs	r5, #0
 800c250:	f8c6 5214 	str.w	r5, [r6, #532]	; 0x214
    hcdc->RxState =0;
 800c254:	f8c6 5218 	str.w	r5, [r6, #536]	; 0x218
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800c258:	b987      	cbnz	r7, 800c27c <USBD_CDC_Init+0x76>
      USBD_LL_PrepareReceive(pdev,
 800c25a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c25e:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 800c262:	2103      	movs	r1, #3
 800c264:	4620      	mov	r0, r4
 800c266:	f7ff fdf7 	bl	800be58 <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 800c26a:	4638      	mov	r0, r7
 800c26c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    USBD_LL_OpenEP(pdev,
 800c26e:	2340      	movs	r3, #64	; 0x40
 800c270:	2202      	movs	r2, #2
 800c272:	2183      	movs	r1, #131	; 0x83
 800c274:	f7ff fda9 	bl	800bdca <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 800c278:	2340      	movs	r3, #64	; 0x40
 800c27a:	e7d0      	b.n	800c21e <USBD_CDC_Init+0x18>
      USBD_LL_PrepareReceive(pdev,
 800c27c:	2340      	movs	r3, #64	; 0x40
 800c27e:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 800c282:	2103      	movs	r1, #3
 800c284:	4620      	mov	r0, r4
 800c286:	f7ff fde7 	bl	800be58 <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 800c28a:	4628      	mov	r0, r5
 800c28c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret = 1;
 800c28e:	2001      	movs	r0, #1
}
 800c290:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c294 <CDC_Itf_DeInit>:
  *         DeInitializes the CDC media low layer
  * @param  None
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_DeInit(void)
{
 800c294:	b508      	push	{r3, lr}
  /* DeInitialize the UART peripheral */
  if(HAL_UART_DeInit(&UartHandle) != HAL_OK)
 800c296:	4802      	ldr	r0, [pc, #8]	; (800c2a0 <CDC_Itf_DeInit+0xc>)
 800c298:	f7fb f838 	bl	800730c <HAL_UART_DeInit>
  {
    /* Initialization Error */
 //   Error_Handler();
 }
  return (USBD_OK);
}
 800c29c:	2000      	movs	r0, #0
 800c29e:	bd08      	pop	{r3, pc}
 800c2a0:	2000bc04 	.word	0x2000bc04

0800c2a4 <CDC_Itf_Init>:
{
 800c2a4:	b570      	push	{r4, r5, r6, lr}
  UartHandle.Init.WordLength   = UART_WORDLENGTH_8B;
 800c2a6:	4a18      	ldr	r2, [pc, #96]	; (800c308 <CDC_Itf_Init+0x64>)
  UartHandle.Instance          = USARTx;
 800c2a8:	4c18      	ldr	r4, [pc, #96]	; (800c30c <CDC_Itf_Init+0x68>)
 if(HAL_UART_Receive_IT(&UartHandle, (uint8_t *)UserTxBuffer, 1) != HAL_OK)
 800c2aa:	4e19      	ldr	r6, [pc, #100]	; (800c310 <CDC_Itf_Init+0x6c>)
  UartHandle.Init.WordLength   = UART_WORDLENGTH_8B;
 800c2ac:	2500      	movs	r5, #0
 800c2ae:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800c2b2:	e884 002c 	stmia.w	r4, {r2, r3, r5}
  if(HAL_UART_Init(&UartHandle) != HAL_OK)
 800c2b6:	4620      	mov	r0, r4
  UartHandle.Init.Mode         = UART_MODE_TX_RX;
 800c2b8:	230c      	movs	r3, #12
 800c2ba:	6163      	str	r3, [r4, #20]
  UartHandle.Init.StopBits     = UART_STOPBITS_1;
 800c2bc:	60e5      	str	r5, [r4, #12]
  UartHandle.Init.Parity       = UART_PARITY_NONE;
 800c2be:	6125      	str	r5, [r4, #16]
  UartHandle.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 800c2c0:	61a5      	str	r5, [r4, #24]
  if(HAL_UART_Init(&UartHandle) != HAL_OK)
 800c2c2:	f7fb fad1 	bl	8007868 <HAL_UART_Init>
 if(HAL_UART_Receive_IT(&UartHandle, (uint8_t *)UserTxBuffer, 1) != HAL_OK)
 800c2c6:	2201      	movs	r2, #1
 800c2c8:	4631      	mov	r1, r6
 800c2ca:	4620      	mov	r0, r4


static void TIM_Config(void)
{
  /* Set TIMx instance */
  TimHandle.Instance = TIMx;
 800c2cc:	4c11      	ldr	r4, [pc, #68]	; (800c314 <CDC_Itf_Init+0x70>)
 if(HAL_UART_Receive_IT(&UartHandle, (uint8_t *)UserTxBuffer, 1) != HAL_OK)
 800c2ce:	f7fb f837 	bl	8007340 <HAL_UART_Receive_IT>
  TimHandle.Instance = TIMx;
 800c2d2:	4b11      	ldr	r3, [pc, #68]	; (800c318 <CDC_Itf_Init+0x74>)
 800c2d4:	6023      	str	r3, [r4, #0]
       + Period = 10000 - 1
       + Prescaler = ((SystemCoreClock/2)/10000) - 1
       + ClockDivision = 0
       + Counter direction = Up
  */
  TimHandle.Init.Period = (CDC_POLLING_INTERVAL*1000) - 1;
 800c2d6:	f241 3387 	movw	r3, #4999	; 0x1387
 800c2da:	60e3      	str	r3, [r4, #12]
  TimHandle.Init.Prescaler = 84-1;
  TimHandle.Init.ClockDivision = 0;
  TimHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&TimHandle) != HAL_OK)
 800c2dc:	4620      	mov	r0, r4
  TimHandle.Init.Prescaler = 84-1;
 800c2de:	2353      	movs	r3, #83	; 0x53
 800c2e0:	6063      	str	r3, [r4, #4]
  TimHandle.Init.ClockDivision = 0;
 800c2e2:	6125      	str	r5, [r4, #16]
  TimHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c2e4:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&TimHandle) != HAL_OK)
 800c2e6:	f7fa fff5 	bl	80072d4 <HAL_TIM_Base_Init>
  if(HAL_TIM_Base_Start_IT(&TimHandle) != HAL_OK)
 800c2ea:	4620      	mov	r0, r4
 800c2ec:	f7fa ff84 	bl	80071f8 <HAL_TIM_Base_Start_IT>
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c2f0:	4b0a      	ldr	r3, [pc, #40]	; (800c31c <CDC_Itf_Init+0x78>)
  hcdc->RxBuffer = pbuff;
 800c2f2:	4a0b      	ldr	r2, [pc, #44]	; (800c320 <CDC_Itf_Init+0x7c>)
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c2f4:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
}
 800c2f8:	4628      	mov	r0, r5
  hcdc->TxBuffer = pbuff;
 800c2fa:	f8c3 6208 	str.w	r6, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800c2fe:	f8c3 5210 	str.w	r5, [r3, #528]	; 0x210
  hcdc->RxBuffer = pbuff;
 800c302:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
}
 800c306:	bd70      	pop	{r4, r5, r6, pc}
 800c308:	40013800 	.word	0x40013800
 800c30c:	2000bc04 	.word	0x2000bc04
 800c310:	2000bcdd 	.word	0x2000bcdd
 800c314:	2000d0dc 	.word	0x2000d0dc
 800c318:	40000400 	.word	0x40000400
 800c31c:	2000ae74 	.word	0x2000ae74
 800c320:	2000c8d0 	.word	0x2000c8d0

0800c324 <STORAGE_IsReady>:
{
 800c324:	b510      	push	{r4, lr}
  if(BSP_SD_IsDetected() != SD_NOT_PRESENT)
 800c326:	f7fc fcdd 	bl	8008ce4 <BSP_SD_IsDetected>
 800c32a:	4c0b      	ldr	r4, [pc, #44]	; (800c358 <STORAGE_IsReady+0x34>)
    if(prev_status < 0)
 800c32c:	f994 3000 	ldrsb.w	r3, [r4]
  if(BSP_SD_IsDetected() != SD_NOT_PRESENT)
 800c330:	b160      	cbz	r0, 800c34c <STORAGE_IsReady+0x28>
    if(prev_status < 0)
 800c332:	2b00      	cmp	r3, #0
 800c334:	da03      	bge.n	800c33e <STORAGE_IsReady+0x1a>
      BSP_SD_Init();
 800c336:	f7fc fd85 	bl	8008e44 <BSP_SD_Init>
      prev_status = 0;
 800c33a:	2300      	movs	r3, #0
 800c33c:	7023      	strb	r3, [r4, #0]
    if(BSP_SD_GetStatus() == SD_TRANSFER_OK)
 800c33e:	f7fc fceb 	bl	8008d18 <BSP_SD_GetStatus>
 800c342:	3000      	adds	r0, #0
 800c344:	bf18      	it	ne
 800c346:	2001      	movne	r0, #1
 800c348:	4240      	negs	r0, r0
 800c34a:	bd10      	pop	{r4, pc}
  else if(prev_status == 0)
 800c34c:	b90b      	cbnz	r3, 800c352 <STORAGE_IsReady+0x2e>
    prev_status = -1;
 800c34e:	23ff      	movs	r3, #255	; 0xff
 800c350:	7023      	strb	r3, [r4, #0]
  int8_t ret = -1;
 800c352:	f04f 30ff 	mov.w	r0, #4294967295
}
 800c356:	bd10      	pop	{r4, pc}
 800c358:	20000941 	.word	0x20000941

0800c35c <CDC_Itf_Control>:
  switch (cmd)
 800c35c:	2820      	cmp	r0, #32
{
 800c35e:	b538      	push	{r3, r4, r5, lr}
  switch (cmd)
 800c360:	d003      	beq.n	800c36a <CDC_Itf_Control+0xe>
 800c362:	2821      	cmp	r0, #33	; 0x21
 800c364:	d048      	beq.n	800c3f8 <CDC_Itf_Control+0x9c>
}
 800c366:	2000      	movs	r0, #0
 800c368:	bd38      	pop	{r3, r4, r5, pc}
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 800c36a:	4c2c      	ldr	r4, [pc, #176]	; (800c41c <CDC_Itf_Control+0xc0>)
 800c36c:	680b      	ldr	r3, [r1, #0]
 800c36e:	6023      	str	r3, [r4, #0]
  if(HAL_UART_DeInit(&UartHandle) != HAL_OK)
 800c370:	4d2b      	ldr	r5, [pc, #172]	; (800c420 <CDC_Itf_Control+0xc4>)
    LineCoding.format     = pbuf[4];
 800c372:	790b      	ldrb	r3, [r1, #4]
 800c374:	7123      	strb	r3, [r4, #4]
    LineCoding.paritytype = pbuf[5];
 800c376:	794b      	ldrb	r3, [r1, #5]
 800c378:	7163      	strb	r3, [r4, #5]
  if(HAL_UART_DeInit(&UartHandle) != HAL_OK)
 800c37a:	4628      	mov	r0, r5
    LineCoding.datatype   = pbuf[6];
 800c37c:	798b      	ldrb	r3, [r1, #6]
 800c37e:	71a3      	strb	r3, [r4, #6]
  if(HAL_UART_DeInit(&UartHandle) != HAL_OK)
 800c380:	f7fa ffc4 	bl	800730c <HAL_UART_DeInit>
  switch (LineCoding.format)
 800c384:	7923      	ldrb	r3, [r4, #4]
 800c386:	4628      	mov	r0, r5
 800c388:	b12b      	cbz	r3, 800c396 <CDC_Itf_Control+0x3a>
 800c38a:	2b02      	cmp	r3, #2
 800c38c:	d001      	beq.n	800c392 <CDC_Itf_Control+0x36>
    UartHandle.Init.StopBits = UART_STOPBITS_1;
 800c38e:	2300      	movs	r3, #0
 800c390:	e001      	b.n	800c396 <CDC_Itf_Control+0x3a>
    UartHandle.Init.StopBits = UART_STOPBITS_2;
 800c392:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  switch (LineCoding.paritytype)
 800c396:	7962      	ldrb	r2, [r4, #5]
    UartHandle.Init.StopBits = UART_STOPBITS_1;
 800c398:	60c3      	str	r3, [r0, #12]
  switch (LineCoding.paritytype)
 800c39a:	2a01      	cmp	r2, #1
 800c39c:	d020      	beq.n	800c3e0 <CDC_Itf_Control+0x84>
 800c39e:	f04f 0300 	mov.w	r3, #0
 800c3a2:	d301      	bcc.n	800c3a8 <CDC_Itf_Control+0x4c>
 800c3a4:	2a02      	cmp	r2, #2
 800c3a6:	d01e      	beq.n	800c3e6 <CDC_Itf_Control+0x8a>
  switch (LineCoding.datatype)
 800c3a8:	79a2      	ldrb	r2, [r4, #6]
    UartHandle.Init.Parity = UART_PARITY_NONE;
 800c3aa:	6103      	str	r3, [r0, #16]
  switch (LineCoding.datatype)
 800c3ac:	2a07      	cmp	r2, #7
 800c3ae:	f04f 0300 	mov.w	r3, #0
 800c3b2:	d001      	beq.n	800c3b8 <CDC_Itf_Control+0x5c>
 800c3b4:	2a08      	cmp	r2, #8
 800c3b6:	d019      	beq.n	800c3ec <CDC_Itf_Control+0x90>
    UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 800c3b8:	6083      	str	r3, [r0, #8]
  UartHandle.Init.BaudRate     = LineCoding.bitrate;
 800c3ba:	6823      	ldr	r3, [r4, #0]
 800c3bc:	6043      	str	r3, [r0, #4]
  UartHandle.Init.Mode         = UART_MODE_TX_RX;
 800c3be:	220c      	movs	r2, #12
  UartHandle.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	6183      	str	r3, [r0, #24]
  UartHandle.Init.Mode         = UART_MODE_TX_RX;
 800c3c4:	6142      	str	r2, [r0, #20]
  UartHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 800c3c6:	61c3      	str	r3, [r0, #28]
  if(HAL_UART_Init(&UartHandle) != HAL_OK)
 800c3c8:	4815      	ldr	r0, [pc, #84]	; (800c420 <CDC_Itf_Control+0xc4>)
 800c3ca:	f7fb fa4d 	bl	8007868 <HAL_UART_Init>
 HAL_UART_Receive_IT(&UartHandle, (uint8_t *)(UserTxBuffer + UserTxBufPtrIn), 1);
 800c3ce:	4b15      	ldr	r3, [pc, #84]	; (800c424 <CDC_Itf_Control+0xc8>)
 800c3d0:	4915      	ldr	r1, [pc, #84]	; (800c428 <CDC_Itf_Control+0xcc>)
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	4812      	ldr	r0, [pc, #72]	; (800c420 <CDC_Itf_Control+0xc4>)
 800c3d6:	2201      	movs	r2, #1
 800c3d8:	4419      	add	r1, r3
 800c3da:	f7fa ffb1 	bl	8007340 <HAL_UART_Receive_IT>
 800c3de:	e7c2      	b.n	800c366 <CDC_Itf_Control+0xa>
    UartHandle.Init.Parity = UART_PARITY_ODD;
 800c3e0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800c3e4:	e7e0      	b.n	800c3a8 <CDC_Itf_Control+0x4c>
    UartHandle.Init.Parity = UART_PARITY_EVEN;
 800c3e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c3ea:	e7dd      	b.n	800c3a8 <CDC_Itf_Control+0x4c>
    if(UartHandle.Init.Parity == UART_PARITY_NONE)
 800c3ec:	6903      	ldr	r3, [r0, #16]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d0e2      	beq.n	800c3b8 <CDC_Itf_Control+0x5c>
      UartHandle.Init.WordLength = UART_WORDLENGTH_9B;
 800c3f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c3f6:	e7df      	b.n	800c3b8 <CDC_Itf_Control+0x5c>
    pbuf[0] = (uint8_t)(LineCoding.bitrate);
 800c3f8:	4b08      	ldr	r3, [pc, #32]	; (800c41c <CDC_Itf_Control+0xc0>)
 800c3fa:	681a      	ldr	r2, [r3, #0]
 800c3fc:	700a      	strb	r2, [r1, #0]
    pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 800c3fe:	681a      	ldr	r2, [r3, #0]
 800c400:	0a12      	lsrs	r2, r2, #8
 800c402:	704a      	strb	r2, [r1, #1]
    pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 800c404:	885a      	ldrh	r2, [r3, #2]
 800c406:	708a      	strb	r2, [r1, #2]
    pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 800c408:	78da      	ldrb	r2, [r3, #3]
 800c40a:	70ca      	strb	r2, [r1, #3]
    pbuf[4] = LineCoding.format;
 800c40c:	791a      	ldrb	r2, [r3, #4]
 800c40e:	710a      	strb	r2, [r1, #4]
    pbuf[5] = LineCoding.paritytype;
 800c410:	795a      	ldrb	r2, [r3, #5]
 800c412:	714a      	strb	r2, [r1, #5]
    pbuf[6] = LineCoding.datatype;
 800c414:	799b      	ldrb	r3, [r3, #6]
 800c416:	718b      	strb	r3, [r1, #6]
    break;
 800c418:	e7a5      	b.n	800c366 <CDC_Itf_Control+0xa>
 800c41a:	bf00      	nop
 800c41c:	2000017c 	.word	0x2000017c
 800c420:	2000bc04 	.word	0x2000bc04
 800c424:	2000093c 	.word	0x2000093c
 800c428:	2000bcdd 	.word	0x2000bcdd

0800c42c <LL_RTC_DATE_GetDay.constprop.2>:
  temp = READ_BIT(RTCx->DR, (RTC_DR_DT | RTC_DR_DU));
 800c42c:	4b0a      	ldr	r3, [pc, #40]	; (800c458 <LL_RTC_DATE_GetDay.constprop.2+0x2c>)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c42e:	2030      	movs	r0, #48	; 0x30
 800c430:	685b      	ldr	r3, [r3, #4]
 800c432:	fa90 f0a0 	rbit	r0, r0
 800c436:	220f      	movs	r2, #15
  return (uint32_t)((((temp & RTC_DR_DT) >> RTC_POSITION_DR_DT) << 4U) | ((temp & RTC_DR_DU) >> RTC_POSITION_DR_DU));
 800c438:	fab0 f080 	clz	r0, r0
 800c43c:	fa92 f2a2 	rbit	r2, r2
 800c440:	f003 0130 	and.w	r1, r3, #48	; 0x30
 800c444:	fab2 f282 	clz	r2, r2
 800c448:	f003 030f 	and.w	r3, r3, #15
 800c44c:	fa21 f000 	lsr.w	r0, r1, r0
 800c450:	40d3      	lsrs	r3, r2
}
 800c452:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 800c456:	4770      	bx	lr
 800c458:	40002800 	.word	0x40002800

0800c45c <LL_RTC_DATE_GetMonth.constprop.3>:
  temp = READ_BIT(RTCx->DR, (RTC_DR_MT | RTC_DR_MU));
 800c45c:	4b0b      	ldr	r3, [pc, #44]	; (800c48c <LL_RTC_DATE_GetMonth.constprop.3+0x30>)
 800c45e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800c462:	685b      	ldr	r3, [r3, #4]
 800c464:	fa90 f0a0 	rbit	r0, r0
 800c468:	f44f 6270 	mov.w	r2, #3840	; 0xf00
  return (uint32_t)((((temp & RTC_DR_MT) >> RTC_POSITION_DR_MT) << 4U) | ((temp & RTC_DR_MU) >> RTC_POSITION_DR_MU));
 800c46c:	fab0 f080 	clz	r0, r0
 800c470:	fa92 f2a2 	rbit	r2, r2
 800c474:	f403 5180 	and.w	r1, r3, #4096	; 0x1000
 800c478:	fab2 f282 	clz	r2, r2
 800c47c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800c480:	fa21 f000 	lsr.w	r0, r1, r0
 800c484:	40d3      	lsrs	r3, r2
}
 800c486:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 800c48a:	4770      	bx	lr
 800c48c:	40002800 	.word	0x40002800

0800c490 <LL_RTC_DATE_GetYear.constprop.4>:
  temp = READ_BIT(RTCx->DR, (RTC_DR_YT | RTC_DR_YU));
 800c490:	4b0b      	ldr	r3, [pc, #44]	; (800c4c0 <LL_RTC_DATE_GetYear.constprop.4+0x30>)
 800c492:	f44f 0070 	mov.w	r0, #15728640	; 0xf00000
 800c496:	685b      	ldr	r3, [r3, #4]
 800c498:	fa90 f0a0 	rbit	r0, r0
 800c49c:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
  return (uint32_t)((((temp & RTC_DR_YT) >> RTC_POSITION_DR_YT) << 4U) | ((temp & RTC_DR_YU) >> RTC_POSITION_DR_YU));
 800c4a0:	fab0 f080 	clz	r0, r0
 800c4a4:	fa92 f2a2 	rbit	r2, r2
 800c4a8:	f403 0170 	and.w	r1, r3, #15728640	; 0xf00000
 800c4ac:	fab2 f282 	clz	r2, r2
 800c4b0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800c4b4:	fa21 f000 	lsr.w	r0, r1, r0
 800c4b8:	40d3      	lsrs	r3, r2
}
 800c4ba:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 800c4be:	4770      	bx	lr
 800c4c0:	40002800 	.word	0x40002800

0800c4c4 <LL_RTC_TIME_GetSecond.constprop.5>:
  temp = READ_BIT(RTCx->TR, (RTC_TR_ST | RTC_TR_SU));
 800c4c4:	4b0a      	ldr	r3, [pc, #40]	; (800c4f0 <LL_RTC_TIME_GetSecond.constprop.5+0x2c>)
 800c4c6:	2070      	movs	r0, #112	; 0x70
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	fa90 f0a0 	rbit	r0, r0
 800c4ce:	220f      	movs	r2, #15
  return (uint32_t)((((temp & RTC_TR_ST) >> RTC_POSITION_TR_ST) << 4U) | ((temp & RTC_TR_SU) >> RTC_POSITION_TR_SU));
 800c4d0:	fab0 f080 	clz	r0, r0
 800c4d4:	fa92 f2a2 	rbit	r2, r2
 800c4d8:	f003 0170 	and.w	r1, r3, #112	; 0x70
 800c4dc:	fab2 f282 	clz	r2, r2
 800c4e0:	f003 030f 	and.w	r3, r3, #15
 800c4e4:	fa21 f000 	lsr.w	r0, r1, r0
 800c4e8:	40d3      	lsrs	r3, r2
}
 800c4ea:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 800c4ee:	4770      	bx	lr
 800c4f0:	40002800 	.word	0x40002800

0800c4f4 <LL_RTC_TIME_GetMinute.constprop.6>:
  temp = READ_BIT(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU));
 800c4f4:	4b0b      	ldr	r3, [pc, #44]	; (800c524 <LL_RTC_TIME_GetMinute.constprop.6+0x30>)
 800c4f6:	f44f 40e0 	mov.w	r0, #28672	; 0x7000
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	fa90 f0a0 	rbit	r0, r0
 800c500:	f44f 6270 	mov.w	r2, #3840	; 0xf00
  return (uint32_t)((((temp & RTC_TR_MNT) >> RTC_POSITION_TR_MT) << 4U) | ((temp & RTC_TR_MNU) >> RTC_POSITION_TR_MU));
 800c504:	fab0 f080 	clz	r0, r0
 800c508:	fa92 f2a2 	rbit	r2, r2
 800c50c:	f403 41e0 	and.w	r1, r3, #28672	; 0x7000
 800c510:	fab2 f282 	clz	r2, r2
 800c514:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800c518:	fa21 f000 	lsr.w	r0, r1, r0
 800c51c:	40d3      	lsrs	r3, r2
}
 800c51e:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 800c522:	4770      	bx	lr
 800c524:	40002800 	.word	0x40002800

0800c528 <LL_RTC_TIME_GetHour.constprop.7>:
  temp = READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU));
 800c528:	4b0b      	ldr	r3, [pc, #44]	; (800c558 <LL_RTC_TIME_GetHour.constprop.7+0x30>)
 800c52a:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	fa90 f0a0 	rbit	r0, r0
 800c534:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
  return (uint32_t)((((temp & RTC_TR_HT) >> RTC_POSITION_TR_HT) << 4U) | ((temp & RTC_TR_HU) >> RTC_POSITION_TR_HU));
 800c538:	fab0 f080 	clz	r0, r0
 800c53c:	fa92 f2a2 	rbit	r2, r2
 800c540:	f403 1140 	and.w	r1, r3, #3145728	; 0x300000
 800c544:	fab2 f282 	clz	r2, r2
 800c548:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800c54c:	fa21 f000 	lsr.w	r0, r1, r0
 800c550:	40d3      	lsrs	r3, r2
}
 800c552:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 800c556:	4770      	bx	lr
 800c558:	40002800 	.word	0x40002800

0800c55c <USBD_CDC_RegisterInterface>:
  if(fops != NULL)
 800c55c:	b119      	cbz	r1, 800c566 <USBD_CDC_RegisterInterface+0xa>
    pdev->pUserData= fops;
 800c55e:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;
 800c562:	2000      	movs	r0, #0
 800c564:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 800c566:	2002      	movs	r0, #2
}
 800c568:	4770      	bx	lr

0800c56a <USBD_CDC_TransmitPacket>:
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c56a:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
{
 800c56e:	b510      	push	{r4, lr}
  if(pdev->pClassData != NULL)
 800c570:	b172      	cbz	r2, 800c590 <USBD_CDC_TransmitPacket+0x26>
    if(hcdc->TxState == 0)
 800c572:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 800c576:	2301      	movs	r3, #1
 800c578:	b964      	cbnz	r4, 800c594 <USBD_CDC_TransmitPacket+0x2a>
      hcdc->TxState = 1;
 800c57a:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
      USBD_LL_Transmit(pdev,
 800c57e:	2183      	movs	r1, #131	; 0x83
 800c580:	f8b2 3210 	ldrh.w	r3, [r2, #528]	; 0x210
 800c584:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 800c588:	f7ff fc5f 	bl	800be4a <USBD_LL_Transmit>
      return USBD_OK;
 800c58c:	4620      	mov	r0, r4
 800c58e:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 800c590:	2002      	movs	r0, #2
 800c592:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
 800c594:	4618      	mov	r0, r3
}
 800c596:	bd10      	pop	{r4, pc}

0800c598 <USBD_CDC_ReceivePacket>:
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c598:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
{
 800c59c:	b510      	push	{r4, lr}
  if(pdev->pClassData != NULL)
 800c59e:	b162      	cbz	r2, 800c5ba <USBD_CDC_ReceivePacket+0x22>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800c5a0:	7c04      	ldrb	r4, [r0, #16]
 800c5a2:	b944      	cbnz	r4, 800c5b6 <USBD_CDC_ReceivePacket+0x1e>
      USBD_LL_PrepareReceive(pdev,
 800c5a4:	f44f 7300 	mov.w	r3, #512	; 0x200
      USBD_LL_PrepareReceive(pdev,
 800c5a8:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 800c5ac:	2103      	movs	r1, #3
 800c5ae:	f7ff fc53 	bl	800be58 <USBD_LL_PrepareReceive>
    return USBD_OK;
 800c5b2:	2000      	movs	r0, #0
 800c5b4:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 800c5b6:	2340      	movs	r3, #64	; 0x40
 800c5b8:	e7f6      	b.n	800c5a8 <USBD_CDC_ReceivePacket+0x10>
    return USBD_FAIL;
 800c5ba:	2002      	movs	r0, #2
}
 800c5bc:	bd10      	pop	{r4, pc}
	...

0800c5c0 <CDC_Itf_Receive>:
{
 800c5c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
BuffLength=0;
 800c5c4:	4dc1      	ldr	r5, [pc, #772]	; (800c8cc <CDC_Itf_Receive+0x30c>)
 800c5c6:	4cc2      	ldr	r4, [pc, #776]	; (800c8d0 <CDC_Itf_Receive+0x310>)
 800c5c8:	2300      	movs	r3, #0
{
 800c5ca:	b087      	sub	sp, #28
BuffLength=0;
 800c5cc:	602b      	str	r3, [r5, #0]
for (i = 0; i < *Len; i++)
 800c5ce:	4602      	mov	r2, r0
 800c5d0:	680e      	ldr	r6, [r1, #0]
 800c5d2:	1a13      	subs	r3, r2, r0
 800c5d4:	429e      	cmp	r6, r3
 800c5d6:	f200 8089 	bhi.w	800c6ec <CDC_Itf_Receive+0x12c>
if (TempUserBuffer[0] == 'g')
 800c5da:	7823      	ldrb	r3, [r4, #0]
 800c5dc:	2b67      	cmp	r3, #103	; 0x67
 800c5de:	f040 808c 	bne.w	800c6fa <CDC_Itf_Receive+0x13a>
RTC_S =(TempUserBuffer[2]-'0')* 10 + (TempUserBuffer[3]-'0');
 800c5e2:	f894 c002 	ldrb.w	ip, [r4, #2]
 800c5e6:	78e3      	ldrb	r3, [r4, #3]
RTC_Mi =(TempUserBuffer[6]-'0')* 10 + (TempUserBuffer[7]-'0');
 800c5e8:	f894 e006 	ldrb.w	lr, [r4, #6]
RTC_H =(TempUserBuffer[10]-'0')* 10 + (TempUserBuffer[11]-'0');
 800c5ec:	7ae2      	ldrb	r2, [r4, #11]
RTC_D =(TempUserBuffer[14]-'0')* 10 + (TempUserBuffer[15]-'0');
 800c5ee:	7be1      	ldrb	r1, [r4, #15]
RTC_Mo =(TempUserBuffer[18]-'0')* 10 + (TempUserBuffer[19]-'0');
 800c5f0:	7ce0      	ldrb	r0, [r4, #19]
RTC_Y =(TempUserBuffer[22]-'0')* 10 + (TempUserBuffer[23]-'0');
 800c5f2:	f894 a016 	ldrb.w	sl, [r4, #22]
RTC_H =(TempUserBuffer[10]-'0')* 10 + (TempUserBuffer[11]-'0');
 800c5f6:	f8df b324 	ldr.w	fp, [pc, #804]	; 800c91c <CDC_Itf_Receive+0x35c>
RTC_S =(TempUserBuffer[2]-'0')* 10 + (TempUserBuffer[3]-'0');
 800c5fa:	4fb6      	ldr	r7, [pc, #728]	; (800c8d4 <CDC_Itf_Receive+0x314>)
RTC_Mi =(TempUserBuffer[6]-'0')* 10 + (TempUserBuffer[7]-'0');
 800c5fc:	4eb6      	ldr	r6, [pc, #728]	; (800c8d8 <CDC_Itf_Receive+0x318>)
RTC_D =(TempUserBuffer[14]-'0')* 10 + (TempUserBuffer[15]-'0');
 800c5fe:	f8df 9320 	ldr.w	r9, [pc, #800]	; 800c920 <CDC_Itf_Receive+0x360>
RTC_Mo =(TempUserBuffer[18]-'0')* 10 + (TempUserBuffer[19]-'0');
 800c602:	f8df 8320 	ldr.w	r8, [pc, #800]	; 800c924 <CDC_Itf_Receive+0x364>
RTC_S =(TempUserBuffer[2]-'0')* 10 + (TempUserBuffer[3]-'0');
 800c606:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800c60a:	3b30      	subs	r3, #48	; 0x30
 800c60c:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 800c610:	eb03 0c4c 	add.w	ip, r3, ip, lsl #1
RTC_Mi =(TempUserBuffer[6]-'0')* 10 + (TempUserBuffer[7]-'0');
 800c614:	79e3      	ldrb	r3, [r4, #7]
 800c616:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800c61a:	3b30      	subs	r3, #48	; 0x30
 800c61c:	eb0e 0e8e 	add.w	lr, lr, lr, lsl #2
 800c620:	eb03 0e4e 	add.w	lr, r3, lr, lsl #1
RTC_H =(TempUserBuffer[10]-'0')* 10 + (TempUserBuffer[11]-'0');
 800c624:	7aa3      	ldrb	r3, [r4, #10]
 800c626:	3b30      	subs	r3, #48	; 0x30
 800c628:	3a30      	subs	r2, #48	; 0x30
 800c62a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800c62e:	eb02 0343 	add.w	r3, r2, r3, lsl #1
RTC_D =(TempUserBuffer[14]-'0')* 10 + (TempUserBuffer[15]-'0');
 800c632:	7ba2      	ldrb	r2, [r4, #14]
 800c634:	3a30      	subs	r2, #48	; 0x30
 800c636:	3930      	subs	r1, #48	; 0x30
 800c638:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800c63c:	eb01 0242 	add.w	r2, r1, r2, lsl #1
RTC_Mo =(TempUserBuffer[18]-'0')* 10 + (TempUserBuffer[19]-'0');
 800c640:	7ca1      	ldrb	r1, [r4, #18]
 800c642:	3930      	subs	r1, #48	; 0x30
 800c644:	3830      	subs	r0, #48	; 0x30
 800c646:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800c64a:	eb00 0141 	add.w	r1, r0, r1, lsl #1
RTC_Y =(TempUserBuffer[22]-'0')* 10 + (TempUserBuffer[23]-'0');
 800c64e:	7de0      	ldrb	r0, [r4, #23]
 800c650:	f1aa 0a30 	sub.w	sl, sl, #48	; 0x30
 800c654:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
 800c658:	3830      	subs	r0, #48	; 0x30
 800c65a:	eb00 004a 	add.w	r0, r0, sl, lsl #1
 800c65e:	f8df a294 	ldr.w	sl, [pc, #660]	; 800c8f4 <CDC_Itf_Receive+0x334>
RTC_S =(TempUserBuffer[2]-'0')* 10 + (TempUserBuffer[3]-'0');
 800c662:	fa5f fc8c 	uxtb.w	ip, ip
RTC_Mi =(TempUserBuffer[6]-'0')* 10 + (TempUserBuffer[7]-'0');
 800c666:	fa5f fe8e 	uxtb.w	lr, lr
RTC_H =(TempUserBuffer[10]-'0')* 10 + (TempUserBuffer[11]-'0');
 800c66a:	b2db      	uxtb	r3, r3
RTC_D =(TempUserBuffer[14]-'0')* 10 + (TempUserBuffer[15]-'0');
 800c66c:	b2d2      	uxtb	r2, r2
RTC_Mo =(TempUserBuffer[18]-'0')* 10 + (TempUserBuffer[19]-'0');
 800c66e:	b2c9      	uxtb	r1, r1
RTC_Y =(TempUserBuffer[22]-'0')* 10 + (TempUserBuffer[23]-'0');
 800c670:	b2c0      	uxtb	r0, r0
RTC_S =(TempUserBuffer[2]-'0')* 10 + (TempUserBuffer[3]-'0');
 800c672:	f887 c000 	strb.w	ip, [r7]
RTC_Mi =(TempUserBuffer[6]-'0')* 10 + (TempUserBuffer[7]-'0');
 800c676:	f886 e000 	strb.w	lr, [r6]
RTC_H =(TempUserBuffer[10]-'0')* 10 + (TempUserBuffer[11]-'0');
 800c67a:	f88b 3000 	strb.w	r3, [fp]
RTC_D =(TempUserBuffer[14]-'0')* 10 + (TempUserBuffer[15]-'0');
 800c67e:	f889 2000 	strb.w	r2, [r9]
RTC_Mo =(TempUserBuffer[18]-'0')* 10 + (TempUserBuffer[19]-'0');
 800c682:	f888 1000 	strb.w	r1, [r8]
RTC_Y =(TempUserBuffer[22]-'0')* 10 + (TempUserBuffer[23]-'0');
 800c686:	f88a 0000 	strb.w	r0, [sl]
Set_RTC_Calendar(RTC_Y, RTC_Mo , RTC_D, RTC_H, RTC_Mi, RTC_S);  // Set Device RTC with received Values
 800c68a:	f8cd c004 	str.w	ip, [sp, #4]
 800c68e:	f8cd e000 	str.w	lr, [sp]
 800c692:	f7fd ff0d 	bl	800a4b0 <Set_RTC_Calendar>
UserBufferSize=sprintf((char*)UserBuffer,"Pros_code_vr: %d Timestamp Received :%d:%d:%d_%d/%d/%d.\r\n\r\n",software_vr,RTC_H,RTC_Mi,RTC_S,RTC_Mo,RTC_D,RTC_Y);//
 800c696:	f89a 2000 	ldrb.w	r2, [sl]
 800c69a:	f89b 3000 	ldrb.w	r3, [fp]
 800c69e:	9204      	str	r2, [sp, #16]
 800c6a0:	f899 2000 	ldrb.w	r2, [r9]
 800c6a4:	9203      	str	r2, [sp, #12]
 800c6a6:	f898 2000 	ldrb.w	r2, [r8]
 800c6aa:	9202      	str	r2, [sp, #8]
 800c6ac:	783a      	ldrb	r2, [r7, #0]
 800c6ae:	f8df b250 	ldr.w	fp, [pc, #592]	; 800c900 <CDC_Itf_Receive+0x340>
 800c6b2:	9201      	str	r2, [sp, #4]
 800c6b4:	7832      	ldrb	r2, [r6, #0]
 800c6b6:	9200      	str	r2, [sp, #0]
 800c6b8:	4988      	ldr	r1, [pc, #544]	; (800c8dc <CDC_Itf_Receive+0x31c>)
 800c6ba:	4a89      	ldr	r2, [pc, #548]	; (800c8e0 <CDC_Itf_Receive+0x320>)
 800c6bc:	4658      	mov	r0, fp
 800c6be:	f000 faab 	bl	800cc18 <siprintf>
 800c6c2:	4a88      	ldr	r2, [pc, #544]	; (800c8e4 <CDC_Itf_Receive+0x324>)
 800c6c4:	4603      	mov	r3, r0
 800c6c6:	7010      	strb	r0, [r2, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c6c8:	4887      	ldr	r0, [pc, #540]	; (800c8e8 <CDC_Itf_Receive+0x328>)
 800c6ca:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  hcdc->TxLength = length;
 800c6ce:	b2db      	uxtb	r3, r3
 800c6d0:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210
  hcdc->TxBuffer = pbuff;
 800c6d4:	f8c2 b208 	str.w	fp, [r2, #520]	; 0x208
USBD_CDC_TransmitPacket(&USBD_Device);//
 800c6d8:	f7ff ff47 	bl	800c56a <USBD_CDC_TransmitPacket>
TempUserBuffer[0] = 0;        // Clear 1st Character to avoid code conflict
 800c6dc:	2300      	movs	r3, #0
USB_Mode = 1;                 // USB VCP Mode in next USB connectivity
 800c6de:	4a83      	ldr	r2, [pc, #524]	; (800c8ec <CDC_Itf_Receive+0x32c>)
TempUserBuffer[0] = 0;        // Clear 1st Character to avoid code conflict
 800c6e0:	7023      	strb	r3, [r4, #0]
USB_Mode = 1;                 // USB VCP Mode in next USB connectivity
 800c6e2:	2301      	movs	r3, #1
 800c6e4:	7013      	strb	r3, [r2, #0]
Logstart_Create=1;
 800c6e6:	4a82      	ldr	r2, [pc, #520]	; (800c8f0 <CDC_Itf_Receive+0x330>)
	*LP_Ram_Key_Address = 0;
 800c6e8:	6013      	str	r3, [r2, #0]
 800c6ea:	e011      	b.n	800c710 <CDC_Itf_Receive+0x150>
TempUserBuffer[BuffLength] = Buf[i];
 800c6ec:	682b      	ldr	r3, [r5, #0]
 800c6ee:	f812 6b01 	ldrb.w	r6, [r2], #1
 800c6f2:	54e6      	strb	r6, [r4, r3]
BuffLength++;
 800c6f4:	3301      	adds	r3, #1
 800c6f6:	602b      	str	r3, [r5, #0]
 800c6f8:	e76a      	b.n	800c5d0 <CDC_Itf_Receive+0x10>
else if (TempUserBuffer[0] == 'o')   // Turn off All LED
 800c6fa:	2b6f      	cmp	r3, #111	; 0x6f
 800c6fc:	f04f 0600 	mov.w	r6, #0
 800c700:	d114      	bne.n	800c72c <CDC_Itf_Receive+0x16c>
RED_LED_OFF();
 800c702:	f7fc fdef 	bl	80092e4 <RED_LED_OFF>
GREEN_LED_OFF();
 800c706:	f7fc fdee 	bl	80092e6 <GREEN_LED_OFF>
BLUE_LED_OFF();
 800c70a:	f7fc fdc7 	bl	800929c <BLUE_LED_OFF>
TempUserBuffer[0] = 0;         // Clear 1st Character to avoid code conflict
 800c70e:	7026      	strb	r6, [r4, #0]
for (i = 0; i < BuffLength; i++) // Buffer Empty
 800c710:	2300      	movs	r3, #0
 800c712:	682a      	ldr	r2, [r5, #0]
TempUserBuffer[i] = 0;//
 800c714:	496e      	ldr	r1, [pc, #440]	; (800c8d0 <CDC_Itf_Receive+0x310>)
 800c716:	4618      	mov	r0, r3
for (i = 0; i < BuffLength; i++) // Buffer Empty
 800c718:	4293      	cmp	r3, r2
 800c71a:	f040 8154 	bne.w	800c9c6 <CDC_Itf_Receive+0x406>
USBD_CDC_ReceivePacket(&USBD_Device);   // Ready for Next packet receive
 800c71e:	4872      	ldr	r0, [pc, #456]	; (800c8e8 <CDC_Itf_Receive+0x328>)
 800c720:	f7ff ff3a 	bl	800c598 <USBD_CDC_ReceivePacket>
}
 800c724:	2000      	movs	r0, #0
 800c726:	b007      	add	sp, #28
 800c728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
else if (TempUserBuffer[0] == 'B')   // Turn on BLUE LED
 800c72c:	2b42      	cmp	r3, #66	; 0x42
 800c72e:	d102      	bne.n	800c736 <CDC_Itf_Receive+0x176>
BLUE_LED_ONLY();
 800c730:	f7fc fde8 	bl	8009304 <BLUE_LED_ONLY>
 800c734:	e7eb      	b.n	800c70e <CDC_Itf_Receive+0x14e>
else if (TempUserBuffer[0] == 'b')  // Turn off BLUE LED
 800c736:	2b62      	cmp	r3, #98	; 0x62
 800c738:	d104      	bne.n	800c744 <CDC_Itf_Receive+0x184>
ALL_LED_OFF();
 800c73a:	f7fc fdb7 	bl	80092ac <ALL_LED_OFF>
	TempUserBuffer[0] = 0;       // Clear 1st Character to avoid code conflict
 800c73e:	2300      	movs	r3, #0
 800c740:	7023      	strb	r3, [r4, #0]
 800c742:	e7e5      	b.n	800c710 <CDC_Itf_Receive+0x150>
else if (TempUserBuffer[0] == 'E')  // Turn on Green LED
 800c744:	2b45      	cmp	r3, #69	; 0x45
 800c746:	d102      	bne.n	800c74e <CDC_Itf_Receive+0x18e>
GREEN_LED_ONLY();
 800c748:	f7fc fdbe 	bl	80092c8 <GREEN_LED_ONLY>
 800c74c:	e7df      	b.n	800c70e <CDC_Itf_Receive+0x14e>
else if (TempUserBuffer[0] == 'e')  // Turn off Green LED
 800c74e:	2b65      	cmp	r3, #101	; 0x65
 800c750:	d0f3      	beq.n	800c73a <CDC_Itf_Receive+0x17a>
else if (TempUserBuffer[0] == 'F')  // Turn on RED LED
 800c752:	2b46      	cmp	r3, #70	; 0x46
 800c754:	d102      	bne.n	800c75c <CDC_Itf_Receive+0x19c>
RED_LED_ONLY();
 800c756:	f7fc fdc7 	bl	80092e8 <RED_LED_ONLY>
 800c75a:	e7d8      	b.n	800c70e <CDC_Itf_Receive+0x14e>
else if (TempUserBuffer[0] == 'f')  // Turn off RED LED
 800c75c:	2b66      	cmp	r3, #102	; 0x66
 800c75e:	d0ec      	beq.n	800c73a <CDC_Itf_Receive+0x17a>
else if (TempUserBuffer[0] == 'l')  // Turn on White LED
 800c760:	2b6c      	cmp	r3, #108	; 0x6c
 800c762:	d102      	bne.n	800c76a <CDC_Itf_Receive+0x1aa>
ALL_LED_ON();
 800c764:	f7fc fdf8 	bl	8009358 <ALL_LED_ON>
 800c768:	e7e9      	b.n	800c73e <CDC_Itf_Receive+0x17e>
else if (TempUserBuffer[0] == 'r')   // Read Device RTC Timestamp
 800c76a:	2b72      	cmp	r3, #114	; 0x72
 800c76c:	f040 8086 	bne.w	800c87c <CDC_Itf_Receive+0x2bc>
	RTC_H = __RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC));
 800c770:	f7ff feda 	bl	800c528 <LL_RTC_TIME_GetHour.constprop.7>
 800c774:	4606      	mov	r6, r0
 800c776:	f7ff fed7 	bl	800c528 <LL_RTC_TIME_GetHour.constprop.7>
 800c77a:	f3c6 1303 	ubfx	r3, r6, #4, #4
 800c77e:	f8df a19c 	ldr.w	sl, [pc, #412]	; 800c91c <CDC_Itf_Receive+0x35c>
	RTC_Mi = __RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetMinute(RTC));
 800c782:	4e55      	ldr	r6, [pc, #340]	; (800c8d8 <CDC_Itf_Receive+0x318>)
	RTC_H = __RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC));
 800c784:	f000 000f 	and.w	r0, r0, #15
 800c788:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800c78c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800c790:	f88a 3000 	strb.w	r3, [sl]
	RTC_Mi = __RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetMinute(RTC));
 800c794:	f7ff feae 	bl	800c4f4 <LL_RTC_TIME_GetMinute.constprop.6>
 800c798:	4607      	mov	r7, r0
 800c79a:	f7ff feab 	bl	800c4f4 <LL_RTC_TIME_GetMinute.constprop.6>
 800c79e:	f3c7 1303 	ubfx	r3, r7, #4, #4
 800c7a2:	f000 000f 	and.w	r0, r0, #15
 800c7a6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800c7aa:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800c7ae:	7033      	strb	r3, [r6, #0]
	RTC_S =  __RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetSecond(RTC));
 800c7b0:	f7ff fe88 	bl	800c4c4 <LL_RTC_TIME_GetSecond.constprop.5>
 800c7b4:	4680      	mov	r8, r0
 800c7b6:	f7ff fe85 	bl	800c4c4 <LL_RTC_TIME_GetSecond.constprop.5>
 800c7ba:	f3c8 1303 	ubfx	r3, r8, #4, #4
 800c7be:	4f45      	ldr	r7, [pc, #276]	; (800c8d4 <CDC_Itf_Receive+0x314>)
	RTC_Mo =__RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetMonth(RTC));
 800c7c0:	f8df 8160 	ldr.w	r8, [pc, #352]	; 800c924 <CDC_Itf_Receive+0x364>
	RTC_S =  __RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetSecond(RTC));
 800c7c4:	f000 000f 	and.w	r0, r0, #15
 800c7c8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800c7cc:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800c7d0:	703b      	strb	r3, [r7, #0]
	RTC_Mo =__RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetMonth(RTC));
 800c7d2:	f7ff fe43 	bl	800c45c <LL_RTC_DATE_GetMonth.constprop.3>
 800c7d6:	4681      	mov	r9, r0
 800c7d8:	f7ff fe40 	bl	800c45c <LL_RTC_DATE_GetMonth.constprop.3>
 800c7dc:	f3c9 1303 	ubfx	r3, r9, #4, #4
 800c7e0:	f000 000f 	and.w	r0, r0, #15
 800c7e4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800c7e8:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800c7ec:	f888 3000 	strb.w	r3, [r8]
	RTC_D = __RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetDay(RTC));
 800c7f0:	f7ff fe1c 	bl	800c42c <LL_RTC_DATE_GetDay.constprop.2>
 800c7f4:	4683      	mov	fp, r0
 800c7f6:	f7ff fe19 	bl	800c42c <LL_RTC_DATE_GetDay.constprop.2>
 800c7fa:	f3cb 1303 	ubfx	r3, fp, #4, #4
 800c7fe:	f8df 9120 	ldr.w	r9, [pc, #288]	; 800c920 <CDC_Itf_Receive+0x360>
 800c802:	f000 000f 	and.w	r0, r0, #15
 800c806:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800c80a:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800c80e:	f889 3000 	strb.w	r3, [r9]
	RTC_Y =__RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetYear(RTC));
 800c812:	f7ff fe3d 	bl	800c490 <LL_RTC_DATE_GetYear.constprop.4>
 800c816:	4683      	mov	fp, r0
 800c818:	f7ff fe3a 	bl	800c490 <LL_RTC_DATE_GetYear.constprop.4>
 800c81c:	f3cb 1303 	ubfx	r3, fp, #4, #4
 800c820:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800c824:	f000 000f 	and.w	r0, r0, #15
 800c828:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 800c82c:	4b31      	ldr	r3, [pc, #196]	; (800c8f4 <CDC_Itf_Receive+0x334>)
		UserBufferSize=sprintf((char*)UserBuffer,"Pros_code_vr: %d \r\nCurrent Device Time: %2d:%2d:%2d_%2d/%2d/%2d.\r\n\r\n",software_vr,RTC_H,RTC_Mi,RTC_S,RTC_Mo,RTC_D,RTC_Y);
 800c82e:	4932      	ldr	r1, [pc, #200]	; (800c8f8 <CDC_Itf_Receive+0x338>)
	RTC_Y =__RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetYear(RTC));
 800c830:	b2c0      	uxtb	r0, r0
 800c832:	7018      	strb	r0, [r3, #0]
	(void)RTC->DR;
 800c834:	4b31      	ldr	r3, [pc, #196]	; (800c8fc <CDC_Itf_Receive+0x33c>)
 800c836:	685a      	ldr	r2, [r3, #4]
	(void)RTC->TR;
 800c838:	681b      	ldr	r3, [r3, #0]
		UserBufferSize=sprintf((char*)UserBuffer,"Pros_code_vr: %d \r\nCurrent Device Time: %2d:%2d:%2d_%2d/%2d/%2d.\r\n\r\n",software_vr,RTC_H,RTC_Mi,RTC_S,RTC_Mo,RTC_D,RTC_Y);
 800c83a:	f89a 3000 	ldrb.w	r3, [sl]
 800c83e:	9004      	str	r0, [sp, #16]
 800c840:	f899 2000 	ldrb.w	r2, [r9]
 800c844:	9203      	str	r2, [sp, #12]
 800c846:	f898 2000 	ldrb.w	r2, [r8]
 800c84a:	9202      	str	r2, [sp, #8]
 800c84c:	783a      	ldrb	r2, [r7, #0]
 800c84e:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 800c900 <CDC_Itf_Receive+0x340>
 800c852:	9201      	str	r2, [sp, #4]
 800c854:	7832      	ldrb	r2, [r6, #0]
 800c856:	9200      	str	r2, [sp, #0]
 800c858:	4650      	mov	r0, sl
 800c85a:	4a21      	ldr	r2, [pc, #132]	; (800c8e0 <CDC_Itf_Receive+0x320>)
 800c85c:	f000 f9dc 	bl	800cc18 <siprintf>
 800c860:	4a20      	ldr	r2, [pc, #128]	; (800c8e4 <CDC_Itf_Receive+0x324>)
 800c862:	4603      	mov	r3, r0
 800c864:	7010      	strb	r0, [r2, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c866:	4820      	ldr	r0, [pc, #128]	; (800c8e8 <CDC_Itf_Receive+0x328>)
 800c868:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  hcdc->TxLength = length;
 800c86c:	b2db      	uxtb	r3, r3
  hcdc->TxBuffer = pbuff;
 800c86e:	f8c2 a208 	str.w	sl, [r2, #520]	; 0x208
  hcdc->TxLength = length;
 800c872:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210
	USBD_CDC_TransmitPacket(&USBD_Device);//
 800c876:	f7ff fe78 	bl	800c56a <USBD_CDC_TransmitPacket>
 800c87a:	e760      	b.n	800c73e <CDC_Itf_Receive+0x17e>
else if (TempUserBuffer[0] == 'U')    // USB MSC in next USB connectivity
 800c87c:	2b55      	cmp	r3, #85	; 0x55
 800c87e:	d153      	bne.n	800c928 <CDC_Itf_Receive+0x368>
	UserBufferSize=sprintf((char*)UserBuffer,"Pros_code_vr: %d \r\n Return to USB MSC Mode after USB reconnect..\r\n\r\n",software_vr);
 800c880:	4e1f      	ldr	r6, [pc, #124]	; (800c900 <CDC_Itf_Receive+0x340>)
 800c882:	4920      	ldr	r1, [pc, #128]	; (800c904 <CDC_Itf_Receive+0x344>)
 800c884:	4a16      	ldr	r2, [pc, #88]	; (800c8e0 <CDC_Itf_Receive+0x320>)
 800c886:	4630      	mov	r0, r6
 800c888:	f000 f9c6 	bl	800cc18 <siprintf>
 800c88c:	4a15      	ldr	r2, [pc, #84]	; (800c8e4 <CDC_Itf_Receive+0x324>)
 800c88e:	4603      	mov	r3, r0
 800c890:	7010      	strb	r0, [r2, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c892:	4815      	ldr	r0, [pc, #84]	; (800c8e8 <CDC_Itf_Receive+0x328>)
 800c894:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  hcdc->TxLength = length;
 800c898:	b2db      	uxtb	r3, r3
 800c89a:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210
  hcdc->TxBuffer = pbuff;
 800c89e:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
	USBD_CDC_TransmitPacket(&USBD_Device);//
 800c8a2:	f7ff fe62 	bl	800c56a <USBD_CDC_TransmitPacket>
	USB_Mode = 1;                    // USB MSC Mode
 800c8a6:	4911      	ldr	r1, [pc, #68]	; (800c8ec <CDC_Itf_Receive+0x32c>)
 800c8a8:	2201      	movs	r2, #1
 800c8aa:	700a      	strb	r2, [r1, #0]
	Logstart_Delete=1;
 800c8ac:	4916      	ldr	r1, [pc, #88]	; (800c908 <CDC_Itf_Receive+0x348>)
 800c8ae:	600a      	str	r2, [r1, #0]
	EnterReset_Create=0;
 800c8b0:	4916      	ldr	r1, [pc, #88]	; (800c90c <CDC_Itf_Receive+0x34c>)
	TempUserBuffer[0] = 0;            // Clear 1st Character to avoid code conflict
 800c8b2:	2300      	movs	r3, #0
	EnterReset_Create=0;
 800c8b4:	600b      	str	r3, [r1, #0]
	EnterDFU_Create=0;
 800c8b6:	4916      	ldr	r1, [pc, #88]	; (800c910 <CDC_Itf_Receive+0x350>)
	TempUserBuffer[0] = 0;            // Clear 1st Character to avoid code conflict
 800c8b8:	7023      	strb	r3, [r4, #0]
	EnterDFU_Create=0;
 800c8ba:	600b      	str	r3, [r1, #0]
	Logstart_Create=1;
 800c8bc:	490c      	ldr	r1, [pc, #48]	; (800c8f0 <CDC_Itf_Receive+0x330>)
 800c8be:	600a      	str	r2, [r1, #0]
	 VCP_Bypass=1;
 800c8c0:	4914      	ldr	r1, [pc, #80]	; (800c914 <CDC_Itf_Receive+0x354>)
 800c8c2:	700a      	strb	r2, [r1, #0]
	 Data_log_Start_Resume = 0;
 800c8c4:	4a14      	ldr	r2, [pc, #80]	; (800c918 <CDC_Itf_Receive+0x358>)
 800c8c6:	7013      	strb	r3, [r2, #0]
 800c8c8:	e722      	b.n	800c710 <CDC_Itf_Receive+0x150>
 800c8ca:	bf00      	nop
 800c8cc:	2000bc00 	.word	0x2000bc00
 800c8d0:	2000d118 	.word	0x2000d118
 800c8d4:	2000d0d0 	.word	0x2000d0d0
 800c8d8:	2000d0d1 	.word	0x2000d0d1
 800c8dc:	0800f0fe 	.word	0x0800f0fe
 800c8e0:	0002c314 	.word	0x0002c314
 800c8e4:	2000d0d2 	.word	0x2000d0d2
 800c8e8:	2000ae74 	.word	0x2000ae74
 800c8ec:	2000b724 	.word	0x2000b724
 800c8f0:	2000bc74 	.word	0x2000bc74
 800c8f4:	2000bcdc 	.word	0x2000bcdc
 800c8f8:	0800f13a 	.word	0x0800f13a
 800c8fc:	40002800 	.word	0x40002800
 800c900:	2000c4e8 	.word	0x2000c4e8
 800c904:	0800f17f 	.word	0x0800f17f
 800c908:	2000bbf8 	.word	0x2000bbf8
 800c90c:	2000c4e4 	.word	0x2000c4e4
 800c910:	2000d0d4 	.word	0x2000d0d4
 800c914:	2000b201 	.word	0x2000b201
 800c918:	2000ae65 	.word	0x2000ae65
 800c91c:	2000bbfc 	.word	0x2000bbfc
 800c920:	2000d0d8 	.word	0x2000d0d8
 800c924:	2000bbf4 	.word	0x2000bbf4
else if (TempUserBuffer[0] == 'Z')    // Reset Device
 800c928:	2b5a      	cmp	r3, #90	; 0x5a
 800c92a:	d118      	bne.n	800c95e <CDC_Itf_Receive+0x39e>
	UserBufferSize=sprintf((char*)UserBuffer,"Pros_code_vr: %d Disconnect USB cable to reset AIM device..\r\n",software_vr);
 800c92c:	4e27      	ldr	r6, [pc, #156]	; (800c9cc <CDC_Itf_Receive+0x40c>)
 800c92e:	4a28      	ldr	r2, [pc, #160]	; (800c9d0 <CDC_Itf_Receive+0x410>)
 800c930:	4928      	ldr	r1, [pc, #160]	; (800c9d4 <CDC_Itf_Receive+0x414>)
 800c932:	4630      	mov	r0, r6
 800c934:	f000 f970 	bl	800cc18 <siprintf>
 800c938:	4a27      	ldr	r2, [pc, #156]	; (800c9d8 <CDC_Itf_Receive+0x418>)
 800c93a:	4603      	mov	r3, r0
 800c93c:	7010      	strb	r0, [r2, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c93e:	4827      	ldr	r0, [pc, #156]	; (800c9dc <CDC_Itf_Receive+0x41c>)
 800c940:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  hcdc->TxLength = length;
 800c944:	b2db      	uxtb	r3, r3
 800c946:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210
  hcdc->TxBuffer = pbuff;
 800c94a:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
	USBD_CDC_TransmitPacket(&USBD_Device);
 800c94e:	f7ff fe0c 	bl	800c56a <USBD_CDC_TransmitPacket>
	TempUserBuffer[0] = 0;            // Clear 1st Character to avoid code conflict
 800c952:	2300      	movs	r3, #0
 800c954:	7023      	strb	r3, [r4, #0]
	EnterReset_Create=1;
 800c956:	4b22      	ldr	r3, [pc, #136]	; (800c9e0 <CDC_Itf_Receive+0x420>)
 800c958:	2201      	movs	r2, #1
	EnterDFU_Create=1;
 800c95a:	601a      	str	r2, [r3, #0]
 800c95c:	e6d8      	b.n	800c710 <CDC_Itf_Receive+0x150>
else if (TempUserBuffer[0] == 'X')     // Enter DFU mode for firmware Update
 800c95e:	2b58      	cmp	r3, #88	; 0x58
 800c960:	d117      	bne.n	800c992 <CDC_Itf_Receive+0x3d2>
	UserBufferSize=sprintf((char*)UserBuffer,"Pros_code_vr: %d Disconnect USB cable to enter Firmware update Mode..\r\n",software_vr);
 800c962:	4e1a      	ldr	r6, [pc, #104]	; (800c9cc <CDC_Itf_Receive+0x40c>)
 800c964:	4a1a      	ldr	r2, [pc, #104]	; (800c9d0 <CDC_Itf_Receive+0x410>)
 800c966:	491f      	ldr	r1, [pc, #124]	; (800c9e4 <CDC_Itf_Receive+0x424>)
 800c968:	4630      	mov	r0, r6
 800c96a:	f000 f955 	bl	800cc18 <siprintf>
 800c96e:	4a1a      	ldr	r2, [pc, #104]	; (800c9d8 <CDC_Itf_Receive+0x418>)
 800c970:	4603      	mov	r3, r0
 800c972:	7010      	strb	r0, [r2, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c974:	4819      	ldr	r0, [pc, #100]	; (800c9dc <CDC_Itf_Receive+0x41c>)
 800c976:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  hcdc->TxLength = length;
 800c97a:	b2db      	uxtb	r3, r3
 800c97c:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210
  hcdc->TxBuffer = pbuff;
 800c980:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
	USBD_CDC_TransmitPacket(&USBD_Device);
 800c984:	f7ff fdf1 	bl	800c56a <USBD_CDC_TransmitPacket>
	TempUserBuffer[0] = 0;                     // Clear 1st Character to avoid code conflict
 800c988:	2300      	movs	r3, #0
 800c98a:	7023      	strb	r3, [r4, #0]
	EnterDFU_Create=1;
 800c98c:	2201      	movs	r2, #1
 800c98e:	4b16      	ldr	r3, [pc, #88]	; (800c9e8 <CDC_Itf_Receive+0x428>)
 800c990:	e7e3      	b.n	800c95a <CDC_Itf_Receive+0x39a>
else if (TempUserBuffer[0] == 'Y')     // Enter DFU mode for firmware Update
 800c992:	2b59      	cmp	r3, #89	; 0x59
 800c994:	f47f aebc 	bne.w	800c710 <CDC_Itf_Receive+0x150>
	UserBufferSize=sprintf((char*)UserBuffer,"Pros_code_vr: %d \r\n LP_RAM reset..\r\n",software_vr);
 800c998:	4e0c      	ldr	r6, [pc, #48]	; (800c9cc <CDC_Itf_Receive+0x40c>)
 800c99a:	4a0d      	ldr	r2, [pc, #52]	; (800c9d0 <CDC_Itf_Receive+0x410>)
 800c99c:	4913      	ldr	r1, [pc, #76]	; (800c9ec <CDC_Itf_Receive+0x42c>)
 800c99e:	4630      	mov	r0, r6
 800c9a0:	f000 f93a 	bl	800cc18 <siprintf>
 800c9a4:	4a0c      	ldr	r2, [pc, #48]	; (800c9d8 <CDC_Itf_Receive+0x418>)
 800c9a6:	4603      	mov	r3, r0
 800c9a8:	7010      	strb	r0, [r2, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c9aa:	480c      	ldr	r0, [pc, #48]	; (800c9dc <CDC_Itf_Receive+0x41c>)
 800c9ac:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  hcdc->TxLength = length;
 800c9b0:	b2db      	uxtb	r3, r3
 800c9b2:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210
  hcdc->TxBuffer = pbuff;
 800c9b6:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
	USBD_CDC_TransmitPacket(&USBD_Device);
 800c9ba:	f7ff fdd6 	bl	800c56a <USBD_CDC_TransmitPacket>
	TempUserBuffer[0] = 0;                     // Clear 1st Character to avoid code conflict
 800c9be:	2300      	movs	r3, #0
 800c9c0:	7023      	strb	r3, [r4, #0]
	*LP_Ram_Key_Address = 0;
 800c9c2:	4a0b      	ldr	r2, [pc, #44]	; (800c9f0 <CDC_Itf_Receive+0x430>)
 800c9c4:	e690      	b.n	800c6e8 <CDC_Itf_Receive+0x128>
TempUserBuffer[i] = 0;//
 800c9c6:	5458      	strb	r0, [r3, r1]
for (i = 0; i < BuffLength; i++) // Buffer Empty
 800c9c8:	3301      	adds	r3, #1
 800c9ca:	e6a5      	b.n	800c718 <CDC_Itf_Receive+0x158>
 800c9cc:	2000c4e8 	.word	0x2000c4e8
 800c9d0:	0002c314 	.word	0x0002c314
 800c9d4:	0800f1c4 	.word	0x0800f1c4
 800c9d8:	2000d0d2 	.word	0x2000d0d2
 800c9dc:	2000ae74 	.word	0x2000ae74
 800c9e0:	2000c4e4 	.word	0x2000c4e4
 800c9e4:	0800f202 	.word	0x0800f202
 800c9e8:	2000d0d4 	.word	0x2000d0d4
 800c9ec:	0800f24a 	.word	0x0800f24a
 800c9f0:	20017cf0 	.word	0x20017cf0

0800c9f4 <__libc_init_array>:
 800c9f4:	b570      	push	{r4, r5, r6, lr}
 800c9f6:	4e0d      	ldr	r6, [pc, #52]	; (800ca2c <__libc_init_array+0x38>)
 800c9f8:	4c0d      	ldr	r4, [pc, #52]	; (800ca30 <__libc_init_array+0x3c>)
 800c9fa:	1ba4      	subs	r4, r4, r6
 800c9fc:	10a4      	asrs	r4, r4, #2
 800c9fe:	2500      	movs	r5, #0
 800ca00:	42a5      	cmp	r5, r4
 800ca02:	d109      	bne.n	800ca18 <__libc_init_array+0x24>
 800ca04:	4e0b      	ldr	r6, [pc, #44]	; (800ca34 <__libc_init_array+0x40>)
 800ca06:	4c0c      	ldr	r4, [pc, #48]	; (800ca38 <__libc_init_array+0x44>)
 800ca08:	f001 fc30 	bl	800e26c <_init>
 800ca0c:	1ba4      	subs	r4, r4, r6
 800ca0e:	10a4      	asrs	r4, r4, #2
 800ca10:	2500      	movs	r5, #0
 800ca12:	42a5      	cmp	r5, r4
 800ca14:	d105      	bne.n	800ca22 <__libc_init_array+0x2e>
 800ca16:	bd70      	pop	{r4, r5, r6, pc}
 800ca18:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ca1c:	4798      	blx	r3
 800ca1e:	3501      	adds	r5, #1
 800ca20:	e7ee      	b.n	800ca00 <__libc_init_array+0xc>
 800ca22:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ca26:	4798      	blx	r3
 800ca28:	3501      	adds	r5, #1
 800ca2a:	e7f2      	b.n	800ca12 <__libc_init_array+0x1e>
 800ca2c:	0800f480 	.word	0x0800f480
 800ca30:	0800f480 	.word	0x0800f480
 800ca34:	0800f480 	.word	0x0800f480
 800ca38:	0800f484 	.word	0x0800f484

0800ca3c <malloc>:
 800ca3c:	4b02      	ldr	r3, [pc, #8]	; (800ca48 <malloc+0xc>)
 800ca3e:	4601      	mov	r1, r0
 800ca40:	6818      	ldr	r0, [r3, #0]
 800ca42:	f000 b87b 	b.w	800cb3c <_malloc_r>
 800ca46:	bf00      	nop
 800ca48:	200002e8 	.word	0x200002e8

0800ca4c <free>:
 800ca4c:	4b02      	ldr	r3, [pc, #8]	; (800ca58 <free+0xc>)
 800ca4e:	4601      	mov	r1, r0
 800ca50:	6818      	ldr	r0, [r3, #0]
 800ca52:	f000 b825 	b.w	800caa0 <_free_r>
 800ca56:	bf00      	nop
 800ca58:	200002e8 	.word	0x200002e8

0800ca5c <memcmp>:
 800ca5c:	b510      	push	{r4, lr}
 800ca5e:	3901      	subs	r1, #1
 800ca60:	4402      	add	r2, r0
 800ca62:	4290      	cmp	r0, r2
 800ca64:	d101      	bne.n	800ca6a <memcmp+0xe>
 800ca66:	2000      	movs	r0, #0
 800ca68:	bd10      	pop	{r4, pc}
 800ca6a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800ca6e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ca72:	42a3      	cmp	r3, r4
 800ca74:	d0f5      	beq.n	800ca62 <memcmp+0x6>
 800ca76:	1b18      	subs	r0, r3, r4
 800ca78:	bd10      	pop	{r4, pc}

0800ca7a <memcpy>:
 800ca7a:	b510      	push	{r4, lr}
 800ca7c:	1e43      	subs	r3, r0, #1
 800ca7e:	440a      	add	r2, r1
 800ca80:	4291      	cmp	r1, r2
 800ca82:	d100      	bne.n	800ca86 <memcpy+0xc>
 800ca84:	bd10      	pop	{r4, pc}
 800ca86:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ca8a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ca8e:	e7f7      	b.n	800ca80 <memcpy+0x6>

0800ca90 <memset>:
 800ca90:	4402      	add	r2, r0
 800ca92:	4603      	mov	r3, r0
 800ca94:	4293      	cmp	r3, r2
 800ca96:	d100      	bne.n	800ca9a <memset+0xa>
 800ca98:	4770      	bx	lr
 800ca9a:	f803 1b01 	strb.w	r1, [r3], #1
 800ca9e:	e7f9      	b.n	800ca94 <memset+0x4>

0800caa0 <_free_r>:
 800caa0:	b538      	push	{r3, r4, r5, lr}
 800caa2:	4605      	mov	r5, r0
 800caa4:	2900      	cmp	r1, #0
 800caa6:	d045      	beq.n	800cb34 <_free_r+0x94>
 800caa8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800caac:	1f0c      	subs	r4, r1, #4
 800caae:	2b00      	cmp	r3, #0
 800cab0:	bfb8      	it	lt
 800cab2:	18e4      	addlt	r4, r4, r3
 800cab4:	f000 f923 	bl	800ccfe <__malloc_lock>
 800cab8:	4a1f      	ldr	r2, [pc, #124]	; (800cb38 <_free_r+0x98>)
 800caba:	6813      	ldr	r3, [r2, #0]
 800cabc:	4610      	mov	r0, r2
 800cabe:	b933      	cbnz	r3, 800cace <_free_r+0x2e>
 800cac0:	6063      	str	r3, [r4, #4]
 800cac2:	6014      	str	r4, [r2, #0]
 800cac4:	4628      	mov	r0, r5
 800cac6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800caca:	f000 b919 	b.w	800cd00 <__malloc_unlock>
 800cace:	42a3      	cmp	r3, r4
 800cad0:	d90c      	bls.n	800caec <_free_r+0x4c>
 800cad2:	6821      	ldr	r1, [r4, #0]
 800cad4:	1862      	adds	r2, r4, r1
 800cad6:	4293      	cmp	r3, r2
 800cad8:	bf04      	itt	eq
 800cada:	681a      	ldreq	r2, [r3, #0]
 800cadc:	685b      	ldreq	r3, [r3, #4]
 800cade:	6063      	str	r3, [r4, #4]
 800cae0:	bf04      	itt	eq
 800cae2:	1852      	addeq	r2, r2, r1
 800cae4:	6022      	streq	r2, [r4, #0]
 800cae6:	6004      	str	r4, [r0, #0]
 800cae8:	e7ec      	b.n	800cac4 <_free_r+0x24>
 800caea:	4613      	mov	r3, r2
 800caec:	685a      	ldr	r2, [r3, #4]
 800caee:	b10a      	cbz	r2, 800caf4 <_free_r+0x54>
 800caf0:	42a2      	cmp	r2, r4
 800caf2:	d9fa      	bls.n	800caea <_free_r+0x4a>
 800caf4:	6819      	ldr	r1, [r3, #0]
 800caf6:	1858      	adds	r0, r3, r1
 800caf8:	42a0      	cmp	r0, r4
 800cafa:	d10b      	bne.n	800cb14 <_free_r+0x74>
 800cafc:	6820      	ldr	r0, [r4, #0]
 800cafe:	4401      	add	r1, r0
 800cb00:	1858      	adds	r0, r3, r1
 800cb02:	4282      	cmp	r2, r0
 800cb04:	6019      	str	r1, [r3, #0]
 800cb06:	d1dd      	bne.n	800cac4 <_free_r+0x24>
 800cb08:	6810      	ldr	r0, [r2, #0]
 800cb0a:	6852      	ldr	r2, [r2, #4]
 800cb0c:	605a      	str	r2, [r3, #4]
 800cb0e:	4401      	add	r1, r0
 800cb10:	6019      	str	r1, [r3, #0]
 800cb12:	e7d7      	b.n	800cac4 <_free_r+0x24>
 800cb14:	d902      	bls.n	800cb1c <_free_r+0x7c>
 800cb16:	230c      	movs	r3, #12
 800cb18:	602b      	str	r3, [r5, #0]
 800cb1a:	e7d3      	b.n	800cac4 <_free_r+0x24>
 800cb1c:	6820      	ldr	r0, [r4, #0]
 800cb1e:	1821      	adds	r1, r4, r0
 800cb20:	428a      	cmp	r2, r1
 800cb22:	bf04      	itt	eq
 800cb24:	6811      	ldreq	r1, [r2, #0]
 800cb26:	6852      	ldreq	r2, [r2, #4]
 800cb28:	6062      	str	r2, [r4, #4]
 800cb2a:	bf04      	itt	eq
 800cb2c:	1809      	addeq	r1, r1, r0
 800cb2e:	6021      	streq	r1, [r4, #0]
 800cb30:	605c      	str	r4, [r3, #4]
 800cb32:	e7c7      	b.n	800cac4 <_free_r+0x24>
 800cb34:	bd38      	pop	{r3, r4, r5, pc}
 800cb36:	bf00      	nop
 800cb38:	20000944 	.word	0x20000944

0800cb3c <_malloc_r>:
 800cb3c:	b570      	push	{r4, r5, r6, lr}
 800cb3e:	1ccd      	adds	r5, r1, #3
 800cb40:	f025 0503 	bic.w	r5, r5, #3
 800cb44:	3508      	adds	r5, #8
 800cb46:	2d0c      	cmp	r5, #12
 800cb48:	bf38      	it	cc
 800cb4a:	250c      	movcc	r5, #12
 800cb4c:	2d00      	cmp	r5, #0
 800cb4e:	4606      	mov	r6, r0
 800cb50:	db01      	blt.n	800cb56 <_malloc_r+0x1a>
 800cb52:	42a9      	cmp	r1, r5
 800cb54:	d903      	bls.n	800cb5e <_malloc_r+0x22>
 800cb56:	230c      	movs	r3, #12
 800cb58:	6033      	str	r3, [r6, #0]
 800cb5a:	2000      	movs	r0, #0
 800cb5c:	bd70      	pop	{r4, r5, r6, pc}
 800cb5e:	f000 f8ce 	bl	800ccfe <__malloc_lock>
 800cb62:	4a23      	ldr	r2, [pc, #140]	; (800cbf0 <_malloc_r+0xb4>)
 800cb64:	6814      	ldr	r4, [r2, #0]
 800cb66:	4621      	mov	r1, r4
 800cb68:	b991      	cbnz	r1, 800cb90 <_malloc_r+0x54>
 800cb6a:	4c22      	ldr	r4, [pc, #136]	; (800cbf4 <_malloc_r+0xb8>)
 800cb6c:	6823      	ldr	r3, [r4, #0]
 800cb6e:	b91b      	cbnz	r3, 800cb78 <_malloc_r+0x3c>
 800cb70:	4630      	mov	r0, r6
 800cb72:	f000 f841 	bl	800cbf8 <_sbrk_r>
 800cb76:	6020      	str	r0, [r4, #0]
 800cb78:	4629      	mov	r1, r5
 800cb7a:	4630      	mov	r0, r6
 800cb7c:	f000 f83c 	bl	800cbf8 <_sbrk_r>
 800cb80:	1c43      	adds	r3, r0, #1
 800cb82:	d126      	bne.n	800cbd2 <_malloc_r+0x96>
 800cb84:	230c      	movs	r3, #12
 800cb86:	6033      	str	r3, [r6, #0]
 800cb88:	4630      	mov	r0, r6
 800cb8a:	f000 f8b9 	bl	800cd00 <__malloc_unlock>
 800cb8e:	e7e4      	b.n	800cb5a <_malloc_r+0x1e>
 800cb90:	680b      	ldr	r3, [r1, #0]
 800cb92:	1b5b      	subs	r3, r3, r5
 800cb94:	d41a      	bmi.n	800cbcc <_malloc_r+0x90>
 800cb96:	2b0b      	cmp	r3, #11
 800cb98:	d90f      	bls.n	800cbba <_malloc_r+0x7e>
 800cb9a:	600b      	str	r3, [r1, #0]
 800cb9c:	50cd      	str	r5, [r1, r3]
 800cb9e:	18cc      	adds	r4, r1, r3
 800cba0:	4630      	mov	r0, r6
 800cba2:	f000 f8ad 	bl	800cd00 <__malloc_unlock>
 800cba6:	f104 000b 	add.w	r0, r4, #11
 800cbaa:	1d23      	adds	r3, r4, #4
 800cbac:	f020 0007 	bic.w	r0, r0, #7
 800cbb0:	1ac3      	subs	r3, r0, r3
 800cbb2:	d01b      	beq.n	800cbec <_malloc_r+0xb0>
 800cbb4:	425a      	negs	r2, r3
 800cbb6:	50e2      	str	r2, [r4, r3]
 800cbb8:	bd70      	pop	{r4, r5, r6, pc}
 800cbba:	428c      	cmp	r4, r1
 800cbbc:	bf0d      	iteet	eq
 800cbbe:	6863      	ldreq	r3, [r4, #4]
 800cbc0:	684b      	ldrne	r3, [r1, #4]
 800cbc2:	6063      	strne	r3, [r4, #4]
 800cbc4:	6013      	streq	r3, [r2, #0]
 800cbc6:	bf18      	it	ne
 800cbc8:	460c      	movne	r4, r1
 800cbca:	e7e9      	b.n	800cba0 <_malloc_r+0x64>
 800cbcc:	460c      	mov	r4, r1
 800cbce:	6849      	ldr	r1, [r1, #4]
 800cbd0:	e7ca      	b.n	800cb68 <_malloc_r+0x2c>
 800cbd2:	1cc4      	adds	r4, r0, #3
 800cbd4:	f024 0403 	bic.w	r4, r4, #3
 800cbd8:	42a0      	cmp	r0, r4
 800cbda:	d005      	beq.n	800cbe8 <_malloc_r+0xac>
 800cbdc:	1a21      	subs	r1, r4, r0
 800cbde:	4630      	mov	r0, r6
 800cbe0:	f000 f80a 	bl	800cbf8 <_sbrk_r>
 800cbe4:	3001      	adds	r0, #1
 800cbe6:	d0cd      	beq.n	800cb84 <_malloc_r+0x48>
 800cbe8:	6025      	str	r5, [r4, #0]
 800cbea:	e7d9      	b.n	800cba0 <_malloc_r+0x64>
 800cbec:	bd70      	pop	{r4, r5, r6, pc}
 800cbee:	bf00      	nop
 800cbf0:	20000944 	.word	0x20000944
 800cbf4:	20000948 	.word	0x20000948

0800cbf8 <_sbrk_r>:
 800cbf8:	b538      	push	{r3, r4, r5, lr}
 800cbfa:	4c06      	ldr	r4, [pc, #24]	; (800cc14 <_sbrk_r+0x1c>)
 800cbfc:	2300      	movs	r3, #0
 800cbfe:	4605      	mov	r5, r0
 800cc00:	4608      	mov	r0, r1
 800cc02:	6023      	str	r3, [r4, #0]
 800cc04:	f7fe fef2 	bl	800b9ec <_sbrk>
 800cc08:	1c43      	adds	r3, r0, #1
 800cc0a:	d102      	bne.n	800cc12 <_sbrk_r+0x1a>
 800cc0c:	6823      	ldr	r3, [r4, #0]
 800cc0e:	b103      	cbz	r3, 800cc12 <_sbrk_r+0x1a>
 800cc10:	602b      	str	r3, [r5, #0]
 800cc12:	bd38      	pop	{r3, r4, r5, pc}
 800cc14:	2000d500 	.word	0x2000d500

0800cc18 <siprintf>:
 800cc18:	b40e      	push	{r1, r2, r3}
 800cc1a:	b500      	push	{lr}
 800cc1c:	b09c      	sub	sp, #112	; 0x70
 800cc1e:	f44f 7102 	mov.w	r1, #520	; 0x208
 800cc22:	ab1d      	add	r3, sp, #116	; 0x74
 800cc24:	f8ad 1014 	strh.w	r1, [sp, #20]
 800cc28:	9002      	str	r0, [sp, #8]
 800cc2a:	9006      	str	r0, [sp, #24]
 800cc2c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800cc30:	480a      	ldr	r0, [pc, #40]	; (800cc5c <siprintf+0x44>)
 800cc32:	9104      	str	r1, [sp, #16]
 800cc34:	9107      	str	r1, [sp, #28]
 800cc36:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800cc3a:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc3e:	f8ad 1016 	strh.w	r1, [sp, #22]
 800cc42:	6800      	ldr	r0, [r0, #0]
 800cc44:	9301      	str	r3, [sp, #4]
 800cc46:	a902      	add	r1, sp, #8
 800cc48:	f000 f8b6 	bl	800cdb8 <_svfiprintf_r>
 800cc4c:	9b02      	ldr	r3, [sp, #8]
 800cc4e:	2200      	movs	r2, #0
 800cc50:	701a      	strb	r2, [r3, #0]
 800cc52:	b01c      	add	sp, #112	; 0x70
 800cc54:	f85d eb04 	ldr.w	lr, [sp], #4
 800cc58:	b003      	add	sp, #12
 800cc5a:	4770      	bx	lr
 800cc5c:	200002e8 	.word	0x200002e8

0800cc60 <siscanf>:
 800cc60:	b40e      	push	{r1, r2, r3}
 800cc62:	b530      	push	{r4, r5, lr}
 800cc64:	b09c      	sub	sp, #112	; 0x70
 800cc66:	ac1f      	add	r4, sp, #124	; 0x7c
 800cc68:	f44f 7201 	mov.w	r2, #516	; 0x204
 800cc6c:	f854 5b04 	ldr.w	r5, [r4], #4
 800cc70:	f8ad 2014 	strh.w	r2, [sp, #20]
 800cc74:	9002      	str	r0, [sp, #8]
 800cc76:	9006      	str	r0, [sp, #24]
 800cc78:	f7f3 faaa 	bl	80001d0 <strlen>
 800cc7c:	4b0b      	ldr	r3, [pc, #44]	; (800ccac <siscanf+0x4c>)
 800cc7e:	9003      	str	r0, [sp, #12]
 800cc80:	9007      	str	r0, [sp, #28]
 800cc82:	930b      	str	r3, [sp, #44]	; 0x2c
 800cc84:	480a      	ldr	r0, [pc, #40]	; (800ccb0 <siscanf+0x50>)
 800cc86:	9401      	str	r4, [sp, #4]
 800cc88:	2300      	movs	r3, #0
 800cc8a:	930f      	str	r3, [sp, #60]	; 0x3c
 800cc8c:	9314      	str	r3, [sp, #80]	; 0x50
 800cc8e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800cc92:	f8ad 3016 	strh.w	r3, [sp, #22]
 800cc96:	462a      	mov	r2, r5
 800cc98:	4623      	mov	r3, r4
 800cc9a:	a902      	add	r1, sp, #8
 800cc9c:	6800      	ldr	r0, [r0, #0]
 800cc9e:	f000 f9d9 	bl	800d054 <__ssvfiscanf_r>
 800cca2:	b01c      	add	sp, #112	; 0x70
 800cca4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cca8:	b003      	add	sp, #12
 800ccaa:	4770      	bx	lr
 800ccac:	0800ccb5 	.word	0x0800ccb5
 800ccb0:	200002e8 	.word	0x200002e8

0800ccb4 <__seofread>:
 800ccb4:	2000      	movs	r0, #0
 800ccb6:	4770      	bx	lr

0800ccb8 <strcpy>:
 800ccb8:	4603      	mov	r3, r0
 800ccba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ccbe:	f803 2b01 	strb.w	r2, [r3], #1
 800ccc2:	2a00      	cmp	r2, #0
 800ccc4:	d1f9      	bne.n	800ccba <strcpy+0x2>
 800ccc6:	4770      	bx	lr

0800ccc8 <strstr>:
 800ccc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ccca:	7803      	ldrb	r3, [r0, #0]
 800cccc:	b133      	cbz	r3, 800ccdc <strstr+0x14>
 800ccce:	4603      	mov	r3, r0
 800ccd0:	4618      	mov	r0, r3
 800ccd2:	1c5e      	adds	r6, r3, #1
 800ccd4:	781b      	ldrb	r3, [r3, #0]
 800ccd6:	b933      	cbnz	r3, 800cce6 <strstr+0x1e>
 800ccd8:	4618      	mov	r0, r3
 800ccda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ccdc:	780b      	ldrb	r3, [r1, #0]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	bf18      	it	ne
 800cce2:	2000      	movne	r0, #0
 800cce4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cce6:	1e4d      	subs	r5, r1, #1
 800cce8:	1e44      	subs	r4, r0, #1
 800ccea:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 800ccee:	2a00      	cmp	r2, #0
 800ccf0:	d0f3      	beq.n	800ccda <strstr+0x12>
 800ccf2:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 800ccf6:	4297      	cmp	r7, r2
 800ccf8:	4633      	mov	r3, r6
 800ccfa:	d0f6      	beq.n	800ccea <strstr+0x22>
 800ccfc:	e7e8      	b.n	800ccd0 <strstr+0x8>

0800ccfe <__malloc_lock>:
 800ccfe:	4770      	bx	lr

0800cd00 <__malloc_unlock>:
 800cd00:	4770      	bx	lr

0800cd02 <__ssputs_r>:
 800cd02:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd06:	688e      	ldr	r6, [r1, #8]
 800cd08:	429e      	cmp	r6, r3
 800cd0a:	4682      	mov	sl, r0
 800cd0c:	460c      	mov	r4, r1
 800cd0e:	4691      	mov	r9, r2
 800cd10:	4698      	mov	r8, r3
 800cd12:	d835      	bhi.n	800cd80 <__ssputs_r+0x7e>
 800cd14:	898a      	ldrh	r2, [r1, #12]
 800cd16:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cd1a:	d031      	beq.n	800cd80 <__ssputs_r+0x7e>
 800cd1c:	6825      	ldr	r5, [r4, #0]
 800cd1e:	6909      	ldr	r1, [r1, #16]
 800cd20:	1a6f      	subs	r7, r5, r1
 800cd22:	6965      	ldr	r5, [r4, #20]
 800cd24:	2302      	movs	r3, #2
 800cd26:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cd2a:	fb95 f5f3 	sdiv	r5, r5, r3
 800cd2e:	f108 0301 	add.w	r3, r8, #1
 800cd32:	443b      	add	r3, r7
 800cd34:	429d      	cmp	r5, r3
 800cd36:	bf38      	it	cc
 800cd38:	461d      	movcc	r5, r3
 800cd3a:	0553      	lsls	r3, r2, #21
 800cd3c:	d531      	bpl.n	800cda2 <__ssputs_r+0xa0>
 800cd3e:	4629      	mov	r1, r5
 800cd40:	f7ff fefc 	bl	800cb3c <_malloc_r>
 800cd44:	4606      	mov	r6, r0
 800cd46:	b950      	cbnz	r0, 800cd5e <__ssputs_r+0x5c>
 800cd48:	230c      	movs	r3, #12
 800cd4a:	f8ca 3000 	str.w	r3, [sl]
 800cd4e:	89a3      	ldrh	r3, [r4, #12]
 800cd50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd54:	81a3      	strh	r3, [r4, #12]
 800cd56:	f04f 30ff 	mov.w	r0, #4294967295
 800cd5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd5e:	463a      	mov	r2, r7
 800cd60:	6921      	ldr	r1, [r4, #16]
 800cd62:	f7ff fe8a 	bl	800ca7a <memcpy>
 800cd66:	89a3      	ldrh	r3, [r4, #12]
 800cd68:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cd6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cd70:	81a3      	strh	r3, [r4, #12]
 800cd72:	6126      	str	r6, [r4, #16]
 800cd74:	6165      	str	r5, [r4, #20]
 800cd76:	443e      	add	r6, r7
 800cd78:	1bed      	subs	r5, r5, r7
 800cd7a:	6026      	str	r6, [r4, #0]
 800cd7c:	60a5      	str	r5, [r4, #8]
 800cd7e:	4646      	mov	r6, r8
 800cd80:	4546      	cmp	r6, r8
 800cd82:	bf28      	it	cs
 800cd84:	4646      	movcs	r6, r8
 800cd86:	4632      	mov	r2, r6
 800cd88:	4649      	mov	r1, r9
 800cd8a:	6820      	ldr	r0, [r4, #0]
 800cd8c:	f000 ff54 	bl	800dc38 <memmove>
 800cd90:	68a3      	ldr	r3, [r4, #8]
 800cd92:	1b9b      	subs	r3, r3, r6
 800cd94:	60a3      	str	r3, [r4, #8]
 800cd96:	6823      	ldr	r3, [r4, #0]
 800cd98:	441e      	add	r6, r3
 800cd9a:	6026      	str	r6, [r4, #0]
 800cd9c:	2000      	movs	r0, #0
 800cd9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cda2:	462a      	mov	r2, r5
 800cda4:	f000 ff62 	bl	800dc6c <_realloc_r>
 800cda8:	4606      	mov	r6, r0
 800cdaa:	2800      	cmp	r0, #0
 800cdac:	d1e1      	bne.n	800cd72 <__ssputs_r+0x70>
 800cdae:	6921      	ldr	r1, [r4, #16]
 800cdb0:	4650      	mov	r0, sl
 800cdb2:	f7ff fe75 	bl	800caa0 <_free_r>
 800cdb6:	e7c7      	b.n	800cd48 <__ssputs_r+0x46>

0800cdb8 <_svfiprintf_r>:
 800cdb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdbc:	b09d      	sub	sp, #116	; 0x74
 800cdbe:	4680      	mov	r8, r0
 800cdc0:	9303      	str	r3, [sp, #12]
 800cdc2:	898b      	ldrh	r3, [r1, #12]
 800cdc4:	061c      	lsls	r4, r3, #24
 800cdc6:	460d      	mov	r5, r1
 800cdc8:	4616      	mov	r6, r2
 800cdca:	d50f      	bpl.n	800cdec <_svfiprintf_r+0x34>
 800cdcc:	690b      	ldr	r3, [r1, #16]
 800cdce:	b96b      	cbnz	r3, 800cdec <_svfiprintf_r+0x34>
 800cdd0:	2140      	movs	r1, #64	; 0x40
 800cdd2:	f7ff feb3 	bl	800cb3c <_malloc_r>
 800cdd6:	6028      	str	r0, [r5, #0]
 800cdd8:	6128      	str	r0, [r5, #16]
 800cdda:	b928      	cbnz	r0, 800cde8 <_svfiprintf_r+0x30>
 800cddc:	230c      	movs	r3, #12
 800cdde:	f8c8 3000 	str.w	r3, [r8]
 800cde2:	f04f 30ff 	mov.w	r0, #4294967295
 800cde6:	e0c5      	b.n	800cf74 <_svfiprintf_r+0x1bc>
 800cde8:	2340      	movs	r3, #64	; 0x40
 800cdea:	616b      	str	r3, [r5, #20]
 800cdec:	2300      	movs	r3, #0
 800cdee:	9309      	str	r3, [sp, #36]	; 0x24
 800cdf0:	2320      	movs	r3, #32
 800cdf2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cdf6:	2330      	movs	r3, #48	; 0x30
 800cdf8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cdfc:	f04f 0b01 	mov.w	fp, #1
 800ce00:	4637      	mov	r7, r6
 800ce02:	463c      	mov	r4, r7
 800ce04:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d13c      	bne.n	800ce86 <_svfiprintf_r+0xce>
 800ce0c:	ebb7 0a06 	subs.w	sl, r7, r6
 800ce10:	d00b      	beq.n	800ce2a <_svfiprintf_r+0x72>
 800ce12:	4653      	mov	r3, sl
 800ce14:	4632      	mov	r2, r6
 800ce16:	4629      	mov	r1, r5
 800ce18:	4640      	mov	r0, r8
 800ce1a:	f7ff ff72 	bl	800cd02 <__ssputs_r>
 800ce1e:	3001      	adds	r0, #1
 800ce20:	f000 80a3 	beq.w	800cf6a <_svfiprintf_r+0x1b2>
 800ce24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce26:	4453      	add	r3, sl
 800ce28:	9309      	str	r3, [sp, #36]	; 0x24
 800ce2a:	783b      	ldrb	r3, [r7, #0]
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	f000 809c 	beq.w	800cf6a <_svfiprintf_r+0x1b2>
 800ce32:	2300      	movs	r3, #0
 800ce34:	f04f 32ff 	mov.w	r2, #4294967295
 800ce38:	9304      	str	r3, [sp, #16]
 800ce3a:	9307      	str	r3, [sp, #28]
 800ce3c:	9205      	str	r2, [sp, #20]
 800ce3e:	9306      	str	r3, [sp, #24]
 800ce40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ce44:	931a      	str	r3, [sp, #104]	; 0x68
 800ce46:	2205      	movs	r2, #5
 800ce48:	7821      	ldrb	r1, [r4, #0]
 800ce4a:	4850      	ldr	r0, [pc, #320]	; (800cf8c <_svfiprintf_r+0x1d4>)
 800ce4c:	f7f3 f9c8 	bl	80001e0 <memchr>
 800ce50:	1c67      	adds	r7, r4, #1
 800ce52:	9b04      	ldr	r3, [sp, #16]
 800ce54:	b9d8      	cbnz	r0, 800ce8e <_svfiprintf_r+0xd6>
 800ce56:	06d9      	lsls	r1, r3, #27
 800ce58:	bf44      	itt	mi
 800ce5a:	2220      	movmi	r2, #32
 800ce5c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ce60:	071a      	lsls	r2, r3, #28
 800ce62:	bf44      	itt	mi
 800ce64:	222b      	movmi	r2, #43	; 0x2b
 800ce66:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ce6a:	7822      	ldrb	r2, [r4, #0]
 800ce6c:	2a2a      	cmp	r2, #42	; 0x2a
 800ce6e:	d016      	beq.n	800ce9e <_svfiprintf_r+0xe6>
 800ce70:	9a07      	ldr	r2, [sp, #28]
 800ce72:	2100      	movs	r1, #0
 800ce74:	200a      	movs	r0, #10
 800ce76:	4627      	mov	r7, r4
 800ce78:	3401      	adds	r4, #1
 800ce7a:	783b      	ldrb	r3, [r7, #0]
 800ce7c:	3b30      	subs	r3, #48	; 0x30
 800ce7e:	2b09      	cmp	r3, #9
 800ce80:	d951      	bls.n	800cf26 <_svfiprintf_r+0x16e>
 800ce82:	b1c9      	cbz	r1, 800ceb8 <_svfiprintf_r+0x100>
 800ce84:	e011      	b.n	800ceaa <_svfiprintf_r+0xf2>
 800ce86:	2b25      	cmp	r3, #37	; 0x25
 800ce88:	d0c0      	beq.n	800ce0c <_svfiprintf_r+0x54>
 800ce8a:	4627      	mov	r7, r4
 800ce8c:	e7b9      	b.n	800ce02 <_svfiprintf_r+0x4a>
 800ce8e:	4a3f      	ldr	r2, [pc, #252]	; (800cf8c <_svfiprintf_r+0x1d4>)
 800ce90:	1a80      	subs	r0, r0, r2
 800ce92:	fa0b f000 	lsl.w	r0, fp, r0
 800ce96:	4318      	orrs	r0, r3
 800ce98:	9004      	str	r0, [sp, #16]
 800ce9a:	463c      	mov	r4, r7
 800ce9c:	e7d3      	b.n	800ce46 <_svfiprintf_r+0x8e>
 800ce9e:	9a03      	ldr	r2, [sp, #12]
 800cea0:	1d11      	adds	r1, r2, #4
 800cea2:	6812      	ldr	r2, [r2, #0]
 800cea4:	9103      	str	r1, [sp, #12]
 800cea6:	2a00      	cmp	r2, #0
 800cea8:	db01      	blt.n	800ceae <_svfiprintf_r+0xf6>
 800ceaa:	9207      	str	r2, [sp, #28]
 800ceac:	e004      	b.n	800ceb8 <_svfiprintf_r+0x100>
 800ceae:	4252      	negs	r2, r2
 800ceb0:	f043 0302 	orr.w	r3, r3, #2
 800ceb4:	9207      	str	r2, [sp, #28]
 800ceb6:	9304      	str	r3, [sp, #16]
 800ceb8:	783b      	ldrb	r3, [r7, #0]
 800ceba:	2b2e      	cmp	r3, #46	; 0x2e
 800cebc:	d10e      	bne.n	800cedc <_svfiprintf_r+0x124>
 800cebe:	787b      	ldrb	r3, [r7, #1]
 800cec0:	2b2a      	cmp	r3, #42	; 0x2a
 800cec2:	f107 0101 	add.w	r1, r7, #1
 800cec6:	d132      	bne.n	800cf2e <_svfiprintf_r+0x176>
 800cec8:	9b03      	ldr	r3, [sp, #12]
 800ceca:	1d1a      	adds	r2, r3, #4
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	9203      	str	r2, [sp, #12]
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	bfb8      	it	lt
 800ced4:	f04f 33ff 	movlt.w	r3, #4294967295
 800ced8:	3702      	adds	r7, #2
 800ceda:	9305      	str	r3, [sp, #20]
 800cedc:	4c2c      	ldr	r4, [pc, #176]	; (800cf90 <_svfiprintf_r+0x1d8>)
 800cede:	7839      	ldrb	r1, [r7, #0]
 800cee0:	2203      	movs	r2, #3
 800cee2:	4620      	mov	r0, r4
 800cee4:	f7f3 f97c 	bl	80001e0 <memchr>
 800cee8:	b138      	cbz	r0, 800cefa <_svfiprintf_r+0x142>
 800ceea:	2340      	movs	r3, #64	; 0x40
 800ceec:	1b00      	subs	r0, r0, r4
 800ceee:	fa03 f000 	lsl.w	r0, r3, r0
 800cef2:	9b04      	ldr	r3, [sp, #16]
 800cef4:	4303      	orrs	r3, r0
 800cef6:	9304      	str	r3, [sp, #16]
 800cef8:	3701      	adds	r7, #1
 800cefa:	7839      	ldrb	r1, [r7, #0]
 800cefc:	4825      	ldr	r0, [pc, #148]	; (800cf94 <_svfiprintf_r+0x1dc>)
 800cefe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cf02:	2206      	movs	r2, #6
 800cf04:	1c7e      	adds	r6, r7, #1
 800cf06:	f7f3 f96b 	bl	80001e0 <memchr>
 800cf0a:	2800      	cmp	r0, #0
 800cf0c:	d035      	beq.n	800cf7a <_svfiprintf_r+0x1c2>
 800cf0e:	4b22      	ldr	r3, [pc, #136]	; (800cf98 <_svfiprintf_r+0x1e0>)
 800cf10:	b9fb      	cbnz	r3, 800cf52 <_svfiprintf_r+0x19a>
 800cf12:	9b03      	ldr	r3, [sp, #12]
 800cf14:	3307      	adds	r3, #7
 800cf16:	f023 0307 	bic.w	r3, r3, #7
 800cf1a:	3308      	adds	r3, #8
 800cf1c:	9303      	str	r3, [sp, #12]
 800cf1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf20:	444b      	add	r3, r9
 800cf22:	9309      	str	r3, [sp, #36]	; 0x24
 800cf24:	e76c      	b.n	800ce00 <_svfiprintf_r+0x48>
 800cf26:	fb00 3202 	mla	r2, r0, r2, r3
 800cf2a:	2101      	movs	r1, #1
 800cf2c:	e7a3      	b.n	800ce76 <_svfiprintf_r+0xbe>
 800cf2e:	2300      	movs	r3, #0
 800cf30:	9305      	str	r3, [sp, #20]
 800cf32:	4618      	mov	r0, r3
 800cf34:	240a      	movs	r4, #10
 800cf36:	460f      	mov	r7, r1
 800cf38:	3101      	adds	r1, #1
 800cf3a:	783a      	ldrb	r2, [r7, #0]
 800cf3c:	3a30      	subs	r2, #48	; 0x30
 800cf3e:	2a09      	cmp	r2, #9
 800cf40:	d903      	bls.n	800cf4a <_svfiprintf_r+0x192>
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d0ca      	beq.n	800cedc <_svfiprintf_r+0x124>
 800cf46:	9005      	str	r0, [sp, #20]
 800cf48:	e7c8      	b.n	800cedc <_svfiprintf_r+0x124>
 800cf4a:	fb04 2000 	mla	r0, r4, r0, r2
 800cf4e:	2301      	movs	r3, #1
 800cf50:	e7f1      	b.n	800cf36 <_svfiprintf_r+0x17e>
 800cf52:	ab03      	add	r3, sp, #12
 800cf54:	9300      	str	r3, [sp, #0]
 800cf56:	462a      	mov	r2, r5
 800cf58:	4b10      	ldr	r3, [pc, #64]	; (800cf9c <_svfiprintf_r+0x1e4>)
 800cf5a:	a904      	add	r1, sp, #16
 800cf5c:	4640      	mov	r0, r8
 800cf5e:	f3af 8000 	nop.w
 800cf62:	f1b0 3fff 	cmp.w	r0, #4294967295
 800cf66:	4681      	mov	r9, r0
 800cf68:	d1d9      	bne.n	800cf1e <_svfiprintf_r+0x166>
 800cf6a:	89ab      	ldrh	r3, [r5, #12]
 800cf6c:	065b      	lsls	r3, r3, #25
 800cf6e:	f53f af38 	bmi.w	800cde2 <_svfiprintf_r+0x2a>
 800cf72:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cf74:	b01d      	add	sp, #116	; 0x74
 800cf76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf7a:	ab03      	add	r3, sp, #12
 800cf7c:	9300      	str	r3, [sp, #0]
 800cf7e:	462a      	mov	r2, r5
 800cf80:	4b06      	ldr	r3, [pc, #24]	; (800cf9c <_svfiprintf_r+0x1e4>)
 800cf82:	a904      	add	r1, sp, #16
 800cf84:	4640      	mov	r0, r8
 800cf86:	f000 fa2f 	bl	800d3e8 <_printf_i>
 800cf8a:	e7ea      	b.n	800cf62 <_svfiprintf_r+0x1aa>
 800cf8c:	0800f26f 	.word	0x0800f26f
 800cf90:	0800f275 	.word	0x0800f275
 800cf94:	0800f279 	.word	0x0800f279
 800cf98:	00000000 	.word	0x00000000
 800cf9c:	0800cd03 	.word	0x0800cd03

0800cfa0 <_sungetc_r>:
 800cfa0:	b538      	push	{r3, r4, r5, lr}
 800cfa2:	1c4b      	adds	r3, r1, #1
 800cfa4:	4614      	mov	r4, r2
 800cfa6:	d103      	bne.n	800cfb0 <_sungetc_r+0x10>
 800cfa8:	f04f 35ff 	mov.w	r5, #4294967295
 800cfac:	4628      	mov	r0, r5
 800cfae:	bd38      	pop	{r3, r4, r5, pc}
 800cfb0:	8993      	ldrh	r3, [r2, #12]
 800cfb2:	f023 0320 	bic.w	r3, r3, #32
 800cfb6:	8193      	strh	r3, [r2, #12]
 800cfb8:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800cfba:	6852      	ldr	r2, [r2, #4]
 800cfbc:	b2cd      	uxtb	r5, r1
 800cfbe:	b18b      	cbz	r3, 800cfe4 <_sungetc_r+0x44>
 800cfc0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800cfc2:	429a      	cmp	r2, r3
 800cfc4:	da08      	bge.n	800cfd8 <_sungetc_r+0x38>
 800cfc6:	6823      	ldr	r3, [r4, #0]
 800cfc8:	1e5a      	subs	r2, r3, #1
 800cfca:	6022      	str	r2, [r4, #0]
 800cfcc:	f803 5c01 	strb.w	r5, [r3, #-1]
 800cfd0:	6863      	ldr	r3, [r4, #4]
 800cfd2:	3301      	adds	r3, #1
 800cfd4:	6063      	str	r3, [r4, #4]
 800cfd6:	e7e9      	b.n	800cfac <_sungetc_r+0xc>
 800cfd8:	4621      	mov	r1, r4
 800cfda:	f000 fdcf 	bl	800db7c <__submore>
 800cfde:	2800      	cmp	r0, #0
 800cfe0:	d0f1      	beq.n	800cfc6 <_sungetc_r+0x26>
 800cfe2:	e7e1      	b.n	800cfa8 <_sungetc_r+0x8>
 800cfe4:	6921      	ldr	r1, [r4, #16]
 800cfe6:	6823      	ldr	r3, [r4, #0]
 800cfe8:	b151      	cbz	r1, 800d000 <_sungetc_r+0x60>
 800cfea:	4299      	cmp	r1, r3
 800cfec:	d208      	bcs.n	800d000 <_sungetc_r+0x60>
 800cfee:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800cff2:	428d      	cmp	r5, r1
 800cff4:	d104      	bne.n	800d000 <_sungetc_r+0x60>
 800cff6:	3b01      	subs	r3, #1
 800cff8:	3201      	adds	r2, #1
 800cffa:	6023      	str	r3, [r4, #0]
 800cffc:	6062      	str	r2, [r4, #4]
 800cffe:	e7d5      	b.n	800cfac <_sungetc_r+0xc>
 800d000:	63e3      	str	r3, [r4, #60]	; 0x3c
 800d002:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d006:	6363      	str	r3, [r4, #52]	; 0x34
 800d008:	2303      	movs	r3, #3
 800d00a:	63a3      	str	r3, [r4, #56]	; 0x38
 800d00c:	4623      	mov	r3, r4
 800d00e:	6422      	str	r2, [r4, #64]	; 0x40
 800d010:	f803 5f46 	strb.w	r5, [r3, #70]!
 800d014:	6023      	str	r3, [r4, #0]
 800d016:	2301      	movs	r3, #1
 800d018:	e7dc      	b.n	800cfd4 <_sungetc_r+0x34>

0800d01a <__ssrefill_r>:
 800d01a:	b510      	push	{r4, lr}
 800d01c:	460c      	mov	r4, r1
 800d01e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800d020:	b169      	cbz	r1, 800d03e <__ssrefill_r+0x24>
 800d022:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d026:	4299      	cmp	r1, r3
 800d028:	d001      	beq.n	800d02e <__ssrefill_r+0x14>
 800d02a:	f7ff fd39 	bl	800caa0 <_free_r>
 800d02e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d030:	6063      	str	r3, [r4, #4]
 800d032:	2000      	movs	r0, #0
 800d034:	6360      	str	r0, [r4, #52]	; 0x34
 800d036:	b113      	cbz	r3, 800d03e <__ssrefill_r+0x24>
 800d038:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800d03a:	6023      	str	r3, [r4, #0]
 800d03c:	bd10      	pop	{r4, pc}
 800d03e:	6923      	ldr	r3, [r4, #16]
 800d040:	6023      	str	r3, [r4, #0]
 800d042:	2300      	movs	r3, #0
 800d044:	6063      	str	r3, [r4, #4]
 800d046:	89a3      	ldrh	r3, [r4, #12]
 800d048:	f043 0320 	orr.w	r3, r3, #32
 800d04c:	81a3      	strh	r3, [r4, #12]
 800d04e:	f04f 30ff 	mov.w	r0, #4294967295
 800d052:	bd10      	pop	{r4, pc}

0800d054 <__ssvfiscanf_r>:
 800d054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d058:	f5ad 7d25 	sub.w	sp, sp, #660	; 0x294
 800d05c:	f10d 080c 	add.w	r8, sp, #12
 800d060:	9301      	str	r3, [sp, #4]
 800d062:	2300      	movs	r3, #0
 800d064:	9346      	str	r3, [sp, #280]	; 0x118
 800d066:	9347      	str	r3, [sp, #284]	; 0x11c
 800d068:	4ba0      	ldr	r3, [pc, #640]	; (800d2ec <__ssvfiscanf_r+0x298>)
 800d06a:	93a2      	str	r3, [sp, #648]	; 0x288
 800d06c:	f8df 9284 	ldr.w	r9, [pc, #644]	; 800d2f4 <__ssvfiscanf_r+0x2a0>
 800d070:	4b9f      	ldr	r3, [pc, #636]	; (800d2f0 <__ssvfiscanf_r+0x29c>)
 800d072:	f8cd 8120 	str.w	r8, [sp, #288]	; 0x120
 800d076:	4606      	mov	r6, r0
 800d078:	460c      	mov	r4, r1
 800d07a:	93a3      	str	r3, [sp, #652]	; 0x28c
 800d07c:	4692      	mov	sl, r2
 800d07e:	270a      	movs	r7, #10
 800d080:	f89a 3000 	ldrb.w	r3, [sl]
 800d084:	2b00      	cmp	r3, #0
 800d086:	f000 812f 	beq.w	800d2e8 <__ssvfiscanf_r+0x294>
 800d08a:	f000 fdb5 	bl	800dbf8 <__locale_ctype_ptr>
 800d08e:	f89a b000 	ldrb.w	fp, [sl]
 800d092:	4458      	add	r0, fp
 800d094:	7843      	ldrb	r3, [r0, #1]
 800d096:	f013 0308 	ands.w	r3, r3, #8
 800d09a:	d143      	bne.n	800d124 <__ssvfiscanf_r+0xd0>
 800d09c:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 800d0a0:	f10a 0501 	add.w	r5, sl, #1
 800d0a4:	f040 8099 	bne.w	800d1da <__ssvfiscanf_r+0x186>
 800d0a8:	9345      	str	r3, [sp, #276]	; 0x114
 800d0aa:	9343      	str	r3, [sp, #268]	; 0x10c
 800d0ac:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800d0b0:	2b2a      	cmp	r3, #42	; 0x2a
 800d0b2:	d103      	bne.n	800d0bc <__ssvfiscanf_r+0x68>
 800d0b4:	2310      	movs	r3, #16
 800d0b6:	9343      	str	r3, [sp, #268]	; 0x10c
 800d0b8:	f10a 0502 	add.w	r5, sl, #2
 800d0bc:	7829      	ldrb	r1, [r5, #0]
 800d0be:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800d0c2:	2a09      	cmp	r2, #9
 800d0c4:	46aa      	mov	sl, r5
 800d0c6:	f105 0501 	add.w	r5, r5, #1
 800d0ca:	d941      	bls.n	800d150 <__ssvfiscanf_r+0xfc>
 800d0cc:	2203      	movs	r2, #3
 800d0ce:	4889      	ldr	r0, [pc, #548]	; (800d2f4 <__ssvfiscanf_r+0x2a0>)
 800d0d0:	f7f3 f886 	bl	80001e0 <memchr>
 800d0d4:	b138      	cbz	r0, 800d0e6 <__ssvfiscanf_r+0x92>
 800d0d6:	eba0 0309 	sub.w	r3, r0, r9
 800d0da:	2001      	movs	r0, #1
 800d0dc:	4098      	lsls	r0, r3
 800d0de:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800d0e0:	4318      	orrs	r0, r3
 800d0e2:	9043      	str	r0, [sp, #268]	; 0x10c
 800d0e4:	46aa      	mov	sl, r5
 800d0e6:	f89a 3000 	ldrb.w	r3, [sl]
 800d0ea:	2b67      	cmp	r3, #103	; 0x67
 800d0ec:	f10a 0501 	add.w	r5, sl, #1
 800d0f0:	d84a      	bhi.n	800d188 <__ssvfiscanf_r+0x134>
 800d0f2:	2b65      	cmp	r3, #101	; 0x65
 800d0f4:	f080 80b7 	bcs.w	800d266 <__ssvfiscanf_r+0x212>
 800d0f8:	2b47      	cmp	r3, #71	; 0x47
 800d0fa:	d82f      	bhi.n	800d15c <__ssvfiscanf_r+0x108>
 800d0fc:	2b45      	cmp	r3, #69	; 0x45
 800d0fe:	f080 80b2 	bcs.w	800d266 <__ssvfiscanf_r+0x212>
 800d102:	2b00      	cmp	r3, #0
 800d104:	f000 8082 	beq.w	800d20c <__ssvfiscanf_r+0x1b8>
 800d108:	2b25      	cmp	r3, #37	; 0x25
 800d10a:	d066      	beq.n	800d1da <__ssvfiscanf_r+0x186>
 800d10c:	2303      	movs	r3, #3
 800d10e:	9349      	str	r3, [sp, #292]	; 0x124
 800d110:	9744      	str	r7, [sp, #272]	; 0x110
 800d112:	e045      	b.n	800d1a0 <__ssvfiscanf_r+0x14c>
 800d114:	9947      	ldr	r1, [sp, #284]	; 0x11c
 800d116:	3101      	adds	r1, #1
 800d118:	9147      	str	r1, [sp, #284]	; 0x11c
 800d11a:	6861      	ldr	r1, [r4, #4]
 800d11c:	3301      	adds	r3, #1
 800d11e:	3901      	subs	r1, #1
 800d120:	6061      	str	r1, [r4, #4]
 800d122:	6023      	str	r3, [r4, #0]
 800d124:	6863      	ldr	r3, [r4, #4]
 800d126:	2b00      	cmp	r3, #0
 800d128:	dd0b      	ble.n	800d142 <__ssvfiscanf_r+0xee>
 800d12a:	f000 fd65 	bl	800dbf8 <__locale_ctype_ptr>
 800d12e:	6823      	ldr	r3, [r4, #0]
 800d130:	7819      	ldrb	r1, [r3, #0]
 800d132:	4408      	add	r0, r1
 800d134:	7841      	ldrb	r1, [r0, #1]
 800d136:	070d      	lsls	r5, r1, #28
 800d138:	d4ec      	bmi.n	800d114 <__ssvfiscanf_r+0xc0>
 800d13a:	f10a 0501 	add.w	r5, sl, #1
 800d13e:	46aa      	mov	sl, r5
 800d140:	e79e      	b.n	800d080 <__ssvfiscanf_r+0x2c>
 800d142:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800d144:	4621      	mov	r1, r4
 800d146:	4630      	mov	r0, r6
 800d148:	4798      	blx	r3
 800d14a:	2800      	cmp	r0, #0
 800d14c:	d0ed      	beq.n	800d12a <__ssvfiscanf_r+0xd6>
 800d14e:	e7f4      	b.n	800d13a <__ssvfiscanf_r+0xe6>
 800d150:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800d152:	fb07 1303 	mla	r3, r7, r3, r1
 800d156:	3b30      	subs	r3, #48	; 0x30
 800d158:	9345      	str	r3, [sp, #276]	; 0x114
 800d15a:	e7af      	b.n	800d0bc <__ssvfiscanf_r+0x68>
 800d15c:	2b5b      	cmp	r3, #91	; 0x5b
 800d15e:	d061      	beq.n	800d224 <__ssvfiscanf_r+0x1d0>
 800d160:	d80c      	bhi.n	800d17c <__ssvfiscanf_r+0x128>
 800d162:	2b58      	cmp	r3, #88	; 0x58
 800d164:	d1d2      	bne.n	800d10c <__ssvfiscanf_r+0xb8>
 800d166:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800d168:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d16c:	9243      	str	r2, [sp, #268]	; 0x10c
 800d16e:	2210      	movs	r2, #16
 800d170:	9244      	str	r2, [sp, #272]	; 0x110
 800d172:	2b6f      	cmp	r3, #111	; 0x6f
 800d174:	bfb4      	ite	lt
 800d176:	2303      	movlt	r3, #3
 800d178:	2304      	movge	r3, #4
 800d17a:	e010      	b.n	800d19e <__ssvfiscanf_r+0x14a>
 800d17c:	2b63      	cmp	r3, #99	; 0x63
 800d17e:	d05c      	beq.n	800d23a <__ssvfiscanf_r+0x1e6>
 800d180:	2b64      	cmp	r3, #100	; 0x64
 800d182:	d1c3      	bne.n	800d10c <__ssvfiscanf_r+0xb8>
 800d184:	9744      	str	r7, [sp, #272]	; 0x110
 800d186:	e7f4      	b.n	800d172 <__ssvfiscanf_r+0x11e>
 800d188:	2b70      	cmp	r3, #112	; 0x70
 800d18a:	d042      	beq.n	800d212 <__ssvfiscanf_r+0x1be>
 800d18c:	d81d      	bhi.n	800d1ca <__ssvfiscanf_r+0x176>
 800d18e:	2b6e      	cmp	r3, #110	; 0x6e
 800d190:	d059      	beq.n	800d246 <__ssvfiscanf_r+0x1f2>
 800d192:	d843      	bhi.n	800d21c <__ssvfiscanf_r+0x1c8>
 800d194:	2b69      	cmp	r3, #105	; 0x69
 800d196:	d1b9      	bne.n	800d10c <__ssvfiscanf_r+0xb8>
 800d198:	2300      	movs	r3, #0
 800d19a:	9344      	str	r3, [sp, #272]	; 0x110
 800d19c:	2303      	movs	r3, #3
 800d19e:	9349      	str	r3, [sp, #292]	; 0x124
 800d1a0:	6863      	ldr	r3, [r4, #4]
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	dd61      	ble.n	800d26a <__ssvfiscanf_r+0x216>
 800d1a6:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800d1a8:	0659      	lsls	r1, r3, #25
 800d1aa:	d56f      	bpl.n	800d28c <__ssvfiscanf_r+0x238>
 800d1ac:	9b49      	ldr	r3, [sp, #292]	; 0x124
 800d1ae:	2b02      	cmp	r3, #2
 800d1b0:	dc7c      	bgt.n	800d2ac <__ssvfiscanf_r+0x258>
 800d1b2:	ab01      	add	r3, sp, #4
 800d1b4:	4622      	mov	r2, r4
 800d1b6:	a943      	add	r1, sp, #268	; 0x10c
 800d1b8:	4630      	mov	r0, r6
 800d1ba:	f000 fa35 	bl	800d628 <_scanf_chars>
 800d1be:	2801      	cmp	r0, #1
 800d1c0:	f000 8092 	beq.w	800d2e8 <__ssvfiscanf_r+0x294>
 800d1c4:	2802      	cmp	r0, #2
 800d1c6:	d1ba      	bne.n	800d13e <__ssvfiscanf_r+0xea>
 800d1c8:	e01d      	b.n	800d206 <__ssvfiscanf_r+0x1b2>
 800d1ca:	2b75      	cmp	r3, #117	; 0x75
 800d1cc:	d0da      	beq.n	800d184 <__ssvfiscanf_r+0x130>
 800d1ce:	2b78      	cmp	r3, #120	; 0x78
 800d1d0:	d0c9      	beq.n	800d166 <__ssvfiscanf_r+0x112>
 800d1d2:	2b73      	cmp	r3, #115	; 0x73
 800d1d4:	d19a      	bne.n	800d10c <__ssvfiscanf_r+0xb8>
 800d1d6:	2302      	movs	r3, #2
 800d1d8:	e7e1      	b.n	800d19e <__ssvfiscanf_r+0x14a>
 800d1da:	6863      	ldr	r3, [r4, #4]
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	dd0c      	ble.n	800d1fa <__ssvfiscanf_r+0x1a6>
 800d1e0:	6823      	ldr	r3, [r4, #0]
 800d1e2:	781a      	ldrb	r2, [r3, #0]
 800d1e4:	4593      	cmp	fp, r2
 800d1e6:	d17f      	bne.n	800d2e8 <__ssvfiscanf_r+0x294>
 800d1e8:	3301      	adds	r3, #1
 800d1ea:	6862      	ldr	r2, [r4, #4]
 800d1ec:	6023      	str	r3, [r4, #0]
 800d1ee:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800d1f0:	3a01      	subs	r2, #1
 800d1f2:	3301      	adds	r3, #1
 800d1f4:	6062      	str	r2, [r4, #4]
 800d1f6:	9347      	str	r3, [sp, #284]	; 0x11c
 800d1f8:	e7a1      	b.n	800d13e <__ssvfiscanf_r+0xea>
 800d1fa:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800d1fc:	4621      	mov	r1, r4
 800d1fe:	4630      	mov	r0, r6
 800d200:	4798      	blx	r3
 800d202:	2800      	cmp	r0, #0
 800d204:	d0ec      	beq.n	800d1e0 <__ssvfiscanf_r+0x18c>
 800d206:	9846      	ldr	r0, [sp, #280]	; 0x118
 800d208:	2800      	cmp	r0, #0
 800d20a:	d163      	bne.n	800d2d4 <__ssvfiscanf_r+0x280>
 800d20c:	f04f 30ff 	mov.w	r0, #4294967295
 800d210:	e066      	b.n	800d2e0 <__ssvfiscanf_r+0x28c>
 800d212:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800d214:	f042 0220 	orr.w	r2, r2, #32
 800d218:	9243      	str	r2, [sp, #268]	; 0x10c
 800d21a:	e7a4      	b.n	800d166 <__ssvfiscanf_r+0x112>
 800d21c:	2308      	movs	r3, #8
 800d21e:	9344      	str	r3, [sp, #272]	; 0x110
 800d220:	2304      	movs	r3, #4
 800d222:	e7bc      	b.n	800d19e <__ssvfiscanf_r+0x14a>
 800d224:	4629      	mov	r1, r5
 800d226:	4640      	mov	r0, r8
 800d228:	f000 fb56 	bl	800d8d8 <__sccl>
 800d22c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800d22e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d232:	9343      	str	r3, [sp, #268]	; 0x10c
 800d234:	4605      	mov	r5, r0
 800d236:	2301      	movs	r3, #1
 800d238:	e7b1      	b.n	800d19e <__ssvfiscanf_r+0x14a>
 800d23a:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800d23c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d240:	9343      	str	r3, [sp, #268]	; 0x10c
 800d242:	2300      	movs	r3, #0
 800d244:	e7ab      	b.n	800d19e <__ssvfiscanf_r+0x14a>
 800d246:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800d248:	06d0      	lsls	r0, r2, #27
 800d24a:	f53f af78 	bmi.w	800d13e <__ssvfiscanf_r+0xea>
 800d24e:	f012 0f01 	tst.w	r2, #1
 800d252:	9a01      	ldr	r2, [sp, #4]
 800d254:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800d256:	f102 0104 	add.w	r1, r2, #4
 800d25a:	9101      	str	r1, [sp, #4]
 800d25c:	6812      	ldr	r2, [r2, #0]
 800d25e:	bf14      	ite	ne
 800d260:	8013      	strhne	r3, [r2, #0]
 800d262:	6013      	streq	r3, [r2, #0]
 800d264:	e76b      	b.n	800d13e <__ssvfiscanf_r+0xea>
 800d266:	2305      	movs	r3, #5
 800d268:	e799      	b.n	800d19e <__ssvfiscanf_r+0x14a>
 800d26a:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800d26c:	4621      	mov	r1, r4
 800d26e:	4630      	mov	r0, r6
 800d270:	4798      	blx	r3
 800d272:	2800      	cmp	r0, #0
 800d274:	d097      	beq.n	800d1a6 <__ssvfiscanf_r+0x152>
 800d276:	e7c6      	b.n	800d206 <__ssvfiscanf_r+0x1b2>
 800d278:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 800d27a:	3201      	adds	r2, #1
 800d27c:	9247      	str	r2, [sp, #284]	; 0x11c
 800d27e:	6862      	ldr	r2, [r4, #4]
 800d280:	3a01      	subs	r2, #1
 800d282:	2a00      	cmp	r2, #0
 800d284:	6062      	str	r2, [r4, #4]
 800d286:	dd0a      	ble.n	800d29e <__ssvfiscanf_r+0x24a>
 800d288:	3301      	adds	r3, #1
 800d28a:	6023      	str	r3, [r4, #0]
 800d28c:	f000 fcb4 	bl	800dbf8 <__locale_ctype_ptr>
 800d290:	6823      	ldr	r3, [r4, #0]
 800d292:	781a      	ldrb	r2, [r3, #0]
 800d294:	4410      	add	r0, r2
 800d296:	7842      	ldrb	r2, [r0, #1]
 800d298:	0712      	lsls	r2, r2, #28
 800d29a:	d4ed      	bmi.n	800d278 <__ssvfiscanf_r+0x224>
 800d29c:	e786      	b.n	800d1ac <__ssvfiscanf_r+0x158>
 800d29e:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800d2a0:	4621      	mov	r1, r4
 800d2a2:	4630      	mov	r0, r6
 800d2a4:	4798      	blx	r3
 800d2a6:	2800      	cmp	r0, #0
 800d2a8:	d0f0      	beq.n	800d28c <__ssvfiscanf_r+0x238>
 800d2aa:	e7ac      	b.n	800d206 <__ssvfiscanf_r+0x1b2>
 800d2ac:	2b04      	cmp	r3, #4
 800d2ae:	dc06      	bgt.n	800d2be <__ssvfiscanf_r+0x26a>
 800d2b0:	ab01      	add	r3, sp, #4
 800d2b2:	4622      	mov	r2, r4
 800d2b4:	a943      	add	r1, sp, #268	; 0x10c
 800d2b6:	4630      	mov	r0, r6
 800d2b8:	f000 fa1a 	bl	800d6f0 <_scanf_i>
 800d2bc:	e77f      	b.n	800d1be <__ssvfiscanf_r+0x16a>
 800d2be:	4b0e      	ldr	r3, [pc, #56]	; (800d2f8 <__ssvfiscanf_r+0x2a4>)
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	f43f af3c 	beq.w	800d13e <__ssvfiscanf_r+0xea>
 800d2c6:	ab01      	add	r3, sp, #4
 800d2c8:	4622      	mov	r2, r4
 800d2ca:	a943      	add	r1, sp, #268	; 0x10c
 800d2cc:	4630      	mov	r0, r6
 800d2ce:	f3af 8000 	nop.w
 800d2d2:	e774      	b.n	800d1be <__ssvfiscanf_r+0x16a>
 800d2d4:	89a3      	ldrh	r3, [r4, #12]
 800d2d6:	f013 0f40 	tst.w	r3, #64	; 0x40
 800d2da:	bf18      	it	ne
 800d2dc:	f04f 30ff 	movne.w	r0, #4294967295
 800d2e0:	f50d 7d25 	add.w	sp, sp, #660	; 0x294
 800d2e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2e8:	9846      	ldr	r0, [sp, #280]	; 0x118
 800d2ea:	e7f9      	b.n	800d2e0 <__ssvfiscanf_r+0x28c>
 800d2ec:	0800cfa1 	.word	0x0800cfa1
 800d2f0:	0800d01b 	.word	0x0800d01b
 800d2f4:	0800f275 	.word	0x0800f275
 800d2f8:	00000000 	.word	0x00000000

0800d2fc <_printf_common>:
 800d2fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d300:	4691      	mov	r9, r2
 800d302:	461f      	mov	r7, r3
 800d304:	688a      	ldr	r2, [r1, #8]
 800d306:	690b      	ldr	r3, [r1, #16]
 800d308:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d30c:	4293      	cmp	r3, r2
 800d30e:	bfb8      	it	lt
 800d310:	4613      	movlt	r3, r2
 800d312:	f8c9 3000 	str.w	r3, [r9]
 800d316:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d31a:	4606      	mov	r6, r0
 800d31c:	460c      	mov	r4, r1
 800d31e:	b112      	cbz	r2, 800d326 <_printf_common+0x2a>
 800d320:	3301      	adds	r3, #1
 800d322:	f8c9 3000 	str.w	r3, [r9]
 800d326:	6823      	ldr	r3, [r4, #0]
 800d328:	0699      	lsls	r1, r3, #26
 800d32a:	bf42      	ittt	mi
 800d32c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800d330:	3302      	addmi	r3, #2
 800d332:	f8c9 3000 	strmi.w	r3, [r9]
 800d336:	6825      	ldr	r5, [r4, #0]
 800d338:	f015 0506 	ands.w	r5, r5, #6
 800d33c:	d107      	bne.n	800d34e <_printf_common+0x52>
 800d33e:	f104 0a19 	add.w	sl, r4, #25
 800d342:	68e3      	ldr	r3, [r4, #12]
 800d344:	f8d9 2000 	ldr.w	r2, [r9]
 800d348:	1a9b      	subs	r3, r3, r2
 800d34a:	429d      	cmp	r5, r3
 800d34c:	db29      	blt.n	800d3a2 <_printf_common+0xa6>
 800d34e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800d352:	6822      	ldr	r2, [r4, #0]
 800d354:	3300      	adds	r3, #0
 800d356:	bf18      	it	ne
 800d358:	2301      	movne	r3, #1
 800d35a:	0692      	lsls	r2, r2, #26
 800d35c:	d42e      	bmi.n	800d3bc <_printf_common+0xc0>
 800d35e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d362:	4639      	mov	r1, r7
 800d364:	4630      	mov	r0, r6
 800d366:	47c0      	blx	r8
 800d368:	3001      	adds	r0, #1
 800d36a:	d021      	beq.n	800d3b0 <_printf_common+0xb4>
 800d36c:	6823      	ldr	r3, [r4, #0]
 800d36e:	68e5      	ldr	r5, [r4, #12]
 800d370:	f8d9 2000 	ldr.w	r2, [r9]
 800d374:	f003 0306 	and.w	r3, r3, #6
 800d378:	2b04      	cmp	r3, #4
 800d37a:	bf08      	it	eq
 800d37c:	1aad      	subeq	r5, r5, r2
 800d37e:	68a3      	ldr	r3, [r4, #8]
 800d380:	6922      	ldr	r2, [r4, #16]
 800d382:	bf0c      	ite	eq
 800d384:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d388:	2500      	movne	r5, #0
 800d38a:	4293      	cmp	r3, r2
 800d38c:	bfc4      	itt	gt
 800d38e:	1a9b      	subgt	r3, r3, r2
 800d390:	18ed      	addgt	r5, r5, r3
 800d392:	f04f 0900 	mov.w	r9, #0
 800d396:	341a      	adds	r4, #26
 800d398:	454d      	cmp	r5, r9
 800d39a:	d11b      	bne.n	800d3d4 <_printf_common+0xd8>
 800d39c:	2000      	movs	r0, #0
 800d39e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3a2:	2301      	movs	r3, #1
 800d3a4:	4652      	mov	r2, sl
 800d3a6:	4639      	mov	r1, r7
 800d3a8:	4630      	mov	r0, r6
 800d3aa:	47c0      	blx	r8
 800d3ac:	3001      	adds	r0, #1
 800d3ae:	d103      	bne.n	800d3b8 <_printf_common+0xbc>
 800d3b0:	f04f 30ff 	mov.w	r0, #4294967295
 800d3b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3b8:	3501      	adds	r5, #1
 800d3ba:	e7c2      	b.n	800d342 <_printf_common+0x46>
 800d3bc:	18e1      	adds	r1, r4, r3
 800d3be:	1c5a      	adds	r2, r3, #1
 800d3c0:	2030      	movs	r0, #48	; 0x30
 800d3c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d3c6:	4422      	add	r2, r4
 800d3c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d3cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d3d0:	3302      	adds	r3, #2
 800d3d2:	e7c4      	b.n	800d35e <_printf_common+0x62>
 800d3d4:	2301      	movs	r3, #1
 800d3d6:	4622      	mov	r2, r4
 800d3d8:	4639      	mov	r1, r7
 800d3da:	4630      	mov	r0, r6
 800d3dc:	47c0      	blx	r8
 800d3de:	3001      	adds	r0, #1
 800d3e0:	d0e6      	beq.n	800d3b0 <_printf_common+0xb4>
 800d3e2:	f109 0901 	add.w	r9, r9, #1
 800d3e6:	e7d7      	b.n	800d398 <_printf_common+0x9c>

0800d3e8 <_printf_i>:
 800d3e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d3ec:	4617      	mov	r7, r2
 800d3ee:	7e0a      	ldrb	r2, [r1, #24]
 800d3f0:	b085      	sub	sp, #20
 800d3f2:	2a6e      	cmp	r2, #110	; 0x6e
 800d3f4:	4698      	mov	r8, r3
 800d3f6:	4606      	mov	r6, r0
 800d3f8:	460c      	mov	r4, r1
 800d3fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d3fc:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800d400:	f000 80bc 	beq.w	800d57c <_printf_i+0x194>
 800d404:	d81a      	bhi.n	800d43c <_printf_i+0x54>
 800d406:	2a63      	cmp	r2, #99	; 0x63
 800d408:	d02e      	beq.n	800d468 <_printf_i+0x80>
 800d40a:	d80a      	bhi.n	800d422 <_printf_i+0x3a>
 800d40c:	2a00      	cmp	r2, #0
 800d40e:	f000 80c8 	beq.w	800d5a2 <_printf_i+0x1ba>
 800d412:	2a58      	cmp	r2, #88	; 0x58
 800d414:	f000 808a 	beq.w	800d52c <_printf_i+0x144>
 800d418:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d41c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800d420:	e02a      	b.n	800d478 <_printf_i+0x90>
 800d422:	2a64      	cmp	r2, #100	; 0x64
 800d424:	d001      	beq.n	800d42a <_printf_i+0x42>
 800d426:	2a69      	cmp	r2, #105	; 0x69
 800d428:	d1f6      	bne.n	800d418 <_printf_i+0x30>
 800d42a:	6821      	ldr	r1, [r4, #0]
 800d42c:	681a      	ldr	r2, [r3, #0]
 800d42e:	f011 0f80 	tst.w	r1, #128	; 0x80
 800d432:	d023      	beq.n	800d47c <_printf_i+0x94>
 800d434:	1d11      	adds	r1, r2, #4
 800d436:	6019      	str	r1, [r3, #0]
 800d438:	6813      	ldr	r3, [r2, #0]
 800d43a:	e027      	b.n	800d48c <_printf_i+0xa4>
 800d43c:	2a73      	cmp	r2, #115	; 0x73
 800d43e:	f000 80b4 	beq.w	800d5aa <_printf_i+0x1c2>
 800d442:	d808      	bhi.n	800d456 <_printf_i+0x6e>
 800d444:	2a6f      	cmp	r2, #111	; 0x6f
 800d446:	d02a      	beq.n	800d49e <_printf_i+0xb6>
 800d448:	2a70      	cmp	r2, #112	; 0x70
 800d44a:	d1e5      	bne.n	800d418 <_printf_i+0x30>
 800d44c:	680a      	ldr	r2, [r1, #0]
 800d44e:	f042 0220 	orr.w	r2, r2, #32
 800d452:	600a      	str	r2, [r1, #0]
 800d454:	e003      	b.n	800d45e <_printf_i+0x76>
 800d456:	2a75      	cmp	r2, #117	; 0x75
 800d458:	d021      	beq.n	800d49e <_printf_i+0xb6>
 800d45a:	2a78      	cmp	r2, #120	; 0x78
 800d45c:	d1dc      	bne.n	800d418 <_printf_i+0x30>
 800d45e:	2278      	movs	r2, #120	; 0x78
 800d460:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800d464:	496e      	ldr	r1, [pc, #440]	; (800d620 <_printf_i+0x238>)
 800d466:	e064      	b.n	800d532 <_printf_i+0x14a>
 800d468:	681a      	ldr	r2, [r3, #0]
 800d46a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800d46e:	1d11      	adds	r1, r2, #4
 800d470:	6019      	str	r1, [r3, #0]
 800d472:	6813      	ldr	r3, [r2, #0]
 800d474:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d478:	2301      	movs	r3, #1
 800d47a:	e0a3      	b.n	800d5c4 <_printf_i+0x1dc>
 800d47c:	f011 0f40 	tst.w	r1, #64	; 0x40
 800d480:	f102 0104 	add.w	r1, r2, #4
 800d484:	6019      	str	r1, [r3, #0]
 800d486:	d0d7      	beq.n	800d438 <_printf_i+0x50>
 800d488:	f9b2 3000 	ldrsh.w	r3, [r2]
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	da03      	bge.n	800d498 <_printf_i+0xb0>
 800d490:	222d      	movs	r2, #45	; 0x2d
 800d492:	425b      	negs	r3, r3
 800d494:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800d498:	4962      	ldr	r1, [pc, #392]	; (800d624 <_printf_i+0x23c>)
 800d49a:	220a      	movs	r2, #10
 800d49c:	e017      	b.n	800d4ce <_printf_i+0xe6>
 800d49e:	6820      	ldr	r0, [r4, #0]
 800d4a0:	6819      	ldr	r1, [r3, #0]
 800d4a2:	f010 0f80 	tst.w	r0, #128	; 0x80
 800d4a6:	d003      	beq.n	800d4b0 <_printf_i+0xc8>
 800d4a8:	1d08      	adds	r0, r1, #4
 800d4aa:	6018      	str	r0, [r3, #0]
 800d4ac:	680b      	ldr	r3, [r1, #0]
 800d4ae:	e006      	b.n	800d4be <_printf_i+0xd6>
 800d4b0:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d4b4:	f101 0004 	add.w	r0, r1, #4
 800d4b8:	6018      	str	r0, [r3, #0]
 800d4ba:	d0f7      	beq.n	800d4ac <_printf_i+0xc4>
 800d4bc:	880b      	ldrh	r3, [r1, #0]
 800d4be:	4959      	ldr	r1, [pc, #356]	; (800d624 <_printf_i+0x23c>)
 800d4c0:	2a6f      	cmp	r2, #111	; 0x6f
 800d4c2:	bf14      	ite	ne
 800d4c4:	220a      	movne	r2, #10
 800d4c6:	2208      	moveq	r2, #8
 800d4c8:	2000      	movs	r0, #0
 800d4ca:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800d4ce:	6865      	ldr	r5, [r4, #4]
 800d4d0:	60a5      	str	r5, [r4, #8]
 800d4d2:	2d00      	cmp	r5, #0
 800d4d4:	f2c0 809c 	blt.w	800d610 <_printf_i+0x228>
 800d4d8:	6820      	ldr	r0, [r4, #0]
 800d4da:	f020 0004 	bic.w	r0, r0, #4
 800d4de:	6020      	str	r0, [r4, #0]
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d13f      	bne.n	800d564 <_printf_i+0x17c>
 800d4e4:	2d00      	cmp	r5, #0
 800d4e6:	f040 8095 	bne.w	800d614 <_printf_i+0x22c>
 800d4ea:	4675      	mov	r5, lr
 800d4ec:	2a08      	cmp	r2, #8
 800d4ee:	d10b      	bne.n	800d508 <_printf_i+0x120>
 800d4f0:	6823      	ldr	r3, [r4, #0]
 800d4f2:	07da      	lsls	r2, r3, #31
 800d4f4:	d508      	bpl.n	800d508 <_printf_i+0x120>
 800d4f6:	6923      	ldr	r3, [r4, #16]
 800d4f8:	6862      	ldr	r2, [r4, #4]
 800d4fa:	429a      	cmp	r2, r3
 800d4fc:	bfde      	ittt	le
 800d4fe:	2330      	movle	r3, #48	; 0x30
 800d500:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d504:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d508:	ebae 0305 	sub.w	r3, lr, r5
 800d50c:	6123      	str	r3, [r4, #16]
 800d50e:	f8cd 8000 	str.w	r8, [sp]
 800d512:	463b      	mov	r3, r7
 800d514:	aa03      	add	r2, sp, #12
 800d516:	4621      	mov	r1, r4
 800d518:	4630      	mov	r0, r6
 800d51a:	f7ff feef 	bl	800d2fc <_printf_common>
 800d51e:	3001      	adds	r0, #1
 800d520:	d155      	bne.n	800d5ce <_printf_i+0x1e6>
 800d522:	f04f 30ff 	mov.w	r0, #4294967295
 800d526:	b005      	add	sp, #20
 800d528:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d52c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800d530:	493c      	ldr	r1, [pc, #240]	; (800d624 <_printf_i+0x23c>)
 800d532:	6822      	ldr	r2, [r4, #0]
 800d534:	6818      	ldr	r0, [r3, #0]
 800d536:	f012 0f80 	tst.w	r2, #128	; 0x80
 800d53a:	f100 0504 	add.w	r5, r0, #4
 800d53e:	601d      	str	r5, [r3, #0]
 800d540:	d001      	beq.n	800d546 <_printf_i+0x15e>
 800d542:	6803      	ldr	r3, [r0, #0]
 800d544:	e002      	b.n	800d54c <_printf_i+0x164>
 800d546:	0655      	lsls	r5, r2, #25
 800d548:	d5fb      	bpl.n	800d542 <_printf_i+0x15a>
 800d54a:	8803      	ldrh	r3, [r0, #0]
 800d54c:	07d0      	lsls	r0, r2, #31
 800d54e:	bf44      	itt	mi
 800d550:	f042 0220 	orrmi.w	r2, r2, #32
 800d554:	6022      	strmi	r2, [r4, #0]
 800d556:	b91b      	cbnz	r3, 800d560 <_printf_i+0x178>
 800d558:	6822      	ldr	r2, [r4, #0]
 800d55a:	f022 0220 	bic.w	r2, r2, #32
 800d55e:	6022      	str	r2, [r4, #0]
 800d560:	2210      	movs	r2, #16
 800d562:	e7b1      	b.n	800d4c8 <_printf_i+0xe0>
 800d564:	4675      	mov	r5, lr
 800d566:	fbb3 f0f2 	udiv	r0, r3, r2
 800d56a:	fb02 3310 	mls	r3, r2, r0, r3
 800d56e:	5ccb      	ldrb	r3, [r1, r3]
 800d570:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800d574:	4603      	mov	r3, r0
 800d576:	2800      	cmp	r0, #0
 800d578:	d1f5      	bne.n	800d566 <_printf_i+0x17e>
 800d57a:	e7b7      	b.n	800d4ec <_printf_i+0x104>
 800d57c:	6808      	ldr	r0, [r1, #0]
 800d57e:	681a      	ldr	r2, [r3, #0]
 800d580:	6949      	ldr	r1, [r1, #20]
 800d582:	f010 0f80 	tst.w	r0, #128	; 0x80
 800d586:	d004      	beq.n	800d592 <_printf_i+0x1aa>
 800d588:	1d10      	adds	r0, r2, #4
 800d58a:	6018      	str	r0, [r3, #0]
 800d58c:	6813      	ldr	r3, [r2, #0]
 800d58e:	6019      	str	r1, [r3, #0]
 800d590:	e007      	b.n	800d5a2 <_printf_i+0x1ba>
 800d592:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d596:	f102 0004 	add.w	r0, r2, #4
 800d59a:	6018      	str	r0, [r3, #0]
 800d59c:	6813      	ldr	r3, [r2, #0]
 800d59e:	d0f6      	beq.n	800d58e <_printf_i+0x1a6>
 800d5a0:	8019      	strh	r1, [r3, #0]
 800d5a2:	2300      	movs	r3, #0
 800d5a4:	6123      	str	r3, [r4, #16]
 800d5a6:	4675      	mov	r5, lr
 800d5a8:	e7b1      	b.n	800d50e <_printf_i+0x126>
 800d5aa:	681a      	ldr	r2, [r3, #0]
 800d5ac:	1d11      	adds	r1, r2, #4
 800d5ae:	6019      	str	r1, [r3, #0]
 800d5b0:	6815      	ldr	r5, [r2, #0]
 800d5b2:	6862      	ldr	r2, [r4, #4]
 800d5b4:	2100      	movs	r1, #0
 800d5b6:	4628      	mov	r0, r5
 800d5b8:	f7f2 fe12 	bl	80001e0 <memchr>
 800d5bc:	b108      	cbz	r0, 800d5c2 <_printf_i+0x1da>
 800d5be:	1b40      	subs	r0, r0, r5
 800d5c0:	6060      	str	r0, [r4, #4]
 800d5c2:	6863      	ldr	r3, [r4, #4]
 800d5c4:	6123      	str	r3, [r4, #16]
 800d5c6:	2300      	movs	r3, #0
 800d5c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d5cc:	e79f      	b.n	800d50e <_printf_i+0x126>
 800d5ce:	6923      	ldr	r3, [r4, #16]
 800d5d0:	462a      	mov	r2, r5
 800d5d2:	4639      	mov	r1, r7
 800d5d4:	4630      	mov	r0, r6
 800d5d6:	47c0      	blx	r8
 800d5d8:	3001      	adds	r0, #1
 800d5da:	d0a2      	beq.n	800d522 <_printf_i+0x13a>
 800d5dc:	6823      	ldr	r3, [r4, #0]
 800d5de:	079b      	lsls	r3, r3, #30
 800d5e0:	d507      	bpl.n	800d5f2 <_printf_i+0x20a>
 800d5e2:	2500      	movs	r5, #0
 800d5e4:	f104 0919 	add.w	r9, r4, #25
 800d5e8:	68e3      	ldr	r3, [r4, #12]
 800d5ea:	9a03      	ldr	r2, [sp, #12]
 800d5ec:	1a9b      	subs	r3, r3, r2
 800d5ee:	429d      	cmp	r5, r3
 800d5f0:	db05      	blt.n	800d5fe <_printf_i+0x216>
 800d5f2:	68e0      	ldr	r0, [r4, #12]
 800d5f4:	9b03      	ldr	r3, [sp, #12]
 800d5f6:	4298      	cmp	r0, r3
 800d5f8:	bfb8      	it	lt
 800d5fa:	4618      	movlt	r0, r3
 800d5fc:	e793      	b.n	800d526 <_printf_i+0x13e>
 800d5fe:	2301      	movs	r3, #1
 800d600:	464a      	mov	r2, r9
 800d602:	4639      	mov	r1, r7
 800d604:	4630      	mov	r0, r6
 800d606:	47c0      	blx	r8
 800d608:	3001      	adds	r0, #1
 800d60a:	d08a      	beq.n	800d522 <_printf_i+0x13a>
 800d60c:	3501      	adds	r5, #1
 800d60e:	e7eb      	b.n	800d5e8 <_printf_i+0x200>
 800d610:	2b00      	cmp	r3, #0
 800d612:	d1a7      	bne.n	800d564 <_printf_i+0x17c>
 800d614:	780b      	ldrb	r3, [r1, #0]
 800d616:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d61a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d61e:	e765      	b.n	800d4ec <_printf_i+0x104>
 800d620:	0800f291 	.word	0x0800f291
 800d624:	0800f280 	.word	0x0800f280

0800d628 <_scanf_chars>:
 800d628:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d62c:	4615      	mov	r5, r2
 800d62e:	688a      	ldr	r2, [r1, #8]
 800d630:	4680      	mov	r8, r0
 800d632:	460c      	mov	r4, r1
 800d634:	b932      	cbnz	r2, 800d644 <_scanf_chars+0x1c>
 800d636:	698a      	ldr	r2, [r1, #24]
 800d638:	2a00      	cmp	r2, #0
 800d63a:	bf0c      	ite	eq
 800d63c:	2201      	moveq	r2, #1
 800d63e:	f04f 32ff 	movne.w	r2, #4294967295
 800d642:	608a      	str	r2, [r1, #8]
 800d644:	6822      	ldr	r2, [r4, #0]
 800d646:	06d1      	lsls	r1, r2, #27
 800d648:	bf5f      	itttt	pl
 800d64a:	681a      	ldrpl	r2, [r3, #0]
 800d64c:	1d11      	addpl	r1, r2, #4
 800d64e:	6019      	strpl	r1, [r3, #0]
 800d650:	6817      	ldrpl	r7, [r2, #0]
 800d652:	2600      	movs	r6, #0
 800d654:	69a3      	ldr	r3, [r4, #24]
 800d656:	b1db      	cbz	r3, 800d690 <_scanf_chars+0x68>
 800d658:	2b01      	cmp	r3, #1
 800d65a:	d107      	bne.n	800d66c <_scanf_chars+0x44>
 800d65c:	682b      	ldr	r3, [r5, #0]
 800d65e:	6962      	ldr	r2, [r4, #20]
 800d660:	781b      	ldrb	r3, [r3, #0]
 800d662:	5cd3      	ldrb	r3, [r2, r3]
 800d664:	b9a3      	cbnz	r3, 800d690 <_scanf_chars+0x68>
 800d666:	2e00      	cmp	r6, #0
 800d668:	d132      	bne.n	800d6d0 <_scanf_chars+0xa8>
 800d66a:	e006      	b.n	800d67a <_scanf_chars+0x52>
 800d66c:	2b02      	cmp	r3, #2
 800d66e:	d007      	beq.n	800d680 <_scanf_chars+0x58>
 800d670:	2e00      	cmp	r6, #0
 800d672:	d12d      	bne.n	800d6d0 <_scanf_chars+0xa8>
 800d674:	69a3      	ldr	r3, [r4, #24]
 800d676:	2b01      	cmp	r3, #1
 800d678:	d12a      	bne.n	800d6d0 <_scanf_chars+0xa8>
 800d67a:	2001      	movs	r0, #1
 800d67c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d680:	f000 faba 	bl	800dbf8 <__locale_ctype_ptr>
 800d684:	682b      	ldr	r3, [r5, #0]
 800d686:	781b      	ldrb	r3, [r3, #0]
 800d688:	4418      	add	r0, r3
 800d68a:	7843      	ldrb	r3, [r0, #1]
 800d68c:	071b      	lsls	r3, r3, #28
 800d68e:	d4ef      	bmi.n	800d670 <_scanf_chars+0x48>
 800d690:	6823      	ldr	r3, [r4, #0]
 800d692:	06da      	lsls	r2, r3, #27
 800d694:	bf5e      	ittt	pl
 800d696:	682b      	ldrpl	r3, [r5, #0]
 800d698:	781b      	ldrbpl	r3, [r3, #0]
 800d69a:	703b      	strbpl	r3, [r7, #0]
 800d69c:	682a      	ldr	r2, [r5, #0]
 800d69e:	686b      	ldr	r3, [r5, #4]
 800d6a0:	f102 0201 	add.w	r2, r2, #1
 800d6a4:	602a      	str	r2, [r5, #0]
 800d6a6:	68a2      	ldr	r2, [r4, #8]
 800d6a8:	f103 33ff 	add.w	r3, r3, #4294967295
 800d6ac:	f102 32ff 	add.w	r2, r2, #4294967295
 800d6b0:	606b      	str	r3, [r5, #4]
 800d6b2:	f106 0601 	add.w	r6, r6, #1
 800d6b6:	bf58      	it	pl
 800d6b8:	3701      	addpl	r7, #1
 800d6ba:	60a2      	str	r2, [r4, #8]
 800d6bc:	b142      	cbz	r2, 800d6d0 <_scanf_chars+0xa8>
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	dcc8      	bgt.n	800d654 <_scanf_chars+0x2c>
 800d6c2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d6c6:	4629      	mov	r1, r5
 800d6c8:	4640      	mov	r0, r8
 800d6ca:	4798      	blx	r3
 800d6cc:	2800      	cmp	r0, #0
 800d6ce:	d0c1      	beq.n	800d654 <_scanf_chars+0x2c>
 800d6d0:	6823      	ldr	r3, [r4, #0]
 800d6d2:	f013 0310 	ands.w	r3, r3, #16
 800d6d6:	d105      	bne.n	800d6e4 <_scanf_chars+0xbc>
 800d6d8:	68e2      	ldr	r2, [r4, #12]
 800d6da:	3201      	adds	r2, #1
 800d6dc:	60e2      	str	r2, [r4, #12]
 800d6de:	69a2      	ldr	r2, [r4, #24]
 800d6e0:	b102      	cbz	r2, 800d6e4 <_scanf_chars+0xbc>
 800d6e2:	703b      	strb	r3, [r7, #0]
 800d6e4:	6923      	ldr	r3, [r4, #16]
 800d6e6:	441e      	add	r6, r3
 800d6e8:	6126      	str	r6, [r4, #16]
 800d6ea:	2000      	movs	r0, #0
 800d6ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800d6f0 <_scanf_i>:
 800d6f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6f4:	469a      	mov	sl, r3
 800d6f6:	4b74      	ldr	r3, [pc, #464]	; (800d8c8 <_scanf_i+0x1d8>)
 800d6f8:	460c      	mov	r4, r1
 800d6fa:	4683      	mov	fp, r0
 800d6fc:	4616      	mov	r6, r2
 800d6fe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d702:	b087      	sub	sp, #28
 800d704:	ab03      	add	r3, sp, #12
 800d706:	68a7      	ldr	r7, [r4, #8]
 800d708:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d70c:	4b6f      	ldr	r3, [pc, #444]	; (800d8cc <_scanf_i+0x1dc>)
 800d70e:	69a1      	ldr	r1, [r4, #24]
 800d710:	4a6f      	ldr	r2, [pc, #444]	; (800d8d0 <_scanf_i+0x1e0>)
 800d712:	2903      	cmp	r1, #3
 800d714:	bf18      	it	ne
 800d716:	461a      	movne	r2, r3
 800d718:	1e7b      	subs	r3, r7, #1
 800d71a:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800d71e:	bf84      	itt	hi
 800d720:	f240 135d 	movwhi	r3, #349	; 0x15d
 800d724:	60a3      	strhi	r3, [r4, #8]
 800d726:	6823      	ldr	r3, [r4, #0]
 800d728:	9200      	str	r2, [sp, #0]
 800d72a:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800d72e:	bf88      	it	hi
 800d730:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800d734:	f104 091c 	add.w	r9, r4, #28
 800d738:	6023      	str	r3, [r4, #0]
 800d73a:	bf8c      	ite	hi
 800d73c:	197f      	addhi	r7, r7, r5
 800d73e:	2700      	movls	r7, #0
 800d740:	464b      	mov	r3, r9
 800d742:	f04f 0800 	mov.w	r8, #0
 800d746:	9301      	str	r3, [sp, #4]
 800d748:	6831      	ldr	r1, [r6, #0]
 800d74a:	ab03      	add	r3, sp, #12
 800d74c:	2202      	movs	r2, #2
 800d74e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800d752:	7809      	ldrb	r1, [r1, #0]
 800d754:	f7f2 fd44 	bl	80001e0 <memchr>
 800d758:	9b01      	ldr	r3, [sp, #4]
 800d75a:	b328      	cbz	r0, 800d7a8 <_scanf_i+0xb8>
 800d75c:	f1b8 0f01 	cmp.w	r8, #1
 800d760:	d156      	bne.n	800d810 <_scanf_i+0x120>
 800d762:	6862      	ldr	r2, [r4, #4]
 800d764:	b92a      	cbnz	r2, 800d772 <_scanf_i+0x82>
 800d766:	2208      	movs	r2, #8
 800d768:	6062      	str	r2, [r4, #4]
 800d76a:	6822      	ldr	r2, [r4, #0]
 800d76c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d770:	6022      	str	r2, [r4, #0]
 800d772:	6822      	ldr	r2, [r4, #0]
 800d774:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800d778:	6022      	str	r2, [r4, #0]
 800d77a:	68a2      	ldr	r2, [r4, #8]
 800d77c:	1e51      	subs	r1, r2, #1
 800d77e:	60a1      	str	r1, [r4, #8]
 800d780:	b192      	cbz	r2, 800d7a8 <_scanf_i+0xb8>
 800d782:	6832      	ldr	r2, [r6, #0]
 800d784:	1c51      	adds	r1, r2, #1
 800d786:	6031      	str	r1, [r6, #0]
 800d788:	7812      	ldrb	r2, [r2, #0]
 800d78a:	701a      	strb	r2, [r3, #0]
 800d78c:	1c5d      	adds	r5, r3, #1
 800d78e:	6873      	ldr	r3, [r6, #4]
 800d790:	3b01      	subs	r3, #1
 800d792:	2b00      	cmp	r3, #0
 800d794:	6073      	str	r3, [r6, #4]
 800d796:	dc06      	bgt.n	800d7a6 <_scanf_i+0xb6>
 800d798:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d79c:	4631      	mov	r1, r6
 800d79e:	4658      	mov	r0, fp
 800d7a0:	4798      	blx	r3
 800d7a2:	2800      	cmp	r0, #0
 800d7a4:	d176      	bne.n	800d894 <_scanf_i+0x1a4>
 800d7a6:	462b      	mov	r3, r5
 800d7a8:	f108 0801 	add.w	r8, r8, #1
 800d7ac:	f1b8 0f03 	cmp.w	r8, #3
 800d7b0:	d1c9      	bne.n	800d746 <_scanf_i+0x56>
 800d7b2:	6862      	ldr	r2, [r4, #4]
 800d7b4:	b90a      	cbnz	r2, 800d7ba <_scanf_i+0xca>
 800d7b6:	220a      	movs	r2, #10
 800d7b8:	6062      	str	r2, [r4, #4]
 800d7ba:	6862      	ldr	r2, [r4, #4]
 800d7bc:	4945      	ldr	r1, [pc, #276]	; (800d8d4 <_scanf_i+0x1e4>)
 800d7be:	6960      	ldr	r0, [r4, #20]
 800d7c0:	9301      	str	r3, [sp, #4]
 800d7c2:	1a89      	subs	r1, r1, r2
 800d7c4:	f000 f888 	bl	800d8d8 <__sccl>
 800d7c8:	9b01      	ldr	r3, [sp, #4]
 800d7ca:	f04f 0800 	mov.w	r8, #0
 800d7ce:	461d      	mov	r5, r3
 800d7d0:	68a3      	ldr	r3, [r4, #8]
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d038      	beq.n	800d848 <_scanf_i+0x158>
 800d7d6:	6831      	ldr	r1, [r6, #0]
 800d7d8:	6960      	ldr	r0, [r4, #20]
 800d7da:	780a      	ldrb	r2, [r1, #0]
 800d7dc:	5c80      	ldrb	r0, [r0, r2]
 800d7de:	2800      	cmp	r0, #0
 800d7e0:	d032      	beq.n	800d848 <_scanf_i+0x158>
 800d7e2:	2a30      	cmp	r2, #48	; 0x30
 800d7e4:	6822      	ldr	r2, [r4, #0]
 800d7e6:	d121      	bne.n	800d82c <_scanf_i+0x13c>
 800d7e8:	0510      	lsls	r0, r2, #20
 800d7ea:	d51f      	bpl.n	800d82c <_scanf_i+0x13c>
 800d7ec:	f108 0801 	add.w	r8, r8, #1
 800d7f0:	b117      	cbz	r7, 800d7f8 <_scanf_i+0x108>
 800d7f2:	3301      	adds	r3, #1
 800d7f4:	3f01      	subs	r7, #1
 800d7f6:	60a3      	str	r3, [r4, #8]
 800d7f8:	6873      	ldr	r3, [r6, #4]
 800d7fa:	3b01      	subs	r3, #1
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	6073      	str	r3, [r6, #4]
 800d800:	dd1b      	ble.n	800d83a <_scanf_i+0x14a>
 800d802:	6833      	ldr	r3, [r6, #0]
 800d804:	3301      	adds	r3, #1
 800d806:	6033      	str	r3, [r6, #0]
 800d808:	68a3      	ldr	r3, [r4, #8]
 800d80a:	3b01      	subs	r3, #1
 800d80c:	60a3      	str	r3, [r4, #8]
 800d80e:	e7df      	b.n	800d7d0 <_scanf_i+0xe0>
 800d810:	f1b8 0f02 	cmp.w	r8, #2
 800d814:	d1b1      	bne.n	800d77a <_scanf_i+0x8a>
 800d816:	6822      	ldr	r2, [r4, #0]
 800d818:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800d81c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800d820:	d1c2      	bne.n	800d7a8 <_scanf_i+0xb8>
 800d822:	2110      	movs	r1, #16
 800d824:	6061      	str	r1, [r4, #4]
 800d826:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d82a:	e7a5      	b.n	800d778 <_scanf_i+0x88>
 800d82c:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800d830:	6022      	str	r2, [r4, #0]
 800d832:	780b      	ldrb	r3, [r1, #0]
 800d834:	702b      	strb	r3, [r5, #0]
 800d836:	3501      	adds	r5, #1
 800d838:	e7de      	b.n	800d7f8 <_scanf_i+0x108>
 800d83a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d83e:	4631      	mov	r1, r6
 800d840:	4658      	mov	r0, fp
 800d842:	4798      	blx	r3
 800d844:	2800      	cmp	r0, #0
 800d846:	d0df      	beq.n	800d808 <_scanf_i+0x118>
 800d848:	6823      	ldr	r3, [r4, #0]
 800d84a:	05d9      	lsls	r1, r3, #23
 800d84c:	d50c      	bpl.n	800d868 <_scanf_i+0x178>
 800d84e:	454d      	cmp	r5, r9
 800d850:	d908      	bls.n	800d864 <_scanf_i+0x174>
 800d852:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d856:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d85a:	4632      	mov	r2, r6
 800d85c:	4658      	mov	r0, fp
 800d85e:	4798      	blx	r3
 800d860:	1e6f      	subs	r7, r5, #1
 800d862:	463d      	mov	r5, r7
 800d864:	454d      	cmp	r5, r9
 800d866:	d02c      	beq.n	800d8c2 <_scanf_i+0x1d2>
 800d868:	6822      	ldr	r2, [r4, #0]
 800d86a:	f012 0210 	ands.w	r2, r2, #16
 800d86e:	d11e      	bne.n	800d8ae <_scanf_i+0x1be>
 800d870:	702a      	strb	r2, [r5, #0]
 800d872:	6863      	ldr	r3, [r4, #4]
 800d874:	9e00      	ldr	r6, [sp, #0]
 800d876:	4649      	mov	r1, r9
 800d878:	4658      	mov	r0, fp
 800d87a:	47b0      	blx	r6
 800d87c:	6822      	ldr	r2, [r4, #0]
 800d87e:	f8da 3000 	ldr.w	r3, [sl]
 800d882:	f012 0f20 	tst.w	r2, #32
 800d886:	d008      	beq.n	800d89a <_scanf_i+0x1aa>
 800d888:	1d1a      	adds	r2, r3, #4
 800d88a:	f8ca 2000 	str.w	r2, [sl]
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	6018      	str	r0, [r3, #0]
 800d892:	e009      	b.n	800d8a8 <_scanf_i+0x1b8>
 800d894:	f04f 0800 	mov.w	r8, #0
 800d898:	e7d6      	b.n	800d848 <_scanf_i+0x158>
 800d89a:	07d2      	lsls	r2, r2, #31
 800d89c:	d5f4      	bpl.n	800d888 <_scanf_i+0x198>
 800d89e:	1d1a      	adds	r2, r3, #4
 800d8a0:	f8ca 2000 	str.w	r2, [sl]
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	8018      	strh	r0, [r3, #0]
 800d8a8:	68e3      	ldr	r3, [r4, #12]
 800d8aa:	3301      	adds	r3, #1
 800d8ac:	60e3      	str	r3, [r4, #12]
 800d8ae:	eba5 0509 	sub.w	r5, r5, r9
 800d8b2:	44a8      	add	r8, r5
 800d8b4:	6925      	ldr	r5, [r4, #16]
 800d8b6:	4445      	add	r5, r8
 800d8b8:	6125      	str	r5, [r4, #16]
 800d8ba:	2000      	movs	r0, #0
 800d8bc:	b007      	add	sp, #28
 800d8be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8c2:	2001      	movs	r0, #1
 800d8c4:	e7fa      	b.n	800d8bc <_scanf_i+0x1cc>
 800d8c6:	bf00      	nop
 800d8c8:	0800e2c8 	.word	0x0800e2c8
 800d8cc:	0800db59 	.word	0x0800db59
 800d8d0:	0800da39 	.word	0x0800da39
 800d8d4:	0800f2b2 	.word	0x0800f2b2

0800d8d8 <__sccl>:
 800d8d8:	b570      	push	{r4, r5, r6, lr}
 800d8da:	780b      	ldrb	r3, [r1, #0]
 800d8dc:	2b5e      	cmp	r3, #94	; 0x5e
 800d8de:	bf13      	iteet	ne
 800d8e0:	1c4a      	addne	r2, r1, #1
 800d8e2:	1c8a      	addeq	r2, r1, #2
 800d8e4:	784b      	ldrbeq	r3, [r1, #1]
 800d8e6:	2100      	movne	r1, #0
 800d8e8:	bf08      	it	eq
 800d8ea:	2101      	moveq	r1, #1
 800d8ec:	1e44      	subs	r4, r0, #1
 800d8ee:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800d8f2:	f804 1f01 	strb.w	r1, [r4, #1]!
 800d8f6:	42a5      	cmp	r5, r4
 800d8f8:	d1fb      	bne.n	800d8f2 <__sccl+0x1a>
 800d8fa:	b913      	cbnz	r3, 800d902 <__sccl+0x2a>
 800d8fc:	3a01      	subs	r2, #1
 800d8fe:	4610      	mov	r0, r2
 800d900:	bd70      	pop	{r4, r5, r6, pc}
 800d902:	f081 0401 	eor.w	r4, r1, #1
 800d906:	54c4      	strb	r4, [r0, r3]
 800d908:	4611      	mov	r1, r2
 800d90a:	780d      	ldrb	r5, [r1, #0]
 800d90c:	2d2d      	cmp	r5, #45	; 0x2d
 800d90e:	f101 0201 	add.w	r2, r1, #1
 800d912:	d006      	beq.n	800d922 <__sccl+0x4a>
 800d914:	2d5d      	cmp	r5, #93	; 0x5d
 800d916:	d0f2      	beq.n	800d8fe <__sccl+0x26>
 800d918:	b90d      	cbnz	r5, 800d91e <__sccl+0x46>
 800d91a:	460a      	mov	r2, r1
 800d91c:	e7ef      	b.n	800d8fe <__sccl+0x26>
 800d91e:	462b      	mov	r3, r5
 800d920:	e7f1      	b.n	800d906 <__sccl+0x2e>
 800d922:	784e      	ldrb	r6, [r1, #1]
 800d924:	2e5d      	cmp	r6, #93	; 0x5d
 800d926:	d0fa      	beq.n	800d91e <__sccl+0x46>
 800d928:	42b3      	cmp	r3, r6
 800d92a:	dcf8      	bgt.n	800d91e <__sccl+0x46>
 800d92c:	3102      	adds	r1, #2
 800d92e:	3301      	adds	r3, #1
 800d930:	429e      	cmp	r6, r3
 800d932:	54c4      	strb	r4, [r0, r3]
 800d934:	dcfb      	bgt.n	800d92e <__sccl+0x56>
 800d936:	e7e8      	b.n	800d90a <__sccl+0x32>

0800d938 <_strtol_l.isra.0>:
 800d938:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d93c:	4680      	mov	r8, r0
 800d93e:	4689      	mov	r9, r1
 800d940:	4692      	mov	sl, r2
 800d942:	461f      	mov	r7, r3
 800d944:	468b      	mov	fp, r1
 800d946:	465d      	mov	r5, fp
 800d948:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d94a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d94e:	f000 f950 	bl	800dbf2 <__locale_ctype_ptr_l>
 800d952:	4420      	add	r0, r4
 800d954:	7846      	ldrb	r6, [r0, #1]
 800d956:	f016 0608 	ands.w	r6, r6, #8
 800d95a:	d10b      	bne.n	800d974 <_strtol_l.isra.0+0x3c>
 800d95c:	2c2d      	cmp	r4, #45	; 0x2d
 800d95e:	d10b      	bne.n	800d978 <_strtol_l.isra.0+0x40>
 800d960:	782c      	ldrb	r4, [r5, #0]
 800d962:	2601      	movs	r6, #1
 800d964:	f10b 0502 	add.w	r5, fp, #2
 800d968:	b167      	cbz	r7, 800d984 <_strtol_l.isra.0+0x4c>
 800d96a:	2f10      	cmp	r7, #16
 800d96c:	d114      	bne.n	800d998 <_strtol_l.isra.0+0x60>
 800d96e:	2c30      	cmp	r4, #48	; 0x30
 800d970:	d00a      	beq.n	800d988 <_strtol_l.isra.0+0x50>
 800d972:	e011      	b.n	800d998 <_strtol_l.isra.0+0x60>
 800d974:	46ab      	mov	fp, r5
 800d976:	e7e6      	b.n	800d946 <_strtol_l.isra.0+0xe>
 800d978:	2c2b      	cmp	r4, #43	; 0x2b
 800d97a:	bf04      	itt	eq
 800d97c:	782c      	ldrbeq	r4, [r5, #0]
 800d97e:	f10b 0502 	addeq.w	r5, fp, #2
 800d982:	e7f1      	b.n	800d968 <_strtol_l.isra.0+0x30>
 800d984:	2c30      	cmp	r4, #48	; 0x30
 800d986:	d127      	bne.n	800d9d8 <_strtol_l.isra.0+0xa0>
 800d988:	782b      	ldrb	r3, [r5, #0]
 800d98a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d98e:	2b58      	cmp	r3, #88	; 0x58
 800d990:	d14b      	bne.n	800da2a <_strtol_l.isra.0+0xf2>
 800d992:	786c      	ldrb	r4, [r5, #1]
 800d994:	2710      	movs	r7, #16
 800d996:	3502      	adds	r5, #2
 800d998:	2e00      	cmp	r6, #0
 800d99a:	bf0c      	ite	eq
 800d99c:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800d9a0:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800d9a4:	2200      	movs	r2, #0
 800d9a6:	fbb1 fef7 	udiv	lr, r1, r7
 800d9aa:	4610      	mov	r0, r2
 800d9ac:	fb07 1c1e 	mls	ip, r7, lr, r1
 800d9b0:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800d9b4:	2b09      	cmp	r3, #9
 800d9b6:	d811      	bhi.n	800d9dc <_strtol_l.isra.0+0xa4>
 800d9b8:	461c      	mov	r4, r3
 800d9ba:	42a7      	cmp	r7, r4
 800d9bc:	dd1d      	ble.n	800d9fa <_strtol_l.isra.0+0xc2>
 800d9be:	1c53      	adds	r3, r2, #1
 800d9c0:	d007      	beq.n	800d9d2 <_strtol_l.isra.0+0x9a>
 800d9c2:	4586      	cmp	lr, r0
 800d9c4:	d316      	bcc.n	800d9f4 <_strtol_l.isra.0+0xbc>
 800d9c6:	d101      	bne.n	800d9cc <_strtol_l.isra.0+0x94>
 800d9c8:	45a4      	cmp	ip, r4
 800d9ca:	db13      	blt.n	800d9f4 <_strtol_l.isra.0+0xbc>
 800d9cc:	fb00 4007 	mla	r0, r0, r7, r4
 800d9d0:	2201      	movs	r2, #1
 800d9d2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d9d6:	e7eb      	b.n	800d9b0 <_strtol_l.isra.0+0x78>
 800d9d8:	270a      	movs	r7, #10
 800d9da:	e7dd      	b.n	800d998 <_strtol_l.isra.0+0x60>
 800d9dc:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800d9e0:	2b19      	cmp	r3, #25
 800d9e2:	d801      	bhi.n	800d9e8 <_strtol_l.isra.0+0xb0>
 800d9e4:	3c37      	subs	r4, #55	; 0x37
 800d9e6:	e7e8      	b.n	800d9ba <_strtol_l.isra.0+0x82>
 800d9e8:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800d9ec:	2b19      	cmp	r3, #25
 800d9ee:	d804      	bhi.n	800d9fa <_strtol_l.isra.0+0xc2>
 800d9f0:	3c57      	subs	r4, #87	; 0x57
 800d9f2:	e7e2      	b.n	800d9ba <_strtol_l.isra.0+0x82>
 800d9f4:	f04f 32ff 	mov.w	r2, #4294967295
 800d9f8:	e7eb      	b.n	800d9d2 <_strtol_l.isra.0+0x9a>
 800d9fa:	1c53      	adds	r3, r2, #1
 800d9fc:	d108      	bne.n	800da10 <_strtol_l.isra.0+0xd8>
 800d9fe:	2322      	movs	r3, #34	; 0x22
 800da00:	f8c8 3000 	str.w	r3, [r8]
 800da04:	4608      	mov	r0, r1
 800da06:	f1ba 0f00 	cmp.w	sl, #0
 800da0a:	d107      	bne.n	800da1c <_strtol_l.isra.0+0xe4>
 800da0c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da10:	b106      	cbz	r6, 800da14 <_strtol_l.isra.0+0xdc>
 800da12:	4240      	negs	r0, r0
 800da14:	f1ba 0f00 	cmp.w	sl, #0
 800da18:	d00c      	beq.n	800da34 <_strtol_l.isra.0+0xfc>
 800da1a:	b122      	cbz	r2, 800da26 <_strtol_l.isra.0+0xee>
 800da1c:	3d01      	subs	r5, #1
 800da1e:	f8ca 5000 	str.w	r5, [sl]
 800da22:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da26:	464d      	mov	r5, r9
 800da28:	e7f9      	b.n	800da1e <_strtol_l.isra.0+0xe6>
 800da2a:	2430      	movs	r4, #48	; 0x30
 800da2c:	2f00      	cmp	r7, #0
 800da2e:	d1b3      	bne.n	800d998 <_strtol_l.isra.0+0x60>
 800da30:	2708      	movs	r7, #8
 800da32:	e7b1      	b.n	800d998 <_strtol_l.isra.0+0x60>
 800da34:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800da38 <_strtol_r>:
 800da38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800da3a:	4c06      	ldr	r4, [pc, #24]	; (800da54 <_strtol_r+0x1c>)
 800da3c:	4d06      	ldr	r5, [pc, #24]	; (800da58 <_strtol_r+0x20>)
 800da3e:	6824      	ldr	r4, [r4, #0]
 800da40:	6a24      	ldr	r4, [r4, #32]
 800da42:	2c00      	cmp	r4, #0
 800da44:	bf08      	it	eq
 800da46:	462c      	moveq	r4, r5
 800da48:	9400      	str	r4, [sp, #0]
 800da4a:	f7ff ff75 	bl	800d938 <_strtol_l.isra.0>
 800da4e:	b003      	add	sp, #12
 800da50:	bd30      	pop	{r4, r5, pc}
 800da52:	bf00      	nop
 800da54:	200002e8 	.word	0x200002e8
 800da58:	2000034c 	.word	0x2000034c

0800da5c <_strtoul_l.isra.0>:
 800da5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da60:	4680      	mov	r8, r0
 800da62:	4689      	mov	r9, r1
 800da64:	4692      	mov	sl, r2
 800da66:	461e      	mov	r6, r3
 800da68:	460f      	mov	r7, r1
 800da6a:	463d      	mov	r5, r7
 800da6c:	9808      	ldr	r0, [sp, #32]
 800da6e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800da72:	f000 f8be 	bl	800dbf2 <__locale_ctype_ptr_l>
 800da76:	4420      	add	r0, r4
 800da78:	7843      	ldrb	r3, [r0, #1]
 800da7a:	f013 0308 	ands.w	r3, r3, #8
 800da7e:	d10a      	bne.n	800da96 <_strtoul_l.isra.0+0x3a>
 800da80:	2c2d      	cmp	r4, #45	; 0x2d
 800da82:	d10a      	bne.n	800da9a <_strtoul_l.isra.0+0x3e>
 800da84:	782c      	ldrb	r4, [r5, #0]
 800da86:	2301      	movs	r3, #1
 800da88:	1cbd      	adds	r5, r7, #2
 800da8a:	b15e      	cbz	r6, 800daa4 <_strtoul_l.isra.0+0x48>
 800da8c:	2e10      	cmp	r6, #16
 800da8e:	d113      	bne.n	800dab8 <_strtoul_l.isra.0+0x5c>
 800da90:	2c30      	cmp	r4, #48	; 0x30
 800da92:	d009      	beq.n	800daa8 <_strtoul_l.isra.0+0x4c>
 800da94:	e010      	b.n	800dab8 <_strtoul_l.isra.0+0x5c>
 800da96:	462f      	mov	r7, r5
 800da98:	e7e7      	b.n	800da6a <_strtoul_l.isra.0+0xe>
 800da9a:	2c2b      	cmp	r4, #43	; 0x2b
 800da9c:	bf04      	itt	eq
 800da9e:	782c      	ldrbeq	r4, [r5, #0]
 800daa0:	1cbd      	addeq	r5, r7, #2
 800daa2:	e7f2      	b.n	800da8a <_strtoul_l.isra.0+0x2e>
 800daa4:	2c30      	cmp	r4, #48	; 0x30
 800daa6:	d125      	bne.n	800daf4 <_strtoul_l.isra.0+0x98>
 800daa8:	782a      	ldrb	r2, [r5, #0]
 800daaa:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800daae:	2a58      	cmp	r2, #88	; 0x58
 800dab0:	d14a      	bne.n	800db48 <_strtoul_l.isra.0+0xec>
 800dab2:	786c      	ldrb	r4, [r5, #1]
 800dab4:	2610      	movs	r6, #16
 800dab6:	3502      	adds	r5, #2
 800dab8:	f04f 31ff 	mov.w	r1, #4294967295
 800dabc:	2700      	movs	r7, #0
 800dabe:	fbb1 f1f6 	udiv	r1, r1, r6
 800dac2:	fb06 fe01 	mul.w	lr, r6, r1
 800dac6:	ea6f 0e0e 	mvn.w	lr, lr
 800daca:	4638      	mov	r0, r7
 800dacc:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 800dad0:	2a09      	cmp	r2, #9
 800dad2:	d811      	bhi.n	800daf8 <_strtoul_l.isra.0+0x9c>
 800dad4:	4614      	mov	r4, r2
 800dad6:	42a6      	cmp	r6, r4
 800dad8:	dd1d      	ble.n	800db16 <_strtoul_l.isra.0+0xba>
 800dada:	2f00      	cmp	r7, #0
 800dadc:	db18      	blt.n	800db10 <_strtoul_l.isra.0+0xb4>
 800dade:	4281      	cmp	r1, r0
 800dae0:	d316      	bcc.n	800db10 <_strtoul_l.isra.0+0xb4>
 800dae2:	d101      	bne.n	800dae8 <_strtoul_l.isra.0+0x8c>
 800dae4:	45a6      	cmp	lr, r4
 800dae6:	db13      	blt.n	800db10 <_strtoul_l.isra.0+0xb4>
 800dae8:	fb00 4006 	mla	r0, r0, r6, r4
 800daec:	2701      	movs	r7, #1
 800daee:	f815 4b01 	ldrb.w	r4, [r5], #1
 800daf2:	e7eb      	b.n	800dacc <_strtoul_l.isra.0+0x70>
 800daf4:	260a      	movs	r6, #10
 800daf6:	e7df      	b.n	800dab8 <_strtoul_l.isra.0+0x5c>
 800daf8:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 800dafc:	2a19      	cmp	r2, #25
 800dafe:	d801      	bhi.n	800db04 <_strtoul_l.isra.0+0xa8>
 800db00:	3c37      	subs	r4, #55	; 0x37
 800db02:	e7e8      	b.n	800dad6 <_strtoul_l.isra.0+0x7a>
 800db04:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 800db08:	2a19      	cmp	r2, #25
 800db0a:	d804      	bhi.n	800db16 <_strtoul_l.isra.0+0xba>
 800db0c:	3c57      	subs	r4, #87	; 0x57
 800db0e:	e7e2      	b.n	800dad6 <_strtoul_l.isra.0+0x7a>
 800db10:	f04f 37ff 	mov.w	r7, #4294967295
 800db14:	e7eb      	b.n	800daee <_strtoul_l.isra.0+0x92>
 800db16:	2f00      	cmp	r7, #0
 800db18:	da09      	bge.n	800db2e <_strtoul_l.isra.0+0xd2>
 800db1a:	2322      	movs	r3, #34	; 0x22
 800db1c:	f8c8 3000 	str.w	r3, [r8]
 800db20:	f04f 30ff 	mov.w	r0, #4294967295
 800db24:	f1ba 0f00 	cmp.w	sl, #0
 800db28:	d107      	bne.n	800db3a <_strtoul_l.isra.0+0xde>
 800db2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db2e:	b103      	cbz	r3, 800db32 <_strtoul_l.isra.0+0xd6>
 800db30:	4240      	negs	r0, r0
 800db32:	f1ba 0f00 	cmp.w	sl, #0
 800db36:	d00c      	beq.n	800db52 <_strtoul_l.isra.0+0xf6>
 800db38:	b127      	cbz	r7, 800db44 <_strtoul_l.isra.0+0xe8>
 800db3a:	3d01      	subs	r5, #1
 800db3c:	f8ca 5000 	str.w	r5, [sl]
 800db40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db44:	464d      	mov	r5, r9
 800db46:	e7f9      	b.n	800db3c <_strtoul_l.isra.0+0xe0>
 800db48:	2430      	movs	r4, #48	; 0x30
 800db4a:	2e00      	cmp	r6, #0
 800db4c:	d1b4      	bne.n	800dab8 <_strtoul_l.isra.0+0x5c>
 800db4e:	2608      	movs	r6, #8
 800db50:	e7b2      	b.n	800dab8 <_strtoul_l.isra.0+0x5c>
 800db52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0800db58 <_strtoul_r>:
 800db58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800db5a:	4c06      	ldr	r4, [pc, #24]	; (800db74 <_strtoul_r+0x1c>)
 800db5c:	4d06      	ldr	r5, [pc, #24]	; (800db78 <_strtoul_r+0x20>)
 800db5e:	6824      	ldr	r4, [r4, #0]
 800db60:	6a24      	ldr	r4, [r4, #32]
 800db62:	2c00      	cmp	r4, #0
 800db64:	bf08      	it	eq
 800db66:	462c      	moveq	r4, r5
 800db68:	9400      	str	r4, [sp, #0]
 800db6a:	f7ff ff77 	bl	800da5c <_strtoul_l.isra.0>
 800db6e:	b003      	add	sp, #12
 800db70:	bd30      	pop	{r4, r5, pc}
 800db72:	bf00      	nop
 800db74:	200002e8 	.word	0x200002e8
 800db78:	2000034c 	.word	0x2000034c

0800db7c <__submore>:
 800db7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db80:	460c      	mov	r4, r1
 800db82:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800db84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800db88:	4299      	cmp	r1, r3
 800db8a:	d11e      	bne.n	800dbca <__submore+0x4e>
 800db8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800db90:	f7fe ffd4 	bl	800cb3c <_malloc_r>
 800db94:	b918      	cbnz	r0, 800db9e <__submore+0x22>
 800db96:	f04f 30ff 	mov.w	r0, #4294967295
 800db9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dba2:	63a3      	str	r3, [r4, #56]	; 0x38
 800dba4:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800dba8:	6360      	str	r0, [r4, #52]	; 0x34
 800dbaa:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800dbae:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800dbb2:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800dbb6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800dbba:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800dbbe:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800dbc2:	6020      	str	r0, [r4, #0]
 800dbc4:	2000      	movs	r0, #0
 800dbc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbca:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800dbcc:	0077      	lsls	r7, r6, #1
 800dbce:	463a      	mov	r2, r7
 800dbd0:	f000 f84c 	bl	800dc6c <_realloc_r>
 800dbd4:	4605      	mov	r5, r0
 800dbd6:	2800      	cmp	r0, #0
 800dbd8:	d0dd      	beq.n	800db96 <__submore+0x1a>
 800dbda:	eb00 0806 	add.w	r8, r0, r6
 800dbde:	4601      	mov	r1, r0
 800dbe0:	4632      	mov	r2, r6
 800dbe2:	4640      	mov	r0, r8
 800dbe4:	f7fe ff49 	bl	800ca7a <memcpy>
 800dbe8:	f8c4 8000 	str.w	r8, [r4]
 800dbec:	6365      	str	r5, [r4, #52]	; 0x34
 800dbee:	63a7      	str	r7, [r4, #56]	; 0x38
 800dbf0:	e7e8      	b.n	800dbc4 <__submore+0x48>

0800dbf2 <__locale_ctype_ptr_l>:
 800dbf2:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800dbf6:	4770      	bx	lr

0800dbf8 <__locale_ctype_ptr>:
 800dbf8:	4b04      	ldr	r3, [pc, #16]	; (800dc0c <__locale_ctype_ptr+0x14>)
 800dbfa:	4a05      	ldr	r2, [pc, #20]	; (800dc10 <__locale_ctype_ptr+0x18>)
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	6a1b      	ldr	r3, [r3, #32]
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	bf08      	it	eq
 800dc04:	4613      	moveq	r3, r2
 800dc06:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800dc0a:	4770      	bx	lr
 800dc0c:	200002e8 	.word	0x200002e8
 800dc10:	2000034c 	.word	0x2000034c

0800dc14 <__ascii_mbtowc>:
 800dc14:	b082      	sub	sp, #8
 800dc16:	b901      	cbnz	r1, 800dc1a <__ascii_mbtowc+0x6>
 800dc18:	a901      	add	r1, sp, #4
 800dc1a:	b142      	cbz	r2, 800dc2e <__ascii_mbtowc+0x1a>
 800dc1c:	b14b      	cbz	r3, 800dc32 <__ascii_mbtowc+0x1e>
 800dc1e:	7813      	ldrb	r3, [r2, #0]
 800dc20:	600b      	str	r3, [r1, #0]
 800dc22:	7812      	ldrb	r2, [r2, #0]
 800dc24:	1c10      	adds	r0, r2, #0
 800dc26:	bf18      	it	ne
 800dc28:	2001      	movne	r0, #1
 800dc2a:	b002      	add	sp, #8
 800dc2c:	4770      	bx	lr
 800dc2e:	4610      	mov	r0, r2
 800dc30:	e7fb      	b.n	800dc2a <__ascii_mbtowc+0x16>
 800dc32:	f06f 0001 	mvn.w	r0, #1
 800dc36:	e7f8      	b.n	800dc2a <__ascii_mbtowc+0x16>

0800dc38 <memmove>:
 800dc38:	4288      	cmp	r0, r1
 800dc3a:	b510      	push	{r4, lr}
 800dc3c:	eb01 0302 	add.w	r3, r1, r2
 800dc40:	d803      	bhi.n	800dc4a <memmove+0x12>
 800dc42:	1e42      	subs	r2, r0, #1
 800dc44:	4299      	cmp	r1, r3
 800dc46:	d10c      	bne.n	800dc62 <memmove+0x2a>
 800dc48:	bd10      	pop	{r4, pc}
 800dc4a:	4298      	cmp	r0, r3
 800dc4c:	d2f9      	bcs.n	800dc42 <memmove+0xa>
 800dc4e:	1881      	adds	r1, r0, r2
 800dc50:	1ad2      	subs	r2, r2, r3
 800dc52:	42d3      	cmn	r3, r2
 800dc54:	d100      	bne.n	800dc58 <memmove+0x20>
 800dc56:	bd10      	pop	{r4, pc}
 800dc58:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dc5c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800dc60:	e7f7      	b.n	800dc52 <memmove+0x1a>
 800dc62:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dc66:	f802 4f01 	strb.w	r4, [r2, #1]!
 800dc6a:	e7eb      	b.n	800dc44 <memmove+0xc>

0800dc6c <_realloc_r>:
 800dc6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc6e:	4607      	mov	r7, r0
 800dc70:	4614      	mov	r4, r2
 800dc72:	460e      	mov	r6, r1
 800dc74:	b921      	cbnz	r1, 800dc80 <_realloc_r+0x14>
 800dc76:	4611      	mov	r1, r2
 800dc78:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800dc7c:	f7fe bf5e 	b.w	800cb3c <_malloc_r>
 800dc80:	b922      	cbnz	r2, 800dc8c <_realloc_r+0x20>
 800dc82:	f7fe ff0d 	bl	800caa0 <_free_r>
 800dc86:	4625      	mov	r5, r4
 800dc88:	4628      	mov	r0, r5
 800dc8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc8c:	f000 f821 	bl	800dcd2 <_malloc_usable_size_r>
 800dc90:	4284      	cmp	r4, r0
 800dc92:	d90f      	bls.n	800dcb4 <_realloc_r+0x48>
 800dc94:	4621      	mov	r1, r4
 800dc96:	4638      	mov	r0, r7
 800dc98:	f7fe ff50 	bl	800cb3c <_malloc_r>
 800dc9c:	4605      	mov	r5, r0
 800dc9e:	2800      	cmp	r0, #0
 800dca0:	d0f2      	beq.n	800dc88 <_realloc_r+0x1c>
 800dca2:	4631      	mov	r1, r6
 800dca4:	4622      	mov	r2, r4
 800dca6:	f7fe fee8 	bl	800ca7a <memcpy>
 800dcaa:	4631      	mov	r1, r6
 800dcac:	4638      	mov	r0, r7
 800dcae:	f7fe fef7 	bl	800caa0 <_free_r>
 800dcb2:	e7e9      	b.n	800dc88 <_realloc_r+0x1c>
 800dcb4:	4635      	mov	r5, r6
 800dcb6:	e7e7      	b.n	800dc88 <_realloc_r+0x1c>

0800dcb8 <__ascii_wctomb>:
 800dcb8:	b149      	cbz	r1, 800dcce <__ascii_wctomb+0x16>
 800dcba:	2aff      	cmp	r2, #255	; 0xff
 800dcbc:	bf85      	ittet	hi
 800dcbe:	238a      	movhi	r3, #138	; 0x8a
 800dcc0:	6003      	strhi	r3, [r0, #0]
 800dcc2:	700a      	strbls	r2, [r1, #0]
 800dcc4:	f04f 30ff 	movhi.w	r0, #4294967295
 800dcc8:	bf98      	it	ls
 800dcca:	2001      	movls	r0, #1
 800dccc:	4770      	bx	lr
 800dcce:	4608      	mov	r0, r1
 800dcd0:	4770      	bx	lr

0800dcd2 <_malloc_usable_size_r>:
 800dcd2:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800dcd6:	2800      	cmp	r0, #0
 800dcd8:	f1a0 0004 	sub.w	r0, r0, #4
 800dcdc:	bfbc      	itt	lt
 800dcde:	580b      	ldrlt	r3, [r1, r0]
 800dce0:	18c0      	addlt	r0, r0, r3
 800dce2:	4770      	bx	lr
 800dce4:	0000      	movs	r0, r0
	...

0800dce8 <atan>:
 800dce8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcec:	ec55 4b10 	vmov	r4, r5, d0
 800dcf0:	4bc7      	ldr	r3, [pc, #796]	; (800e010 <atan+0x328>)
 800dcf2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800dcf6:	429e      	cmp	r6, r3
 800dcf8:	46ab      	mov	fp, r5
 800dcfa:	dd18      	ble.n	800dd2e <atan+0x46>
 800dcfc:	4ac5      	ldr	r2, [pc, #788]	; (800e014 <atan+0x32c>)
 800dcfe:	4296      	cmp	r6, r2
 800dd00:	dc01      	bgt.n	800dd06 <atan+0x1e>
 800dd02:	d109      	bne.n	800dd18 <atan+0x30>
 800dd04:	b144      	cbz	r4, 800dd18 <atan+0x30>
 800dd06:	4622      	mov	r2, r4
 800dd08:	462b      	mov	r3, r5
 800dd0a:	4620      	mov	r0, r4
 800dd0c:	4629      	mov	r1, r5
 800dd0e:	f7f2 fabd 	bl	800028c <__adddf3>
 800dd12:	4604      	mov	r4, r0
 800dd14:	460d      	mov	r5, r1
 800dd16:	e006      	b.n	800dd26 <atan+0x3e>
 800dd18:	f1bb 0f00 	cmp.w	fp, #0
 800dd1c:	f300 813a 	bgt.w	800df94 <atan+0x2ac>
 800dd20:	a59f      	add	r5, pc, #636	; (adr r5, 800dfa0 <atan+0x2b8>)
 800dd22:	e9d5 4500 	ldrd	r4, r5, [r5]
 800dd26:	ec45 4b10 	vmov	d0, r4, r5
 800dd2a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd2e:	4bba      	ldr	r3, [pc, #744]	; (800e018 <atan+0x330>)
 800dd30:	429e      	cmp	r6, r3
 800dd32:	dc14      	bgt.n	800dd5e <atan+0x76>
 800dd34:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800dd38:	429e      	cmp	r6, r3
 800dd3a:	dc0d      	bgt.n	800dd58 <atan+0x70>
 800dd3c:	a39a      	add	r3, pc, #616	; (adr r3, 800dfa8 <atan+0x2c0>)
 800dd3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd42:	ee10 0a10 	vmov	r0, s0
 800dd46:	4629      	mov	r1, r5
 800dd48:	f7f2 faa0 	bl	800028c <__adddf3>
 800dd4c:	2200      	movs	r2, #0
 800dd4e:	4bb3      	ldr	r3, [pc, #716]	; (800e01c <atan+0x334>)
 800dd50:	f7f2 fede 	bl	8000b10 <__aeabi_dcmpgt>
 800dd54:	2800      	cmp	r0, #0
 800dd56:	d1e6      	bne.n	800dd26 <atan+0x3e>
 800dd58:	f04f 3aff 	mov.w	sl, #4294967295
 800dd5c:	e02b      	b.n	800ddb6 <atan+0xce>
 800dd5e:	f000 f96b 	bl	800e038 <fabs>
 800dd62:	4baf      	ldr	r3, [pc, #700]	; (800e020 <atan+0x338>)
 800dd64:	429e      	cmp	r6, r3
 800dd66:	ec55 4b10 	vmov	r4, r5, d0
 800dd6a:	f300 80bf 	bgt.w	800deec <atan+0x204>
 800dd6e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800dd72:	429e      	cmp	r6, r3
 800dd74:	f300 80a0 	bgt.w	800deb8 <atan+0x1d0>
 800dd78:	ee10 2a10 	vmov	r2, s0
 800dd7c:	ee10 0a10 	vmov	r0, s0
 800dd80:	462b      	mov	r3, r5
 800dd82:	4629      	mov	r1, r5
 800dd84:	f7f2 fa82 	bl	800028c <__adddf3>
 800dd88:	2200      	movs	r2, #0
 800dd8a:	4ba4      	ldr	r3, [pc, #656]	; (800e01c <atan+0x334>)
 800dd8c:	f7f2 fa7c 	bl	8000288 <__aeabi_dsub>
 800dd90:	2200      	movs	r2, #0
 800dd92:	4606      	mov	r6, r0
 800dd94:	460f      	mov	r7, r1
 800dd96:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dd9a:	4620      	mov	r0, r4
 800dd9c:	4629      	mov	r1, r5
 800dd9e:	f7f2 fa75 	bl	800028c <__adddf3>
 800dda2:	4602      	mov	r2, r0
 800dda4:	460b      	mov	r3, r1
 800dda6:	4630      	mov	r0, r6
 800dda8:	4639      	mov	r1, r7
 800ddaa:	f7f2 fd4b 	bl	8000844 <__aeabi_ddiv>
 800ddae:	f04f 0a00 	mov.w	sl, #0
 800ddb2:	4604      	mov	r4, r0
 800ddb4:	460d      	mov	r5, r1
 800ddb6:	4622      	mov	r2, r4
 800ddb8:	462b      	mov	r3, r5
 800ddba:	4620      	mov	r0, r4
 800ddbc:	4629      	mov	r1, r5
 800ddbe:	f7f2 fc17 	bl	80005f0 <__aeabi_dmul>
 800ddc2:	4602      	mov	r2, r0
 800ddc4:	460b      	mov	r3, r1
 800ddc6:	4680      	mov	r8, r0
 800ddc8:	4689      	mov	r9, r1
 800ddca:	f7f2 fc11 	bl	80005f0 <__aeabi_dmul>
 800ddce:	a378      	add	r3, pc, #480	; (adr r3, 800dfb0 <atan+0x2c8>)
 800ddd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddd4:	4606      	mov	r6, r0
 800ddd6:	460f      	mov	r7, r1
 800ddd8:	f7f2 fc0a 	bl	80005f0 <__aeabi_dmul>
 800dddc:	a376      	add	r3, pc, #472	; (adr r3, 800dfb8 <atan+0x2d0>)
 800ddde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dde2:	f7f2 fa53 	bl	800028c <__adddf3>
 800dde6:	4632      	mov	r2, r6
 800dde8:	463b      	mov	r3, r7
 800ddea:	f7f2 fc01 	bl	80005f0 <__aeabi_dmul>
 800ddee:	a374      	add	r3, pc, #464	; (adr r3, 800dfc0 <atan+0x2d8>)
 800ddf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddf4:	f7f2 fa4a 	bl	800028c <__adddf3>
 800ddf8:	4632      	mov	r2, r6
 800ddfa:	463b      	mov	r3, r7
 800ddfc:	f7f2 fbf8 	bl	80005f0 <__aeabi_dmul>
 800de00:	a371      	add	r3, pc, #452	; (adr r3, 800dfc8 <atan+0x2e0>)
 800de02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de06:	f7f2 fa41 	bl	800028c <__adddf3>
 800de0a:	4632      	mov	r2, r6
 800de0c:	463b      	mov	r3, r7
 800de0e:	f7f2 fbef 	bl	80005f0 <__aeabi_dmul>
 800de12:	a36f      	add	r3, pc, #444	; (adr r3, 800dfd0 <atan+0x2e8>)
 800de14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de18:	f7f2 fa38 	bl	800028c <__adddf3>
 800de1c:	4632      	mov	r2, r6
 800de1e:	463b      	mov	r3, r7
 800de20:	f7f2 fbe6 	bl	80005f0 <__aeabi_dmul>
 800de24:	a36c      	add	r3, pc, #432	; (adr r3, 800dfd8 <atan+0x2f0>)
 800de26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de2a:	f7f2 fa2f 	bl	800028c <__adddf3>
 800de2e:	4642      	mov	r2, r8
 800de30:	464b      	mov	r3, r9
 800de32:	f7f2 fbdd 	bl	80005f0 <__aeabi_dmul>
 800de36:	a36a      	add	r3, pc, #424	; (adr r3, 800dfe0 <atan+0x2f8>)
 800de38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de3c:	4680      	mov	r8, r0
 800de3e:	4689      	mov	r9, r1
 800de40:	4630      	mov	r0, r6
 800de42:	4639      	mov	r1, r7
 800de44:	f7f2 fbd4 	bl	80005f0 <__aeabi_dmul>
 800de48:	a367      	add	r3, pc, #412	; (adr r3, 800dfe8 <atan+0x300>)
 800de4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de4e:	f7f2 fa1b 	bl	8000288 <__aeabi_dsub>
 800de52:	4632      	mov	r2, r6
 800de54:	463b      	mov	r3, r7
 800de56:	f7f2 fbcb 	bl	80005f0 <__aeabi_dmul>
 800de5a:	a365      	add	r3, pc, #404	; (adr r3, 800dff0 <atan+0x308>)
 800de5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de60:	f7f2 fa12 	bl	8000288 <__aeabi_dsub>
 800de64:	4632      	mov	r2, r6
 800de66:	463b      	mov	r3, r7
 800de68:	f7f2 fbc2 	bl	80005f0 <__aeabi_dmul>
 800de6c:	a362      	add	r3, pc, #392	; (adr r3, 800dff8 <atan+0x310>)
 800de6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de72:	f7f2 fa09 	bl	8000288 <__aeabi_dsub>
 800de76:	4632      	mov	r2, r6
 800de78:	463b      	mov	r3, r7
 800de7a:	f7f2 fbb9 	bl	80005f0 <__aeabi_dmul>
 800de7e:	a360      	add	r3, pc, #384	; (adr r3, 800e000 <atan+0x318>)
 800de80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de84:	f7f2 fa00 	bl	8000288 <__aeabi_dsub>
 800de88:	4632      	mov	r2, r6
 800de8a:	463b      	mov	r3, r7
 800de8c:	f7f2 fbb0 	bl	80005f0 <__aeabi_dmul>
 800de90:	f1ba 3fff 	cmp.w	sl, #4294967295
 800de94:	4602      	mov	r2, r0
 800de96:	460b      	mov	r3, r1
 800de98:	d155      	bne.n	800df46 <atan+0x25e>
 800de9a:	4640      	mov	r0, r8
 800de9c:	4649      	mov	r1, r9
 800de9e:	f7f2 f9f5 	bl	800028c <__adddf3>
 800dea2:	4622      	mov	r2, r4
 800dea4:	462b      	mov	r3, r5
 800dea6:	f7f2 fba3 	bl	80005f0 <__aeabi_dmul>
 800deaa:	4602      	mov	r2, r0
 800deac:	460b      	mov	r3, r1
 800deae:	4620      	mov	r0, r4
 800deb0:	4629      	mov	r1, r5
 800deb2:	f7f2 f9e9 	bl	8000288 <__aeabi_dsub>
 800deb6:	e72c      	b.n	800dd12 <atan+0x2a>
 800deb8:	ee10 0a10 	vmov	r0, s0
 800debc:	2200      	movs	r2, #0
 800debe:	4b57      	ldr	r3, [pc, #348]	; (800e01c <atan+0x334>)
 800dec0:	4629      	mov	r1, r5
 800dec2:	f7f2 f9e1 	bl	8000288 <__aeabi_dsub>
 800dec6:	2200      	movs	r2, #0
 800dec8:	4606      	mov	r6, r0
 800deca:	460f      	mov	r7, r1
 800decc:	4b53      	ldr	r3, [pc, #332]	; (800e01c <atan+0x334>)
 800dece:	4620      	mov	r0, r4
 800ded0:	4629      	mov	r1, r5
 800ded2:	f7f2 f9db 	bl	800028c <__adddf3>
 800ded6:	4602      	mov	r2, r0
 800ded8:	460b      	mov	r3, r1
 800deda:	4630      	mov	r0, r6
 800dedc:	4639      	mov	r1, r7
 800dede:	f7f2 fcb1 	bl	8000844 <__aeabi_ddiv>
 800dee2:	f04f 0a01 	mov.w	sl, #1
 800dee6:	4604      	mov	r4, r0
 800dee8:	460d      	mov	r5, r1
 800deea:	e764      	b.n	800ddb6 <atan+0xce>
 800deec:	4b4d      	ldr	r3, [pc, #308]	; (800e024 <atan+0x33c>)
 800deee:	429e      	cmp	r6, r3
 800def0:	dc1d      	bgt.n	800df2e <atan+0x246>
 800def2:	ee10 0a10 	vmov	r0, s0
 800def6:	2200      	movs	r2, #0
 800def8:	4b4b      	ldr	r3, [pc, #300]	; (800e028 <atan+0x340>)
 800defa:	4629      	mov	r1, r5
 800defc:	f7f2 f9c4 	bl	8000288 <__aeabi_dsub>
 800df00:	2200      	movs	r2, #0
 800df02:	4606      	mov	r6, r0
 800df04:	460f      	mov	r7, r1
 800df06:	4b48      	ldr	r3, [pc, #288]	; (800e028 <atan+0x340>)
 800df08:	4620      	mov	r0, r4
 800df0a:	4629      	mov	r1, r5
 800df0c:	f7f2 fb70 	bl	80005f0 <__aeabi_dmul>
 800df10:	2200      	movs	r2, #0
 800df12:	4b42      	ldr	r3, [pc, #264]	; (800e01c <atan+0x334>)
 800df14:	f7f2 f9ba 	bl	800028c <__adddf3>
 800df18:	4602      	mov	r2, r0
 800df1a:	460b      	mov	r3, r1
 800df1c:	4630      	mov	r0, r6
 800df1e:	4639      	mov	r1, r7
 800df20:	f7f2 fc90 	bl	8000844 <__aeabi_ddiv>
 800df24:	f04f 0a02 	mov.w	sl, #2
 800df28:	4604      	mov	r4, r0
 800df2a:	460d      	mov	r5, r1
 800df2c:	e743      	b.n	800ddb6 <atan+0xce>
 800df2e:	462b      	mov	r3, r5
 800df30:	ee10 2a10 	vmov	r2, s0
 800df34:	2000      	movs	r0, #0
 800df36:	493d      	ldr	r1, [pc, #244]	; (800e02c <atan+0x344>)
 800df38:	f7f2 fc84 	bl	8000844 <__aeabi_ddiv>
 800df3c:	f04f 0a03 	mov.w	sl, #3
 800df40:	4604      	mov	r4, r0
 800df42:	460d      	mov	r5, r1
 800df44:	e737      	b.n	800ddb6 <atan+0xce>
 800df46:	4640      	mov	r0, r8
 800df48:	4649      	mov	r1, r9
 800df4a:	f7f2 f99f 	bl	800028c <__adddf3>
 800df4e:	4622      	mov	r2, r4
 800df50:	462b      	mov	r3, r5
 800df52:	f7f2 fb4d 	bl	80005f0 <__aeabi_dmul>
 800df56:	4e36      	ldr	r6, [pc, #216]	; (800e030 <atan+0x348>)
 800df58:	4b36      	ldr	r3, [pc, #216]	; (800e034 <atan+0x34c>)
 800df5a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800df5e:	4456      	add	r6, sl
 800df60:	449a      	add	sl, r3
 800df62:	e9da 2300 	ldrd	r2, r3, [sl]
 800df66:	f7f2 f98f 	bl	8000288 <__aeabi_dsub>
 800df6a:	4622      	mov	r2, r4
 800df6c:	462b      	mov	r3, r5
 800df6e:	f7f2 f98b 	bl	8000288 <__aeabi_dsub>
 800df72:	4602      	mov	r2, r0
 800df74:	460b      	mov	r3, r1
 800df76:	e9d6 0100 	ldrd	r0, r1, [r6]
 800df7a:	f7f2 f985 	bl	8000288 <__aeabi_dsub>
 800df7e:	f1bb 0f00 	cmp.w	fp, #0
 800df82:	4604      	mov	r4, r0
 800df84:	460d      	mov	r5, r1
 800df86:	f6bf aece 	bge.w	800dd26 <atan+0x3e>
 800df8a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800df8e:	4604      	mov	r4, r0
 800df90:	461d      	mov	r5, r3
 800df92:	e6c8      	b.n	800dd26 <atan+0x3e>
 800df94:	a51c      	add	r5, pc, #112	; (adr r5, 800e008 <atan+0x320>)
 800df96:	e9d5 4500 	ldrd	r4, r5, [r5]
 800df9a:	e6c4      	b.n	800dd26 <atan+0x3e>
 800df9c:	f3af 8000 	nop.w
 800dfa0:	54442d18 	.word	0x54442d18
 800dfa4:	bff921fb 	.word	0xbff921fb
 800dfa8:	8800759c 	.word	0x8800759c
 800dfac:	7e37e43c 	.word	0x7e37e43c
 800dfb0:	e322da11 	.word	0xe322da11
 800dfb4:	3f90ad3a 	.word	0x3f90ad3a
 800dfb8:	24760deb 	.word	0x24760deb
 800dfbc:	3fa97b4b 	.word	0x3fa97b4b
 800dfc0:	a0d03d51 	.word	0xa0d03d51
 800dfc4:	3fb10d66 	.word	0x3fb10d66
 800dfc8:	c54c206e 	.word	0xc54c206e
 800dfcc:	3fb745cd 	.word	0x3fb745cd
 800dfd0:	920083ff 	.word	0x920083ff
 800dfd4:	3fc24924 	.word	0x3fc24924
 800dfd8:	5555550d 	.word	0x5555550d
 800dfdc:	3fd55555 	.word	0x3fd55555
 800dfe0:	2c6a6c2f 	.word	0x2c6a6c2f
 800dfe4:	bfa2b444 	.word	0xbfa2b444
 800dfe8:	52defd9a 	.word	0x52defd9a
 800dfec:	3fadde2d 	.word	0x3fadde2d
 800dff0:	af749a6d 	.word	0xaf749a6d
 800dff4:	3fb3b0f2 	.word	0x3fb3b0f2
 800dff8:	fe231671 	.word	0xfe231671
 800dffc:	3fbc71c6 	.word	0x3fbc71c6
 800e000:	9998ebc4 	.word	0x9998ebc4
 800e004:	3fc99999 	.word	0x3fc99999
 800e008:	54442d18 	.word	0x54442d18
 800e00c:	3ff921fb 	.word	0x3ff921fb
 800e010:	440fffff 	.word	0x440fffff
 800e014:	7ff00000 	.word	0x7ff00000
 800e018:	3fdbffff 	.word	0x3fdbffff
 800e01c:	3ff00000 	.word	0x3ff00000
 800e020:	3ff2ffff 	.word	0x3ff2ffff
 800e024:	40037fff 	.word	0x40037fff
 800e028:	3ff80000 	.word	0x3ff80000
 800e02c:	bff00000 	.word	0xbff00000
 800e030:	0800f430 	.word	0x0800f430
 800e034:	0800f450 	.word	0x0800f450

0800e038 <fabs>:
 800e038:	ec53 2b10 	vmov	r2, r3, d0
 800e03c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e040:	ec43 2b10 	vmov	d0, r2, r3
 800e044:	4770      	bx	lr
	...

0800e048 <sqrt>:
 800e048:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e04c:	ed2d 8b02 	vpush	{d8}
 800e050:	b08b      	sub	sp, #44	; 0x2c
 800e052:	ec55 4b10 	vmov	r4, r5, d0
 800e056:	f000 f851 	bl	800e0fc <__ieee754_sqrt>
 800e05a:	4b26      	ldr	r3, [pc, #152]	; (800e0f4 <sqrt+0xac>)
 800e05c:	eeb0 8a40 	vmov.f32	s16, s0
 800e060:	eef0 8a60 	vmov.f32	s17, s1
 800e064:	f993 6000 	ldrsb.w	r6, [r3]
 800e068:	1c73      	adds	r3, r6, #1
 800e06a:	d02a      	beq.n	800e0c2 <sqrt+0x7a>
 800e06c:	4622      	mov	r2, r4
 800e06e:	462b      	mov	r3, r5
 800e070:	4620      	mov	r0, r4
 800e072:	4629      	mov	r1, r5
 800e074:	f7f2 fd56 	bl	8000b24 <__aeabi_dcmpun>
 800e078:	4607      	mov	r7, r0
 800e07a:	bb10      	cbnz	r0, 800e0c2 <sqrt+0x7a>
 800e07c:	f04f 0800 	mov.w	r8, #0
 800e080:	f04f 0900 	mov.w	r9, #0
 800e084:	4642      	mov	r2, r8
 800e086:	464b      	mov	r3, r9
 800e088:	4620      	mov	r0, r4
 800e08a:	4629      	mov	r1, r5
 800e08c:	f7f2 fd22 	bl	8000ad4 <__aeabi_dcmplt>
 800e090:	b1b8      	cbz	r0, 800e0c2 <sqrt+0x7a>
 800e092:	2301      	movs	r3, #1
 800e094:	9300      	str	r3, [sp, #0]
 800e096:	4b18      	ldr	r3, [pc, #96]	; (800e0f8 <sqrt+0xb0>)
 800e098:	9301      	str	r3, [sp, #4]
 800e09a:	9708      	str	r7, [sp, #32]
 800e09c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800e0a0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800e0a4:	b9b6      	cbnz	r6, 800e0d4 <sqrt+0x8c>
 800e0a6:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800e0aa:	4668      	mov	r0, sp
 800e0ac:	f000 f8d6 	bl	800e25c <matherr>
 800e0b0:	b1d0      	cbz	r0, 800e0e8 <sqrt+0xa0>
 800e0b2:	9b08      	ldr	r3, [sp, #32]
 800e0b4:	b11b      	cbz	r3, 800e0be <sqrt+0x76>
 800e0b6:	f000 f8d3 	bl	800e260 <__errno>
 800e0ba:	9b08      	ldr	r3, [sp, #32]
 800e0bc:	6003      	str	r3, [r0, #0]
 800e0be:	ed9d 8b06 	vldr	d8, [sp, #24]
 800e0c2:	eeb0 0a48 	vmov.f32	s0, s16
 800e0c6:	eef0 0a68 	vmov.f32	s1, s17
 800e0ca:	b00b      	add	sp, #44	; 0x2c
 800e0cc:	ecbd 8b02 	vpop	{d8}
 800e0d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e0d4:	4642      	mov	r2, r8
 800e0d6:	464b      	mov	r3, r9
 800e0d8:	4640      	mov	r0, r8
 800e0da:	4649      	mov	r1, r9
 800e0dc:	f7f2 fbb2 	bl	8000844 <__aeabi_ddiv>
 800e0e0:	2e02      	cmp	r6, #2
 800e0e2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e0e6:	d1e0      	bne.n	800e0aa <sqrt+0x62>
 800e0e8:	f000 f8ba 	bl	800e260 <__errno>
 800e0ec:	2321      	movs	r3, #33	; 0x21
 800e0ee:	6003      	str	r3, [r0, #0]
 800e0f0:	e7df      	b.n	800e0b2 <sqrt+0x6a>
 800e0f2:	bf00      	nop
 800e0f4:	200004b8 	.word	0x200004b8
 800e0f8:	0800f470 	.word	0x0800f470

0800e0fc <__ieee754_sqrt>:
 800e0fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e100:	ec55 4b10 	vmov	r4, r5, d0
 800e104:	4e54      	ldr	r6, [pc, #336]	; (800e258 <__ieee754_sqrt+0x15c>)
 800e106:	43ae      	bics	r6, r5
 800e108:	ee10 0a10 	vmov	r0, s0
 800e10c:	462b      	mov	r3, r5
 800e10e:	462a      	mov	r2, r5
 800e110:	4621      	mov	r1, r4
 800e112:	d113      	bne.n	800e13c <__ieee754_sqrt+0x40>
 800e114:	ee10 2a10 	vmov	r2, s0
 800e118:	462b      	mov	r3, r5
 800e11a:	ee10 0a10 	vmov	r0, s0
 800e11e:	4629      	mov	r1, r5
 800e120:	f7f2 fa66 	bl	80005f0 <__aeabi_dmul>
 800e124:	4602      	mov	r2, r0
 800e126:	460b      	mov	r3, r1
 800e128:	4620      	mov	r0, r4
 800e12a:	4629      	mov	r1, r5
 800e12c:	f7f2 f8ae 	bl	800028c <__adddf3>
 800e130:	4604      	mov	r4, r0
 800e132:	460d      	mov	r5, r1
 800e134:	ec45 4b10 	vmov	d0, r4, r5
 800e138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e13c:	2d00      	cmp	r5, #0
 800e13e:	dc10      	bgt.n	800e162 <__ieee754_sqrt+0x66>
 800e140:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e144:	4330      	orrs	r0, r6
 800e146:	d0f5      	beq.n	800e134 <__ieee754_sqrt+0x38>
 800e148:	b15d      	cbz	r5, 800e162 <__ieee754_sqrt+0x66>
 800e14a:	ee10 2a10 	vmov	r2, s0
 800e14e:	462b      	mov	r3, r5
 800e150:	4620      	mov	r0, r4
 800e152:	4629      	mov	r1, r5
 800e154:	f7f2 f898 	bl	8000288 <__aeabi_dsub>
 800e158:	4602      	mov	r2, r0
 800e15a:	460b      	mov	r3, r1
 800e15c:	f7f2 fb72 	bl	8000844 <__aeabi_ddiv>
 800e160:	e7e6      	b.n	800e130 <__ieee754_sqrt+0x34>
 800e162:	151b      	asrs	r3, r3, #20
 800e164:	d10c      	bne.n	800e180 <__ieee754_sqrt+0x84>
 800e166:	2a00      	cmp	r2, #0
 800e168:	d06d      	beq.n	800e246 <__ieee754_sqrt+0x14a>
 800e16a:	2000      	movs	r0, #0
 800e16c:	02d6      	lsls	r6, r2, #11
 800e16e:	d56e      	bpl.n	800e24e <__ieee754_sqrt+0x152>
 800e170:	1e44      	subs	r4, r0, #1
 800e172:	1b1b      	subs	r3, r3, r4
 800e174:	f1c0 0420 	rsb	r4, r0, #32
 800e178:	fa21 f404 	lsr.w	r4, r1, r4
 800e17c:	4322      	orrs	r2, r4
 800e17e:	4081      	lsls	r1, r0
 800e180:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e184:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800e188:	07dd      	lsls	r5, r3, #31
 800e18a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800e18e:	bf42      	ittt	mi
 800e190:	0052      	lslmi	r2, r2, #1
 800e192:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 800e196:	0049      	lslmi	r1, r1, #1
 800e198:	1058      	asrs	r0, r3, #1
 800e19a:	2500      	movs	r5, #0
 800e19c:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 800e1a0:	441a      	add	r2, r3
 800e1a2:	0049      	lsls	r1, r1, #1
 800e1a4:	2316      	movs	r3, #22
 800e1a6:	462c      	mov	r4, r5
 800e1a8:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800e1ac:	19a7      	adds	r7, r4, r6
 800e1ae:	4297      	cmp	r7, r2
 800e1b0:	bfde      	ittt	le
 800e1b2:	1bd2      	suble	r2, r2, r7
 800e1b4:	19bc      	addle	r4, r7, r6
 800e1b6:	19ad      	addle	r5, r5, r6
 800e1b8:	0052      	lsls	r2, r2, #1
 800e1ba:	3b01      	subs	r3, #1
 800e1bc:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800e1c0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800e1c4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e1c8:	d1f0      	bne.n	800e1ac <__ieee754_sqrt+0xb0>
 800e1ca:	f04f 0e20 	mov.w	lr, #32
 800e1ce:	469c      	mov	ip, r3
 800e1d0:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800e1d4:	42a2      	cmp	r2, r4
 800e1d6:	eb06 070c 	add.w	r7, r6, ip
 800e1da:	dc02      	bgt.n	800e1e2 <__ieee754_sqrt+0xe6>
 800e1dc:	d112      	bne.n	800e204 <__ieee754_sqrt+0x108>
 800e1de:	428f      	cmp	r7, r1
 800e1e0:	d810      	bhi.n	800e204 <__ieee754_sqrt+0x108>
 800e1e2:	2f00      	cmp	r7, #0
 800e1e4:	eb07 0c06 	add.w	ip, r7, r6
 800e1e8:	da34      	bge.n	800e254 <__ieee754_sqrt+0x158>
 800e1ea:	f1bc 0f00 	cmp.w	ip, #0
 800e1ee:	db31      	blt.n	800e254 <__ieee754_sqrt+0x158>
 800e1f0:	f104 0801 	add.w	r8, r4, #1
 800e1f4:	1b12      	subs	r2, r2, r4
 800e1f6:	428f      	cmp	r7, r1
 800e1f8:	bf88      	it	hi
 800e1fa:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800e1fe:	1bc9      	subs	r1, r1, r7
 800e200:	4433      	add	r3, r6
 800e202:	4644      	mov	r4, r8
 800e204:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 800e208:	f1be 0e01 	subs.w	lr, lr, #1
 800e20c:	443a      	add	r2, r7
 800e20e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e212:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800e216:	d1dd      	bne.n	800e1d4 <__ieee754_sqrt+0xd8>
 800e218:	430a      	orrs	r2, r1
 800e21a:	d006      	beq.n	800e22a <__ieee754_sqrt+0x12e>
 800e21c:	1c5c      	adds	r4, r3, #1
 800e21e:	bf13      	iteet	ne
 800e220:	3301      	addne	r3, #1
 800e222:	3501      	addeq	r5, #1
 800e224:	4673      	moveq	r3, lr
 800e226:	f023 0301 	bicne.w	r3, r3, #1
 800e22a:	106a      	asrs	r2, r5, #1
 800e22c:	085b      	lsrs	r3, r3, #1
 800e22e:	07e9      	lsls	r1, r5, #31
 800e230:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800e234:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800e238:	bf48      	it	mi
 800e23a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800e23e:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800e242:	461c      	mov	r4, r3
 800e244:	e776      	b.n	800e134 <__ieee754_sqrt+0x38>
 800e246:	0aca      	lsrs	r2, r1, #11
 800e248:	3b15      	subs	r3, #21
 800e24a:	0549      	lsls	r1, r1, #21
 800e24c:	e78b      	b.n	800e166 <__ieee754_sqrt+0x6a>
 800e24e:	0052      	lsls	r2, r2, #1
 800e250:	3001      	adds	r0, #1
 800e252:	e78b      	b.n	800e16c <__ieee754_sqrt+0x70>
 800e254:	46a0      	mov	r8, r4
 800e256:	e7cd      	b.n	800e1f4 <__ieee754_sqrt+0xf8>
 800e258:	7ff00000 	.word	0x7ff00000

0800e25c <matherr>:
 800e25c:	2000      	movs	r0, #0
 800e25e:	4770      	bx	lr

0800e260 <__errno>:
 800e260:	4b01      	ldr	r3, [pc, #4]	; (800e268 <__errno+0x8>)
 800e262:	6818      	ldr	r0, [r3, #0]
 800e264:	4770      	bx	lr
 800e266:	bf00      	nop
 800e268:	200002e8 	.word	0x200002e8

0800e26c <_init>:
 800e26c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e26e:	bf00      	nop
 800e270:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e272:	bc08      	pop	{r3}
 800e274:	469e      	mov	lr, r3
 800e276:	4770      	bx	lr

0800e278 <_fini>:
 800e278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e27a:	bf00      	nop
 800e27c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e27e:	bc08      	pop	{r3}
 800e280:	469e      	mov	lr, r3
 800e282:	4770      	bx	lr
