{
  "questions": [
    {
      "question": "What type of transistors are predominantly used as the fundamental switching elements in modern CMOS digital integrated circuits?",
      "options": [
        "Bipolar Junction Transistors (BJTs)",
        "Depletion-mode MOSFETs",
        "Junction Gate Field-Effect Transistors (JFETs)",
        "Enhancement-mode MOSFETs",
        "Insulated Gate Bipolar Transistors (IGBTs)"
      ],
      "correct": 3
    },
    {
      "question": "In computer architecture, what is the primary role of the Instruction Set Architecture (ISA)?",
      "options": [
        "To specify the physical layout and organization of the processor's functional units.",
        "To define the interface between hardware and software, detailing instructions, registers, and memory addressing modes.",
        "To manage the operating system's interaction with peripheral devices.",
        "To optimize the compiler's ability to generate highly efficient machine code automatically.",
        "To control the dynamic allocation and deallocation of memory segments."
      ],
      "correct": 1
    },
    {
      "question": "Which verification methodology in digital IC design involves applying a large volume of automatically generated, randomized input stimuli to the design under test (DUT) to uncover corner-case bugs, often guided by coverage metrics?",
      "options": [
        "Equivalence Checking",
        "Static Timing Analysis (STA)",
        "Constrained Random Verification (CRV)",
        "Formal Property Checking",
        "Design Rule Checking (DRC)"
      ],
      "correct": 2
    },
    {
      "question": "In the physical design flow of digital integrated circuits, what is the primary objective of Clock Tree Synthesis (CTS)?",
      "options": [
        "To convert the high-level RTL description into a gate-level netlist.",
        "To assign specific locations to standard cells and macro blocks on the silicon die.",
        "To ensure that the clock signal reaches all sequential elements with minimal skew and insertion delay, and at an appropriate transition time.",
        "To extract parasitic resistances and capacitances from the final layout for post-layout analysis.",
        "To mathematically verify the logical equivalence between the synthesized netlist and the original RTL."
      ],
      "correct": 2
    },
    {
      "question": "In a multi-processor system with a shared memory model and private caches, what is the fundamental problem that a cache coherence protocol aims to solve?",
      "options": [
        "Ensuring that all instructions are executed in program order, regardless of data dependencies.",
        "Minimizing the total number of cache misses across all processors.",
        "Guaranteeing that all processors observe the most up-to-date value for any shared memory location.",
        "Resolving contention when multiple processors attempt to access the same I/O device simultaneously.",
        "Optimizing the distribution of tasks among different CPU cores for load balancing."
      ],
      "correct": 2
    }
  ]
}