Simulator report for DigitalWatch
Sat Jun 21 16:09:51 2008
Quartus II Version 7.2 Build 151 09/26/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 s        ;
; Simulation Netlist Size     ; 1136 nodes   ;
; Simulation Coverage         ;       4.70 % ;
; Total Number of Transitions ; 16259747     ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone      ;
; Device                      ; EP1C4F324C7  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       4.70 % ;
; Total nodes checked                                 ; 1136         ;
; Total output ports checked                          ; 1596         ;
; Total output ports with complete 1/0-value coverage ; 75           ;
; Total output ports with no 1/0-value coverage       ; 1506         ;
; Total output ports with no 1-value coverage         ; 1514         ;
; Total output ports with no 0-value coverage         ; 1513         ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                              ;
+-----------------------------------------------+-------------------------------------------------------+------------------+
; Node Name                                     ; Output Port Name                                      ; Output Port Type ;
+-----------------------------------------------+-------------------------------------------------------+------------------+
; |DigitalWatch|MasterSelect:inst|cnt1hz[14]    ; |DigitalWatch|MasterSelect:inst|cnt1hz[14]~393COUT1   ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[9]     ; |DigitalWatch|MasterSelect:inst|cnt1hz[9]~395         ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[10]    ; |DigitalWatch|MasterSelect:inst|cnt1hz[10]~397        ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[11]    ; |DigitalWatch|MasterSelect:inst|cnt1hz[11]~399COUT1   ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[6]     ; |DigitalWatch|MasterSelect:inst|cnt1hz[6]~401         ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[7]     ; |DigitalWatch|MasterSelect:inst|cnt1hz[7]~403         ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[0]     ; |DigitalWatch|MasterSelect:inst|cnt1hz[0]~405         ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[1]     ; |DigitalWatch|MasterSelect:inst|cnt1hz[1]~407COUT1    ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[2]     ; |DigitalWatch|MasterSelect:inst|cnt1hz[2]~409COUT1    ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[3]     ; |DigitalWatch|MasterSelect:inst|cnt1hz[3]~411COUT1    ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[4]     ; |DigitalWatch|MasterSelect:inst|cnt1hz[4]~413COUT1    ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[5]     ; |DigitalWatch|MasterSelect:inst|cnt1hz[5]~415         ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[8]     ; |DigitalWatch|MasterSelect:inst|cnt1hz[8]~417         ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[12]    ; |DigitalWatch|MasterSelect:inst|cnt1hz[12]~419COUT1   ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[13]    ; |DigitalWatch|MasterSelect:inst|cnt1hz[13]~421COUT1   ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[15]    ; |DigitalWatch|MasterSelect:inst|cnt1hz[15]~423        ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[16]    ; |DigitalWatch|MasterSelect:inst|cnt1hz[16]~425        ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[17]    ; |DigitalWatch|MasterSelect:inst|cnt1hz[17]~427        ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[18]    ; |DigitalWatch|MasterSelect:inst|cnt1hz[18]~429        ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[13]    ; |DigitalWatch|MasterSelect:inst|cnt2hz[13]~388COUT1   ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[8]     ; |DigitalWatch|MasterSelect:inst|cnt2hz[8]~390         ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[9]     ; |DigitalWatch|MasterSelect:inst|cnt2hz[9]~392         ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[10]    ; |DigitalWatch|MasterSelect:inst|cnt2hz[10]~394        ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[0]     ; |DigitalWatch|MasterSelect:inst|cnt2hz[0]~396         ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[1]     ; |DigitalWatch|MasterSelect:inst|cnt2hz[1]~398COUT1    ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[2]     ; |DigitalWatch|MasterSelect:inst|cnt2hz[2]~400COUT1    ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[3]     ; |DigitalWatch|MasterSelect:inst|cnt2hz[3]~402COUT1    ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[4]     ; |DigitalWatch|MasterSelect:inst|cnt2hz[4]~404COUT1    ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[5]     ; |DigitalWatch|MasterSelect:inst|cnt2hz[5]~406         ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[6]     ; |DigitalWatch|MasterSelect:inst|cnt2hz[6]~408         ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[7]     ; |DigitalWatch|MasterSelect:inst|cnt2hz[7]~410         ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[11]    ; |DigitalWatch|MasterSelect:inst|cnt2hz[11]~412COUT1   ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[12]    ; |DigitalWatch|MasterSelect:inst|cnt2hz[12]~414COUT1   ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[14]    ; |DigitalWatch|MasterSelect:inst|cnt2hz[14]~416COUT1   ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[15]    ; |DigitalWatch|MasterSelect:inst|cnt2hz[15]~418        ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[16]    ; |DigitalWatch|MasterSelect:inst|cnt2hz[16]~420        ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[17]    ; |DigitalWatch|MasterSelect:inst|cnt2hz[17]~422        ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[0]   ; |DigitalWatch|MasterSelect:inst|cnt100hz[0]~376       ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[1]   ; |DigitalWatch|MasterSelect:inst|cnt100hz[1]~378COUT1  ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[2]   ; |DigitalWatch|MasterSelect:inst|cnt100hz[2]~380COUT1  ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[3]   ; |DigitalWatch|MasterSelect:inst|cnt100hz[3]~382COUT1  ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[4]   ; |DigitalWatch|MasterSelect:inst|cnt100hz[4]~384COUT1  ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[5]   ; |DigitalWatch|MasterSelect:inst|cnt100hz[5]~386       ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[6]   ; |DigitalWatch|MasterSelect:inst|cnt100hz[6]~388       ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[7]   ; |DigitalWatch|MasterSelect:inst|cnt100hz[7]~390       ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[8]   ; |DigitalWatch|MasterSelect:inst|cnt100hz[8]~392       ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[9]   ; |DigitalWatch|MasterSelect:inst|cnt100hz[9]~394       ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[10]  ; |DigitalWatch|MasterSelect:inst|cnt100hz[10]~396      ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[11]  ; |DigitalWatch|MasterSelect:inst|cnt100hz[11]~398COUT1 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|LessThan0~690 ; |DigitalWatch|MasterSelect:inst|LessThan0~690         ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan0~691 ; |DigitalWatch|MasterSelect:inst|LessThan0~691         ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan0~692 ; |DigitalWatch|MasterSelect:inst|LessThan0~692         ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan0~693 ; |DigitalWatch|MasterSelect:inst|LessThan0~693         ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan0~694 ; |DigitalWatch|MasterSelect:inst|LessThan0~694         ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan0~695 ; |DigitalWatch|MasterSelect:inst|LessThan0~695         ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan0~696 ; |DigitalWatch|MasterSelect:inst|LessThan0~696         ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan0~697 ; |DigitalWatch|MasterSelect:inst|LessThan0~697         ; combout          ;
; |DigitalWatch|MasterSelect:inst|clk2hz        ; |DigitalWatch|MasterSelect:inst|clk2hz                ; regout           ;
; |DigitalWatch|SegmentDisplay:inst3|WideNor4   ; |DigitalWatch|SegmentDisplay:inst3|WideNor4           ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan1~702 ; |DigitalWatch|MasterSelect:inst|LessThan1~702         ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan1~703 ; |DigitalWatch|MasterSelect:inst|LessThan1~703         ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan1~704 ; |DigitalWatch|MasterSelect:inst|LessThan1~704         ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan1~705 ; |DigitalWatch|MasterSelect:inst|LessThan1~705         ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan1~706 ; |DigitalWatch|MasterSelect:inst|LessThan1~706         ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan1~707 ; |DigitalWatch|MasterSelect:inst|LessThan1~707         ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan1~708 ; |DigitalWatch|MasterSelect:inst|LessThan1~708         ; combout          ;
; |DigitalWatch|MasterSelect:inst|clk100hz      ; |DigitalWatch|MasterSelect:inst|clk100hz              ; regout           ;
; |DigitalWatch|DigitalClock:inst1|timeClock    ; |DigitalWatch|DigitalClock:inst1|timeClock            ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan2~480 ; |DigitalWatch|MasterSelect:inst|LessThan2~480         ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan2~481 ; |DigitalWatch|MasterSelect:inst|LessThan2~481         ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan2~482 ; |DigitalWatch|MasterSelect:inst|LessThan2~482         ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan2~483 ; |DigitalWatch|MasterSelect:inst|LessThan2~483         ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan2~484 ; |DigitalWatch|MasterSelect:inst|LessThan2~484         ; combout          ;
; |DigitalWatch|clk1hz                          ; |DigitalWatch|clk1hz                                  ; padio            ;
; |DigitalWatch|clk                             ; |DigitalWatch|clk~corein                              ; combout          ;
+-----------------------------------------------+-------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                     ; Output Port Name                                                                                                                                                                    ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~68  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~68        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~146 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~146       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~68  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~68        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~146 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~146       ; combout          ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[19]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[19]~369                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[19]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[19]~369COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[20]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[20]~371                                                                                                                                      ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[21]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[21]~373                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[21]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[21]~373COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[22]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[22]~375                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[22]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[22]~375COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[23]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[23]~377                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[23]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[23]~377COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[24]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[24]~379                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[24]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[24]~379COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[25]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[25]~381                                                                                                                                      ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[26]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[26]~383                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[26]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[26]~383COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[27]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[27]~385                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[27]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[27]~385COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[28]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[28]~387                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[28]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[28]~387COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[29]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[29]~389                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[29]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[29]~389COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[30]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[30]~391                                                                                                                                      ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[14]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[14]~393                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[9]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt1hz[9]~395COUT1                                                                                                                                  ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[11]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[11]~399                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[6]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt1hz[6]~401COUT1                                                                                                                                  ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[7]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt1hz[7]~403COUT1                                                                                                                                  ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[1]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt1hz[1]~407                                                                                                                                       ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[2]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt1hz[2]~409                                                                                                                                       ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[3]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt1hz[3]~411                                                                                                                                       ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[4]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt1hz[4]~413                                                                                                                                       ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[8]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt1hz[8]~417COUT1                                                                                                                                  ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[12]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[12]~419                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[13]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[13]~421                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[16]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[16]~425COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[17]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[17]~427COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[18]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[18]~429COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|hour[2]                                                                                                                                      ; |DigitalWatch|DigitalClock:inst1|hour[2]~311                                                                                                                                        ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|hour[2]                                                                                                                                      ; |DigitalWatch|DigitalClock:inst1|hour[2]~311COUT1                                                                                                                                   ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|hour[2]                                                                                                                                        ; |DigitalWatch|AlarmLogic:inst2|hour[2]~226                                                                                                                                          ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|hour[2]                                                                                                                                        ; |DigitalWatch|AlarmLogic:inst2|hour[2]~226COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|min[0]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|min[0]~336                                                                                                                                         ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|min[0]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|min[0]~336COUT1                                                                                                                                    ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|min[4]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|min[4]~338                                                                                                                                         ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|min[4]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|min[4]~338COUT1                                                                                                                                    ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|min[4]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|min[4]~275                                                                                                                                           ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|min[4]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|min[4]~275COUT1                                                                                                                                      ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|min[0]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|min[0]~277                                                                                                                                           ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|min[0]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|min[0]~277COUT1                                                                                                                                      ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|sec[4]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|sec[4]~300                                                                                                                                         ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|sec[4]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|sec[4]~300COUT1                                                                                                                                    ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|min[1]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|min[1]~340                                                                                                                                         ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|min[1]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|min[1]~340COUT1                                                                                                                                    ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|min[1]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|min[1]~279                                                                                                                                           ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|min[1]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|min[1]~279COUT1                                                                                                                                      ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|sec[4]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|sec[4]~275                                                                                                                                           ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|sec[4]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|sec[4]~275COUT1                                                                                                                                      ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|hour[3]                                                                                                                                      ; |DigitalWatch|DigitalClock:inst1|hour[3]~313                                                                                                                                        ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|hour[3]                                                                                                                                      ; |DigitalWatch|DigitalClock:inst1|hour[3]~313COUT1                                                                                                                                   ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|sec[2]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|sec[2]~302                                                                                                                                         ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|sec[2]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|sec[2]~302COUT1                                                                                                                                    ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|sec[2]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|sec[2]~277                                                                                                                                           ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|sec[2]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|sec[2]~277COUT1                                                                                                                                      ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|hour[3]                                                                                                                                        ; |DigitalWatch|AlarmLogic:inst2|hour[3]~230                                                                                                                                          ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|hour[3]                                                                                                                                        ; |DigitalWatch|AlarmLogic:inst2|hour[3]~230COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|min[2]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|min[2]~342                                                                                                                                         ; cout             ;
; |DigitalWatch|AlarmLogic:inst2|min[2]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|min[2]~281                                                                                                                                           ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|min[2]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|min[2]~281COUT1                                                                                                                                      ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|sec[0]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|sec[0]~279                                                                                                                                           ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|sec[0]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|sec[0]~279COUT1                                                                                                                                      ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|sec[3]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|sec[3]~306                                                                                                                                         ; cout             ;
; |DigitalWatch|DigitalClock:inst1|hour[1]                                                                                                                                      ; |DigitalWatch|DigitalClock:inst1|hour[1]~315                                                                                                                                        ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|hour[1]                                                                                                                                      ; |DigitalWatch|DigitalClock:inst1|hour[1]~315COUT1                                                                                                                                   ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|hour[1]                                                                                                                                        ; |DigitalWatch|AlarmLogic:inst2|hour[1]~232                                                                                                                                          ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|hour[1]                                                                                                                                        ; |DigitalWatch|AlarmLogic:inst2|hour[1]~232COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|sec[3]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|sec[3]~281                                                                                                                                           ; cout             ;
; |DigitalWatch|DigitalClock:inst1|hour[0]                                                                                                                                      ; |DigitalWatch|DigitalClock:inst1|hour[0]~317                                                                                                                                        ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|hour[0]                                                                                                                                      ; |DigitalWatch|DigitalClock:inst1|hour[0]~317COUT1                                                                                                                                   ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|sec[1]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|sec[1]~308                                                                                                                                         ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|sec[1]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|sec[1]~308COUT1                                                                                                                                    ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|sec[1]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|sec[1]~283                                                                                                                                           ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|sec[1]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|sec[1]~283COUT1                                                                                                                                      ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|hour[0]                                                                                                                                        ; |DigitalWatch|AlarmLogic:inst2|hour[0]~234                                                                                                                                          ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|hour[0]                                                                                                                                        ; |DigitalWatch|AlarmLogic:inst2|hour[0]~234COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|min[3]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|min[3]~344                                                                                                                                         ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|min[3]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|min[3]~344COUT1                                                                                                                                    ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|min[3]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|min[3]~283                                                                                                                                           ; cout             ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~71  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~71        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~71  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~71COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~150 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~150       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~150 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~150COUT1  ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|min[4]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|min[4]                                                                                                                                              ; regout           ;
; |DigitalWatch|TimerLogic:inst13|min[4]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|min[4]~451                                                                                                                                          ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|min[4]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|min[4]~451COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|min[5]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|min[5]                                                                                                                                              ; regout           ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~44        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~44COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58        ; cout             ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~44        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~44COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|min[3]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|min[3]~455                                                                                                                                          ; cout             ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|min[0]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|min[0]~457                                                                                                                                          ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|min[0]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|min[0]~457COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|min[2]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|min[2]~459                                                                                                                                          ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|min[2]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|min[2]~459COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|min[1]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|min[1]~461                                                                                                                                          ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|min[1]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|min[1]~461COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~71  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~71        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~71  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~71COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~150 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~150       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~150 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~150COUT1  ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~54        ; cout             ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|sec[4]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|sec[4]                                                                                                                                              ; regout           ;
; |DigitalWatch|TimerLogic:inst13|sec[4]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|sec[4]~444                                                                                                                                          ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|sec[4]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|sec[4]~444COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|sec[5]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|sec[5]                                                                                                                                              ; regout           ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56        ; cout             ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56        ; cout             ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|sec[3]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|sec[3]~448                                                                                                                                          ; cout             ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|sec[0]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|sec[0]~450                                                                                                                                          ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|sec[0]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|sec[0]~450COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|sec[2]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|sec[2]~452                                                                                                                                          ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|sec[2]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|sec[2]~452COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|sec[1]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|sec[1]~454                                                                                                                                          ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|sec[1]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|sec[1]~454COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~68  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~68        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~142 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~142       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|mmsec[5]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[5]                                                                                                                                            ; regout           ;
; |DigitalWatch|TimerLogic:inst13|mmsec[5]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[5]~303                                                                                                                                        ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|mmsec[5]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[5]~303COUT1                                                                                                                                   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53        ; combout          ;
; |DigitalWatch|TimerLogic:inst13|mmsec[4]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[4]~305                                                                                                                                        ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|mmsec[4]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[4]~305COUT1                                                                                                                                   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~63  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~63        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|mmsec[6]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[6]                                                                                                                                            ; regout           ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60        ; cout             ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~65  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~65        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~65  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~66        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~65  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~66COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~67  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~67        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~67  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~68        ; cout             ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58        ; cout             ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~69  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~69        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~69  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~70        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~69  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~70COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|mmsec[1]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[1]~309                                                                                                                                        ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|mmsec[1]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[1]~309COUT1                                                                                                                                   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|mmsec[3]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[3]~311                                                                                                                                        ; cout             ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~71  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~71        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~71  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~72        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~71  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~72COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60        ; cout             ;
; |DigitalWatch|TimerLogic:inst13|mmsec[2]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[2]~313                                                                                                                                        ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|mmsec[2]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[2]~313COUT1                                                                                                                                   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~73  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~73        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~73  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~74        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~73  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~74COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|mmsec[0]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[0]~315                                                                                                                                        ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|mmsec[0]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[0]~315COUT1                                                                                                                                   ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[18]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[18]~362                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[18]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[18]~362COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[19]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[19]~364                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[19]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[19]~364COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[20]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[20]~366                                                                                                                                      ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[21]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[21]~368                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[21]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[21]~368COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[22]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[22]~370                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[22]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[22]~370COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[23]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[23]~372                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[23]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[23]~372COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[24]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[24]~374                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[24]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[24]~374COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[25]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[25]~376                                                                                                                                      ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[26]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[26]~378                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[26]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[26]~378COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[27]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[27]~380                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[27]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[27]~380COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[28]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[28]~382                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[28]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[28]~382COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[29]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[29]~384                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[29]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[29]~384COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[30]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[30]~386                                                                                                                                      ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[13]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[13]~388                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[8]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt2hz[8]~390COUT1                                                                                                                                  ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[9]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt2hz[9]~392COUT1                                                                                                                                  ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[1]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt2hz[1]~398                                                                                                                                       ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[2]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt2hz[2]~400                                                                                                                                       ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[3]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt2hz[3]~402                                                                                                                                       ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[4]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt2hz[4]~404                                                                                                                                       ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[6]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt2hz[6]~408COUT1                                                                                                                                  ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[7]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt2hz[7]~410COUT1                                                                                                                                  ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[11]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[11]~412                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[12]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[12]~414                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[14]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[14]~416                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[16]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[16]~420COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[17]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[17]~422COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~48  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~48  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~73  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~73        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~73  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~73COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~152 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~152       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~152 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~152COUT1  ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~48  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~48  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~73  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~73        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~73  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~73COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~152 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~152       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~152 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~152COUT1  ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~71  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~71        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~71  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~71COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~146 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~146       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~146 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~146COUT1  ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~76  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~76        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~76  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~76COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~75  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~75        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~75  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~75COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~154 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~154       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~154 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~154COUT1  ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[13]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[13]~340                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[13]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[13]~340COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[14]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[14]~342                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[14]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[14]~342COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[15]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[15]~344                                                                                                                                    ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[16]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[16]~346                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[16]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[16]~346COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[17]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[17]~348                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[17]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[17]~348COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[18]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[18]~350                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[18]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[18]~350COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[19]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[19]~352                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[19]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[19]~352COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[20]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[20]~354                                                                                                                                    ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[21]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[21]~356                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[21]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[21]~356COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[22]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[22]~358                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[22]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[22]~358COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[23]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[23]~360                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[23]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[23]~360COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[24]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[24]~362                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[24]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[24]~362COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[25]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[25]~364                                                                                                                                    ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[26]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[26]~366                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[26]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[26]~366COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[27]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[27]~368                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[27]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[27]~368COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[28]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[28]~370                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[28]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[28]~370COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[29]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[29]~372                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[29]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[29]~372COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[30]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[30]~374                                                                                                                                    ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[1]                                                                                                                                   ; |DigitalWatch|MasterSelect:inst|cnt100hz[1]~378                                                                                                                                     ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[2]                                                                                                                                   ; |DigitalWatch|MasterSelect:inst|cnt100hz[2]~380                                                                                                                                     ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[3]                                                                                                                                   ; |DigitalWatch|MasterSelect:inst|cnt100hz[3]~382                                                                                                                                     ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[4]                                                                                                                                   ; |DigitalWatch|MasterSelect:inst|cnt100hz[4]~384                                                                                                                                     ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[6]                                                                                                                                   ; |DigitalWatch|MasterSelect:inst|cnt100hz[6]~388COUT1                                                                                                                                ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[7]                                                                                                                                   ; |DigitalWatch|MasterSelect:inst|cnt100hz[7]~390COUT1                                                                                                                                ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[8]                                                                                                                                   ; |DigitalWatch|MasterSelect:inst|cnt100hz[8]~392COUT1                                                                                                                                ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[9]                                                                                                                                   ; |DigitalWatch|MasterSelect:inst|cnt100hz[9]~394COUT1                                                                                                                                ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[11]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[11]~398                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[12]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[12]~400                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[12]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[12]~400COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~75  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~75        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~75  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~75COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~154 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~154       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~154 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~154COUT1  ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~48  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~48  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~73  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~73        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~73  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~73COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~148 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~148       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~148 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~148COUT1  ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~35  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~35        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~35  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~35  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~77  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~77        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~77  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~77COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~156 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~156       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~156 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~156COUT1  ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~77  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~77        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~77  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~77COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~156 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~156       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~156 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~156COUT1  ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~50  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~50  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~75  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~75        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~75  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~75COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~150 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~150       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~150 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~150COUT1  ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~77  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~77        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~77  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~77COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~152 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~152       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~152 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~152COUT1  ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|blink                                                                                                                                      ; |DigitalWatch|SegmentDisplay:inst3|blink                                                                                                                                            ; regout           ;
; |DigitalWatch|MasterSelect:inst|mode[0]                                                                                                                                       ; |DigitalWatch|MasterSelect:inst|mode[0]                                                                                                                                             ; regout           ;
; |DigitalWatch|MasterSelect:inst|set_time[1]                                                                                                                                   ; |DigitalWatch|MasterSelect:inst|set_time[1]                                                                                                                                         ; regout           ;
; |DigitalWatch|MasterSelect:inst|set_time[0]                                                                                                                                   ; |DigitalWatch|MasterSelect:inst|set_time[0]                                                                                                                                         ; regout           ;
; |DigitalWatch|SegmentDisplay:inst3|Mux7~134                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|Mux7~134                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux7~135                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|Mux7~135                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux6~78                                                                                                                                    ; |DigitalWatch|SegmentDisplay:inst3|Mux6~78                                                                                                                                          ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~145 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~145       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~148 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~148       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|disp_hour                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|disp_hour                                                                                                                                        ; regout           ;
; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[3]~490                                                                                                                           ; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[3]~490                                                                                                                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[6]~491                                                                                                                           ; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[6]~491                                                                                                                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[5]~492                                                                                                                           ; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[5]~492                                                                                                                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[3]~493                                                                                                                           ; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[3]~493                                                                                                                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[3]                                                                                                                               ; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[3]                                                                                                                                     ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[2]~494                                                                                                                           ; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[2]~494                                                                                                                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[1]~495                                                                                                                           ; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[1]~495                                                                                                                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux19~134                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux19~134                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux19~135                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux19~135                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux18~134                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux18~134                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux18~135                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux18~135                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~145 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~145       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~148 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~148       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|disp_min                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|disp_min                                                                                                                                         ; regout           ;
; |DigitalWatch|SegmentDisplay:inst3|seg_min0[3]~786                                                                                                                            ; |DigitalWatch|SegmentDisplay:inst3|seg_min0[3]~786                                                                                                                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_min0[6]~787                                                                                                                            ; |DigitalWatch|SegmentDisplay:inst3|seg_min0[6]~787                                                                                                                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_min0[5]~788                                                                                                                            ; |DigitalWatch|SegmentDisplay:inst3|seg_min0[5]~788                                                                                                                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_min0[3]~789                                                                                                                            ; |DigitalWatch|SegmentDisplay:inst3|seg_min0[3]~789                                                                                                                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_min0[3]                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|seg_min0[3]                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_min0[2]~790                                                                                                                            ; |DigitalWatch|SegmentDisplay:inst3|seg_min0[2]~790                                                                                                                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_min0[1]~791                                                                                                                            ; |DigitalWatch|SegmentDisplay:inst3|seg_min0[1]~791                                                                                                                                  ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan0~686                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan0~686                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan0~687                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan0~687                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan0~688                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan0~688                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan0~689                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan0~689                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|state.s3                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|state.s3                                                                                                                                         ; regout           ;
; |DigitalWatch|SegmentDisplay:inst3|process0~48                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|process0~48                                                                                                                                      ; combout          ;
; |DigitalWatch|MasterSelect:inst|set_time[2]~0                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|set_time[2]~0                                                                                                                                       ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|process5~0                                                                                                                                     ; |DigitalWatch|AlarmLogic:inst2|process5~0                                                                                                                                           ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~142                                                                                                                               ; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~142                                                                                                                                     ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~143                                                                                                                               ; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~143                                                                                                                                     ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~144                                                                                                                               ; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~144                                                                                                                                     ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~145                                                                                                                               ; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~145                                                                                                                                     ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~146                                                                                                                               ; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~146                                                                                                                                     ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~147                                                                                                                               ; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~147                                                                                                                                     ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~148                                                                                                                               ; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~148                                                                                                                                     ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~149                                                                                                                               ; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~149                                                                                                                                     ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~150                                                                                                                               ; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~150                                                                                                                                     ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~151                                                                                                                               ; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~151                                                                                                                                     ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~152                                                                                                                               ; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~152                                                                                                                                     ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|disp_hour~146                                                                                                                              ; |DigitalWatch|SegmentDisplay:inst3|disp_hour~146                                                                                                                                    ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~409                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~409                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~410                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~410                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux9~65                                                                                                                                    ; |DigitalWatch|SegmentDisplay:inst3|Mux9~65                                                                                                                                          ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal21~170                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal21~170                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux11~391                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux11~391                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux12~488                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux12~488                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal21~171                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal21~171                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux12~489                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux12~489                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal21~172                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal21~172                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal21~173                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal21~173                                                                                                                                      ; combout          ;
; |DigitalWatch|DigitalClock:inst1|Equal0~30                                                                                                                                    ; |DigitalWatch|DigitalClock:inst1|Equal0~30                                                                                                                                          ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~11                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~11                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux10~346                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux10~346                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux12~490                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux12~490                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux10~347                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux10~347                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal21~174                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal21~174                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~17                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~17                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~12                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~12                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux11~392                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux11~392                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux11~393                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux11~393                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~411                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~411                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux11~394                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux11~394                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux11~395                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux11~395                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux11~396                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux11~396                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux11~397                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux11~397                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal13~108                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal13~108                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux14~130                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux14~130                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux14~131                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux14~131                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux12~491                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux12~491                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux12~492                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux12~492                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~18                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~18                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~13                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~13                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux12~493                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux12~493                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux12~494                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux12~494                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux12~495                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux12~495                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux13~274                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux13~274                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux13~275                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux13~275                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux6~79                                                                                                                                    ; |DigitalWatch|SegmentDisplay:inst3|Mux6~79                                                                                                                                          ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux13~276                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux13~276                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux13~277                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux13~277                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_hour1~0                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|seg_hour1~0                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideNor1~89                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|WideNor1~89                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_hour1~1                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|seg_hour1~1                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal14~92                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|Equal14~92                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal13~109                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal13~109                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal13~110                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal13~110                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal19~109                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal19~109                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr15~11                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|WideOr15~11                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr15                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|WideOr15                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr21~104                                                                                                                               ; |DigitalWatch|SegmentDisplay:inst3|WideOr21~104                                                                                                                                     ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr17                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|WideOr17                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr19~9                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|WideOr19~9                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr21~105                                                                                                                               ; |DigitalWatch|SegmentDisplay:inst3|WideOr21~105                                                                                                                                     ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr21~106                                                                                                                               ; |DigitalWatch|SegmentDisplay:inst3|WideOr21~106                                                                                                                                     ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|disp_min~134                                                                                                                               ; |DigitalWatch|SegmentDisplay:inst3|disp_min~134                                                                                                                                     ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal41~180                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal41~180                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~415                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~415                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux24~499                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux24~499                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal41~181                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal41~181                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~409                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~409                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux21~439                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux21~439                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal41~182                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal41~182                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~416                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~416                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~410                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~410                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux21~440                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux21~440                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal41~183                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal41~183                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~409                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~409                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux22~437                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux22~437                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux23~472                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux23~472                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux23~473                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux23~473                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux22~438                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux22~438                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal41~184                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal41~184                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~410                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~410                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux21~441                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux21~441                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux21~442                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux21~442                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal41~185                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal41~185                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal41~186                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal41~186                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~417                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~417                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux23~474                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux23~474                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux24~500                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux24~500                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux23~475                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux23~475                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux24~501                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux24~501                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~411                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~411                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux23~476                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux23~476                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~411                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~411                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux23~477                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux23~477                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux23~478                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux23~478                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux23~479                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux23~479                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal33~108                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal33~108                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux26~130                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux26~130                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux26~131                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux26~131                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux24~502                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux24~502                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux24~503                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux24~503                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux24~504                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux24~504                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux24~505                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux24~505                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux24~506                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux24~506                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux24~507                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux24~507                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux25~274                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux25~274                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux25~275                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux25~275                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux25~276                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux25~276                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux25~277                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux25~277                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_min1~0                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|seg_min1~0                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideNor3~89                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|WideNor3~89                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_min1~1                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|seg_min1~1                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal34~92                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|Equal34~92                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal34~93                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|Equal34~93                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr41~9                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|WideOr41~9                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal40~69                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|Equal40~69                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal36~114                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal36~114                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr37~2                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|WideOr37~2                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr37                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|WideOr37                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal37~95                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|Equal37~95                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal35~97                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|Equal35~97                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr39                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|WideOr39                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr41~10                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|WideOr41~10                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr43~19                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|WideOr43~19                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr43                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|WideOr43                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux31~130                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux31~130                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux31~131                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux31~131                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~141 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~141       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~144 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~144       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux32~130                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux32~130                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux32~131                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux32~131                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux30~60                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|Mux30~60                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_sec0~0                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|seg_sec0~0                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideNor5~184                                                                                                                               ; |DigitalWatch|SegmentDisplay:inst3|WideNor5~184                                                                                                                                     ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|disp_sec                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|disp_sec                                                                                                                                         ; regout           ;
; |DigitalWatch|SegmentDisplay:inst3|seg_sec0~1                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|seg_sec0~1                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal54~113                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal54~113                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr59                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|WideOr59                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr61                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|WideOr61                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr63~73                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|WideOr63~73                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr65~88                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|WideOr65~88                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[31]~765                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[31]~765                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[39]~766                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[39]~766                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[30]~767                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[30]~767                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[38]~768                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[38]~768                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux36~144                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux36~144                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~353                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~353                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[32]~769                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[32]~769                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[40]~770                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[40]~770                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[40]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[40]~22                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux36~145                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux36~145                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~401                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~401                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~354                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~354                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~401                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~401                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~402                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~402                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux36~146                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux36~146                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~355                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~355                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[38]~24                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[38]~24                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~356                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~356                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[39]~23                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[39]~23                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~402                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~402                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~357                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~357                                                                                                                                      ; combout          ;
; |DigitalWatch|MasterSelect:inst|mode[1]                                                                                                                                       ; |DigitalWatch|SegmentDisplay:inst3|Mux36~147                                                                                                                                        ; combout          ;
; |DigitalWatch|MasterSelect:inst|mode[1]                                                                                                                                       ; |DigitalWatch|MasterSelect:inst|mode[1]                                                                                                                                             ; regout           ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~358                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~358                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux38~480                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux38~480                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~359                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~359                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~360                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~360                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~361                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~361                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~362                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~362                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~363                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~363                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~364                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~364                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux39~270                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux39~270                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux39~271                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux39~271                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux39~272                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux39~272                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux39~273                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux39~273                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux37~491                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux37~491                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[37]~771                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[37]~771                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[37]~25                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[37]~25                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux37~492                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux37~492                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~403                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~403                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux37~493                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux37~493                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~403                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~403                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux37~494                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux37~494                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux37~495                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux37~495                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux37~496                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux37~496                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux37~497                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux37~497                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal46~117                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal46~117                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux38~481                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux38~481                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[36]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[36]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[36]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[36]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux38~482                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux38~482                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux38~483                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux38~483                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux38~484                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux38~484                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux38~485                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux38~485                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux38~486                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux38~486                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux40~130                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux40~130                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal42~80                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|Equal42~80                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal51~105                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal51~105                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr48~2                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|WideOr48~2                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~365                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~365                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr54~12                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|WideOr54~12                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal44~99                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|Equal44~99                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr54~13                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|WideOr54~13                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr52~9                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|WideOr52~9                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_sec1~1                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|seg_sec1~1                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal44~100                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal44~100                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr54                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|WideOr54                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|state.s0                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|state.s0                                                                                                                                         ; regout           ;
; |DigitalWatch|SegmentDisplay:inst3|state.s1                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|state.s1                                                                                                                                         ; regout           ;
; |DigitalWatch|MasterSelect:inst|LessThan1~698                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan1~698                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan1~699                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan1~699                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan1~700                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan1~700                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan1~701                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan1~701                                                                                                                                       ; combout          ;
; |DigitalWatch|DigitalClock:inst1|LessThan2~68                                                                                                                                 ; |DigitalWatch|DigitalClock:inst1|LessThan2~68                                                                                                                                       ; combout          ;
; |DigitalWatch|DigitalClock:inst1|LessThan2~69                                                                                                                                 ; |DigitalWatch|DigitalClock:inst1|LessThan2~69                                                                                                                                       ; combout          ;
; |DigitalWatch|DigitalClock:inst1|LessThan1~90                                                                                                                                 ; |DigitalWatch|DigitalClock:inst1|LessThan1~90                                                                                                                                       ; combout          ;
; |DigitalWatch|DigitalClock:inst1|LessThan1~91                                                                                                                                 ; |DigitalWatch|DigitalClock:inst1|LessThan1~91                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|Mux1~28                                                                                                                                       ; |DigitalWatch|MasterSelect:inst|Mux1~28                                                                                                                                             ; combout          ;
; |DigitalWatch|DigitalClock:inst1|Equal0~31                                                                                                                                    ; |DigitalWatch|DigitalClock:inst1|Equal0~31                                                                                                                                          ; combout          ;
; |DigitalWatch|DigitalClock:inst1|hour[1]~318                                                                                                                                  ; |DigitalWatch|DigitalClock:inst1|hour[1]~318                                                                                                                                        ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|LessThan2~68                                                                                                                                   ; |DigitalWatch|AlarmLogic:inst2|LessThan2~68                                                                                                                                         ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|LessThan2~69                                                                                                                                   ; |DigitalWatch|AlarmLogic:inst2|LessThan2~69                                                                                                                                         ; combout          ;
; |DigitalWatch|DigitalClock:inst1|LessThan0~90                                                                                                                                 ; |DigitalWatch|DigitalClock:inst1|LessThan0~90                                                                                                                                       ; combout          ;
; |DigitalWatch|DigitalClock:inst1|LessThan0~91                                                                                                                                 ; |DigitalWatch|DigitalClock:inst1|LessThan0~91                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|Mux2~34                                                                                                                                       ; |DigitalWatch|MasterSelect:inst|Mux2~34                                                                                                                                             ; combout          ;
; |DigitalWatch|DigitalClock:inst1|min[2]~347                                                                                                                                   ; |DigitalWatch|DigitalClock:inst1|min[2]~347                                                                                                                                         ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|LessThan1~77                                                                                                                                   ; |DigitalWatch|AlarmLogic:inst2|LessThan1~77                                                                                                                                         ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|LessThan1~78                                                                                                                                   ; |DigitalWatch|AlarmLogic:inst2|LessThan1~78                                                                                                                                         ; combout          ;
; |DigitalWatch|DigitalClock:inst1|sec[5]~311                                                                                                                                   ; |DigitalWatch|DigitalClock:inst1|sec[5]~311                                                                                                                                         ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|LessThan0~77                                                                                                                                   ; |DigitalWatch|AlarmLogic:inst2|LessThan0~77                                                                                                                                         ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|LessThan0~78                                                                                                                                   ; |DigitalWatch|AlarmLogic:inst2|LessThan0~78                                                                                                                                         ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|process2~12                                                                                                                                    ; |DigitalWatch|AlarmLogic:inst2|process2~12                                                                                                                                          ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~11                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~11                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~11                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~11                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~16                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|min~462                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|min~462                                                                                                                                             ; combout          ;
; |DigitalWatch|TimerLogic:inst13|min[5]~0                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|min[5]~0                                                                                                                                            ; combout          ;
; |DigitalWatch|TimerLogic:inst13|LessThan2~77                                                                                                                                  ; |DigitalWatch|TimerLogic:inst13|LessThan2~77                                                                                                                                        ; combout          ;
; |DigitalWatch|TimerLogic:inst13|LessThan2~78                                                                                                                                  ; |DigitalWatch|TimerLogic:inst13|LessThan2~78                                                                                                                                        ; combout          ;
; |DigitalWatch|TimerLogic:inst13|LessThan1~77                                                                                                                                  ; |DigitalWatch|TimerLogic:inst13|LessThan1~77                                                                                                                                        ; combout          ;
; |DigitalWatch|TimerLogic:inst13|LessThan1~78                                                                                                                                  ; |DigitalWatch|TimerLogic:inst13|LessThan1~78                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|min~463                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|min~463                                                                                                                                             ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~11                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~11                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|min~464                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|min~464                                                                                                                                             ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~12                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~12                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~17                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~17                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|min~465                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|min~465                                                                                                                                             ; combout          ;
; |DigitalWatch|TimerLogic:inst13|min~466                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|min~466                                                                                                                                             ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~13                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~13                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~18                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~18                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|min~467                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|min~467                                                                                                                                             ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|sec~455                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|sec~455                                                                                                                                             ; combout          ;
; |DigitalWatch|TimerLogic:inst13|LessThan0~94                                                                                                                                  ; |DigitalWatch|TimerLogic:inst13|LessThan0~94                                                                                                                                        ; combout          ;
; |DigitalWatch|TimerLogic:inst13|LessThan0~95                                                                                                                                  ; |DigitalWatch|TimerLogic:inst13|LessThan0~95                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|sec~456                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|sec~456                                                                                                                                             ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|sec~457                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|sec~457                                                                                                                                             ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|sec~458                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|sec~458                                                                                                                                             ; combout          ;
; |DigitalWatch|TimerLogic:inst13|sec~459                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|sec~459                                                                                                                                             ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|sec~460                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|sec~460                                                                                                                                             ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|disp_sec~134                                                                                                                               ; |DigitalWatch|SegmentDisplay:inst3|disp_sec~134                                                                                                                                     ; combout          ;
; |DigitalWatch|TimerLogic:inst13|mmsec~316                                                                                                                                     ; |DigitalWatch|TimerLogic:inst13|mmsec~316                                                                                                                                           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[23]~46                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[23]~46                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[23]~53                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[23]~53                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|mmsec~317                                                                                                                                     ; |DigitalWatch|TimerLogic:inst13|mmsec~317                                                                                                                                           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[22]~47                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[22]~47                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[22]~54                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[22]~54                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|mmsec~318                                                                                                                                     ; |DigitalWatch|TimerLogic:inst13|mmsec~318                                                                                                                                           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[24]~45                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[24]~45                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[24]~52                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[24]~52                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[32]~37                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[32]~37                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[30]~39                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[30]~39                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[31]~38                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[31]~38                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|mmsec~319                                                                                                                                     ; |DigitalWatch|TimerLogic:inst13|mmsec~319                                                                                                                                           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|mmsec~320                                                                                                                                     ; |DigitalWatch|TimerLogic:inst13|mmsec~320                                                                                                                                           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[29]~33                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[29]~33                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[29]~40                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[29]~40                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|mmsec~321                                                                                                                                     ; |DigitalWatch|TimerLogic:inst13|mmsec~321                                                                                                                                           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|mmsec~322                                                                                                                                     ; |DigitalWatch|TimerLogic:inst13|mmsec~322                                                                                                                                           ; combout          ;
; |DigitalWatch|DigitalClock:inst1|timeClock~0                                                                                                                                  ; |DigitalWatch|DigitalClock:inst1|timeClock~0                                                                                                                                        ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|AlarmClock~8                                                                                                                                   ; |DigitalWatch|AlarmLogic:inst2|AlarmClock~8                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~12                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~12                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~17                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~17                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~12                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~12                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~17                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~17                                  ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan2~474                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan2~474                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan2~475                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan2~475                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan2~476                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan2~476                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan2~477                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan2~477                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan2~478                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan2~478                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan2~479                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan2~479                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[18]~31                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[18]~31                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[18]~36                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[18]~36                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[22]~403                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[22]~403                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[28]~404                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[28]~404                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[28]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[28]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[23]~405                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[23]~405                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[23]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[23]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~13                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~13                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~18                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~18                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~13                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~13                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~18                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~18                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[17]~32                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[17]~32                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[17]~37                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[17]~37                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[16]~33                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[16]~33                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[16]~38                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[16]~38                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[22]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[22]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[27]~406                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[27]~406                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[27]~17                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[27]~17                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~14                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~14                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~14                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~14                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[21]~23                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[21]~23                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[21]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[21]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[26]~13                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[26]~13                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[26]~18                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[26]~18                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[25]~14                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[25]~14                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[25]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[25]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr15~12                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|WideOr15~12                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux35~139                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux35~139                                                                                                                                        ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|process4~16                                                                                                                                    ; |DigitalWatch|AlarmLogic:inst2|process4~16                                                                                                                                          ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|process3~16                                                                                                                                    ; |DigitalWatch|AlarmLogic:inst2|process3~16                                                                                                                                          ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~79  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~79        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~41  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~41        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|AlarmClock                                                                                                                                     ; |DigitalWatch|AlarmLogic:inst2|AlarmClock                                                                                                                                           ; combout          ;
; |DigitalWatch|blink                                                                                                                                                           ; |DigitalWatch|blink                                                                                                                                                                 ; padio            ;
; |DigitalWatch|mode[1]                                                                                                                                                         ; |DigitalWatch|mode[1]                                                                                                                                                               ; padio            ;
; |DigitalWatch|mode[0]                                                                                                                                                         ; |DigitalWatch|mode[0]                                                                                                                                                               ; padio            ;
; |DigitalWatch|set_time[2]                                                                                                                                                     ; |DigitalWatch|set_time[2]                                                                                                                                                           ; padio            ;
; |DigitalWatch|set_time[1]                                                                                                                                                     ; |DigitalWatch|set_time[1]                                                                                                                                                           ; padio            ;
; |DigitalWatch|set_time[0]                                                                                                                                                     ; |DigitalWatch|set_time[0]                                                                                                                                                           ; padio            ;
; |DigitalWatch|alarm_out[7]                                                                                                                                                    ; |DigitalWatch|alarm_out[7]                                                                                                                                                          ; padio            ;
; |DigitalWatch|alarm_out[6]                                                                                                                                                    ; |DigitalWatch|alarm_out[6]                                                                                                                                                          ; padio            ;
; |DigitalWatch|alarm_out[5]                                                                                                                                                    ; |DigitalWatch|alarm_out[5]                                                                                                                                                          ; padio            ;
; |DigitalWatch|alarm_out[4]                                                                                                                                                    ; |DigitalWatch|alarm_out[4]                                                                                                                                                          ; padio            ;
; |DigitalWatch|alarm_out[3]                                                                                                                                                    ; |DigitalWatch|alarm_out[3]                                                                                                                                                          ; padio            ;
; |DigitalWatch|alarm_out[2]                                                                                                                                                    ; |DigitalWatch|alarm_out[2]                                                                                                                                                          ; padio            ;
; |DigitalWatch|alarm_out[1]                                                                                                                                                    ; |DigitalWatch|alarm_out[1]                                                                                                                                                          ; padio            ;
; |DigitalWatch|alarm_out[0]                                                                                                                                                    ; |DigitalWatch|alarm_out[0]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour0[7]                                                                                                                                                    ; |DigitalWatch|seg_hour0[7]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour0[6]                                                                                                                                                    ; |DigitalWatch|seg_hour0[6]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour0[5]                                                                                                                                                    ; |DigitalWatch|seg_hour0[5]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour0[4]                                                                                                                                                    ; |DigitalWatch|seg_hour0[4]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour0[3]                                                                                                                                                    ; |DigitalWatch|seg_hour0[3]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour0[2]                                                                                                                                                    ; |DigitalWatch|seg_hour0[2]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour0[1]                                                                                                                                                    ; |DigitalWatch|seg_hour0[1]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour0[0]                                                                                                                                                    ; |DigitalWatch|seg_hour0[0]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour1[7]                                                                                                                                                    ; |DigitalWatch|seg_hour1[7]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour1[6]                                                                                                                                                    ; |DigitalWatch|seg_hour1[6]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour1[5]                                                                                                                                                    ; |DigitalWatch|seg_hour1[5]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour1[4]                                                                                                                                                    ; |DigitalWatch|seg_hour1[4]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour1[3]                                                                                                                                                    ; |DigitalWatch|seg_hour1[3]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour1[2]                                                                                                                                                    ; |DigitalWatch|seg_hour1[2]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour1[1]                                                                                                                                                    ; |DigitalWatch|seg_hour1[1]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour1[0]                                                                                                                                                    ; |DigitalWatch|seg_hour1[0]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_min0[7]                                                                                                                                                     ; |DigitalWatch|seg_min0[7]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min0[6]                                                                                                                                                     ; |DigitalWatch|seg_min0[6]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min0[5]                                                                                                                                                     ; |DigitalWatch|seg_min0[5]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min0[4]                                                                                                                                                     ; |DigitalWatch|seg_min0[4]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min0[3]                                                                                                                                                     ; |DigitalWatch|seg_min0[3]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min0[2]                                                                                                                                                     ; |DigitalWatch|seg_min0[2]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min0[1]                                                                                                                                                     ; |DigitalWatch|seg_min0[1]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min0[0]                                                                                                                                                     ; |DigitalWatch|seg_min0[0]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min1[7]                                                                                                                                                     ; |DigitalWatch|seg_min1[7]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min1[6]                                                                                                                                                     ; |DigitalWatch|seg_min1[6]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min1[5]                                                                                                                                                     ; |DigitalWatch|seg_min1[5]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min1[4]                                                                                                                                                     ; |DigitalWatch|seg_min1[4]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min1[3]                                                                                                                                                     ; |DigitalWatch|seg_min1[3]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min1[2]                                                                                                                                                     ; |DigitalWatch|seg_min1[2]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min1[1]                                                                                                                                                     ; |DigitalWatch|seg_min1[1]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min1[0]                                                                                                                                                     ; |DigitalWatch|seg_min1[0]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec0[7]                                                                                                                                                     ; |DigitalWatch|seg_sec0[7]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec0[6]                                                                                                                                                     ; |DigitalWatch|seg_sec0[6]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec0[5]                                                                                                                                                     ; |DigitalWatch|seg_sec0[5]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec0[4]                                                                                                                                                     ; |DigitalWatch|seg_sec0[4]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec0[3]                                                                                                                                                     ; |DigitalWatch|seg_sec0[3]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec0[2]                                                                                                                                                     ; |DigitalWatch|seg_sec0[2]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec0[1]                                                                                                                                                     ; |DigitalWatch|seg_sec0[1]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec0[0]                                                                                                                                                     ; |DigitalWatch|seg_sec0[0]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec1[7]                                                                                                                                                     ; |DigitalWatch|seg_sec1[7]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec1[6]                                                                                                                                                     ; |DigitalWatch|seg_sec1[6]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec1[5]                                                                                                                                                     ; |DigitalWatch|seg_sec1[5]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec1[4]                                                                                                                                                     ; |DigitalWatch|seg_sec1[4]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec1[3]                                                                                                                                                     ; |DigitalWatch|seg_sec1[3]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec1[2]                                                                                                                                                     ; |DigitalWatch|seg_sec1[2]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec1[1]                                                                                                                                                     ; |DigitalWatch|seg_sec1[1]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec1[0]                                                                                                                                                     ; |DigitalWatch|seg_sec1[0]                                                                                                                                                           ; padio            ;
; |DigitalWatch|sw2                                                                                                                                                             ; |DigitalWatch|sw2~corein                                                                                                                                                            ; combout          ;
; |DigitalWatch|reset                                                                                                                                                           ; |DigitalWatch|reset~corein                                                                                                                                                          ; combout          ;
; |DigitalWatch|sw0                                                                                                                                                             ; |DigitalWatch|sw0~corein                                                                                                                                                            ; combout          ;
; |DigitalWatch|sw1                                                                                                                                                             ; |DigitalWatch|sw1~corein                                                                                                                                                            ; combout          ;
; |DigitalWatch|sw3                                                                                                                                                             ; |DigitalWatch|sw3~corein                                                                                                                                                            ; combout          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                     ; Output Port Name                                                                                                                                                                    ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~68  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~68        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~146 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~146       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~68  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~68        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~146 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~146       ; combout          ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[19]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[19]~369                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[19]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[19]~369COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[20]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[20]~371                                                                                                                                      ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[21]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[21]~373                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[21]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[21]~373COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[22]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[22]~375                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[22]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[22]~375COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[23]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[23]~377                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[23]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[23]~377COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[24]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[24]~379                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[24]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[24]~379COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[25]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[25]~381                                                                                                                                      ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[26]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[26]~383                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[26]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[26]~383COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[27]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[27]~385                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[27]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[27]~385COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[28]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[28]~387                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[28]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[28]~387COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[29]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[29]~389                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[29]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[29]~389COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[30]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[30]~391                                                                                                                                      ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[14]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[14]~393                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[9]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt1hz[9]~395COUT1                                                                                                                                  ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[11]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[11]~399                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[6]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt1hz[6]~401COUT1                                                                                                                                  ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[7]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt1hz[7]~403COUT1                                                                                                                                  ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[1]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt1hz[1]~407                                                                                                                                       ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[2]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt1hz[2]~409                                                                                                                                       ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[3]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt1hz[3]~411                                                                                                                                       ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[4]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt1hz[4]~413                                                                                                                                       ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[8]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt1hz[8]~417COUT1                                                                                                                                  ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[12]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[12]~419                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[13]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[13]~421                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[16]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[16]~425COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[17]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[17]~427COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt1hz[18]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt1hz[18]~429COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|hour[2]                                                                                                                                      ; |DigitalWatch|DigitalClock:inst1|hour[2]~311                                                                                                                                        ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|hour[2]                                                                                                                                      ; |DigitalWatch|DigitalClock:inst1|hour[2]~311COUT1                                                                                                                                   ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|hour[2]                                                                                                                                        ; |DigitalWatch|AlarmLogic:inst2|hour[2]~226                                                                                                                                          ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|hour[2]                                                                                                                                        ; |DigitalWatch|AlarmLogic:inst2|hour[2]~226COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|min[0]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|min[0]~336                                                                                                                                         ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|min[0]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|min[0]~336COUT1                                                                                                                                    ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|min[4]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|min[4]~338                                                                                                                                         ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|min[4]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|min[4]~338COUT1                                                                                                                                    ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|min[4]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|min[4]~275                                                                                                                                           ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|min[4]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|min[4]~275COUT1                                                                                                                                      ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|min[0]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|min[0]~277                                                                                                                                           ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|min[0]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|min[0]~277COUT1                                                                                                                                      ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|sec[4]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|sec[4]~300                                                                                                                                         ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|sec[4]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|sec[4]~300COUT1                                                                                                                                    ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|min[1]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|min[1]~340                                                                                                                                         ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|min[1]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|min[1]~340COUT1                                                                                                                                    ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|min[1]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|min[1]~279                                                                                                                                           ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|min[1]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|min[1]~279COUT1                                                                                                                                      ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|sec[4]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|sec[4]~275                                                                                                                                           ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|sec[4]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|sec[4]~275COUT1                                                                                                                                      ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|hour[3]                                                                                                                                      ; |DigitalWatch|DigitalClock:inst1|hour[3]~313                                                                                                                                        ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|hour[3]                                                                                                                                      ; |DigitalWatch|DigitalClock:inst1|hour[3]~313COUT1                                                                                                                                   ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|sec[2]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|sec[2]~302                                                                                                                                         ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|sec[2]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|sec[2]~302COUT1                                                                                                                                    ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|sec[2]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|sec[2]~277                                                                                                                                           ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|sec[2]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|sec[2]~277COUT1                                                                                                                                      ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|hour[3]                                                                                                                                        ; |DigitalWatch|AlarmLogic:inst2|hour[3]~230                                                                                                                                          ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|hour[3]                                                                                                                                        ; |DigitalWatch|AlarmLogic:inst2|hour[3]~230COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|sec[0]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|sec[0]~304                                                                                                                                         ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|sec[0]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|sec[0]~304COUT1                                                                                                                                    ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|min[2]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|min[2]~342                                                                                                                                         ; cout             ;
; |DigitalWatch|AlarmLogic:inst2|min[2]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|min[2]~281                                                                                                                                           ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|min[2]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|min[2]~281COUT1                                                                                                                                      ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|sec[0]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|sec[0]~279                                                                                                                                           ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|sec[0]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|sec[0]~279COUT1                                                                                                                                      ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|sec[3]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|sec[3]~306                                                                                                                                         ; cout             ;
; |DigitalWatch|DigitalClock:inst1|hour[1]                                                                                                                                      ; |DigitalWatch|DigitalClock:inst1|hour[1]~315                                                                                                                                        ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|hour[1]                                                                                                                                      ; |DigitalWatch|DigitalClock:inst1|hour[1]~315COUT1                                                                                                                                   ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|hour[1]                                                                                                                                        ; |DigitalWatch|AlarmLogic:inst2|hour[1]~232                                                                                                                                          ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|hour[1]                                                                                                                                        ; |DigitalWatch|AlarmLogic:inst2|hour[1]~232COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|sec[3]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|sec[3]~281                                                                                                                                           ; cout             ;
; |DigitalWatch|DigitalClock:inst1|hour[0]                                                                                                                                      ; |DigitalWatch|DigitalClock:inst1|hour[0]~317                                                                                                                                        ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|hour[0]                                                                                                                                      ; |DigitalWatch|DigitalClock:inst1|hour[0]~317COUT1                                                                                                                                   ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|sec[1]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|sec[1]~308                                                                                                                                         ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|sec[1]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|sec[1]~308COUT1                                                                                                                                    ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|sec[1]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|sec[1]~283                                                                                                                                           ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|sec[1]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|sec[1]~283COUT1                                                                                                                                      ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|hour[0]                                                                                                                                        ; |DigitalWatch|AlarmLogic:inst2|hour[0]~234                                                                                                                                          ; cout0            ;
; |DigitalWatch|AlarmLogic:inst2|hour[0]                                                                                                                                        ; |DigitalWatch|AlarmLogic:inst2|hour[0]~234COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|DigitalClock:inst1|min[3]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|min[3]~344                                                                                                                                         ; cout0            ;
; |DigitalWatch|DigitalClock:inst1|min[3]                                                                                                                                       ; |DigitalWatch|DigitalClock:inst1|min[3]~344COUT1                                                                                                                                    ; cout1            ;
; |DigitalWatch|AlarmLogic:inst2|min[3]                                                                                                                                         ; |DigitalWatch|AlarmLogic:inst2|min[3]~283                                                                                                                                           ; cout             ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~71  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~71        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~71  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~71COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~150 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~150       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~150 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~150COUT1  ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|min[4]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|min[4]                                                                                                                                              ; regout           ;
; |DigitalWatch|TimerLogic:inst13|min[4]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|min[4]~451                                                                                                                                          ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|min[4]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|min[4]~451COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|min[5]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|min[5]                                                                                                                                              ; regout           ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~44        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~44COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58        ; cout             ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~44        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~44COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|min[3]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|min[3]~455                                                                                                                                          ; cout             ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|min[0]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|min[0]~457                                                                                                                                          ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|min[0]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|min[0]~457COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|min[2]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|min[2]~459                                                                                                                                          ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|min[2]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|min[2]~459COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|min[1]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|min[1]~461                                                                                                                                          ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|min[1]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|min[1]~461COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~71  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~71        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~71  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~71COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~150 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~150       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~150 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~150COUT1  ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~54        ; cout             ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|sec[4]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|sec[4]                                                                                                                                              ; regout           ;
; |DigitalWatch|TimerLogic:inst13|sec[4]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|sec[4]~444                                                                                                                                          ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|sec[4]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|sec[4]~444COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|sec[5]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|sec[5]                                                                                                                                              ; regout           ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56        ; cout             ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56        ; cout             ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|sec[3]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|sec[3]~448                                                                                                                                          ; cout             ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|sec[0]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|sec[0]~450                                                                                                                                          ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|sec[0]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|sec[0]~450COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|sec[2]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|sec[2]~452                                                                                                                                          ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|sec[2]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|sec[2]~452COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|sec[1]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|sec[1]~454                                                                                                                                          ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|sec[1]                                                                                                                                        ; |DigitalWatch|TimerLogic:inst13|sec[1]~454COUT1                                                                                                                                     ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~68  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~68        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~142 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~142       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|mmsec[5]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[5]                                                                                                                                            ; regout           ;
; |DigitalWatch|TimerLogic:inst13|mmsec[5]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[5]~303                                                                                                                                        ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|mmsec[5]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[5]~303COUT1                                                                                                                                   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53        ; combout          ;
; |DigitalWatch|TimerLogic:inst13|mmsec[4]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[4]~305                                                                                                                                        ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|mmsec[4]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[4]~305COUT1                                                                                                                                   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~63  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~63        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|mmsec[6]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[6]                                                                                                                                            ; regout           ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60        ; cout             ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~65  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~65        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~65  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~66        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~65  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~66COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~67  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~67        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~67  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~68        ; cout             ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58        ; cout             ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~69  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~69        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~69  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~70        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~69  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~70COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|mmsec[1]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[1]~309                                                                                                                                        ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|mmsec[1]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[1]~309COUT1                                                                                                                                   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|mmsec[3]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[3]~311                                                                                                                                        ; cout             ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~71  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~71        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~71  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~72        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~71  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~72COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60        ; cout             ;
; |DigitalWatch|TimerLogic:inst13|mmsec[2]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[2]~313                                                                                                                                        ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|mmsec[2]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[2]~313COUT1                                                                                                                                   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~73  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~73        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~73  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~74        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~73  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~74COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62COUT1   ; cout1            ;
; |DigitalWatch|TimerLogic:inst13|mmsec[0]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[0]~315                                                                                                                                        ; cout0            ;
; |DigitalWatch|TimerLogic:inst13|mmsec[0]                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|mmsec[0]~315COUT1                                                                                                                                   ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[18]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[18]~362                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[18]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[18]~362COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[19]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[19]~364                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[19]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[19]~364COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[20]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[20]~366                                                                                                                                      ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[21]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[21]~368                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[21]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[21]~368COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[22]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[22]~370                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[22]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[22]~370COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[23]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[23]~372                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[23]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[23]~372COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[24]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[24]~374                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[24]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[24]~374COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[25]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[25]~376                                                                                                                                      ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[26]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[26]~378                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[26]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[26]~378COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[27]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[27]~380                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[27]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[27]~380COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[28]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[28]~382                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[28]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[28]~382COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[29]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[29]~384                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[29]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[29]~384COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[30]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[30]~386                                                                                                                                      ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[13]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[13]~388                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[8]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt2hz[8]~390COUT1                                                                                                                                  ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[9]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt2hz[9]~392COUT1                                                                                                                                  ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[1]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt2hz[1]~398                                                                                                                                       ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[2]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt2hz[2]~400                                                                                                                                       ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[3]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt2hz[3]~402                                                                                                                                       ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[4]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt2hz[4]~404                                                                                                                                       ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[6]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt2hz[6]~408COUT1                                                                                                                                  ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[7]                                                                                                                                     ; |DigitalWatch|MasterSelect:inst|cnt2hz[7]~410COUT1                                                                                                                                  ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[11]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[11]~412                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[12]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[12]~414                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[14]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[14]~416                                                                                                                                      ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[16]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[16]~420COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt2hz[17]                                                                                                                                    ; |DigitalWatch|MasterSelect:inst|cnt2hz[17]~422COUT1                                                                                                                                 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~48  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~48  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~73  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~73        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~73  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~73COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~152 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~152       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~152 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~152COUT1  ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~48  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~48  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~73  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~73        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~73  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~73COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~152 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~152       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~152 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~152COUT1  ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~71  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~71        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~71  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~71COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~146 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~146       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~146 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~146COUT1  ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~76  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~76        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~76  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~76COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~75  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~75        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~75  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~75COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~154 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~154       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~154 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~154COUT1  ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[13]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[13]~340                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[13]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[13]~340COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[14]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[14]~342                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[14]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[14]~342COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[15]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[15]~344                                                                                                                                    ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[16]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[16]~346                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[16]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[16]~346COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[17]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[17]~348                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[17]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[17]~348COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[18]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[18]~350                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[18]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[18]~350COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[19]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[19]~352                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[19]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[19]~352COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[20]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[20]~354                                                                                                                                    ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[21]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[21]~356                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[21]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[21]~356COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[22]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[22]~358                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[22]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[22]~358COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[23]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[23]~360                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[23]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[23]~360COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[24]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[24]~362                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[24]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[24]~362COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[25]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[25]~364                                                                                                                                    ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[26]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[26]~366                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[26]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[26]~366COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[27]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[27]~368                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[27]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[27]~368COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[28]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[28]~370                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[28]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[28]~370COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[29]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[29]~372                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[29]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[29]~372COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[30]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[30]~374                                                                                                                                    ; cout             ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[1]                                                                                                                                   ; |DigitalWatch|MasterSelect:inst|cnt100hz[1]~378                                                                                                                                     ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[2]                                                                                                                                   ; |DigitalWatch|MasterSelect:inst|cnt100hz[2]~380                                                                                                                                     ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[3]                                                                                                                                   ; |DigitalWatch|MasterSelect:inst|cnt100hz[3]~382                                                                                                                                     ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[4]                                                                                                                                   ; |DigitalWatch|MasterSelect:inst|cnt100hz[4]~384                                                                                                                                     ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[6]                                                                                                                                   ; |DigitalWatch|MasterSelect:inst|cnt100hz[6]~388COUT1                                                                                                                                ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[7]                                                                                                                                   ; |DigitalWatch|MasterSelect:inst|cnt100hz[7]~390COUT1                                                                                                                                ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[8]                                                                                                                                   ; |DigitalWatch|MasterSelect:inst|cnt100hz[8]~392COUT1                                                                                                                                ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[9]                                                                                                                                   ; |DigitalWatch|MasterSelect:inst|cnt100hz[9]~394COUT1                                                                                                                                ; cout1            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[11]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[11]~398                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[12]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[12]~400                                                                                                                                    ; cout0            ;
; |DigitalWatch|MasterSelect:inst|cnt100hz[12]                                                                                                                                  ; |DigitalWatch|MasterSelect:inst|cnt100hz[12]~400COUT1                                                                                                                               ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~75  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~75        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~75  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~75COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~154 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~154       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~154 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~154COUT1  ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~48  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~48  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~73  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~73        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~73  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~73COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~148 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~148       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~148 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~148COUT1  ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~35  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~35        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~35  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~35  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~77  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~77        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~77  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~77COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~156 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~156       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~156 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~156COUT1  ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~77  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~77        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~77  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~77COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~156 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~156       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~156 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~156COUT1  ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~50  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~50  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~75  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~75        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~75  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~75COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~150 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~150       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~150 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~150COUT1  ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~77  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~77        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~77  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~77COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~152 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~152       ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~152 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~152COUT1  ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|blink                                                                                                                                      ; |DigitalWatch|SegmentDisplay:inst3|blink                                                                                                                                            ; regout           ;
; |DigitalWatch|MasterSelect:inst|mode[0]                                                                                                                                       ; |DigitalWatch|MasterSelect:inst|mode[0]                                                                                                                                             ; regout           ;
; |DigitalWatch|MasterSelect:inst|set_time[1]                                                                                                                                   ; |DigitalWatch|MasterSelect:inst|set_time[1]                                                                                                                                         ; regout           ;
; |DigitalWatch|MasterSelect:inst|set_time[0]                                                                                                                                   ; |DigitalWatch|MasterSelect:inst|set_time[0]                                                                                                                                         ; regout           ;
; |DigitalWatch|SegmentDisplay:inst3|Mux7~134                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|Mux7~134                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux7~135                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|Mux7~135                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux6~78                                                                                                                                    ; |DigitalWatch|SegmentDisplay:inst3|Mux6~78                                                                                                                                          ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~145 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~145       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~148 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~148       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|disp_hour                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|disp_hour                                                                                                                                        ; regout           ;
; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[3]~490                                                                                                                           ; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[3]~490                                                                                                                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[6]~491                                                                                                                           ; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[6]~491                                                                                                                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[5]~492                                                                                                                           ; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[5]~492                                                                                                                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[3]~493                                                                                                                           ; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[3]~493                                                                                                                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[3]                                                                                                                               ; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[3]                                                                                                                                     ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[2]~494                                                                                                                           ; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[2]~494                                                                                                                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[1]~495                                                                                                                           ; |DigitalWatch|SegmentDisplay:inst3|seg_hour0[1]~495                                                                                                                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux19~134                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux19~134                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux19~135                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux19~135                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux18~134                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux18~134                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux18~135                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux18~135                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~145 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~145       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~148 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~148       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|disp_min                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|disp_min                                                                                                                                         ; regout           ;
; |DigitalWatch|SegmentDisplay:inst3|seg_min0[3]~786                                                                                                                            ; |DigitalWatch|SegmentDisplay:inst3|seg_min0[3]~786                                                                                                                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_min0[6]~787                                                                                                                            ; |DigitalWatch|SegmentDisplay:inst3|seg_min0[6]~787                                                                                                                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_min0[5]~788                                                                                                                            ; |DigitalWatch|SegmentDisplay:inst3|seg_min0[5]~788                                                                                                                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_min0[3]~789                                                                                                                            ; |DigitalWatch|SegmentDisplay:inst3|seg_min0[3]~789                                                                                                                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_min0[3]                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|seg_min0[3]                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_min0[2]~790                                                                                                                            ; |DigitalWatch|SegmentDisplay:inst3|seg_min0[2]~790                                                                                                                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_min0[1]~791                                                                                                                            ; |DigitalWatch|SegmentDisplay:inst3|seg_min0[1]~791                                                                                                                                  ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan0~686                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan0~686                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan0~687                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan0~687                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan0~688                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan0~688                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan0~689                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan0~689                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|state.s3                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|state.s3                                                                                                                                         ; regout           ;
; |DigitalWatch|SegmentDisplay:inst3|process0~48                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|process0~48                                                                                                                                      ; combout          ;
; |DigitalWatch|MasterSelect:inst|set_time[2]~0                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|set_time[2]~0                                                                                                                                       ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|process5~0                                                                                                                                     ; |DigitalWatch|AlarmLogic:inst2|process5~0                                                                                                                                           ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~142                                                                                                                               ; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~142                                                                                                                                     ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~143                                                                                                                               ; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~143                                                                                                                                     ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~144                                                                                                                               ; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~144                                                                                                                                     ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~145                                                                                                                               ; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~145                                                                                                                                     ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~146                                                                                                                               ; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~146                                                                                                                                     ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~148                                                                                                                               ; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~148                                                                                                                                     ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~149                                                                                                                               ; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~149                                                                                                                                     ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~150                                                                                                                               ; |DigitalWatch|AlarmLogic:inst2|alarm_out[7]~150                                                                                                                                     ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|disp_hour~146                                                                                                                              ; |DigitalWatch|SegmentDisplay:inst3|disp_hour~146                                                                                                                                    ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~409                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~409                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~410                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~410                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux9~65                                                                                                                                    ; |DigitalWatch|SegmentDisplay:inst3|Mux9~65                                                                                                                                          ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal21~170                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal21~170                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux11~391                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux11~391                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux12~488                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux12~488                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal21~171                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal21~171                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux12~489                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux12~489                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal21~172                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal21~172                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal21~173                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal21~173                                                                                                                                      ; combout          ;
; |DigitalWatch|DigitalClock:inst1|Equal0~30                                                                                                                                    ; |DigitalWatch|DigitalClock:inst1|Equal0~30                                                                                                                                          ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~11                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~11                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux10~346                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux10~346                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux12~490                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux12~490                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux10~347                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux10~347                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal21~174                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal21~174                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~17                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~17                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~12                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~12                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux11~392                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux11~392                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux11~393                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux11~393                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~411                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~411                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux11~394                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux11~394                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux11~395                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux11~395                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux11~396                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux11~396                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux11~397                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux11~397                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal13~108                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal13~108                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux14~130                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux14~130                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux14~131                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux14~131                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux12~491                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux12~491                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux12~492                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux12~492                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~18                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~18                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~13                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~13                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux12~493                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux12~493                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux12~494                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux12~494                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux12~495                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux12~495                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux13~274                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux13~274                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux13~275                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux13~275                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux6~79                                                                                                                                    ; |DigitalWatch|SegmentDisplay:inst3|Mux6~79                                                                                                                                          ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux13~276                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux13~276                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux13~277                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux13~277                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_hour1~0                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|seg_hour1~0                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideNor1~89                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|WideNor1~89                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_hour1~1                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|seg_hour1~1                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal14~92                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|Equal14~92                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal13~109                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal13~109                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal13~110                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal13~110                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal19~109                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal19~109                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr15~11                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|WideOr15~11                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr15                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|WideOr15                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr21~104                                                                                                                               ; |DigitalWatch|SegmentDisplay:inst3|WideOr21~104                                                                                                                                     ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr17                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|WideOr17                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr19~9                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|WideOr19~9                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr21~105                                                                                                                               ; |DigitalWatch|SegmentDisplay:inst3|WideOr21~105                                                                                                                                     ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr21~106                                                                                                                               ; |DigitalWatch|SegmentDisplay:inst3|WideOr21~106                                                                                                                                     ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|disp_min~134                                                                                                                               ; |DigitalWatch|SegmentDisplay:inst3|disp_min~134                                                                                                                                     ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal41~180                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal41~180                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~415                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~415                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux24~499                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux24~499                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal41~181                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal41~181                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~409                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~409                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux21~439                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux21~439                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal41~182                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal41~182                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~416                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~416                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~410                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~410                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux21~440                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux21~440                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal41~183                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal41~183                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~409                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~409                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux22~437                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux22~437                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux23~472                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux23~472                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux23~473                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux23~473                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux22~438                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux22~438                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal41~184                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal41~184                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~410                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~410                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux21~441                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux21~441                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux21~442                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux21~442                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal41~185                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal41~185                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal41~186                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal41~186                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~417                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~417                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux23~474                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux23~474                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux24~500                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux24~500                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux23~475                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux23~475                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux24~501                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux24~501                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~411                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~411                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux23~476                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux23~476                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~411                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~411                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux23~477                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux23~477                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux23~478                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux23~478                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux23~479                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux23~479                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal33~108                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal33~108                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux26~130                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux26~130                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux26~131                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux26~131                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux24~502                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux24~502                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux24~503                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux24~503                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux24~504                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux24~504                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux24~505                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux24~505                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux24~506                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux24~506                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux24~507                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux24~507                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux25~274                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux25~274                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux25~275                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux25~275                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux25~276                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux25~276                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux25~277                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux25~277                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_min1~0                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|seg_min1~0                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideNor3~89                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|WideNor3~89                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_min1~1                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|seg_min1~1                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal34~92                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|Equal34~92                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal34~93                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|Equal34~93                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr41~9                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|WideOr41~9                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal40~69                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|Equal40~69                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal36~114                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal36~114                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr37~2                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|WideOr37~2                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr37                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|WideOr37                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal37~95                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|Equal37~95                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal35~97                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|Equal35~97                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr39                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|WideOr39                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr41~10                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|WideOr41~10                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr43~19                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|WideOr43~19                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr43                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|WideOr43                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux31~130                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux31~130                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux31~131                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux31~131                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~141 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~141       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~144 ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~144       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux32~130                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux32~130                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux32~131                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux32~131                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux30~60                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|Mux30~60                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_sec0~0                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|seg_sec0~0                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideNor5~184                                                                                                                               ; |DigitalWatch|SegmentDisplay:inst3|WideNor5~184                                                                                                                                     ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|disp_sec                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|disp_sec                                                                                                                                         ; regout           ;
; |DigitalWatch|SegmentDisplay:inst3|seg_sec0~1                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|seg_sec0~1                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal54~113                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal54~113                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr59                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|WideOr59                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr61                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|WideOr61                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr63~73                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|WideOr63~73                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr65~88                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|WideOr65~88                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[31]~765                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[31]~765                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[39]~766                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[39]~766                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[30]~767                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[30]~767                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[38]~768                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[38]~768                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux36~144                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux36~144                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~353                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~353                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[32]~769                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[32]~769                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[40]~770                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[40]~770                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[40]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[40]~22                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux36~145                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux36~145                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~401                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~401                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~354                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~354                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~401                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~401                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~402                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~402                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux36~146                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux36~146                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~355                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~355                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[38]~24                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[38]~24                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~356                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~356                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[39]~23                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[39]~23                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~402                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~402                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~357                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~357                                                                                                                                      ; combout          ;
; |DigitalWatch|MasterSelect:inst|mode[1]                                                                                                                                       ; |DigitalWatch|SegmentDisplay:inst3|Mux36~147                                                                                                                                        ; combout          ;
; |DigitalWatch|MasterSelect:inst|mode[1]                                                                                                                                       ; |DigitalWatch|MasterSelect:inst|mode[1]                                                                                                                                             ; regout           ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~358                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~358                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux38~480                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux38~480                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~359                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~359                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~360                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~360                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~361                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~361                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~362                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~362                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~363                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~363                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~364                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~364                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux39~270                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux39~270                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux39~271                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux39~271                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux39~272                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux39~272                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux39~273                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux39~273                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux37~491                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux37~491                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[37]~771                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[37]~771                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[37]~25                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[37]~25                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux37~492                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux37~492                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~403                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~403                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux37~493                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux37~493                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~403                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~403                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux37~494                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux37~494                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux37~495                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux37~495                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux37~496                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux37~496                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux37~497                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux37~497                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal46~117                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal46~117                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|Mux38~481                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux38~481                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[36]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[36]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[36]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[36]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux38~482                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux38~482                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux38~483                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux38~483                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux38~484                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux38~484                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux38~485                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux38~485                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux38~486                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux38~486                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux40~130                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux40~130                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux40~131                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux40~131                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_sec1~0                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|seg_sec1~0                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal42~80                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|Equal42~80                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal51~105                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal51~105                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr48~2                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|WideOr48~2                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal43~365                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal43~365                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr54~12                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|WideOr54~12                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal44~99                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|Equal44~99                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr54~13                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|WideOr54~13                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|seg_sec1~1                                                                                                                                 ; |DigitalWatch|SegmentDisplay:inst3|seg_sec1~1                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Equal44~100                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|Equal44~100                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr48                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|WideOr48                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr50                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|WideOr50                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr52~10                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|WideOr52~10                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr54                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|WideOr54                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|state.s0                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|state.s0                                                                                                                                         ; regout           ;
; |DigitalWatch|SegmentDisplay:inst3|state.s1                                                                                                                                   ; |DigitalWatch|SegmentDisplay:inst3|state.s1                                                                                                                                         ; regout           ;
; |DigitalWatch|MasterSelect:inst|LessThan1~698                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan1~698                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan1~699                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan1~699                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan1~700                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan1~700                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan1~701                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan1~701                                                                                                                                       ; combout          ;
; |DigitalWatch|DigitalClock:inst1|LessThan2~68                                                                                                                                 ; |DigitalWatch|DigitalClock:inst1|LessThan2~68                                                                                                                                       ; combout          ;
; |DigitalWatch|DigitalClock:inst1|LessThan2~69                                                                                                                                 ; |DigitalWatch|DigitalClock:inst1|LessThan2~69                                                                                                                                       ; combout          ;
; |DigitalWatch|DigitalClock:inst1|LessThan1~90                                                                                                                                 ; |DigitalWatch|DigitalClock:inst1|LessThan1~90                                                                                                                                       ; combout          ;
; |DigitalWatch|DigitalClock:inst1|LessThan1~91                                                                                                                                 ; |DigitalWatch|DigitalClock:inst1|LessThan1~91                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|Mux1~28                                                                                                                                       ; |DigitalWatch|MasterSelect:inst|Mux1~28                                                                                                                                             ; combout          ;
; |DigitalWatch|DigitalClock:inst1|Equal0~31                                                                                                                                    ; |DigitalWatch|DigitalClock:inst1|Equal0~31                                                                                                                                          ; combout          ;
; |DigitalWatch|DigitalClock:inst1|hour[1]~318                                                                                                                                  ; |DigitalWatch|DigitalClock:inst1|hour[1]~318                                                                                                                                        ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|LessThan2~68                                                                                                                                   ; |DigitalWatch|AlarmLogic:inst2|LessThan2~68                                                                                                                                         ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|LessThan2~69                                                                                                                                   ; |DigitalWatch|AlarmLogic:inst2|LessThan2~69                                                                                                                                         ; combout          ;
; |DigitalWatch|DigitalClock:inst1|LessThan0~90                                                                                                                                 ; |DigitalWatch|DigitalClock:inst1|LessThan0~90                                                                                                                                       ; combout          ;
; |DigitalWatch|DigitalClock:inst1|LessThan0~91                                                                                                                                 ; |DigitalWatch|DigitalClock:inst1|LessThan0~91                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|Mux2~34                                                                                                                                       ; |DigitalWatch|MasterSelect:inst|Mux2~34                                                                                                                                             ; combout          ;
; |DigitalWatch|DigitalClock:inst1|min[2]~347                                                                                                                                   ; |DigitalWatch|DigitalClock:inst1|min[2]~347                                                                                                                                         ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|LessThan1~77                                                                                                                                   ; |DigitalWatch|AlarmLogic:inst2|LessThan1~77                                                                                                                                         ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|LessThan1~78                                                                                                                                   ; |DigitalWatch|AlarmLogic:inst2|LessThan1~78                                                                                                                                         ; combout          ;
; |DigitalWatch|DigitalClock:inst1|sec[5]~311                                                                                                                                   ; |DigitalWatch|DigitalClock:inst1|sec[5]~311                                                                                                                                         ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|LessThan0~77                                                                                                                                   ; |DigitalWatch|AlarmLogic:inst2|LessThan0~77                                                                                                                                         ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|LessThan0~78                                                                                                                                   ; |DigitalWatch|AlarmLogic:inst2|LessThan0~78                                                                                                                                         ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|process2~12                                                                                                                                    ; |DigitalWatch|AlarmLogic:inst2|process2~12                                                                                                                                          ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~11                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~11                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~11                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~11                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~16                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|min~462                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|min~462                                                                                                                                             ; combout          ;
; |DigitalWatch|TimerLogic:inst13|min[5]~0                                                                                                                                      ; |DigitalWatch|TimerLogic:inst13|min[5]~0                                                                                                                                            ; combout          ;
; |DigitalWatch|TimerLogic:inst13|LessThan2~77                                                                                                                                  ; |DigitalWatch|TimerLogic:inst13|LessThan2~77                                                                                                                                        ; combout          ;
; |DigitalWatch|TimerLogic:inst13|LessThan2~78                                                                                                                                  ; |DigitalWatch|TimerLogic:inst13|LessThan2~78                                                                                                                                        ; combout          ;
; |DigitalWatch|TimerLogic:inst13|LessThan1~77                                                                                                                                  ; |DigitalWatch|TimerLogic:inst13|LessThan1~77                                                                                                                                        ; combout          ;
; |DigitalWatch|TimerLogic:inst13|LessThan1~78                                                                                                                                  ; |DigitalWatch|TimerLogic:inst13|LessThan1~78                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|min~463                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|min~463                                                                                                                                             ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~11                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~11                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|min~464                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|min~464                                                                                                                                             ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~12                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~12                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~17                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~17                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|min~465                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|min~465                                                                                                                                             ; combout          ;
; |DigitalWatch|TimerLogic:inst13|min~466                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|min~466                                                                                                                                             ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~13                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~13                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~18                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~18                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|min~467                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|min~467                                                                                                                                             ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|sec~455                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|sec~455                                                                                                                                             ; combout          ;
; |DigitalWatch|TimerLogic:inst13|LessThan0~94                                                                                                                                  ; |DigitalWatch|TimerLogic:inst13|LessThan0~94                                                                                                                                        ; combout          ;
; |DigitalWatch|TimerLogic:inst13|LessThan0~95                                                                                                                                  ; |DigitalWatch|TimerLogic:inst13|LessThan0~95                                                                                                                                        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|sec~456                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|sec~456                                                                                                                                             ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|sec~457                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|sec~457                                                                                                                                             ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|sec~458                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|sec~458                                                                                                                                             ; combout          ;
; |DigitalWatch|TimerLogic:inst13|sec~459                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|sec~459                                                                                                                                             ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|sec~460                                                                                                                                       ; |DigitalWatch|TimerLogic:inst13|sec~460                                                                                                                                             ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|disp_sec~134                                                                                                                               ; |DigitalWatch|SegmentDisplay:inst3|disp_sec~134                                                                                                                                     ; combout          ;
; |DigitalWatch|TimerLogic:inst13|mmsec~316                                                                                                                                     ; |DigitalWatch|TimerLogic:inst13|mmsec~316                                                                                                                                           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[23]~46                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[23]~46                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[23]~53                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[23]~53                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|mmsec~317                                                                                                                                     ; |DigitalWatch|TimerLogic:inst13|mmsec~317                                                                                                                                           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[22]~47                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[22]~47                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[22]~54                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[22]~54                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|mmsec~318                                                                                                                                     ; |DigitalWatch|TimerLogic:inst13|mmsec~318                                                                                                                                           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[24]~45                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[24]~45                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[24]~52                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[24]~52                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[32]~37                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[32]~37                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[30]~39                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[30]~39                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[31]~38                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[31]~38                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|mmsec~319                                                                                                                                     ; |DigitalWatch|TimerLogic:inst13|mmsec~319                                                                                                                                           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|mmsec~320                                                                                                                                     ; |DigitalWatch|TimerLogic:inst13|mmsec~320                                                                                                                                           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[29]~33                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[29]~33                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[29]~40                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[29]~40                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|mmsec~321                                                                                                                                     ; |DigitalWatch|TimerLogic:inst13|mmsec~321                                                                                                                                           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                                  ; combout          ;
; |DigitalWatch|TimerLogic:inst13|mmsec~322                                                                                                                                     ; |DigitalWatch|TimerLogic:inst13|mmsec~322                                                                                                                                           ; combout          ;
; |DigitalWatch|DigitalClock:inst1|timeClock~0                                                                                                                                  ; |DigitalWatch|DigitalClock:inst1|timeClock~0                                                                                                                                        ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|AlarmClock~8                                                                                                                                   ; |DigitalWatch|AlarmLogic:inst2|AlarmClock~8                                                                                                                                         ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~12                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~12                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~17                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~17                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~12                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~12                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~17                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~17                                  ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan2~474                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan2~474                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan2~475                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan2~475                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan2~476                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan2~476                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan2~477                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan2~477                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan2~478                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan2~478                                                                                                                                       ; combout          ;
; |DigitalWatch|MasterSelect:inst|LessThan2~479                                                                                                                                 ; |DigitalWatch|MasterSelect:inst|LessThan2~479                                                                                                                                       ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[18]~31                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[18]~31                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[18]~36                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[18]~36                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[22]~403                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[22]~403                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[28]~404                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[28]~404                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[28]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[28]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[23]~405                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[23]~405                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[23]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[23]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~13                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~13                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~18                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~18                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~13                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~13                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~18                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~18                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[17]~32                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[17]~32                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[17]~37                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[17]~37                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[16]~33                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[16]~33                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[16]~38                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[16]~38                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[22]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[22]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[27]~406                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[27]~406                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[27]~17                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[27]~17                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                           ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                                 ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~14                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~14                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~14                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~14                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[21]~23                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[21]~23                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[21]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[21]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[26]~13                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[26]~13                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[26]~18                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[26]~18                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]     ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[25]~14                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[25]~14                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[25]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|StageOut[25]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                            ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                                  ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|WideOr15~12                                                                                                                                ; |DigitalWatch|SegmentDisplay:inst3|WideOr15~12                                                                                                                                      ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|Mux35~139                                                                                                                                  ; |DigitalWatch|SegmentDisplay:inst3|Mux35~139                                                                                                                                        ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|process4~16                                                                                                                                    ; |DigitalWatch|AlarmLogic:inst2|process4~16                                                                                                                                          ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|process3~16                                                                                                                                    ; |DigitalWatch|AlarmLogic:inst2|process3~16                                                                                                                                          ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod3|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod6|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod4|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod7|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~79  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~79        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod8|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~41  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~41        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div3|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div6|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div7|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div4|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div8|lpm_divide_e5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div5|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55  ; |DigitalWatch|SegmentDisplay:inst3|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |DigitalWatch|AlarmLogic:inst2|AlarmClock                                                                                                                                     ; |DigitalWatch|AlarmLogic:inst2|AlarmClock                                                                                                                                           ; combout          ;
; |DigitalWatch|blink                                                                                                                                                           ; |DigitalWatch|blink                                                                                                                                                                 ; padio            ;
; |DigitalWatch|mode[1]                                                                                                                                                         ; |DigitalWatch|mode[1]                                                                                                                                                               ; padio            ;
; |DigitalWatch|mode[0]                                                                                                                                                         ; |DigitalWatch|mode[0]                                                                                                                                                               ; padio            ;
; |DigitalWatch|set_time[2]                                                                                                                                                     ; |DigitalWatch|set_time[2]                                                                                                                                                           ; padio            ;
; |DigitalWatch|set_time[1]                                                                                                                                                     ; |DigitalWatch|set_time[1]                                                                                                                                                           ; padio            ;
; |DigitalWatch|set_time[0]                                                                                                                                                     ; |DigitalWatch|set_time[0]                                                                                                                                                           ; padio            ;
; |DigitalWatch|alarm_out[7]                                                                                                                                                    ; |DigitalWatch|alarm_out[7]                                                                                                                                                          ; padio            ;
; |DigitalWatch|alarm_out[6]                                                                                                                                                    ; |DigitalWatch|alarm_out[6]                                                                                                                                                          ; padio            ;
; |DigitalWatch|alarm_out[5]                                                                                                                                                    ; |DigitalWatch|alarm_out[5]                                                                                                                                                          ; padio            ;
; |DigitalWatch|alarm_out[4]                                                                                                                                                    ; |DigitalWatch|alarm_out[4]                                                                                                                                                          ; padio            ;
; |DigitalWatch|alarm_out[3]                                                                                                                                                    ; |DigitalWatch|alarm_out[3]                                                                                                                                                          ; padio            ;
; |DigitalWatch|alarm_out[2]                                                                                                                                                    ; |DigitalWatch|alarm_out[2]                                                                                                                                                          ; padio            ;
; |DigitalWatch|alarm_out[1]                                                                                                                                                    ; |DigitalWatch|alarm_out[1]                                                                                                                                                          ; padio            ;
; |DigitalWatch|alarm_out[0]                                                                                                                                                    ; |DigitalWatch|alarm_out[0]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour0[7]                                                                                                                                                    ; |DigitalWatch|seg_hour0[7]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour0[6]                                                                                                                                                    ; |DigitalWatch|seg_hour0[6]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour0[5]                                                                                                                                                    ; |DigitalWatch|seg_hour0[5]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour0[4]                                                                                                                                                    ; |DigitalWatch|seg_hour0[4]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour0[3]                                                                                                                                                    ; |DigitalWatch|seg_hour0[3]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour0[2]                                                                                                                                                    ; |DigitalWatch|seg_hour0[2]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour0[1]                                                                                                                                                    ; |DigitalWatch|seg_hour0[1]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour0[0]                                                                                                                                                    ; |DigitalWatch|seg_hour0[0]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour1[7]                                                                                                                                                    ; |DigitalWatch|seg_hour1[7]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour1[6]                                                                                                                                                    ; |DigitalWatch|seg_hour1[6]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour1[5]                                                                                                                                                    ; |DigitalWatch|seg_hour1[5]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour1[4]                                                                                                                                                    ; |DigitalWatch|seg_hour1[4]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour1[3]                                                                                                                                                    ; |DigitalWatch|seg_hour1[3]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour1[2]                                                                                                                                                    ; |DigitalWatch|seg_hour1[2]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour1[1]                                                                                                                                                    ; |DigitalWatch|seg_hour1[1]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_hour1[0]                                                                                                                                                    ; |DigitalWatch|seg_hour1[0]                                                                                                                                                          ; padio            ;
; |DigitalWatch|seg_min0[7]                                                                                                                                                     ; |DigitalWatch|seg_min0[7]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min0[6]                                                                                                                                                     ; |DigitalWatch|seg_min0[6]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min0[5]                                                                                                                                                     ; |DigitalWatch|seg_min0[5]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min0[4]                                                                                                                                                     ; |DigitalWatch|seg_min0[4]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min0[3]                                                                                                                                                     ; |DigitalWatch|seg_min0[3]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min0[2]                                                                                                                                                     ; |DigitalWatch|seg_min0[2]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min0[1]                                                                                                                                                     ; |DigitalWatch|seg_min0[1]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min0[0]                                                                                                                                                     ; |DigitalWatch|seg_min0[0]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min1[7]                                                                                                                                                     ; |DigitalWatch|seg_min1[7]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min1[6]                                                                                                                                                     ; |DigitalWatch|seg_min1[6]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min1[5]                                                                                                                                                     ; |DigitalWatch|seg_min1[5]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min1[4]                                                                                                                                                     ; |DigitalWatch|seg_min1[4]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min1[3]                                                                                                                                                     ; |DigitalWatch|seg_min1[3]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min1[2]                                                                                                                                                     ; |DigitalWatch|seg_min1[2]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min1[1]                                                                                                                                                     ; |DigitalWatch|seg_min1[1]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_min1[0]                                                                                                                                                     ; |DigitalWatch|seg_min1[0]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec0[7]                                                                                                                                                     ; |DigitalWatch|seg_sec0[7]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec0[6]                                                                                                                                                     ; |DigitalWatch|seg_sec0[6]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec0[5]                                                                                                                                                     ; |DigitalWatch|seg_sec0[5]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec0[4]                                                                                                                                                     ; |DigitalWatch|seg_sec0[4]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec0[3]                                                                                                                                                     ; |DigitalWatch|seg_sec0[3]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec0[2]                                                                                                                                                     ; |DigitalWatch|seg_sec0[2]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec0[1]                                                                                                                                                     ; |DigitalWatch|seg_sec0[1]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec0[0]                                                                                                                                                     ; |DigitalWatch|seg_sec0[0]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec1[6]                                                                                                                                                     ; |DigitalWatch|seg_sec1[6]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec1[5]                                                                                                                                                     ; |DigitalWatch|seg_sec1[5]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec1[1]                                                                                                                                                     ; |DigitalWatch|seg_sec1[1]                                                                                                                                                           ; padio            ;
; |DigitalWatch|seg_sec1[0]                                                                                                                                                     ; |DigitalWatch|seg_sec1[0]                                                                                                                                                           ; padio            ;
; |DigitalWatch|sw2                                                                                                                                                             ; |DigitalWatch|sw2~corein                                                                                                                                                            ; combout          ;
; |DigitalWatch|reset                                                                                                                                                           ; |DigitalWatch|reset~corein                                                                                                                                                          ; combout          ;
; |DigitalWatch|sw0                                                                                                                                                             ; |DigitalWatch|sw0~corein                                                                                                                                                            ; combout          ;
; |DigitalWatch|sw1                                                                                                                                                             ; |DigitalWatch|sw1~corein                                                                                                                                                            ; combout          ;
; |DigitalWatch|sw3                                                                                                                                                             ; |DigitalWatch|sw3~corein                                                                                                                                                            ; combout          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition
    Info: Processing started: Sat Jun 21 16:02:59 2008
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off DigitalWatch -c DigitalWatch
Info: Using vector source file "F:/Work2008/NowWorking//4thEdition/DigitalWatch2/DigitalWatch.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of DigitalWatch.vwf called DigitalWatch.sim_ori.vwf has been created in the db folder
Warning: Can't display state machine states -- register holding state machine bit "|DigitalWatch|SegmentDisplay:inst3|state.s2" was synthesized away
Info: Inverted registers were found during simulation
    Info: Register: |DigitalWatch|SegmentDisplay:inst3|blink
    Info: Register: |DigitalWatch|MasterSelect:inst|set_time[2]
    Info: Register: |DigitalWatch|SegmentDisplay:inst3|disp_hour
    Info: Register: |DigitalWatch|SegmentDisplay:inst3|disp_min
    Info: Register: |DigitalWatch|SegmentDisplay:inst3|disp_sec
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       4.70 %
Info: Number of transitions in simulation is 16259747
Info: Vector file DigitalWatch.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 1 warning
    Info: Allocated 107 megabytes of memory during processing
    Info: Processing ended: Sat Jun 21 16:09:51 2008
    Info: Elapsed time: 00:06:52


