axis_fir_15.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/61af/437c/axis_fir_15.sv,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
mathdoer.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/61af/hdl/mathdoer.v,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_mathdoer_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mathdoer_0_0/sim/design_1_mathdoer_0_0.v,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_axi_dma_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_afc3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_afc3_one_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_afc3_psr_aclk_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_afc3_s00mmu_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_afc3_s00tr_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_afc3_s00sic_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_afc3_s00a2s_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_afc3_sarn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_afc3_srn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_afc3_sawn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_afc3_swn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_afc3_sbn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_afc3_m00s2a_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_afc3_m00e_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_axi_smc_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.sv,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_axi_mem_intercon_imp_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_mem_intercon_imp_xbar_0/sim/design_1_axi_mem_intercon_imp_xbar_0.v,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_axi_mem_intercon_imp_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/sim/design_1_axi_mem_intercon_imp_auto_pc_0.v,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_axi_mem_intercon_imp_auto_us_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/sim/design_1_axi_mem_intercon_imp_auto_us_0.v,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_axi_mem_intercon_imp_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_1/sim/design_1_axi_mem_intercon_imp_auto_pc_1.v,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_axi_mem_intercon_imp_auto_us_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_1/sim/design_1_axi_mem_intercon_imp_auto_us_1.v,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
