

================================================================
== Vitis HLS Report for 'neural_network'
================================================================
* Date:           Sun Sep 15 04:03:33 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_unsw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.201 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      342|      342|  3.420 us|  3.420 us|  343|  343|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                     |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_neural_network_Pipeline_VITIS_LOOP_56_1_fu_1286  |neural_network_Pipeline_VITIS_LOOP_56_1  |      111|      111|  1.110 us|  1.110 us|  111|  111|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_68_3_fu_1423  |neural_network_Pipeline_VITIS_LOOP_68_3  |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_22_1_fu_1603  |neural_network_Pipeline_VITIS_LOOP_22_1  |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_28_2_fu_1610  |neural_network_Pipeline_VITIS_LOOP_28_2  |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_35_3_fu_1625  |neural_network_Pipeline_VITIS_LOOP_35_3  |       49|       49|  0.490 us|  0.490 us|   49|   49|       no|
        +-----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      -|      -|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |      102|  103|   4856|   2503|    -|
|Memory           |        0|    -|     46|     18|    0|
|Multiplexer      |        -|    -|      -|   1030|    -|
|Register         |        -|    -|   1648|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |      102|  103|   6550|   3551|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      100|   90|  41600|  20800|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |      102|  114|     15|     17|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                       Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |CONTROL_s_axi_U                                      |CONTROL_s_axi                            |        0|   0|    36|    40|    0|
    |INPUT_s_axi_U                                        |INPUT_s_axi                              |        0|   0|   110|   121|    0|
    |OUTPUT_s_axi_U                                       |OUTPUT_s_axi                             |        0|   0|   110|   113|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_22_1_fu_1603  |neural_network_Pipeline_VITIS_LOOP_22_1  |        0|   0|    23|   112|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_28_2_fu_1610  |neural_network_Pipeline_VITIS_LOOP_28_2  |        0|   3|   677|   606|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_35_3_fu_1625  |neural_network_Pipeline_VITIS_LOOP_35_3  |        0|   0|  1555|  1198|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_56_1_fu_1286  |neural_network_Pipeline_VITIS_LOOP_56_1  |       44|  43|  1261|   188|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_68_3_fu_1423  |neural_network_Pipeline_VITIS_LOOP_68_3  |       58|  57|  1084|   125|    0|
    +-----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                                |                                         |      102| 103|  4856|  2503|    0|
    +-----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |layer1_output_U  |layer1_output_RAM_AUTO_1R1W  |        0|  30|  15|    0|    64|   15|     1|          960|
    |layer2_output_U  |layer2_output_RAM_AUTO_1R1W  |        0|  16|   3|    0|    10|   16|     1|          160|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                             |        0|  46|  18|    0|    74|   31|     2|         1120|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  430|         85|    1|         85|
    |input_r_address0        |  193|         44|    6|        264|
    |layer1_output_address0  |  145|         31|    6|        186|
    |layer1_output_address1  |  137|         29|    6|        174|
    |layer1_output_ce0       |   13|          3|    1|          3|
    |layer1_output_we0       |    9|          2|    1|          2|
    |layer2_output_address0  |   21|          5|    4|         20|
    |layer2_output_ce0       |   21|          5|    1|          5|
    |layer2_output_we0       |    9|          2|    1|          2|
    |output_r_address0       |   13|          3|    4|         12|
    |output_r_ce0            |   13|          3|    1|          3|
    |output_r_d0             |   13|          3|   16|         48|
    |output_r_we0            |   13|          3|    1|          3|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   | 1030|        218|   49|        807|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                         |  84|   0|   84|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_22_1_fu_1603_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_28_2_fu_1610_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_35_3_fu_1625_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_56_1_fu_1286_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_68_3_fu_1423_ap_start_reg  |   1|   0|    1|          0|
    |input_r_load_10_reg_1757                                          |  16|   0|   16|          0|
    |input_r_load_11_reg_1767                                          |  16|   0|   16|          0|
    |input_r_load_12_reg_1777                                          |  16|   0|   16|          0|
    |input_r_load_13_reg_1787                                          |  16|   0|   16|          0|
    |input_r_load_14_reg_1797                                          |  16|   0|   16|          0|
    |input_r_load_15_reg_1807                                          |  16|   0|   16|          0|
    |input_r_load_16_reg_1817                                          |  16|   0|   16|          0|
    |input_r_load_17_reg_1827                                          |  16|   0|   16|          0|
    |input_r_load_18_reg_1837                                          |  16|   0|   16|          0|
    |input_r_load_19_reg_1847                                          |  16|   0|   16|          0|
    |input_r_load_1_reg_1667                                           |  16|   0|   16|          0|
    |input_r_load_20_reg_1857                                          |  16|   0|   16|          0|
    |input_r_load_21_reg_1867                                          |  16|   0|   16|          0|
    |input_r_load_22_reg_1877                                          |  16|   0|   16|          0|
    |input_r_load_23_reg_1887                                          |  16|   0|   16|          0|
    |input_r_load_24_reg_1897                                          |  16|   0|   16|          0|
    |input_r_load_25_reg_1907                                          |  16|   0|   16|          0|
    |input_r_load_26_reg_1917                                          |  16|   0|   16|          0|
    |input_r_load_27_reg_1927                                          |  16|   0|   16|          0|
    |input_r_load_28_reg_1937                                          |  16|   0|   16|          0|
    |input_r_load_29_reg_1947                                          |  16|   0|   16|          0|
    |input_r_load_2_reg_1677                                           |  16|   0|   16|          0|
    |input_r_load_30_reg_1957                                          |  16|   0|   16|          0|
    |input_r_load_31_reg_1967                                          |  16|   0|   16|          0|
    |input_r_load_32_reg_1977                                          |  16|   0|   16|          0|
    |input_r_load_33_reg_1987                                          |  16|   0|   16|          0|
    |input_r_load_34_reg_1997                                          |  16|   0|   16|          0|
    |input_r_load_35_reg_2007                                          |  16|   0|   16|          0|
    |input_r_load_36_reg_2017                                          |  16|   0|   16|          0|
    |input_r_load_37_reg_2027                                          |  16|   0|   16|          0|
    |input_r_load_38_reg_2037                                          |  16|   0|   16|          0|
    |input_r_load_39_reg_2047                                          |  16|   0|   16|          0|
    |input_r_load_3_reg_1687                                           |  16|   0|   16|          0|
    |input_r_load_40_reg_2057                                          |  16|   0|   16|          0|
    |input_r_load_41_reg_2067                                          |  16|   0|   16|          0|
    |input_r_load_42_reg_2077                                          |  16|   0|   16|          0|
    |input_r_load_4_reg_1697                                           |  16|   0|   16|          0|
    |input_r_load_5_reg_1707                                           |  16|   0|   16|          0|
    |input_r_load_6_reg_1717                                           |  16|   0|   16|          0|
    |input_r_load_7_reg_1727                                           |  16|   0|   16|          0|
    |input_r_load_8_reg_1737                                           |  16|   0|   16|          0|
    |input_r_load_9_reg_1747                                           |  16|   0|   16|          0|
    |input_r_load_reg_1657                                             |  16|   0|   16|          0|
    |layer1_output_load_10_reg_2187                                    |  15|   0|   15|          0|
    |layer1_output_load_11_reg_2202                                    |  15|   0|   15|          0|
    |layer1_output_load_12_reg_2207                                    |  15|   0|   15|          0|
    |layer1_output_load_13_reg_2222                                    |  15|   0|   15|          0|
    |layer1_output_load_14_reg_2227                                    |  15|   0|   15|          0|
    |layer1_output_load_15_reg_2242                                    |  15|   0|   15|          0|
    |layer1_output_load_16_reg_2247                                    |  15|   0|   15|          0|
    |layer1_output_load_17_reg_2262                                    |  15|   0|   15|          0|
    |layer1_output_load_18_reg_2267                                    |  15|   0|   15|          0|
    |layer1_output_load_19_reg_2282                                    |  15|   0|   15|          0|
    |layer1_output_load_1_reg_2102                                     |  15|   0|   15|          0|
    |layer1_output_load_20_reg_2287                                    |  15|   0|   15|          0|
    |layer1_output_load_21_reg_2302                                    |  15|   0|   15|          0|
    |layer1_output_load_22_reg_2307                                    |  15|   0|   15|          0|
    |layer1_output_load_23_reg_2322                                    |  15|   0|   15|          0|
    |layer1_output_load_24_reg_2327                                    |  15|   0|   15|          0|
    |layer1_output_load_25_reg_2342                                    |  15|   0|   15|          0|
    |layer1_output_load_26_reg_2347                                    |  15|   0|   15|          0|
    |layer1_output_load_27_reg_2362                                    |  15|   0|   15|          0|
    |layer1_output_load_28_reg_2367                                    |  15|   0|   15|          0|
    |layer1_output_load_29_reg_2382                                    |  15|   0|   15|          0|
    |layer1_output_load_2_reg_2107                                     |  15|   0|   15|          0|
    |layer1_output_load_30_reg_2387                                    |  15|   0|   15|          0|
    |layer1_output_load_31_reg_2402                                    |  15|   0|   15|          0|
    |layer1_output_load_32_reg_2407                                    |  15|   0|   15|          0|
    |layer1_output_load_33_reg_2422                                    |  15|   0|   15|          0|
    |layer1_output_load_34_reg_2427                                    |  15|   0|   15|          0|
    |layer1_output_load_35_reg_2442                                    |  15|   0|   15|          0|
    |layer1_output_load_36_reg_2447                                    |  15|   0|   15|          0|
    |layer1_output_load_37_reg_2462                                    |  15|   0|   15|          0|
    |layer1_output_load_38_reg_2467                                    |  15|   0|   15|          0|
    |layer1_output_load_39_reg_2482                                    |  15|   0|   15|          0|
    |layer1_output_load_3_reg_2122                                     |  15|   0|   15|          0|
    |layer1_output_load_40_reg_2487                                    |  15|   0|   15|          0|
    |layer1_output_load_41_reg_2502                                    |  15|   0|   15|          0|
    |layer1_output_load_42_reg_2507                                    |  15|   0|   15|          0|
    |layer1_output_load_43_reg_2522                                    |  15|   0|   15|          0|
    |layer1_output_load_44_reg_2527                                    |  15|   0|   15|          0|
    |layer1_output_load_45_reg_2542                                    |  15|   0|   15|          0|
    |layer1_output_load_46_reg_2547                                    |  15|   0|   15|          0|
    |layer1_output_load_47_reg_2562                                    |  15|   0|   15|          0|
    |layer1_output_load_48_reg_2567                                    |  15|   0|   15|          0|
    |layer1_output_load_49_reg_2582                                    |  15|   0|   15|          0|
    |layer1_output_load_4_reg_2127                                     |  15|   0|   15|          0|
    |layer1_output_load_50_reg_2587                                    |  15|   0|   15|          0|
    |layer1_output_load_51_reg_2602                                    |  15|   0|   15|          0|
    |layer1_output_load_52_reg_2607                                    |  15|   0|   15|          0|
    |layer1_output_load_53_reg_2622                                    |  15|   0|   15|          0|
    |layer1_output_load_54_reg_2627                                    |  15|   0|   15|          0|
    |layer1_output_load_55_reg_2642                                    |  15|   0|   15|          0|
    |layer1_output_load_56_reg_2647                                    |  15|   0|   15|          0|
    |layer1_output_load_5_reg_2142                                     |  15|   0|   15|          0|
    |layer1_output_load_6_reg_2147                                     |  15|   0|   15|          0|
    |layer1_output_load_7_reg_2162                                     |  15|   0|   15|          0|
    |layer1_output_load_8_reg_2167                                     |  15|   0|   15|          0|
    |layer1_output_load_9_reg_2182                                     |  15|   0|   15|          0|
    |layer1_output_load_reg_2087                                       |  15|   0|   15|          0|
    |max_val_reg_2657                                                  |  16|   0|   16|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             |1648|   0| 1648|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_CONTROL_AWVALID  |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_AWREADY  |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_AWADDR   |   in|    4|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WVALID   |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WREADY   |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WDATA    |   in|   32|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WSTRB    |   in|    4|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_ARVALID  |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_ARREADY  |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_ARADDR   |   in|    4|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RVALID   |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RREADY   |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RDATA    |  out|   32|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RRESP    |  out|    2|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_BVALID   |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_BREADY   |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_BRESP    |  out|    2|       s_axi|         CONTROL|   return void|
|s_axi_INPUT_AWVALID    |   in|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_AWREADY    |  out|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_AWADDR     |   in|    8|       s_axi|           INPUT|         array|
|s_axi_INPUT_WVALID     |   in|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_WREADY     |  out|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_WDATA      |   in|   32|       s_axi|           INPUT|         array|
|s_axi_INPUT_WSTRB      |   in|    4|       s_axi|           INPUT|         array|
|s_axi_INPUT_ARVALID    |   in|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_ARREADY    |  out|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_ARADDR     |   in|    8|       s_axi|           INPUT|         array|
|s_axi_INPUT_RVALID     |  out|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_RREADY     |   in|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_RDATA      |  out|   32|       s_axi|           INPUT|         array|
|s_axi_INPUT_RRESP      |  out|    2|       s_axi|           INPUT|         array|
|s_axi_INPUT_BVALID     |  out|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_BREADY     |   in|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_BRESP      |  out|    2|       s_axi|           INPUT|         array|
|s_axi_OUTPUT_AWVALID   |   in|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_AWREADY   |  out|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_AWADDR    |   in|    6|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_WVALID    |   in|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_WREADY    |  out|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_WDATA     |   in|   32|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_WSTRB     |   in|    4|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_ARVALID   |   in|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_ARREADY   |  out|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_ARADDR    |   in|    6|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_RVALID    |  out|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_RREADY    |   in|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_RDATA     |  out|   32|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_RRESP     |  out|    2|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_BVALID    |  out|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_BREADY    |   in|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_BRESP     |  out|    2|       s_axi|          OUTPUT|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  neural_network|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  neural_network|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  neural_network|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

