# ğŸš€ RISC-V 32-Bit Processor Design  

A **custom-designed RISC-V 32-bit processor**, developed from scratch using Verilog HDL, implementing the core functionalities of the RISC-V ISA. This project is aimed at providing a simple, modular, and extensible implementation of the RISC-V architecture for educational purposes, hobbyists, or as a foundation for advanced research.

---

## ğŸ“œ Features  
- **32-bit RISC-V ISA (RV32I)**: Implements the base integer instruction set (RV32I).  
- **Pipeline Design**: Modularized 5-stage pipeline architecture (IF, ID, EX, MEM, WB).  
- **Hazard Handling**: Supports data and control hazard detection and resolution (e.g., forwarding, stalling).  
- **Branch Prediction**: Optional 2-bit branch predictor implementation for improved performance.  
- **Memory Interface**: Simple instruction and data memory interface using synchronous RAM.  
- **Extendable**: Codebase is modular and designed for easy extension (e.g., RV32M for multiplication/division).  

---

## ğŸ“‚ Project Structure  
```plaintext
â”œâ”€â”€ rtl/                  # RTL Design Files (Verilog HDL)  
â”‚   â”œâ”€â”€ alu.v             # Arithmetic Logic Unit  
â”‚   â”œâ”€â”€ control_unit.v    # Control Unit  
â”‚   â”œâ”€â”€ register_file.v   # Register File  
â”‚   â”œâ”€â”€ hazard_unit.v     # Hazard Detection and Forwarding Unit  
â”‚   â”œâ”€â”€ pipeline/         # Pipeline Stages (IF, ID, EX, MEM, WB)  
â”œâ”€â”€ testbench/            # Testbenches for RTL Verification  
â”‚   â”œâ”€â”€ alu_tb.v  
â”‚   â”œâ”€â”€ cpu_tb.v  
â”œâ”€â”€ docs/                 # Documentation and Diagrams  
â”‚   â”œâ”€â”€ architecture.png  # Processor Architecture Diagram  
â”‚   â”œâ”€â”€ pipeline.png      # Pipeline Diagram  
â”œâ”€â”€ sim/                  # Simulation Scripts  
â”‚   â”œâ”€â”€ compile.tcl       # Compilation Script  
â”‚   â”œâ”€â”€ simulate.tcl      # Simulation Script  
â”œâ”€â”€ LICENSE               # License File  
â””â”€â”€ README.md             # Project Documentation
```
## ğŸ–¼ï¸ Architecture Overview

This processor follows the RV32I architecture with a 5-stage pipeline:
1. Instruction Fetch (IF): Fetches instructions from memory.
2. Instruction Decode (ID): Decodes the instruction and reads operands.
3. Execute (EX): Performs ALU operations or calculates branch targets.
4. Memory Access (MEM): Accesses data memory if needed.
5. Write Back (WB): Writes the result back to the register file.

---

## âš™ï¸ Simulation and Testing
Prerequisites
Verilog simulator (e.g., ModelSim, VCS, Icarus Verilog)
GTKWave (optional for waveform viewing)

---

## ğŸš§ Roadmap

- [x] RV32I Base Implementation
- [x] Basic Hazard Detection & Forwarding
- [ ] Branch Prediction (2-bit)
- [ ] RV32M (Multiplication & Division)
- [ ] Cache Integration
- [ ] Formal Verification
- [ ] Documentation
  - [x] Write detailed `README.md`
  - [ ] Add inline comments to code
  - [ ] Publish GitHub Pages for project documentation

---

## ğŸ“– References
RISC-V Specification
Computer Organization and Design: RISC-V Edition

---

## ğŸ“ License
This project is licensed under the MIT License. See the LICENSE file for details.

---

## â­ Support
If you find this project helpful, give it a â­! Feel free to reach out for collaboration or suggestions.

---

## ğŸ“« Contact

Have questions, feedback, or want to collaborate? Feel free to reach out!

- ğŸŒ **Website:** [yusronizza.github.io](https://yusronizza.github.io)
- ğŸ“§ **Email:** [yusronizzafaradisa@gmail.com](mailto:yusronizzafaradisa@gmail.com)
- ğŸ¦ **Twitter:** [@yusronizza_](https://twitter.com/yourusername)
- ğŸ’¼ **LinkedIn:** [Yusron Izza Faradisa](https://linkedin.com/in/yusronizza)
- ğŸ› ï¸ **GitHub:** [@yusronizza](https://github.com/yusronizza)

---

## ğŸ¤ Contributing

Contributions are welcome! Feel free to submit pull requests or open issues for discussion.

**Contributions, issues, and feature requests are welcome!** Feel free to check out the [issues page](https://github.com/yusronizza/riscv/issues) to get started. 
