MIG: 12:32:22 : Running customizer.xit
MIG: 12:32:22 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 12:32:22 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/ALINX000008/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5424-ALINX000008-PC/coregen/PCIe_mig_7series_0_0
MIG: 12:32:22 : synp_flow:  -- synthesis_mode: Other
MIG: 12:32:22 : outputDirectory: c:/Users/ALINX000008/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5424-ALINX000008-PC/coregen/PCIe_mig_7series_0_0/_tmp/
MIG: 12:32:22 : vivado_mode: xpg_bd
MIG: 12:32:22 :  locked false  
MIG: 12:32:22 : HDL Language: Verilog
MIG: 12:32:22 : compInfo: false
MIG: 12:32:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:32:22 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:32:22 : I am in catch area
MIG: 12:32:22 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/ALINX000008/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5424-ALINX000008-PC/coregen/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ALINX000008/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5424-ALINX000008-PC/coregen/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 12:41:52 : Prasad before: xmlPropertyPrj -- .prj
MIG: 12:41:52 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 12:41:52 : XML_INPUT_FILE: c:/Users/ALINX000008/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5424-ALINX000008-PC/coregen/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:41:52 : Component_Name: PCIe_mig_7series_0_0
MIG: 12:41:52 : Moving PCIe_mig_7series_0_0 ...
MIG: 12:41:52 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 12:41:52 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 12:41:52 : Sending back 0
MIG: 12:41:52 : xml_input_file: mig_a.prj
MIG: 12:41:52 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:41:52 : xml_input_file: mig_a.prj
MIG: 12:41:52 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:41:52 : In updateAllModelParams
MIG: 12:41:52 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 12:41:52 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:41:52 : XGUI hdlLanguage: Verilog
MIG: 12:41:52 : xgui vivado_mode: xpg_bd
MIG: 12:41:52 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:41:52 : Reading D:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 12:41:53 : 1
MIG: 12:41:53 : Inside fn mem: DDR3
MIG: 12:41:53 : detect_uiclk: 100000000
MIG: 12:41:53 : cntrl:  memtype: DDR3
MIG: 12:41:53 : 800
MIG: 12:41:53 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 12:41:53 : 
MIG: 12:41:53 : 1
MIG: 12:41:53 : 100000000
MIG: 12:41:53 : 
MIG: 12:41:53 :  polarity_value: 1
MIG: 12:41:53 : 
MIG: 12:41:53 : 
MIG: 12:41:53 : cntrl:  memtype: DDR3
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:41:53 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:41:53 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:41:53 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 12:41:53 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:41:53 : 4
MIG: 12:41:53 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 12:41:53 : 32
MIG: 12:41:53 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 12:41:53 : 4
MIG: 12:41:53 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 12:41:53 : 2
MIG: 12:41:53 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 12:41:53 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: ECC ==> OFF
MIG: 12:41:53 : 32
MIG: 12:41:53 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 12:41:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:41:53 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:41:53 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:41:53 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:41:53 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:41:53 : 15
MIG: 12:41:53 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 12:41:53 : 29
MIG: 12:41:53 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:41:53 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:41:53 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:41:53 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 12:41:53 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 12:41:53 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 12:41:53 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:41:53 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:41:53 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:41:53 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:41:53 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:41:53 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:41:53 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:41:53 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 12:41:53 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:41:53 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:41:53 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:41:53 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:41:53 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:41:53 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:41:53 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:41:53 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 12:41:53 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 12:41:53 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:41:53 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:41:53 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:41:53 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 12:41:53 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 12:41:53 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:41:53 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:41:53 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 12:41:53 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 12:41:53 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 12:41:53 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:41:53 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 12:41:53 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 12:41:53 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:41:53 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:41:53 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:41:53 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:41:53 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:41:53 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:41:53 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:41:53 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 12:41:53 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:41:53 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:41:53 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 12:41:53 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:41:53 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 12:41:53 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 12:41:53 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 12:41:53 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 12:41:53 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 12:41:53 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 12:41:53 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:41:53 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 12:41:53 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 12:41:53 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 12:41:53 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:41:53 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 12:41:53 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 12:41:53 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 12:41:53 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 12:41:53 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 12:41:53 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 12:41:53 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 12:41:53 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 12:41:53 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:41:53 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:41:53 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:41:53 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:41:53 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 12:41:53 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:41:53 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:41:53 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:41:53 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:41:53 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:41:53 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:41:53 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:41:53 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:41:53 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:41:53 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:41:53 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:41:53 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:41:53 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:41:53 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:41:53 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:41:53 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:41:53 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:41:53 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:41:53 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:41:53 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:41:53 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:41:53 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:41:53 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:41:53 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:41:53 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:41:53 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:41:53 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:41:53 : 4
MIG: 12:41:53 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:41:53 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 12:41:53 : 1073741824
MIG: 12:41:53 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:41:53 : 30
MIG: 12:41:53 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 12:41:53 : 256
MIG: 12:41:53 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 12:41:53 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:41:53 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 12:41:53 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:41:53 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:41:53 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:41:53 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:41:53 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:41:53 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:41:53 : 
MIG: 12:41:53 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:41:53 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 12:41:53 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 12:41:53 : NOBUF
MIG: 12:41:53 : NONE
MIG: 12:41:53 : 
MIG: 12:41:53 : Same Interface
MIG: 14:05:09 : Running customizer.xit
MIG: 14:05:09 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 14:05:09 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/ALINX000008/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5424-ALINX000008-PC/coregen/PCIe_mig_7series_0_0
MIG: 14:05:09 : synp_flow:  -- synthesis_mode: Other
MIG: 14:05:09 : outputDirectory: c:/Users/ALINX000008/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5424-ALINX000008-PC/coregen/PCIe_mig_7series_0_0/_tmp/
MIG: 14:05:09 : vivado_mode: xpg_bd
MIG: 14:05:09 :  locked false  
MIG: 14:05:09 : HDL Language: Verilog
MIG: 14:05:09 : compInfo: false
MIG: 14:05:09 : Vivado Options xc7a100t fgg484 -2
MIG: 14:05:09 : 1: xc7a100t 2: fgg484 3: -2
MIG: 14:05:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:05:09 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:05:09 : I am in catch area
MIG: 14:05:09 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/ALINX000008/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5424-ALINX000008-PC/coregen/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ALINX000008/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5424-ALINX000008-PC/coregen/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 14:05:54 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 14:05:54 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 14:05:54 : XML_INPUT_FILE: c:/Users/ALINX000008/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5424-ALINX000008-PC/coregen/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:05:54 : Component_Name: PCIe_mig_7series_0_0
MIG: 14:05:54 : Moving PCIe_mig_7series_0_0 ...
MIG: 14:05:55 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 14:05:55 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 14:05:55 : Sending back 0
MIG: 14:05:55 : xml_input_file: mig_b.prj
MIG: 14:05:55 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:05:55 : xml_input_file: mig_b.prj
MIG: 14:05:55 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:05:55 : In updateAllModelParams
MIG: 14:05:55 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:05:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:05:55 : XGUI hdlLanguage: Verilog
MIG: 14:05:55 : xgui vivado_mode: xpg_bd
MIG: 14:05:55 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:05:55 : Reading D:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:05:56 : 
MIG: 14:05:56 : Inside fn mem: DDR3
MIG: 14:05:56 : detect_uiclk: 100000000
MIG: 14:05:56 : cntrl:  memtype: DDR3
MIG: 14:05:56 : 
MIG: 14:05:56 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:05:56 : 
MIG: 14:05:56 : 
MIG: 14:05:56 : 
MIG: 14:05:56 : 
MIG: 14:05:56 :  polarity_value: 1
MIG: 14:05:56 : 
MIG: 14:05:56 : 
MIG: 14:05:56 : cntrl:  memtype: DDR3
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:05:56 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:05:56 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:05:56 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:05:56 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:05:56 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: ECC ==> OFF
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:05:56 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:05:56 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:05:56 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:05:56 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:05:56 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:05:56 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:05:56 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:05:56 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:05:56 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:05:56 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:05:56 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:05:56 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:05:56 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:05:56 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:05:56 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:05:56 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:05:56 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:05:56 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:05:56 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:05:56 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:05:56 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:05:56 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:05:56 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:05:56 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:05:56 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:05:56 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:05:56 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:05:56 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:05:56 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:05:56 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:05:56 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:05:56 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:05:56 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:05:56 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:05:56 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:05:56 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:05:56 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:05:56 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:05:56 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:05:56 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:05:56 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:05:56 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:05:56 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:05:56 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:05:56 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:05:56 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:05:56 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:05:56 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:05:56 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:05:56 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:05:56 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:05:56 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:05:56 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:05:56 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:05:56 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:05:56 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:05:56 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:05:56 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:05:56 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:05:56 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:05:56 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:05:56 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:05:56 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:05:56 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:05:56 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:05:56 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:05:56 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:05:56 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:05:56 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:05:56 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:05:56 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:05:56 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:05:56 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:05:56 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:05:56 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:05:56 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:05:56 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:05:56 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:05:56 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:05:56 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:05:56 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:05:56 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:05:56 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:05:56 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:05:56 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:05:56 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:05:56 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:05:56 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:05:56 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:05:56 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:05:56 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:05:56 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:05:56 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:05:56 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:05:56 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:05:56 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:05:56 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:05:56 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:05:56 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:05:56 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:05:56 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:05:56 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:05:56 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:05:56 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:05:56 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:05:56 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:05:56 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:05:56 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:05:56 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:05:56 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:05:56 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:05:56 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:05:56 : 
MIG: 14:05:56 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:05:56 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:05:56 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:05:56 : 
MIG: 14:05:56 : 
MIG: 14:05:56 : 
MIG: 14:05:56 : Same Interface
MIG: 14:12:55 : Running synthesis.xit
MIG: 14:12:55 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:12:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:12:55 : Running vlog_synth_rpr.xit
MIG: 14:12:55 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:12:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:12:55 : Running simulation.xit
MIG: 14:12:55 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:12:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:12:55 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:12:55 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:12:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:12:56 : Running implementation.xit
MIG: 14:12:56 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:12:56 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:21:58 : Running synthesis.xit
MIG: 14:21:58 : ################# RUNNING MIG BATCH ###################
MIG: 14:21:58 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 14:21:58 : synp_flow:  -- synthesis_mode: Other
MIG: 14:21:58 : outputDirectory: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 14:21:58 : vivado_mode: xpg_bd
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 1
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 :  locked false  
MIG: 14:21:58 : HDL Language: Verilog
MIG: 14:21:58 : compInfo: false
MIG: 14:21:58 : Vivado Options xc7a100t fgg484 -2
MIG: 14:21:58 : 1: xc7a100t 2: fgg484 3: -2
MIG: 14:21:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:21:58 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:21:58 : I am in catch area
MIG: 14:21:58 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 14:22:06 : XML_INPUT_FILE: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:22:06 : Component_Name: PCIe_mig_7series_0_0
MIG: 14:22:06 : Moving PCIe_mig_7series_0_0 ...
MIG: 14:22:06 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 14:22:06 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 14:22:06 : Running vlog_synth_rpr.xit
MIG: 14:22:06 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:22:06 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:22:06 : Running simulation.xit
MIG: 14:22:06 : ################# RUNNING MIG BATCH ###################
MIG: 14:22:06 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 14:22:06 : synp_flow:  -- synthesis_mode: Other
MIG: 14:22:06 : outputDirectory: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 14:22:06 : vivado_mode: xpg_bd
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 1
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 :  locked false  
MIG: 14:22:06 : HDL Language: Verilog
MIG: 14:22:06 : compInfo: false
MIG: 14:22:06 : Vivado Options xc7a100t fgg484 -2
MIG: 14:22:06 : 1: xc7a100t 2: fgg484 3: -2
MIG: 14:22:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:22:06 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:22:06 : I am in catch area
MIG: 14:22:06 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 14:22:13 : XML_INPUT_FILE: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:22:13 : Component_Name: PCIe_mig_7series_0_0
MIG: 14:22:13 : Moving PCIe_mig_7series_0_0 ...
MIG: 14:22:14 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 14:22:14 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 14:22:14 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:22:14 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:22:14 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:22:14 : Running implementation.xit
MIG: 14:22:14 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:22:14 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:37:16 : xml_input_file: mig_b.prj
MIG: 14:37:16 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:37:16 : In updateAllModelParams
MIG: 14:37:16 : XGUI hdlLanguage: Verilog
MIG: 14:37:16 : xgui vivado_mode: xpg_bd
MIG: 14:37:16 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:37:16 : Reading D:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:37:16 : 
MIG: 14:37:16 : Inside fn mem: DDR3
MIG: 14:37:16 : detect_uiclk: 100000000
MIG: 14:37:16 : cntrl:  memtype: DDR3
MIG: 14:37:16 : 
MIG: 14:37:16 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:37:16 : 
MIG: 14:37:16 : 
MIG: 14:37:16 : 
MIG: 14:37:16 : 
MIG: 14:37:16 :  polarity_value: 1
MIG: 14:37:16 : 
MIG: 14:37:16 : 
MIG: 14:37:16 : cntrl:  memtype: DDR3
MIG: 14:37:16 : 
MIG: 14:37:16 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:37:16 : 
MIG: 14:37:16 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:37:16 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:37:16 : 
MIG: 14:37:16 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:37:16 : 
MIG: 14:37:16 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:37:16 : 
MIG: 14:37:16 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:37:16 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:37:17 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:37:17 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:37:17 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: ECC ==> OFF
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:37:17 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:37:17 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:37:17 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:37:17 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:37:17 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:37:17 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:37:17 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:37:17 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:37:17 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:37:17 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:37:17 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:37:17 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:37:17 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:37:17 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:37:17 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:37:17 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:37:17 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:37:17 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:37:17 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:37:17 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:37:17 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:37:17 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:37:17 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:37:17 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:37:17 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:37:17 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:37:17 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:37:17 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:37:17 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:37:17 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:37:17 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:37:17 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:37:17 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:37:17 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:37:17 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:37:17 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:37:17 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:37:17 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:37:17 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:37:17 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:37:17 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:37:17 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:37:17 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:37:17 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:37:17 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:37:17 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:37:17 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:37:17 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:37:17 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:37:17 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:37:17 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:37:17 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:37:17 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:37:17 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:37:17 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:37:17 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:37:17 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:37:17 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:37:17 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:37:17 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:37:17 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:37:17 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:37:17 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:37:17 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:37:17 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:37:17 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:37:17 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:37:17 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:37:17 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:37:17 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:37:17 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:37:17 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:37:17 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:37:17 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:37:17 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:37:17 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:37:17 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:37:17 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:37:17 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:37:17 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:37:17 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:37:17 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:37:17 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:37:17 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:37:17 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:37:17 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:37:17 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:37:17 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:37:17 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:37:17 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:37:17 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:37:17 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:37:17 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:37:17 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:37:17 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:37:17 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:37:17 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:37:17 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:37:17 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:37:17 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:37:17 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:37:17 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:37:17 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:37:17 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:37:17 : 1
MIG: 14:37:17 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:37:17 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:37:17 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:37:17 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:37:17 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:37:17 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:37:17 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:37:17 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:37:17 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:37:17 : 
MIG: 14:37:17 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:37:17 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:37:17 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:37:17 : 
MIG: 14:37:17 : 
MIG: 14:37:17 : 
MIG: 14:37:17 : Same Interface
MIG: 14:37:17 : xml_input_file: mig_b.prj
MIG: 14:37:17 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:37:17 : xml_input_file: mig_b.prj
MIG: 14:37:17 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:37:17 : In updateAllModelParams
MIG: 14:37:17 : XGUI hdlLanguage: Verilog
MIG: 14:37:17 : xgui vivado_mode: xpg_bd
MIG: 14:37:17 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:37:17 : Reading D:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:37:18 : 
MIG: 14:37:18 : Inside fn mem: DDR3
MIG: 14:37:18 : detect_uiclk: 100000000
MIG: 14:37:18 : cntrl:  memtype: DDR3
MIG: 14:37:18 : 
MIG: 14:37:18 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:37:18 : 
MIG: 14:37:18 : 
MIG: 14:37:18 : 
MIG: 14:37:18 : 
MIG: 14:37:18 :  polarity_value: 1
MIG: 14:37:18 : 
MIG: 14:37:18 : 
MIG: 14:37:18 : cntrl:  memtype: DDR3
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:37:18 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:37:18 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:37:18 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:37:18 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:37:18 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: ECC ==> OFF
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:37:18 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:37:18 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:37:18 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:37:18 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:37:18 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:37:18 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:37:18 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:37:18 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:37:18 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:37:18 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:37:18 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:37:18 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:37:18 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:37:18 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:37:18 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:37:18 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:37:18 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:37:18 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:37:18 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:37:18 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:37:18 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:37:18 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:37:18 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:37:18 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:37:18 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:37:18 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:37:18 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:37:18 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:37:18 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:37:18 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:37:18 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:37:18 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:37:18 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:37:18 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:37:18 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:37:18 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:37:18 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:37:18 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:37:18 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:37:18 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:37:18 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:37:18 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:37:18 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:37:18 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:37:18 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:37:18 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:37:18 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:37:18 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:37:18 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:37:18 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:37:18 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:37:18 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:37:18 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:37:18 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:37:18 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:37:18 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:37:18 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:37:18 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:37:18 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:37:18 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:37:18 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:37:18 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:37:18 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:37:18 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:37:18 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:37:18 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:37:18 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:37:18 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:37:18 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:37:18 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:37:18 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:37:18 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:37:18 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:37:18 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:37:18 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:37:18 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:37:18 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:37:18 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:37:18 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:37:18 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:37:18 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:37:18 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:37:18 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:37:18 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:37:18 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:37:18 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:37:18 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:37:18 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:37:18 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:37:18 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:37:18 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:37:18 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:37:18 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:37:18 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:37:18 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:37:18 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:37:18 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:37:18 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:37:18 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:37:18 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:37:18 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:37:18 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:37:18 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:37:18 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:37:18 : 5
MIG: 14:37:18 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:37:18 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:37:18 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:37:18 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:37:18 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:37:18 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:37:18 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:37:18 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:37:18 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:37:18 : 
MIG: 14:37:18 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:37:18 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:37:18 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:37:18 : 
MIG: 14:37:18 : 
MIG: 14:37:18 : 
MIG: 14:37:18 : Same Interface
MIG: 14:37:18 : xml_input_file: mig_b.prj
MIG: 14:37:18 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:37:20 : xml_input_file: mig_b.prj
MIG: 14:37:20 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:37:20 : In updateAllModelParams
MIG: 14:37:20 : XGUI hdlLanguage: Verilog
MIG: 14:37:20 : xgui vivado_mode: xpg_bd
MIG: 14:37:20 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:37:20 : Reading D:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:37:21 : 
MIG: 14:37:21 : Inside fn mem: DDR3
MIG: 14:37:21 : detect_uiclk: 100000000
MIG: 14:37:21 : cntrl:  memtype: DDR3
MIG: 14:37:21 : 
MIG: 14:37:21 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:37:21 : 
MIG: 14:37:21 : 
MIG: 14:37:21 : 
MIG: 14:37:21 : 
MIG: 14:37:21 :  polarity_value: 1
MIG: 14:37:21 : 
MIG: 14:37:21 : 
MIG: 14:37:21 : cntrl:  memtype: DDR3
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:37:21 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:37:21 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:37:21 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:37:21 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:37:21 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: ECC ==> OFF
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:37:21 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:37:21 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:37:21 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:37:21 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:37:21 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:37:21 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:37:21 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:37:21 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:37:21 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:37:21 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:37:21 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:37:21 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:37:21 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:37:21 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:37:21 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:37:21 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:37:21 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:37:21 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:37:21 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:37:21 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:37:21 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:37:21 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:37:21 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:37:21 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:37:21 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:37:21 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:37:21 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:37:21 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:37:21 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:37:21 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:37:21 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:37:21 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:37:21 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:37:21 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:37:21 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:37:21 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:37:21 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:37:21 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:37:21 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:37:21 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:37:21 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:37:21 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:37:21 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:37:21 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:37:21 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:37:21 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:37:21 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:37:21 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:37:21 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:37:21 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:37:21 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:37:21 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:37:21 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:37:21 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:37:21 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:37:21 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:37:21 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:37:21 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:37:21 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:37:21 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:37:21 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:37:21 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:37:21 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:37:21 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:37:21 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:37:21 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:37:21 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:37:21 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:37:21 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:37:21 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:37:21 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:37:21 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:37:21 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:37:21 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:37:21 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:37:21 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:37:21 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:37:21 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:37:21 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:37:21 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:37:21 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:37:21 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:37:21 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:37:21 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:37:21 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:37:21 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:37:21 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:37:21 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:37:21 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:37:21 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:37:21 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:37:21 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:37:21 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:37:21 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:37:21 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:37:21 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:37:21 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:37:21 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:37:21 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:37:21 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:37:21 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:37:21 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:37:21 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:37:21 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:37:21 : 1
MIG: 14:37:21 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:37:21 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:37:21 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:37:21 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:37:21 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:37:21 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:37:21 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:37:21 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:37:21 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:37:21 : 
MIG: 14:37:21 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:37:21 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:37:21 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:37:21 : 
MIG: 14:37:21 : 
MIG: 14:37:21 : 
MIG: 14:37:21 : Same Interface
MIG: 14:37:21 : xml_input_file: mig_b.prj
MIG: 14:37:21 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:38:49 : Running synthesis.xit
MIG: 14:38:49 : ################# RUNNING MIG BATCH ###################
MIG: 14:38:49 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 14:38:49 : synp_flow:  -- synthesis_mode: Other
MIG: 14:38:49 : outputDirectory: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 14:38:49 : vivado_mode: xpg_bd
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 1
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 :  locked false  
MIG: 14:38:49 : HDL Language: Verilog
MIG: 14:38:49 : compInfo: false
MIG: 14:38:49 : Vivado Options xc7a100t fgg484 -2
MIG: 14:38:49 : 1: xc7a100t 2: fgg484 3: -2
MIG: 14:38:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:38:49 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:38:49 : I am in catch area
MIG: 14:38:49 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 14:38:56 : XML_INPUT_FILE: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:38:56 : Component_Name: PCIe_mig_7series_0_0
MIG: 14:38:56 : Moving PCIe_mig_7series_0_0 ...
MIG: 14:38:56 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 14:38:56 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 14:38:57 : Running vlog_synth_rpr.xit
MIG: 14:38:57 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:38:57 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:38:57 : Running simulation.xit
MIG: 14:38:57 : ################# RUNNING MIG BATCH ###################
MIG: 14:38:57 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 14:38:57 : synp_flow:  -- synthesis_mode: Other
MIG: 14:38:57 : outputDirectory: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 14:38:57 : vivado_mode: xpg_bd
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 1
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 :  locked false  
MIG: 14:38:57 : HDL Language: Verilog
MIG: 14:38:57 : compInfo: false
MIG: 14:38:57 : Vivado Options xc7a100t fgg484 -2
MIG: 14:38:57 : 1: xc7a100t 2: fgg484 3: -2
MIG: 14:38:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:38:57 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:38:57 : I am in catch area
MIG: 14:38:57 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 14:39:04 : XML_INPUT_FILE: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:39:04 : Component_Name: PCIe_mig_7series_0_0
MIG: 14:39:04 : Moving PCIe_mig_7series_0_0 ...
MIG: 14:39:04 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 14:39:04 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 14:39:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:39:04 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:39:04 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:39:05 : Running implementation.xit
MIG: 14:39:05 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:39:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:23:16 : xml_input_file: mig_b.prj
MIG: 18:23:16 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:23:16 : xml_input_file: mig_b.prj
MIG: 18:23:16 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:29:46 : xml_input_file: mig_b.prj
MIG: 18:29:46 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:29:46 : In updateAllModelParams
MIG: 18:29:46 : XGUI hdlLanguage: Verilog
MIG: 18:29:46 : xgui vivado_mode: xpg_bd
MIG: 18:29:46 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:29:46 : Reading D:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 18:29:47 : 
MIG: 18:29:47 : Inside fn mem: DDR3
MIG: 18:29:47 : detect_uiclk: 100000000
MIG: 18:29:47 : cntrl:  memtype: DDR3
MIG: 18:29:47 : 
MIG: 18:29:47 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 18:29:47 : 
MIG: 18:29:47 : 
MIG: 18:29:47 : 
MIG: 18:29:47 : 
MIG: 18:29:47 :  polarity_value: 1
MIG: 18:29:47 : 
MIG: 18:29:47 : 
MIG: 18:29:47 : cntrl:  memtype: DDR3
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:29:47 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:29:47 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:29:47 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 18:29:47 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 18:29:47 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: ECC ==> OFF
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 18:29:47 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:29:47 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:29:47 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:29:47 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:29:47 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:29:47 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:29:47 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 18:29:47 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 18:29:47 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 18:29:47 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 18:29:47 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:29:47 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:29:47 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:29:47 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:29:47 :  Invalid Param: DDR3_CL ==> 6
MIG: 18:29:47 :  Invalid Param: DDR3_CWL ==> 5
MIG: 18:29:47 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 18:29:47 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 18:29:47 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:29:47 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:29:47 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:29:47 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:29:47 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 18:29:47 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 18:29:47 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:29:47 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 18:29:47 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 18:29:47 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:29:47 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:29:47 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:29:47 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 18:29:47 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 18:29:47 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:29:47 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 18:29:47 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 18:29:47 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 18:29:47 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 18:29:47 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:29:47 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 18:29:47 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 18:29:47 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 18:29:47 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:29:47 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:29:47 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 18:29:47 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:29:47 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:29:47 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:29:47 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 18:29:47 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:29:47 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:29:47 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 18:29:47 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:29:47 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 18:29:47 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 18:29:47 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 18:29:47 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 18:29:47 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 18:29:47 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 18:29:47 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:29:47 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 18:29:47 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 18:29:47 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 18:29:47 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:29:47 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 18:29:47 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 18:29:47 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 18:29:47 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 18:29:47 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 18:29:47 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 18:29:47 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 18:29:47 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 18:29:47 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:29:47 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:29:47 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:29:47 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:29:47 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 18:29:47 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:29:47 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:29:47 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:29:47 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:29:47 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:29:47 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:29:47 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:29:47 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:29:47 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:29:47 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:29:47 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:29:47 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:29:47 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:29:47 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:29:47 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 18:29:47 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:29:47 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 18:29:47 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:29:47 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 18:29:47 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:29:47 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:29:47 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:29:47 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:29:47 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:29:47 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:29:47 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:29:47 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 18:29:47 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:29:47 : 4
MIG: 18:29:47 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 18:29:47 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 18:29:47 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 18:29:47 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:29:47 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:29:47 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:29:47 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:29:47 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:29:47 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:29:47 : 
MIG: 18:29:47 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:29:47 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:29:47 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 18:29:47 : 
MIG: 18:29:47 : 
MIG: 18:29:47 : 
MIG: 18:29:47 : Same Interface
MIG: 18:29:47 : xml_input_file: mig_b.prj
MIG: 18:29:47 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:29:58 : Running synthesis.xit
MIG: 18:29:58 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 18:29:58 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:29:58 : ERR:             <C0_S_AXI_ID_WIDTH>4</C0_S_AXI_ID_WIDTH> <==>             <C0_S_AXI_ID_WIDTH>1</C0_S_AXI_ID_WIDTH> 
MIG: 18:29:58 : ################# RUNNING MIG BATCH ###################
MIG: 18:29:58 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 18:29:58 : synp_flow:  -- synthesis_mode: Other
MIG: 18:29:58 : outputDirectory: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 18:29:58 : vivado_mode: xpg_bd
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 1
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 :  locked false  
MIG: 18:29:58 : HDL Language: Verilog
MIG: 18:29:58 : compInfo: false
MIG: 18:29:58 : Vivado Options xc7a100t fgg484 -2
MIG: 18:29:58 : 1: xc7a100t 2: fgg484 3: -2
MIG: 18:29:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:29:58 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:29:58 : I am in catch area
MIG: 18:29:58 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 18:30:07 : XML_INPUT_FILE: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:30:07 : Component_Name: PCIe_mig_7series_0_0
MIG: 18:30:07 : Moving PCIe_mig_7series_0_0 ...
MIG: 18:30:07 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 18:30:07 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 18:30:07 : Running vlog_synth_rpr.xit
MIG: 18:30:07 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 18:30:07 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:30:07 : Running simulation.xit
MIG: 18:30:07 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 18:30:07 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:30:07 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:30:08 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 18:30:08 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:30:08 : Running implementation.xit
MIG: 18:30:08 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 18:30:08 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:53:37 : Running synthesis.xit
MIG: 14:53:37 : ################# RUNNING MIG BATCH ###################
MIG: 14:53:37 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 14:53:37 : synp_flow:  -- synthesis_mode: Other
MIG: 14:53:37 : outputDirectory: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 14:53:37 : vivado_mode: xpg_bd
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 1
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 :  locked false  
MIG: 14:53:38 : HDL Language: Verilog
MIG: 14:53:38 : compInfo: false
MIG: 14:53:38 : Vivado Options xc7a100t fgg484 -2
MIG: 14:53:38 : 1: xc7a100t 2: fgg484 3: -2
MIG: 14:53:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:53:38 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:53:38 : I am in catch area
MIG: 14:53:38 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 14:53:47 : XML_INPUT_FILE: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:53:47 : Component_Name: PCIe_mig_7series_0_0
MIG: 14:53:47 : Moving PCIe_mig_7series_0_0 ...
MIG: 14:53:47 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 14:53:47 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 14:53:48 : Running vlog_synth_rpr.xit
MIG: 14:53:48 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:53:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:53:48 : Running simulation.xit
MIG: 14:53:48 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:53:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:53:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:53:48 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:53:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:53:48 : Running implementation.xit
MIG: 14:53:48 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:53:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:57:45 : Running synthesis.xit
MIG: 15:57:45 : ################# RUNNING MIG BATCH ###################
MIG: 15:57:45 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 15:57:45 : synp_flow:  -- synthesis_mode: Other
MIG: 15:57:45 : outputDirectory: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 15:57:45 : vivado_mode: xpg_bd
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 1
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 :  locked false  
MIG: 15:57:46 : HDL Language: Verilog
MIG: 15:57:46 : compInfo: false
MIG: 15:57:46 : Vivado Options xc7a100t fgg484 -2
MIG: 15:57:46 : 1: xc7a100t 2: fgg484 3: -2
MIG: 15:57:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:57:46 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:57:46 : I am in catch area
MIG: 15:57:46 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 15:57:56 : XML_INPUT_FILE: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 15:57:56 : Component_Name: PCIe_mig_7series_0_0
MIG: 15:57:56 : Moving PCIe_mig_7series_0_0 ...
MIG: 15:57:56 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 15:57:56 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 15:57:56 : Running vlog_synth_rpr.xit
MIG: 15:57:56 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:57:56 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:57:56 : Running simulation.xit
MIG: 15:57:56 : ################# RUNNING MIG BATCH ###################
MIG: 15:57:56 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 15:57:56 : synp_flow:  -- synthesis_mode: Other
MIG: 15:57:56 : outputDirectory: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 15:57:56 : vivado_mode: xpg_bd
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 1
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 :  locked false  
MIG: 15:57:56 : HDL Language: Verilog
MIG: 15:57:56 : compInfo: false
MIG: 15:57:56 : Vivado Options xc7a100t fgg484 -2
MIG: 15:57:56 : 1: xc7a100t 2: fgg484 3: -2
MIG: 15:57:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:57:56 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:57:56 : I am in catch area
MIG: 15:57:56 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 15:58:03 : XML_INPUT_FILE: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 15:58:03 : Component_Name: PCIe_mig_7series_0_0
MIG: 15:58:03 : Moving PCIe_mig_7series_0_0 ...
MIG: 15:58:03 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 15:58:03 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 15:58:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:58:04 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:58:04 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:58:04 : Running implementation.xit
MIG: 15:58:04 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:58:04 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:22:00 : xml_input_file: mig_b.prj
MIG: 16:22:00 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 16:22:00 : xml_input_file: mig_b.prj
MIG: 16:22:00 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:00:31 : xml_input_file: mig_b.prj
MIG: 17:00:31 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:00:31 : xml_input_file: mig_b.prj
MIG: 17:00:31 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:14:02 : Running synthesis.xit
MIG: 17:14:02 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:14:02 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:14:02 : Running vlog_synth_rpr.xit
MIG: 17:14:02 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:14:02 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:14:02 : Running simulation.xit
MIG: 17:14:02 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:14:02 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:14:03 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:14:03 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:14:03 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:14:03 : Running implementation.xit
MIG: 17:14:03 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:14:03 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:29:08 : xml_input_file: mig_b.prj
MIG: 20:29:08 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 20:29:08 : xml_input_file: mig_b.prj
MIG: 20:29:08 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 08:55:25 : xml_input_file: mig_b.prj
MIG: 08:55:25 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 08:55:25 : xml_input_file: mig_b.prj
MIG: 08:55:25 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 15:08:48 : Running synthesis.xit
MIG: 15:08:48 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:08:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:08:48 : Running vlog_synth_rpr.xit
MIG: 15:08:48 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:08:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:08:48 : Running simulation.xit
MIG: 15:08:48 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:08:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:08:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:08:48 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:08:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:08:49 : Running implementation.xit
MIG: 15:08:49 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:08:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:19:42 : Running synthesis.xit
MIG: 15:19:42 : ################# RUNNING MIG BATCH ###################
MIG: 15:19:42 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 15:19:42 : synp_flow:  -- synthesis_mode: Other
MIG: 15:19:42 : outputDirectory: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 15:19:42 : vivado_mode: xpg_bd
MIG: 15:19:42 : isPortInterface: 0
MIG: 15:19:42 : isPortInterface: 0
MIG: 15:19:42 : isPortInterface: 0
MIG: 15:19:42 : isPortInterface: 0
MIG: 15:19:42 : isPortInterface: 0
MIG: 15:19:42 : isPortInterface: 0
MIG: 15:19:42 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 1
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 :  locked false  
MIG: 15:19:43 : HDL Language: Verilog
MIG: 15:19:43 : compInfo: false
MIG: 15:19:43 : Vivado Options xc7a100t fgg484 -2
MIG: 15:19:43 : 1: xc7a100t 2: fgg484 3: -2
MIG: 15:19:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:19:43 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:19:43 : I am in catch area
MIG: 15:19:43 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 15:19:50 : XML_INPUT_FILE: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 15:19:50 : Component_Name: PCIe_mig_7series_0_0
MIG: 15:19:50 : Moving PCIe_mig_7series_0_0 ...
MIG: 15:19:50 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 15:19:50 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 15:19:50 : Running vlog_synth_rpr.xit
MIG: 15:19:50 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:19:50 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:19:50 : Running simulation.xit
MIG: 15:19:51 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:19:51 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:19:51 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:19:51 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:19:51 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:19:51 : Running implementation.xit
MIG: 15:19:51 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:19:51 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:00:00 : xml_input_file: mig_b.prj
MIG: 16:00:00 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 16:00:00 : xml_input_file: mig_b.prj
MIG: 16:00:00 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 13:55:17 : xml_input_file: mig_b.prj
MIG: 13:55:17 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 13:55:17 : xml_input_file: mig_b.prj
MIG: 13:55:17 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:25:15 : xml_input_file: mig_b.prj
MIG: 10:25:15 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:25:15 : xml_input_file: mig_b.prj
MIG: 10:25:15 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:25:15 : xml_input_file: mig_b.prj
MIG: 10:25:15 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:25:15 : In updateAllModelParams
MIG: 10:25:15 : XGUI hdlLanguage: Verilog
MIG: 10:25:15 : xgui vivado_mode: xpg_bd
MIG: 10:25:15 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:25:15 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:25:16 : 
MIG: 10:25:16 : Inside fn mem: DDR3
MIG: 10:25:16 : detect_uiclk: 100000000
MIG: 10:25:16 : cntrl:  memtype: DDR3
MIG: 10:25:16 : 
MIG: 10:25:16 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:25:16 : 
MIG: 10:25:16 : 
MIG: 10:25:16 : 
MIG: 10:25:16 : 
MIG: 10:25:16 :  polarity_value: 1
MIG: 10:25:16 : 
MIG: 10:25:16 : 
MIG: 10:25:16 : cntrl:  memtype: DDR3
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:25:16 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:25:16 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:25:16 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:25:16 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:25:16 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: ECC ==> OFF
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:25:16 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:25:16 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:25:16 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:25:16 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:25:16 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:25:16 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:25:16 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:25:16 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:25:16 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:25:16 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:25:16 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:25:16 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:25:16 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:25:16 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:25:16 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:25:16 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:25:16 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:25:16 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:25:16 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:25:16 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:25:16 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:25:16 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:25:16 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:25:16 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:25:16 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:25:16 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:25:16 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:25:16 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:25:16 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:25:16 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:25:16 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:25:16 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:25:16 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:25:16 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:25:16 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:25:16 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:25:16 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:25:16 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:25:16 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:25:16 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:25:16 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:25:16 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:25:16 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:25:16 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:25:16 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:25:16 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:25:16 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:25:16 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:25:16 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:25:16 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:25:16 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:25:16 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:25:16 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:25:16 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:25:16 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:25:16 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:25:16 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:25:16 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:25:16 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:25:16 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:25:16 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:25:16 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:25:16 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:25:16 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:25:16 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:25:16 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:25:16 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:25:16 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:25:16 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:25:16 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:25:16 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:25:16 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:25:16 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:25:16 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:25:16 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:25:16 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:25:16 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:25:16 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:16 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:16 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:16 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:16 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:16 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:16 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:16 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:16 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:16 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:16 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:16 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:16 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:16 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:16 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:25:16 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:25:16 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:25:16 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:25:16 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:25:16 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:25:16 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:25:16 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:25:16 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:25:16 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:25:16 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:25:16 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:25:16 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:25:16 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:25:16 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:25:16 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:25:16 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:25:16 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:25:16 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:25:16 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:25:16 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:25:16 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:25:16 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:25:16 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:25:16 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:25:16 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:25:16 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:25:16 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:25:16 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:25:16 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:25:16 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:25:16 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:25:16 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:25:16 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:25:16 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:25:16 : 1
MIG: 10:25:16 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:25:16 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:25:16 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:25:16 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:25:16 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:25:16 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:25:16 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:25:16 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:25:16 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:25:16 : 
MIG: 10:25:16 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:25:16 : 
MIG: 10:25:16 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:25:16 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:25:16 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:25:16 : 
MIG: 10:25:16 : 
MIG: 10:25:16 : 
MIG: 10:25:16 : Same Interface
MIG: 10:25:16 : xml_input_file: mig_b.prj
MIG: 10:25:16 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:25:17 : xml_input_file: mig_b.prj
MIG: 10:25:17 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:25:17 : In updateAllModelParams
MIG: 10:25:17 : XGUI hdlLanguage: Verilog
MIG: 10:25:17 : xgui vivado_mode: xpg_bd
MIG: 10:25:17 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:25:17 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:25:18 : 
MIG: 10:25:18 : Inside fn mem: DDR3
MIG: 10:25:18 : detect_uiclk: 100000000
MIG: 10:25:18 : cntrl:  memtype: DDR3
MIG: 10:25:18 : 
MIG: 10:25:18 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:25:18 : 
MIG: 10:25:18 : 
MIG: 10:25:18 : 
MIG: 10:25:18 : 
MIG: 10:25:18 :  polarity_value: 1
MIG: 10:25:18 : 
MIG: 10:25:18 : 
MIG: 10:25:18 : cntrl:  memtype: DDR3
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:25:18 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:25:18 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:25:18 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:25:18 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:25:18 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: ECC ==> OFF
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:25:18 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:25:18 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:25:18 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:25:18 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:25:18 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:25:18 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:25:18 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:25:18 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:25:18 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:25:18 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:25:18 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:25:18 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:25:18 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:25:18 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:25:18 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:25:18 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:25:18 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:25:18 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:25:18 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:25:18 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:25:18 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:25:18 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:25:18 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:25:18 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:25:18 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:25:18 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:25:18 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:25:18 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:25:18 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:25:18 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:25:18 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:25:18 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:25:18 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:25:18 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:25:18 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:25:18 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:25:18 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:25:18 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:25:18 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:25:18 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:25:18 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:25:18 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:25:18 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:25:18 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:25:18 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:25:18 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:25:18 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:25:18 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:25:18 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:25:18 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:25:18 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:25:18 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:25:18 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:25:18 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:25:18 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:25:18 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:25:18 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:25:18 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:25:18 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:25:18 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:25:18 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:25:18 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:25:18 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:25:18 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:25:18 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:25:18 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:25:18 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:25:18 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:25:18 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:25:18 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:25:18 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:25:18 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:25:18 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:25:18 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:25:18 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:25:18 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:25:18 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:25:18 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:18 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:18 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:18 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:18 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:18 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:18 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:18 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:18 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:18 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:18 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:18 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:18 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:18 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:18 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:25:18 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:25:18 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:25:18 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:25:18 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:25:18 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:25:18 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:25:18 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:25:18 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:25:18 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:25:18 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:25:18 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:25:18 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:25:18 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:25:18 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:25:18 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:25:18 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:25:18 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:25:18 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:25:18 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:25:18 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:25:18 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:25:18 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:25:18 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:25:18 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:25:18 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:25:18 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:25:18 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:25:18 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:25:18 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:25:18 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:25:18 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:25:18 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:25:18 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:25:18 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:25:18 : 5
MIG: 10:25:18 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:25:18 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:25:18 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:25:18 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:25:18 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:25:18 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:25:18 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:25:18 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:25:18 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:25:18 : 
MIG: 10:25:18 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:25:18 : 
MIG: 10:25:18 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:25:18 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:25:18 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:25:18 : 
MIG: 10:25:18 : 
MIG: 10:25:18 : 
MIG: 10:25:18 : Same Interface
MIG: 10:25:18 : xml_input_file: mig_b.prj
MIG: 10:25:18 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:25:20 : xml_input_file: mig_b.prj
MIG: 10:25:20 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:25:20 : In updateAllModelParams
MIG: 10:25:20 : XGUI hdlLanguage: Verilog
MIG: 10:25:20 : xgui vivado_mode: xpg_bd
MIG: 10:25:20 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:25:20 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:25:21 : 
MIG: 10:25:21 : Inside fn mem: DDR3
MIG: 10:25:21 : detect_uiclk: 100000000
MIG: 10:25:21 : cntrl:  memtype: DDR3
MIG: 10:25:21 : 
MIG: 10:25:21 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:25:21 : 
MIG: 10:25:21 : 
MIG: 10:25:21 : 
MIG: 10:25:21 : 
MIG: 10:25:21 :  polarity_value: 1
MIG: 10:25:21 : 
MIG: 10:25:21 : 
MIG: 10:25:21 : cntrl:  memtype: DDR3
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:25:21 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:25:21 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:25:21 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:25:21 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:25:21 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: ECC ==> OFF
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:25:21 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:25:21 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:25:21 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:25:21 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:25:21 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:25:21 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:25:21 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:25:21 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:25:21 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:25:21 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:25:21 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:25:21 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:25:21 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:25:21 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:25:21 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:25:21 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:25:21 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:25:21 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:25:21 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:25:21 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:25:21 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:25:21 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:25:21 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:25:21 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:25:21 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:25:21 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:25:21 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:25:21 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:25:21 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:25:21 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:25:21 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:25:21 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:25:21 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:25:21 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:25:21 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:25:21 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:25:21 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:25:21 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:25:21 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:25:21 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:25:21 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:25:21 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:25:21 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:25:21 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:25:21 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:25:21 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:25:21 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:25:21 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:25:21 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:25:21 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:25:21 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:25:21 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:25:21 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:25:21 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:25:21 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:25:21 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:25:21 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:25:21 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:25:21 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:25:21 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:25:21 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:25:21 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:25:21 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:25:21 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:25:21 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:25:21 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:25:21 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:25:21 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:25:21 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:25:21 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:25:21 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:25:21 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:25:21 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:25:21 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:25:21 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:25:21 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:25:21 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:25:21 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:21 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:21 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:21 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:21 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:21 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:21 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:21 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:21 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:21 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:21 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:21 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:21 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:21 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:25:21 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:25:21 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:25:21 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:25:21 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:25:21 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:25:21 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:25:21 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:25:21 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:25:21 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:25:21 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:25:21 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:25:21 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:25:21 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:25:21 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:25:21 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:25:21 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:25:21 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:25:21 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:25:21 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:25:21 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:25:21 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:25:21 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:25:21 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:25:21 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:25:21 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:25:21 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:25:21 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:25:21 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:25:21 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:25:21 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:25:21 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:25:21 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:25:21 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:25:21 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:25:21 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:25:21 : 1
MIG: 10:25:21 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:25:21 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:25:21 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:25:21 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:25:21 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:25:21 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:25:21 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:25:21 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:25:21 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:25:21 : 
MIG: 10:25:21 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:25:21 : 
MIG: 10:25:21 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:25:21 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:25:21 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:25:21 : 
MIG: 10:25:21 : 
MIG: 10:25:21 : 
MIG: 10:25:21 : Same Interface
MIG: 10:25:21 : xml_input_file: mig_b.prj
MIG: 10:25:21 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:28:40 : xml_input_file: mig_b.prj
MIG: 10:28:40 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:28:40 : In updateAllModelParams
MIG: 10:28:40 : XGUI hdlLanguage: Verilog
MIG: 10:28:40 : xgui vivado_mode: xpg_bd
MIG: 10:28:40 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:28:40 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:28:41 : 
MIG: 10:28:41 : Inside fn mem: DDR3
MIG: 10:28:41 : detect_uiclk: 100000000
MIG: 10:28:41 : cntrl:  memtype: DDR3
MIG: 10:28:41 : 
MIG: 10:28:41 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:28:41 : 
MIG: 10:28:41 : 
MIG: 10:28:41 : 
MIG: 10:28:41 : 
MIG: 10:28:41 :  polarity_value: 1
MIG: 10:28:41 : 
MIG: 10:28:41 : 
MIG: 10:28:41 : cntrl:  memtype: DDR3
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:28:41 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:28:41 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:28:41 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:28:41 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:28:41 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: ECC ==> OFF
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:28:41 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:28:41 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:28:41 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:28:41 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:28:41 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:28:41 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:28:41 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:28:41 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:28:41 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:28:41 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:28:41 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:28:41 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:28:41 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:28:41 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:28:41 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:28:41 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:28:41 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:28:41 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:28:41 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:28:41 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:28:41 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:28:41 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:28:41 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:28:41 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:28:41 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:28:41 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:28:41 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:28:41 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:28:41 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:28:41 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:28:41 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:28:41 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:28:41 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:28:41 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:28:41 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:28:41 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:28:41 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:28:41 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:28:41 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:28:41 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:28:41 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:28:41 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:28:41 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:28:41 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:28:41 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:28:41 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:28:41 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:28:41 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:28:41 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:28:41 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:28:41 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:28:41 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:28:41 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:28:41 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:28:41 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:28:41 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:28:41 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:28:41 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:28:41 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:28:41 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:28:41 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:28:41 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:28:41 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:28:41 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:28:41 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:28:41 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:28:41 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:28:41 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:28:41 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:28:41 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:28:41 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:28:41 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:28:41 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:28:41 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:28:41 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:28:41 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:28:41 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:28:41 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:41 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:41 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:41 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:41 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:41 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:41 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:41 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:41 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:41 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:41 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:41 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:41 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:41 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:41 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:28:41 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:28:41 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:28:41 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:28:41 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:28:41 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:28:41 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:28:41 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:28:41 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:28:41 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:28:41 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:28:41 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:28:41 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:28:41 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:28:41 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:28:41 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:28:41 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:28:41 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:28:41 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:28:41 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:28:41 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:28:41 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:28:41 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:28:41 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:28:41 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:28:41 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:28:41 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:28:41 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:28:41 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:28:41 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:28:41 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:28:41 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:28:41 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:28:41 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:28:41 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:28:41 : 5
MIG: 10:28:41 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:28:41 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:28:41 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:28:41 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:28:41 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:28:41 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:28:41 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:28:41 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:28:41 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:28:41 : 
MIG: 10:28:41 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:28:41 : 
MIG: 10:28:41 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:28:41 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:28:41 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:28:41 : 
MIG: 10:28:41 : 
MIG: 10:28:41 : 
MIG: 10:28:41 : Same Interface
MIG: 10:28:41 : xml_input_file: mig_b.prj
MIG: 10:28:41 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:28:43 : xml_input_file: mig_b.prj
MIG: 10:28:43 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:28:43 : In updateAllModelParams
MIG: 10:28:43 : XGUI hdlLanguage: Verilog
MIG: 10:28:43 : xgui vivado_mode: xpg_bd
MIG: 10:28:43 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:28:43 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:28:44 : 
MIG: 10:28:44 : Inside fn mem: DDR3
MIG: 10:28:44 : detect_uiclk: 100000000
MIG: 10:28:44 : cntrl:  memtype: DDR3
MIG: 10:28:44 : 
MIG: 10:28:44 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:28:44 : 
MIG: 10:28:44 : 
MIG: 10:28:44 : 
MIG: 10:28:44 : 
MIG: 10:28:44 :  polarity_value: 1
MIG: 10:28:44 : 
MIG: 10:28:44 : 
MIG: 10:28:44 : cntrl:  memtype: DDR3
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:28:44 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:28:44 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:28:44 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:28:44 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:28:44 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: ECC ==> OFF
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:28:44 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:28:44 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:28:44 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:28:44 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:28:44 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:28:44 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:28:44 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:28:44 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:28:44 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:28:44 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:28:44 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:28:44 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:28:44 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:28:44 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:28:44 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:28:44 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:28:44 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:28:44 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:28:44 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:28:44 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:28:44 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:28:44 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:28:44 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:28:44 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:28:44 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:28:44 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:28:44 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:28:44 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:28:44 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:28:44 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:28:44 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:28:44 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:28:44 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:28:44 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:28:44 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:28:44 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:28:44 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:28:44 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:28:44 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:28:44 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:28:44 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:28:44 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:28:44 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:28:44 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:28:44 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:28:44 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:28:44 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:28:44 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:28:44 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:28:44 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:28:44 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:28:44 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:28:44 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:28:44 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:28:44 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:28:44 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:28:44 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:28:44 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:28:44 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:28:44 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:28:44 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:28:44 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:28:44 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:28:44 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:28:44 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:28:44 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:28:44 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:28:44 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:28:44 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:28:44 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:28:44 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:28:44 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:28:44 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:28:44 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:28:44 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:28:44 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:28:44 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:28:44 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:44 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:44 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:44 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:44 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:44 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:44 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:44 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:44 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:44 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:44 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:44 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:44 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:44 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:28:44 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:28:44 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:28:44 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:28:44 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:28:44 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:28:44 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:28:44 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:28:44 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:28:44 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:28:44 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:28:44 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:28:44 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:28:44 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:28:44 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:28:44 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:28:44 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:28:44 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:28:44 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:28:44 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:28:44 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:28:44 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:28:44 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:28:44 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:28:44 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:28:44 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:28:44 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:28:44 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:28:44 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:28:44 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:28:44 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:28:44 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:28:44 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:28:44 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:28:44 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:28:44 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:28:44 : 1
MIG: 10:28:44 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:28:44 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:28:44 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:28:44 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:28:44 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:28:44 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:28:44 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:28:44 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:28:44 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:28:44 : 
MIG: 10:28:44 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:28:44 : 
MIG: 10:28:44 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:28:44 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:28:44 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:28:44 : 
MIG: 10:28:44 : 
MIG: 10:28:44 : 
MIG: 10:28:44 : Same Interface
MIG: 10:28:44 : xml_input_file: mig_b.prj
MIG: 10:28:44 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:34:02 : xml_input_file: mig_b.prj
MIG: 10:34:02 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:34:02 : In updateAllModelParams
MIG: 10:34:02 : XGUI hdlLanguage: Verilog
MIG: 10:34:02 : xgui vivado_mode: xpg_bd
MIG: 10:34:02 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:34:02 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:34:03 : 
MIG: 10:34:03 : Inside fn mem: DDR3
MIG: 10:34:03 : detect_uiclk: 100000000
MIG: 10:34:03 : cntrl:  memtype: DDR3
MIG: 10:34:03 : 
MIG: 10:34:03 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:34:03 : 
MIG: 10:34:03 : 
MIG: 10:34:03 : 
MIG: 10:34:03 : 
MIG: 10:34:03 :  polarity_value: 1
MIG: 10:34:03 : 
MIG: 10:34:03 : 
MIG: 10:34:03 : cntrl:  memtype: DDR3
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:34:03 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:34:03 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:34:03 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:34:03 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:34:03 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: ECC ==> OFF
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:34:03 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:34:03 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:34:03 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:34:03 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:34:03 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:34:03 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:34:03 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:34:03 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:34:03 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:34:03 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:34:03 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:34:03 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:34:03 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:34:03 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:34:03 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:34:03 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:34:03 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:34:03 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:34:03 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:34:03 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:34:03 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:34:03 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:34:03 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:34:03 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:34:03 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:34:03 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:34:03 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:34:03 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:34:03 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:34:03 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:34:03 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:34:03 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:34:03 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:34:03 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:34:03 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:34:03 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:34:03 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:34:03 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:34:03 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:34:03 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:34:03 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:34:03 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:34:03 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:34:03 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:34:03 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:34:03 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:34:03 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:34:03 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:34:03 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:34:03 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:34:03 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:34:03 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:34:03 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:34:03 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:34:03 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:34:03 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:34:03 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:34:03 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:34:03 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:34:03 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:34:03 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:34:03 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:34:03 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:34:03 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:34:03 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:34:03 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:34:03 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:34:03 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:34:03 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:34:03 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:34:03 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:34:03 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:34:03 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:34:03 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:34:03 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:34:03 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:34:03 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:34:03 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:03 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:03 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:03 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:03 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:03 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:03 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:03 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:03 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:03 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:03 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:03 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:03 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:03 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:03 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:34:03 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:34:03 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:34:03 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:34:03 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:34:03 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:34:03 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:34:03 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:34:03 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:34:03 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:34:03 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:34:03 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:34:03 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:34:03 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:34:03 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:34:03 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:34:03 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:34:03 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:34:03 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:34:03 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:34:03 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:34:03 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:34:03 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:34:03 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:34:03 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:34:03 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:34:03 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:34:03 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:34:03 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:34:03 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:34:03 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:34:03 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:34:03 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:34:03 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:34:03 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:34:03 : 5
MIG: 10:34:03 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:34:03 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:34:03 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:34:03 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:34:03 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:34:03 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:34:03 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:34:03 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:34:03 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:34:03 : 
MIG: 10:34:03 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:34:03 : 
MIG: 10:34:03 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:34:03 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:34:03 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:34:03 : 
MIG: 10:34:03 : 
MIG: 10:34:03 : 
MIG: 10:34:03 : Same Interface
MIG: 10:34:03 : xml_input_file: mig_b.prj
MIG: 10:34:03 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:34:05 : xml_input_file: mig_b.prj
MIG: 10:34:05 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:34:05 : In updateAllModelParams
MIG: 10:34:05 : XGUI hdlLanguage: Verilog
MIG: 10:34:05 : xgui vivado_mode: xpg_bd
MIG: 10:34:05 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:34:05 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:34:06 : 
MIG: 10:34:06 : Inside fn mem: DDR3
MIG: 10:34:06 : detect_uiclk: 100000000
MIG: 10:34:06 : cntrl:  memtype: DDR3
MIG: 10:34:06 : 
MIG: 10:34:06 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:34:06 : 
MIG: 10:34:06 : 
MIG: 10:34:06 : 
MIG: 10:34:06 : 
MIG: 10:34:06 :  polarity_value: 1
MIG: 10:34:06 : 
MIG: 10:34:06 : 
MIG: 10:34:06 : cntrl:  memtype: DDR3
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:34:06 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:34:06 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:34:06 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:34:06 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:34:06 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: ECC ==> OFF
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:34:06 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:34:06 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:34:06 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:34:06 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:34:06 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:34:06 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:34:06 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:34:06 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:34:06 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:34:06 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:34:06 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:34:06 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:34:06 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:34:06 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:34:06 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:34:06 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:34:06 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:34:06 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:34:06 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:34:06 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:34:06 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:34:06 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:34:06 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:34:06 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:34:06 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:34:06 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:34:06 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:34:06 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:34:06 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:34:06 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:34:06 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:34:06 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:34:06 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:34:06 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:34:06 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:34:06 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:34:06 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:34:06 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:34:06 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:34:06 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:34:06 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:34:06 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:34:06 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:34:06 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:34:06 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:34:06 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:34:06 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:34:06 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:34:06 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:34:06 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:34:06 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:34:06 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:34:06 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:34:06 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:34:06 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:34:06 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:34:06 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:34:06 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:34:06 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:34:06 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:34:06 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:34:06 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:34:06 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:34:06 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:34:06 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:34:06 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:34:06 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:34:06 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:34:06 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:34:06 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:34:06 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:34:06 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:34:06 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:34:06 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:34:06 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:34:06 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:34:06 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:34:06 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:06 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:06 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:06 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:06 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:06 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:06 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:06 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:06 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:06 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:06 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:06 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:06 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:06 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:34:06 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:34:06 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:34:06 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:34:06 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:34:06 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:34:06 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:34:06 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:34:06 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:34:06 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:34:06 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:34:06 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:34:06 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:34:06 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:34:06 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:34:06 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:34:06 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:34:06 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:34:06 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:34:06 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:34:06 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:34:06 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:34:06 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:34:06 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:34:06 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:34:06 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:34:06 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:34:06 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:34:06 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:34:06 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:34:06 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:34:06 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:34:06 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:34:06 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:34:06 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:34:06 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:34:06 : 1
MIG: 10:34:06 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:34:06 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:34:06 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:34:06 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:34:06 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:34:06 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:34:06 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:34:06 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:34:06 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:34:06 : 
MIG: 10:34:06 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:34:06 : 
MIG: 10:34:06 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:34:06 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:34:06 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:34:06 : 
MIG: 10:34:06 : 
MIG: 10:34:06 : 
MIG: 10:34:06 : Same Interface
MIG: 10:34:06 : xml_input_file: mig_b.prj
MIG: 10:34:06 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:37:24 : xml_input_file: mig_b.prj
MIG: 10:37:24 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:37:24 : In updateAllModelParams
MIG: 10:37:24 : XGUI hdlLanguage: Verilog
MIG: 10:37:24 : xgui vivado_mode: xpg_bd
MIG: 10:37:24 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:37:24 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:37:25 : 
MIG: 10:37:25 : Inside fn mem: DDR3
MIG: 10:37:25 : detect_uiclk: 100000000
MIG: 10:37:25 : cntrl:  memtype: DDR3
MIG: 10:37:25 : 
MIG: 10:37:25 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:37:25 : 
MIG: 10:37:25 : 
MIG: 10:37:25 : 
MIG: 10:37:25 : 
MIG: 10:37:25 :  polarity_value: 1
MIG: 10:37:25 : 
MIG: 10:37:25 : 
MIG: 10:37:25 : cntrl:  memtype: DDR3
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:37:25 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:37:25 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:37:25 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:37:25 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:37:25 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: ECC ==> OFF
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:37:25 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:37:25 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:37:25 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:37:25 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:37:25 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:37:25 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:37:25 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:37:25 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:37:25 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:37:25 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:37:25 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:37:25 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:37:25 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:37:25 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:37:25 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:37:25 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:37:25 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:37:25 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:37:25 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:37:25 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:37:25 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:37:25 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:37:25 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:37:25 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:37:25 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:37:25 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:37:25 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:37:25 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:37:25 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:37:25 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:37:25 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:37:25 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:37:25 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:37:25 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:37:25 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:37:25 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:37:25 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:37:25 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:37:25 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:37:25 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:37:25 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:37:25 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:37:25 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:37:25 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:37:25 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:37:25 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:37:25 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:37:25 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:37:25 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:37:25 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:37:25 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:37:25 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:37:25 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:37:25 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:37:25 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:37:25 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:37:25 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:37:25 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:37:25 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:37:25 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:37:25 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:37:25 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:37:25 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:37:25 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:37:25 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:37:25 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:37:25 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:37:25 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:37:25 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:37:25 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:37:25 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:37:25 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:37:25 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:37:25 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:37:25 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:37:25 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:37:25 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:37:25 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:25 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:25 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:25 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:25 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:25 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:25 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:25 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:25 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:25 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:25 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:25 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:25 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:25 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:25 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:37:25 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:37:25 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:37:25 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:37:25 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:37:25 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:37:25 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:37:25 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:37:25 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:37:25 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:37:25 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:37:25 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:37:25 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:37:25 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:37:25 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:37:25 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:37:25 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:37:25 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:37:25 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:37:25 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:37:25 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:37:25 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:37:25 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:37:25 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:37:25 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:37:25 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:37:25 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:37:25 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:37:25 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:37:25 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:37:25 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:37:25 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:37:25 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:37:25 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:37:25 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:37:25 : 5
MIG: 10:37:25 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:37:25 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:37:25 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:37:25 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:37:25 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:37:25 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:37:25 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:37:25 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:37:25 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:37:25 : 
MIG: 10:37:25 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:37:25 : 
MIG: 10:37:25 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:37:25 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:37:25 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:37:25 : 
MIG: 10:37:25 : 
MIG: 10:37:25 : 
MIG: 10:37:25 : Same Interface
MIG: 10:37:25 : xml_input_file: mig_b.prj
MIG: 10:37:25 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:37:27 : xml_input_file: mig_b.prj
MIG: 10:37:27 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:37:27 : In updateAllModelParams
MIG: 10:37:27 : XGUI hdlLanguage: Verilog
MIG: 10:37:27 : xgui vivado_mode: xpg_bd
MIG: 10:37:27 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:37:27 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:37:27 : 
MIG: 10:37:27 : Inside fn mem: DDR3
MIG: 10:37:27 : detect_uiclk: 100000000
MIG: 10:37:27 : cntrl:  memtype: DDR3
MIG: 10:37:27 : 
MIG: 10:37:27 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:37:27 : 
MIG: 10:37:27 : 
MIG: 10:37:27 : 
MIG: 10:37:27 : 
MIG: 10:37:27 :  polarity_value: 1
MIG: 10:37:27 : 
MIG: 10:37:27 : 
MIG: 10:37:27 : cntrl:  memtype: DDR3
MIG: 10:37:27 : 
MIG: 10:37:27 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:37:27 : 
MIG: 10:37:27 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:37:27 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:37:27 : 
MIG: 10:37:27 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:37:27 : 
MIG: 10:37:27 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:37:27 : 
MIG: 10:37:27 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:37:27 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:37:27 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:37:27 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:37:27 : 
MIG: 10:37:27 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:37:27 : 
MIG: 10:37:27 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:37:27 : 
MIG: 10:37:27 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:37:27 : 
MIG: 10:37:27 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:37:27 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:37:27 : 
MIG: 10:37:27 :  Valid Param: ECC ==> OFF
MIG: 10:37:27 : 
MIG: 10:37:27 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:37:27 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:37:27 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:37:27 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:37:27 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:37:27 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:37:27 : 
MIG: 10:37:27 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:37:27 : 
MIG: 10:37:27 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:37:27 : 
MIG: 10:37:27 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:37:27 : 
MIG: 10:37:27 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:37:27 : 
MIG: 10:37:27 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:37:27 : 
MIG: 10:37:27 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:37:27 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:37:27 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:37:27 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:37:27 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:37:27 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:37:27 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:37:27 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:37:27 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:37:27 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:37:27 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:37:27 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:37:27 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:37:27 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:37:27 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:37:27 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:37:27 : 
MIG: 10:37:27 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:37:27 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:37:27 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:37:27 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:37:27 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:37:27 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:37:27 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:37:27 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:37:27 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:37:27 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:37:27 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:37:27 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:37:27 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:37:27 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:37:27 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:37:27 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:37:27 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:37:27 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:37:27 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:37:27 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:37:27 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:37:27 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:37:27 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:37:27 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:37:27 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:37:28 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:37:28 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:37:28 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:37:28 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:37:28 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:37:28 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:37:28 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:37:28 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:37:28 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:37:28 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:37:28 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:37:28 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:37:28 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:37:28 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:37:28 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:37:28 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:37:28 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:37:28 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:37:28 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:37:28 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:37:28 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:37:28 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:37:28 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:37:28 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:37:28 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:37:28 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:37:28 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:37:28 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:37:28 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:37:28 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:37:28 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:37:28 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:37:28 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:37:28 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:28 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:28 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:28 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:28 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:28 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:28 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:28 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:28 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:28 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:28 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:28 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:28 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:28 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:28 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:37:28 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:37:28 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:37:28 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:37:28 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:37:28 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:37:28 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:37:28 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:37:28 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:37:28 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:37:28 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:37:28 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:37:28 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:37:28 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:37:28 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:37:28 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:37:28 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:37:28 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:37:28 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:37:28 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:37:28 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:37:28 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:37:28 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:37:28 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:37:28 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:37:28 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:37:28 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:37:28 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:37:28 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:37:28 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:37:28 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:37:28 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:37:28 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:37:28 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:37:28 : 
MIG: 10:37:28 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:37:28 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:37:28 : 
MIG: 10:37:28 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:37:28 : 1
MIG: 10:37:28 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 10:37:28 : 
MIG: 10:37:28 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:37:28 : 
MIG: 10:37:28 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:37:28 : 
MIG: 10:37:28 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:37:28 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:37:28 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:37:28 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:37:28 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:37:28 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:37:28 : 
MIG: 10:37:28 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:37:28 : 
MIG: 10:37:28 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:37:28 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:37:28 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:37:28 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:37:28 : 
MIG: 10:37:28 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:37:28 : 
MIG: 10:37:28 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:37:28 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:37:28 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:37:28 : 
MIG: 10:37:28 : 
MIG: 10:37:28 : 
MIG: 10:37:28 : Same Interface
MIG: 10:37:28 : xml_input_file: mig_b.prj
MIG: 10:37:28 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:39:34 : xml_input_file: mig_b.prj
MIG: 10:39:34 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:39:34 : In updateAllModelParams
MIG: 10:39:34 : XGUI hdlLanguage: Verilog
MIG: 10:39:34 : xgui vivado_mode: xpg_bd
MIG: 10:39:34 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:39:34 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:39:35 : 
MIG: 10:39:35 : Inside fn mem: DDR3
MIG: 10:39:35 : detect_uiclk: 100000000
MIG: 10:39:35 : cntrl:  memtype: DDR3
MIG: 10:39:35 : 
MIG: 10:39:35 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:39:35 : 
MIG: 10:39:35 : 
MIG: 10:39:35 : 
MIG: 10:39:35 : 
MIG: 10:39:35 :  polarity_value: 1
MIG: 10:39:35 : 
MIG: 10:39:35 : 
MIG: 10:39:35 : cntrl:  memtype: DDR3
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:39:35 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:39:35 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:39:35 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:39:35 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:39:35 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: ECC ==> OFF
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:39:35 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:39:35 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:39:35 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:39:35 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:39:35 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:39:35 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:39:35 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:39:35 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:39:35 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:39:35 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:39:35 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:39:35 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:39:35 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:39:35 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:39:35 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:39:35 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:39:35 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:39:35 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:39:35 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:39:35 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:39:35 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:39:35 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:39:35 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:39:35 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:39:35 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:39:35 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:39:35 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:39:35 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:39:35 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:39:35 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:39:35 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:39:35 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:39:35 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:39:35 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:39:35 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:39:35 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:39:35 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:39:35 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:39:35 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:39:35 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:39:35 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:39:35 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:39:35 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:39:35 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:39:35 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:39:35 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:39:35 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:39:35 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:39:35 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:39:35 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:39:35 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:39:35 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:39:35 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:39:35 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:39:35 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:39:35 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:39:35 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:39:35 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:39:35 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:39:35 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:39:35 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:39:35 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:39:35 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:39:35 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:39:35 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:39:35 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:39:35 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:39:35 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:39:35 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:39:35 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:39:35 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:39:35 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:39:35 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:39:35 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:39:35 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:39:35 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:39:35 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:39:35 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:35 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:35 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:35 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:35 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:35 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:35 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:35 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:35 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:35 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:35 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:35 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:35 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:35 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:35 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:39:35 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:39:35 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:39:35 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:39:35 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:39:35 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:39:35 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:39:35 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:39:35 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:39:35 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:39:35 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:39:35 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:39:35 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:39:35 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:39:35 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:39:35 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:39:35 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:39:35 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:39:35 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:39:35 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:39:35 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:39:35 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:39:35 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:39:35 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:39:35 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:39:35 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:39:35 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:39:35 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:39:35 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:39:35 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:39:35 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:39:35 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:39:35 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:39:35 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:39:35 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:39:35 : 5
MIG: 10:39:35 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:39:35 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:39:35 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:39:35 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:39:35 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:39:35 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:39:35 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:39:35 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:39:35 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:39:35 : 
MIG: 10:39:35 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:39:35 : 
MIG: 10:39:35 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:39:35 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:39:35 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:39:35 : 
MIG: 10:39:35 : 
MIG: 10:39:35 : 
MIG: 10:39:35 : Same Interface
MIG: 10:39:35 : xml_input_file: mig_b.prj
MIG: 10:39:35 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:39:36 : xml_input_file: mig_b.prj
MIG: 10:39:36 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:39:36 : In updateAllModelParams
MIG: 10:39:36 : XGUI hdlLanguage: Verilog
MIG: 10:39:36 : xgui vivado_mode: xpg_bd
MIG: 10:39:36 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:39:36 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:39:37 : 
MIG: 10:39:37 : Inside fn mem: DDR3
MIG: 10:39:37 : detect_uiclk: 100000000
MIG: 10:39:37 : cntrl:  memtype: DDR3
MIG: 10:39:37 : 
MIG: 10:39:37 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:39:37 : 
MIG: 10:39:37 : 
MIG: 10:39:37 : 
MIG: 10:39:37 : 
MIG: 10:39:37 :  polarity_value: 1
MIG: 10:39:37 : 
MIG: 10:39:37 : 
MIG: 10:39:37 : cntrl:  memtype: DDR3
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:39:37 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:39:37 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:39:37 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:39:37 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:39:37 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: ECC ==> OFF
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:39:37 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:39:37 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:39:37 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:39:37 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:39:37 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:39:37 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:39:37 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:39:37 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:39:37 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:39:37 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:39:37 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:39:37 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:39:37 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:39:37 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:39:37 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:39:37 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:39:37 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:39:37 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:39:37 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:39:37 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:39:37 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:39:37 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:39:37 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:39:37 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:39:37 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:39:37 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:39:37 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:39:37 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:39:37 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:39:37 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:39:37 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:39:37 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:39:37 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:39:37 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:39:37 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:39:37 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:39:37 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:39:37 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:39:37 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:39:37 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:39:37 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:39:37 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:39:37 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:39:37 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:39:37 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:39:37 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:39:37 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:39:37 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:39:37 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:39:37 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:39:37 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:39:37 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:39:37 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:39:37 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:39:37 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:39:37 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:39:37 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:39:37 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:39:37 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:39:37 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:39:37 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:39:37 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:39:37 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:39:37 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:39:37 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:39:37 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:39:37 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:39:37 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:39:37 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:39:37 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:39:37 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:39:37 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:39:37 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:39:37 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:39:37 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:39:37 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:39:37 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:39:37 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:37 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:37 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:37 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:37 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:37 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:37 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:37 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:37 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:37 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:37 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:37 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:37 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:37 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:37 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:39:37 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:39:37 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:39:37 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:39:37 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:39:37 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:39:37 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:39:37 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:39:37 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:39:37 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:39:37 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:39:37 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:39:37 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:39:37 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:39:37 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:39:37 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:39:37 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:39:37 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:39:37 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:39:37 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:39:37 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:39:37 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:39:37 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:39:37 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:39:37 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:39:37 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:39:37 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:39:37 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:39:37 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:39:37 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:39:37 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:39:37 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:39:37 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:39:37 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:39:37 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:39:37 : 1
MIG: 10:39:37 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:39:37 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:39:37 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:39:37 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:39:37 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:39:37 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:39:37 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:39:37 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:39:37 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:39:37 : 
MIG: 10:39:37 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:39:37 : 
MIG: 10:39:37 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:39:37 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:39:37 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:39:37 : 
MIG: 10:39:37 : 
MIG: 10:39:37 : 
MIG: 10:39:37 : Same Interface
MIG: 10:39:37 : xml_input_file: mig_b.prj
MIG: 10:39:37 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:42:30 : xml_input_file: mig_b.prj
MIG: 10:42:30 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:42:30 : In updateAllModelParams
MIG: 10:42:30 : XGUI hdlLanguage: Verilog
MIG: 10:42:30 : xgui vivado_mode: xpg_bd
MIG: 10:42:30 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:42:30 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:42:31 : 
MIG: 10:42:31 : Inside fn mem: DDR3
MIG: 10:42:31 : detect_uiclk: 100000000
MIG: 10:42:31 : cntrl:  memtype: DDR3
MIG: 10:42:31 : 
MIG: 10:42:31 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:42:31 : 
MIG: 10:42:31 : 
MIG: 10:42:31 : 
MIG: 10:42:31 : 
MIG: 10:42:31 :  polarity_value: 1
MIG: 10:42:31 : 
MIG: 10:42:31 : 
MIG: 10:42:31 : cntrl:  memtype: DDR3
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:42:31 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:42:31 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:42:31 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:42:31 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:42:31 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: ECC ==> OFF
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:42:31 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:42:31 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:42:31 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:42:31 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:42:31 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:42:31 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:42:31 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:42:31 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:42:31 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:42:31 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:42:31 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:42:31 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:42:31 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:42:31 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:42:31 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:42:31 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:42:31 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:42:31 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:42:31 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:42:31 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:42:31 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:42:31 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:42:31 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:42:31 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:42:31 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:42:31 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:42:31 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:42:31 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:42:31 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:42:31 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:42:31 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:42:31 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:42:31 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:42:31 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:42:31 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:42:31 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:42:31 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:42:31 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:42:31 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:42:31 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:42:31 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:42:31 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:42:31 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:42:31 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:42:31 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:42:31 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:42:31 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:42:31 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:42:31 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:42:31 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:42:31 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:42:31 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:42:31 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:42:31 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:42:31 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:42:31 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:42:31 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:42:31 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:42:31 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:42:31 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:42:31 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:42:31 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:42:31 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:42:31 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:42:31 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:42:31 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:42:31 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:42:31 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:42:31 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:42:31 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:42:31 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:42:31 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:42:31 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:42:31 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:42:31 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:42:31 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:42:31 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:42:31 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:31 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:31 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:31 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:31 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:31 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:31 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:31 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:31 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:31 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:31 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:31 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:31 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:31 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:31 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:42:31 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:42:31 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:42:31 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:42:31 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:42:31 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:42:31 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:42:31 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:42:31 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:42:31 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:42:31 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:42:31 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:42:31 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:42:31 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:42:31 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:42:31 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:42:31 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:42:31 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:42:31 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:42:31 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:42:31 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:42:31 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:42:31 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:42:31 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:42:31 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:42:31 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:42:31 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:42:31 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:42:31 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:42:31 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:42:31 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:42:31 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:42:31 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:42:31 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:42:31 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:42:31 : 4
MIG: 10:42:31 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:42:31 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:42:31 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:42:31 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:42:31 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:42:31 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:42:31 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:42:31 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:42:31 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:42:31 : 
MIG: 10:42:31 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:42:31 : 
MIG: 10:42:31 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:42:31 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:42:31 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:42:31 : 
MIG: 10:42:31 : 
MIG: 10:42:31 : 
MIG: 10:42:31 : Same Interface
MIG: 10:42:31 : xml_input_file: mig_b.prj
MIG: 10:42:31 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:44:54 : xml_input_file: mig_b.prj
MIG: 10:44:54 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:44:54 : In updateAllModelParams
MIG: 10:44:54 : XGUI hdlLanguage: Verilog
MIG: 10:44:54 : xgui vivado_mode: xpg_bd
MIG: 10:44:54 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:44:54 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:44:55 : 
MIG: 10:44:55 : Inside fn mem: DDR3
MIG: 10:44:55 : detect_uiclk: 100000000
MIG: 10:44:55 : cntrl:  memtype: DDR3
MIG: 10:44:55 : 
MIG: 10:44:55 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:44:55 : 
MIG: 10:44:55 : 
MIG: 10:44:55 : 
MIG: 10:44:55 : 
MIG: 10:44:55 :  polarity_value: 1
MIG: 10:44:55 : 
MIG: 10:44:55 : 
MIG: 10:44:55 : cntrl:  memtype: DDR3
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:44:55 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:44:55 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:44:55 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:44:55 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:44:55 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: ECC ==> OFF
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:44:55 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:44:55 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:44:55 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:44:55 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:44:55 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:44:55 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:44:55 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:44:55 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:44:55 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:44:55 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:44:55 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:44:55 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:44:55 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:44:55 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:44:55 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:44:55 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:44:55 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:44:55 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:44:55 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:44:55 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:44:55 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:44:55 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:44:55 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:44:55 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:44:55 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:44:55 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:44:55 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:44:55 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:44:55 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:44:55 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:44:55 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:44:55 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:44:55 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:44:55 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:44:55 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:44:55 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:44:55 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:44:55 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:44:55 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:44:55 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:44:55 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:44:55 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:44:55 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:44:55 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:44:55 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:44:55 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:44:55 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:44:55 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:44:55 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:44:55 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:44:55 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:44:55 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:44:55 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:44:55 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:44:55 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:44:55 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:44:55 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:44:55 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:44:55 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:44:55 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:44:55 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:44:55 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:44:55 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:44:55 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:44:55 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:44:55 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:44:55 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:44:55 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:44:55 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:44:55 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:44:55 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:44:55 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:44:55 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:44:55 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:44:55 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:44:55 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:44:55 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:44:55 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:55 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:55 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:55 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:55 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:55 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:55 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:55 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:55 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:55 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:55 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:55 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:55 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:55 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:55 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:44:55 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:44:55 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:44:55 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:44:55 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:44:55 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:44:55 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:44:55 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:44:55 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:44:55 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:44:55 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:44:55 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:44:55 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:44:55 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:44:55 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:44:55 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:44:55 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:44:55 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:44:55 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:44:55 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:44:55 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:44:55 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:44:55 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:44:55 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:44:55 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:44:55 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:44:55 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:44:55 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:44:55 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:44:55 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:44:55 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:44:55 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:44:55 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:44:55 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:44:55 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:44:55 : 1
MIG: 10:44:55 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:44:55 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:44:55 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:44:55 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:44:55 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:44:55 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:44:55 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:44:55 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:44:55 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:44:55 : 
MIG: 10:44:55 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:44:55 : 
MIG: 10:44:55 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:44:55 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:44:55 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:44:55 : 
MIG: 10:44:55 : 
MIG: 10:44:55 : 
MIG: 10:44:55 : Same Interface
MIG: 10:44:55 : xml_input_file: mig_b.prj
MIG: 10:44:55 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:44:55 : xml_input_file: mig_b.prj
MIG: 10:44:55 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:44:55 : In updateAllModelParams
MIG: 10:44:55 : XGUI hdlLanguage: Verilog
MIG: 10:44:55 : xgui vivado_mode: xpg_bd
MIG: 10:44:55 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:44:55 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:44:56 : 
MIG: 10:44:56 : Inside fn mem: DDR3
MIG: 10:44:56 : detect_uiclk: 100000000
MIG: 10:44:56 : cntrl:  memtype: DDR3
MIG: 10:44:56 : 
MIG: 10:44:56 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:44:56 : 
MIG: 10:44:56 : 
MIG: 10:44:56 : 
MIG: 10:44:56 : 
MIG: 10:44:56 :  polarity_value: 1
MIG: 10:44:56 : 
MIG: 10:44:56 : 
MIG: 10:44:56 : cntrl:  memtype: DDR3
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:44:56 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:44:56 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:44:56 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:44:56 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:44:56 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: ECC ==> OFF
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:44:56 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:44:56 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:44:56 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:44:56 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:44:56 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:44:56 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:44:56 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:44:56 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:44:56 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:44:56 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:44:56 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:44:56 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:44:56 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:44:56 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:44:56 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:44:56 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:44:56 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:44:56 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:44:56 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:44:56 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:44:56 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:44:56 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:44:56 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:44:56 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:44:56 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:44:56 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:44:56 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:44:56 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:44:56 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:44:56 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:44:56 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:44:56 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:44:56 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:44:56 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:44:56 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:44:56 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:44:56 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:44:56 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:44:56 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:44:56 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:44:56 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:44:56 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:44:56 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:44:56 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:44:56 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:44:56 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:44:56 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:44:56 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:44:56 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:44:56 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:44:56 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:44:56 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:44:56 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:44:56 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:44:56 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:44:56 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:44:56 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:44:56 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:44:56 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:44:56 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:44:56 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:44:56 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:44:56 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:44:56 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:44:56 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:44:56 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:44:56 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:44:56 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:44:56 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:44:56 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:44:56 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:44:56 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:44:56 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:44:56 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:44:56 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:44:56 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:44:56 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:44:56 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:56 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:56 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:56 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:56 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:56 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:56 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:56 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:56 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:56 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:56 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:56 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:56 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:56 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:56 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:44:56 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:44:56 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:44:56 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:44:56 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:44:56 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:44:56 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:44:56 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:44:56 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:44:56 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:44:56 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:44:56 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:44:56 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:44:56 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:44:56 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:44:56 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:44:56 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:44:56 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:44:56 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:44:56 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:44:56 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:44:56 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:44:56 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:44:56 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:44:56 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:44:56 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:44:56 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:44:56 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:44:56 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:44:56 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:44:56 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:44:56 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:44:56 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:44:56 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:44:56 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:44:56 : 5
MIG: 10:44:56 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:44:56 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:44:56 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:44:56 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:44:56 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:44:56 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:44:56 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:44:56 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:44:56 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:44:56 : 
MIG: 10:44:56 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:44:56 : 
MIG: 10:44:56 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:44:56 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:44:56 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:44:56 : 
MIG: 10:44:56 : 
MIG: 10:44:56 : 
MIG: 10:44:56 : Same Interface
MIG: 10:44:56 : xml_input_file: mig_b.prj
MIG: 10:44:56 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:44:57 : xml_input_file: mig_b.prj
MIG: 10:44:57 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:44:57 : In updateAllModelParams
MIG: 10:44:57 : XGUI hdlLanguage: Verilog
MIG: 10:44:57 : xgui vivado_mode: xpg_bd
MIG: 10:44:57 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:44:57 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:44:58 : 
MIG: 10:44:58 : Inside fn mem: DDR3
MIG: 10:44:58 : detect_uiclk: 100000000
MIG: 10:44:58 : cntrl:  memtype: DDR3
MIG: 10:44:58 : 
MIG: 10:44:58 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:44:58 : 
MIG: 10:44:58 : 
MIG: 10:44:58 : 
MIG: 10:44:58 : 
MIG: 10:44:58 :  polarity_value: 1
MIG: 10:44:58 : 
MIG: 10:44:58 : 
MIG: 10:44:58 : cntrl:  memtype: DDR3
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:44:58 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:44:58 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:44:58 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:44:58 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:44:58 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: ECC ==> OFF
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:44:58 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:44:58 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:44:58 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:44:58 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:44:58 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:44:58 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:44:58 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:44:58 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:44:58 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:44:58 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:44:58 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:44:58 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:44:58 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:44:58 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:44:58 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:44:58 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:44:58 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:44:58 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:44:58 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:44:58 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:44:58 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:44:58 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:44:58 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:44:58 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:44:58 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:44:58 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:44:58 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:44:58 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:44:58 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:44:58 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:44:58 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:44:58 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:44:58 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:44:58 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:44:58 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:44:58 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:44:58 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:44:58 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:44:58 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:44:58 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:44:58 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:44:58 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:44:58 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:44:58 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:44:58 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:44:58 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:44:58 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:44:58 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:44:58 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:44:58 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:44:58 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:44:58 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:44:58 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:44:58 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:44:58 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:44:58 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:44:58 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:44:58 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:44:58 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:44:58 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:44:58 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:44:58 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:44:58 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:44:58 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:44:58 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:44:58 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:44:58 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:44:58 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:44:58 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:44:58 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:44:58 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:44:58 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:44:58 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:44:58 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:44:58 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:44:58 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:44:58 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:44:58 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:58 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:58 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:58 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:58 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:58 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:58 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:58 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:58 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:58 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:58 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:58 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:58 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:58 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:44:58 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:44:58 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:44:58 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:44:58 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:44:58 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:44:58 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:44:58 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:44:58 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:44:58 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:44:58 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:44:58 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:44:58 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:44:58 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:44:58 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:44:58 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:44:58 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:44:58 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:44:58 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:44:58 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:44:58 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:44:58 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:44:58 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:44:58 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:44:58 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:44:58 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:44:58 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:44:58 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:44:58 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:44:58 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:44:58 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:44:58 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:44:58 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:44:58 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:44:58 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:44:58 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:44:58 : 1
MIG: 10:44:58 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:44:58 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:44:58 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:44:58 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:44:58 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:44:58 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:44:58 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:44:58 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:44:58 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:44:58 : 
MIG: 10:44:58 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:44:58 : 
MIG: 10:44:58 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:44:58 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:44:58 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:44:58 : 
MIG: 10:44:58 : 
MIG: 10:44:58 : 
MIG: 10:44:58 : Same Interface
MIG: 10:44:58 : xml_input_file: mig_b.prj
MIG: 10:44:58 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:46:14 : xml_input_file: mig_b.prj
MIG: 10:46:14 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:46:14 : In updateAllModelParams
MIG: 10:46:14 : XGUI hdlLanguage: Verilog
MIG: 10:46:14 : xgui vivado_mode: xpg_bd
MIG: 10:46:14 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:46:14 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:46:15 : 
MIG: 10:46:15 : Inside fn mem: DDR3
MIG: 10:46:15 : detect_uiclk: 100000000
MIG: 10:46:15 : cntrl:  memtype: DDR3
MIG: 10:46:15 : 
MIG: 10:46:15 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:46:15 : 
MIG: 10:46:15 : 
MIG: 10:46:15 : 
MIG: 10:46:15 : 
MIG: 10:46:15 :  polarity_value: 1
MIG: 10:46:15 : 
MIG: 10:46:15 : 
MIG: 10:46:15 : cntrl:  memtype: DDR3
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:46:15 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:46:15 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:46:15 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:46:15 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:46:15 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: ECC ==> OFF
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:46:15 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:46:15 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:46:15 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:46:15 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:46:15 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:46:15 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:46:15 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:46:15 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:46:15 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:46:15 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:46:15 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:46:15 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:46:15 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:46:15 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:46:15 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:46:15 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:46:15 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:46:15 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:46:15 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:46:15 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:46:15 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:46:15 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:46:15 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:46:15 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:46:15 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:46:15 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:46:15 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:46:15 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:46:15 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:46:15 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:46:15 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:46:15 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:46:15 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:46:15 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:46:15 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:46:15 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:46:15 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:46:15 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:46:15 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:46:15 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:46:15 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:46:15 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:46:15 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:46:15 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:46:15 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:46:15 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:46:15 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:46:15 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:46:15 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:46:15 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:46:15 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:46:15 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:46:15 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:46:15 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:46:15 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:46:15 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:46:15 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:46:15 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:46:15 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:46:15 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:46:15 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:46:15 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:46:15 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:46:15 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:46:15 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:46:15 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:46:15 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:46:15 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:46:15 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:46:15 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:46:15 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:46:15 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:46:15 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:46:15 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:46:15 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:46:15 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:46:15 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:46:15 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:15 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:15 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:15 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:15 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:15 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:15 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:15 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:15 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:15 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:15 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:15 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:15 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:15 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:15 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:46:15 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:46:15 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:46:15 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:46:15 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:46:15 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:46:15 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:46:15 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:46:15 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:46:15 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:46:15 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:46:15 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:46:15 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:46:15 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:46:15 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:46:15 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:46:15 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:46:15 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:46:15 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:46:15 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:46:15 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:46:15 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:46:15 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:46:15 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:46:15 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:46:15 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:46:15 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:46:15 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:46:15 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:46:15 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:46:15 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:46:15 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:46:15 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:46:15 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:46:15 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:46:15 : 5
MIG: 10:46:15 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:46:15 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:46:15 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:46:15 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:46:15 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:46:15 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:46:15 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:46:15 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:46:15 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:46:15 : 
MIG: 10:46:15 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:46:15 : 
MIG: 10:46:15 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:46:15 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:46:15 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:46:15 : 
MIG: 10:46:15 : 
MIG: 10:46:15 : 
MIG: 10:46:15 : Same Interface
MIG: 10:46:15 : xml_input_file: mig_b.prj
MIG: 10:46:15 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:46:16 : xml_input_file: mig_b.prj
MIG: 10:46:16 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:46:16 : In updateAllModelParams
MIG: 10:46:16 : XGUI hdlLanguage: Verilog
MIG: 10:46:16 : xgui vivado_mode: xpg_bd
MIG: 10:46:16 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:46:16 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:46:17 : 
MIG: 10:46:17 : Inside fn mem: DDR3
MIG: 10:46:17 : detect_uiclk: 100000000
MIG: 10:46:17 : cntrl:  memtype: DDR3
MIG: 10:46:17 : 
MIG: 10:46:17 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:46:17 : 
MIG: 10:46:17 : 
MIG: 10:46:17 : 
MIG: 10:46:17 : 
MIG: 10:46:17 :  polarity_value: 1
MIG: 10:46:17 : 
MIG: 10:46:17 : 
MIG: 10:46:17 : cntrl:  memtype: DDR3
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:46:17 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:46:17 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:46:17 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:46:17 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:46:17 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: ECC ==> OFF
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:46:17 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:46:17 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:46:17 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:46:17 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:46:17 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:46:17 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:46:17 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:46:17 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:46:17 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:46:17 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:46:17 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:46:17 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:46:17 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:46:17 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:46:17 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:46:17 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:46:17 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:46:17 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:46:17 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:46:17 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:46:17 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:46:17 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:46:17 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:46:17 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:46:17 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:46:17 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:46:17 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:46:17 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:46:17 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:46:17 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:46:17 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:46:17 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:46:17 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:46:17 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:46:17 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:46:17 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:46:17 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:46:17 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:46:17 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:46:17 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:46:17 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:46:17 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:46:17 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:46:17 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:46:17 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:46:17 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:46:17 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:46:17 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:46:17 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:46:17 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:46:17 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:46:17 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:46:17 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:46:17 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:46:17 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:46:17 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:46:17 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:46:17 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:46:17 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:46:17 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:46:17 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:46:17 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:46:17 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:46:17 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:46:17 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:46:17 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:46:17 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:46:17 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:46:17 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:46:17 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:46:17 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:46:17 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:46:17 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:46:17 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:46:17 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:46:17 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:46:17 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:46:17 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:17 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:17 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:17 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:17 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:17 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:17 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:17 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:17 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:17 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:17 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:17 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:17 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:17 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:17 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:46:17 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:46:17 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:46:17 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:46:17 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:46:17 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:46:17 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:46:17 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:46:17 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:46:17 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:46:17 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:46:17 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:46:17 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:46:17 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:46:17 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:46:17 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:46:17 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:46:17 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:46:17 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:46:17 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:46:17 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:46:17 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:46:17 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:46:17 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:46:17 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:46:17 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:46:17 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:46:17 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:46:17 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:46:17 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:46:17 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:46:17 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:46:17 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:46:17 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:46:17 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:46:17 : 1
MIG: 10:46:17 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:46:17 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:46:17 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:46:17 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:46:17 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:46:17 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:46:17 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:46:17 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:46:17 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:46:17 : 
MIG: 10:46:17 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:46:17 : 
MIG: 10:46:17 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:46:17 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:46:17 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:46:17 : 
MIG: 10:46:17 : 
MIG: 10:46:17 : 
MIG: 10:46:17 : Same Interface
MIG: 10:46:17 : xml_input_file: mig_b.prj
MIG: 10:46:17 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:49:03 : xml_input_file: mig_b.prj
MIG: 10:49:03 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:49:03 : In updateAllModelParams
MIG: 10:49:03 : XGUI hdlLanguage: Verilog
MIG: 10:49:03 : xgui vivado_mode: xpg_bd
MIG: 10:49:03 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:49:03 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:49:04 : 
MIG: 10:49:04 : Inside fn mem: DDR3
MIG: 10:49:04 : detect_uiclk: 100000000
MIG: 10:49:04 : cntrl:  memtype: DDR3
MIG: 10:49:04 : 
MIG: 10:49:04 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:49:04 : 
MIG: 10:49:04 : 
MIG: 10:49:04 : 
MIG: 10:49:04 : 
MIG: 10:49:04 :  polarity_value: 1
MIG: 10:49:04 : 
MIG: 10:49:04 : 
MIG: 10:49:04 : cntrl:  memtype: DDR3
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:49:04 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:49:04 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:49:04 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:49:04 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:49:04 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: ECC ==> OFF
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:49:04 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:49:04 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:49:04 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:49:04 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:49:04 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:49:04 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:49:04 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:49:04 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:49:04 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:49:04 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:49:04 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:49:04 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:49:04 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:49:04 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:49:04 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:49:04 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:49:04 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:49:04 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:49:04 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:49:04 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:49:04 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:49:04 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:49:04 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:49:04 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:49:04 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:49:04 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:49:04 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:49:04 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:49:04 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:49:04 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:49:04 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:49:04 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:49:04 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:49:04 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:49:04 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:49:04 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:49:04 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:49:04 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:49:04 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:49:04 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:49:04 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:49:04 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:49:04 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:49:04 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:49:04 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:49:04 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:49:04 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:49:04 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:49:04 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:49:04 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:49:04 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:49:04 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:49:04 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:49:04 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:49:04 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:49:04 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:49:04 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:49:04 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:49:04 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:49:04 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:49:04 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:49:04 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:49:04 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:49:04 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:49:04 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:49:04 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:49:04 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:49:04 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:49:04 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:49:04 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:49:04 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:49:04 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:49:04 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:49:04 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:49:04 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:49:04 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:49:04 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:49:04 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:04 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:04 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:04 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:04 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:04 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:04 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:04 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:04 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:04 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:04 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:04 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:04 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:04 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:04 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:49:04 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:49:04 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:49:04 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:49:04 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:49:04 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:49:04 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:49:04 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:49:04 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:49:04 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:49:04 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:49:04 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:49:04 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:49:04 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:49:04 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:49:04 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:49:04 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:49:04 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:49:04 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:49:04 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:49:04 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:49:04 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:49:04 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:49:04 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:49:04 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:49:04 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:49:04 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:49:04 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:49:04 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:49:04 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:49:04 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:49:04 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:49:04 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:49:04 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:49:04 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:49:04 : 5
MIG: 10:49:04 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:49:04 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:49:04 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:49:04 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:49:04 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:49:04 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:49:04 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:49:04 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:49:04 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:49:04 : 
MIG: 10:49:04 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:49:04 : 
MIG: 10:49:04 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:49:04 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:49:04 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:49:04 : 
MIG: 10:49:04 : 
MIG: 10:49:04 : 
MIG: 10:49:04 : Same Interface
MIG: 10:49:04 : xml_input_file: mig_b.prj
MIG: 10:49:04 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:49:05 : xml_input_file: mig_b.prj
MIG: 10:49:05 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:49:05 : In updateAllModelParams
MIG: 10:49:05 : XGUI hdlLanguage: Verilog
MIG: 10:49:05 : xgui vivado_mode: xpg_bd
MIG: 10:49:05 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:49:05 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:49:06 : 
MIG: 10:49:06 : Inside fn mem: DDR3
MIG: 10:49:06 : detect_uiclk: 100000000
MIG: 10:49:06 : cntrl:  memtype: DDR3
MIG: 10:49:06 : 
MIG: 10:49:06 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:49:06 : 
MIG: 10:49:06 : 
MIG: 10:49:06 : 
MIG: 10:49:06 : 
MIG: 10:49:06 :  polarity_value: 1
MIG: 10:49:06 : 
MIG: 10:49:06 : 
MIG: 10:49:06 : cntrl:  memtype: DDR3
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:49:06 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:49:06 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:49:06 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:49:06 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:49:06 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: ECC ==> OFF
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:49:06 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:49:06 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:49:06 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:49:06 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:49:06 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:49:06 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:49:06 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:49:06 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:49:06 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:49:06 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:49:06 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:49:06 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:49:06 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:49:06 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:49:06 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:49:06 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:49:06 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:49:06 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:49:06 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:49:06 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:49:06 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:49:06 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:49:06 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:49:06 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:49:06 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:49:06 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:49:06 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:49:06 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:49:06 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:49:06 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:49:06 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:49:06 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:49:06 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:49:06 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:49:06 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:49:06 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:49:06 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:49:06 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:49:06 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:49:06 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:49:06 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:49:06 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:49:06 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:49:06 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:49:06 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:49:06 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:49:06 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:49:06 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:49:06 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:49:06 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:49:06 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:49:06 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:49:06 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:49:06 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:49:06 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:49:06 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:49:06 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:49:06 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:49:06 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:49:06 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:49:06 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:49:06 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:49:06 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:49:06 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:49:06 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:49:06 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:49:06 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:49:06 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:49:06 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:49:06 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:49:06 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:49:06 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:49:06 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:49:06 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:49:06 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:49:06 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:49:06 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:49:06 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:06 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:06 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:06 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:06 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:06 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:06 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:06 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:06 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:06 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:06 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:06 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:06 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:06 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:06 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:49:06 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:49:06 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:49:06 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:49:06 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:49:06 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:49:06 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:49:06 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:49:06 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:49:06 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:49:06 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:49:06 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:49:06 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:49:06 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:49:06 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:49:06 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:49:06 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:49:06 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:49:06 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:49:06 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:49:06 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:49:06 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:49:06 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:49:06 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:49:06 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:49:06 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:49:06 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:49:06 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:49:06 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:49:06 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:49:06 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:49:06 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:49:06 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:49:06 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:49:06 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:49:06 : 1
MIG: 10:49:06 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:49:06 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:49:06 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:49:06 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:49:06 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:49:06 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:49:06 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:49:06 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:49:06 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:49:06 : 
MIG: 10:49:06 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:49:06 : 
MIG: 10:49:06 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:49:06 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:49:06 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:49:06 : 
MIG: 10:49:06 : 
MIG: 10:49:06 : 
MIG: 10:49:06 : Same Interface
MIG: 10:49:06 : xml_input_file: mig_b.prj
MIG: 10:49:06 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:53:24 : xml_input_file: mig_b.prj
MIG: 10:53:24 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:53:24 : In updateAllModelParams
MIG: 10:53:24 : XGUI hdlLanguage: Verilog
MIG: 10:53:24 : xgui vivado_mode: xpg_bd
MIG: 10:53:24 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:53:24 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:53:25 : 
MIG: 10:53:25 : Inside fn mem: DDR3
MIG: 10:53:25 : detect_uiclk: 100000000
MIG: 10:53:25 : cntrl:  memtype: DDR3
MIG: 10:53:25 : 
MIG: 10:53:25 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:53:25 : 
MIG: 10:53:25 : 
MIG: 10:53:25 : 
MIG: 10:53:25 : 
MIG: 10:53:25 :  polarity_value: 1
MIG: 10:53:25 : 
MIG: 10:53:25 : 
MIG: 10:53:25 : cntrl:  memtype: DDR3
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:53:25 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:53:25 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:53:25 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:53:25 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:53:25 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: ECC ==> OFF
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:53:25 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:53:25 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:53:25 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:53:25 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:53:25 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:53:25 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:53:25 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:53:25 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:53:25 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:53:25 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:53:25 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:53:25 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:53:25 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:53:25 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:53:25 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:53:25 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:53:25 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:53:25 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:53:25 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:53:25 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:53:25 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:53:25 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:53:25 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:53:25 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:53:25 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:53:25 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:53:25 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:53:25 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:53:25 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:53:25 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:53:25 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:53:25 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:53:25 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:53:25 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:53:25 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:53:25 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:53:25 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:53:25 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:53:25 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:53:25 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:53:25 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:53:25 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:53:25 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:53:25 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:53:25 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:53:25 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:53:25 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:53:25 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:53:25 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:53:25 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:53:25 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:53:25 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:53:25 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:53:25 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:53:25 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:53:25 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:53:25 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:53:25 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:53:25 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:53:25 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:53:25 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:53:25 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:53:25 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:53:25 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:53:25 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:53:25 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:53:25 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:53:25 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:53:25 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:53:25 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:53:25 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:53:25 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:53:25 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:53:25 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:53:25 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:53:25 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:53:25 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:53:25 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:25 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:25 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:25 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:25 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:25 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:25 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:25 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:25 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:25 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:25 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:25 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:25 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:25 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:25 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:53:25 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:53:25 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:53:25 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:53:25 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:53:25 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:53:25 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:53:25 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:53:25 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:53:25 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:53:25 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:53:25 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:53:25 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:53:25 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:53:25 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:53:25 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:53:25 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:53:25 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:53:25 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:53:25 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:53:25 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:53:25 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:53:25 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:53:25 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:53:25 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:53:25 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:53:25 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:53:25 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:53:25 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:53:25 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:53:25 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:53:25 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:53:25 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:53:25 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:53:25 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:53:25 : 5
MIG: 10:53:25 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:53:25 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:53:25 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:53:25 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:53:25 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:53:25 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:53:25 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:53:25 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:53:25 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:53:25 : 
MIG: 10:53:25 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:53:25 : 
MIG: 10:53:25 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:53:25 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:53:25 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:53:25 : 
MIG: 10:53:25 : 
MIG: 10:53:25 : 
MIG: 10:53:25 : Same Interface
MIG: 10:53:25 : xml_input_file: mig_b.prj
MIG: 10:53:25 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:53:26 : xml_input_file: mig_b.prj
MIG: 10:53:26 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:53:26 : In updateAllModelParams
MIG: 10:53:26 : XGUI hdlLanguage: Verilog
MIG: 10:53:26 : xgui vivado_mode: xpg_bd
MIG: 10:53:26 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:53:26 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:53:27 : 
MIG: 10:53:27 : Inside fn mem: DDR3
MIG: 10:53:27 : detect_uiclk: 100000000
MIG: 10:53:27 : cntrl:  memtype: DDR3
MIG: 10:53:27 : 
MIG: 10:53:27 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:53:27 : 
MIG: 10:53:27 : 
MIG: 10:53:27 : 
MIG: 10:53:27 : 
MIG: 10:53:27 :  polarity_value: 1
MIG: 10:53:27 : 
MIG: 10:53:27 : 
MIG: 10:53:27 : cntrl:  memtype: DDR3
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:53:27 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:53:27 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:53:27 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:53:27 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:53:27 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: ECC ==> OFF
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:53:27 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:53:27 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:53:27 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:53:27 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:53:27 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:53:27 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:53:27 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:53:27 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:53:27 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:53:27 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:53:27 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:53:27 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:53:27 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:53:27 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:53:27 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:53:27 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:53:27 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:53:27 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:53:27 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:53:27 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:53:27 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:53:27 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:53:27 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:53:27 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:53:27 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:53:27 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:53:27 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:53:27 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:53:27 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:53:27 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:53:27 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:53:27 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:53:27 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:53:27 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:53:27 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:53:27 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:53:27 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:53:27 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:53:27 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:53:27 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:53:27 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:53:27 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:53:27 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:53:27 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:53:27 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:53:27 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:53:27 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:53:27 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:53:27 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:53:27 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:53:27 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:53:27 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:53:27 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:53:27 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:53:27 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:53:27 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:53:27 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:53:27 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:53:27 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:53:27 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:53:27 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:53:27 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:53:27 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:53:27 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:53:27 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:53:27 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:53:27 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:53:27 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:53:27 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:53:27 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:53:27 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:53:27 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:53:27 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:53:27 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:53:27 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:53:27 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:53:27 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:53:27 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:27 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:27 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:27 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:27 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:27 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:27 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:27 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:27 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:27 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:27 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:27 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:27 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:27 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:53:27 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:53:27 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:53:27 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:53:27 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:53:27 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:53:27 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:53:27 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:53:27 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:53:27 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:53:27 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:53:27 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:53:27 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:53:27 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:53:27 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:53:27 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:53:27 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:53:27 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:53:27 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:53:27 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:53:27 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:53:27 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:53:27 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:53:27 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:53:27 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:53:27 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:53:27 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:53:27 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:53:27 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:53:27 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:53:27 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:53:27 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:53:27 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:53:27 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:53:27 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:53:27 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:53:27 : 1
MIG: 10:53:27 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:53:27 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:53:27 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:53:27 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:53:27 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:53:27 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:53:27 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:53:27 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:53:27 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:53:27 : 
MIG: 10:53:27 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:53:27 : 
MIG: 10:53:27 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:53:27 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:53:27 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:53:27 : 
MIG: 10:53:27 : 
MIG: 10:53:27 : 
MIG: 10:53:27 : Same Interface
MIG: 10:53:27 : xml_input_file: mig_b.prj
MIG: 10:53:27 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:56:53 : xml_input_file: mig_b.prj
MIG: 10:56:53 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:56:53 : In updateAllModelParams
MIG: 10:56:53 : XGUI hdlLanguage: Verilog
MIG: 10:56:53 : xgui vivado_mode: xpg_bd
MIG: 10:56:53 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:56:53 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:56:54 : 
MIG: 10:56:54 : Inside fn mem: DDR3
MIG: 10:56:54 : detect_uiclk: 100000000
MIG: 10:56:54 : cntrl:  memtype: DDR3
MIG: 10:56:54 : 
MIG: 10:56:54 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:56:54 : 
MIG: 10:56:54 : 
MIG: 10:56:54 : 
MIG: 10:56:54 : 
MIG: 10:56:54 :  polarity_value: 1
MIG: 10:56:54 : 
MIG: 10:56:54 : 
MIG: 10:56:54 : cntrl:  memtype: DDR3
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:56:54 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:56:54 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:56:54 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:56:54 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:56:54 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: ECC ==> OFF
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:56:54 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:56:54 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:56:54 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:56:54 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:56:54 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:56:54 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:56:54 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:56:54 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:56:54 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:56:54 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:56:54 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:56:54 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:56:54 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:56:54 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:56:54 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:56:54 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:56:54 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:56:54 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:56:54 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:56:54 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:56:54 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:56:54 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:56:54 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:56:54 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:56:54 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:56:54 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:56:54 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:56:54 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:56:54 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:56:54 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:56:54 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:56:54 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:56:54 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:56:54 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:56:54 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:56:54 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:56:54 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:56:54 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:56:54 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:56:54 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:56:54 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:56:54 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:56:54 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:56:54 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:56:54 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:56:54 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:56:54 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:56:54 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:56:54 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:56:54 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:56:54 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:56:54 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:56:54 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:56:54 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:56:54 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:56:54 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:56:54 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:56:54 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:56:54 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:56:54 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:56:54 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:56:54 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:56:54 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:56:54 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:56:54 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:56:54 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:56:54 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:56:54 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:56:54 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:56:54 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:56:54 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:56:54 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:56:54 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:56:54 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:56:54 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:56:54 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:56:54 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:56:54 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:54 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:54 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:54 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:54 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:54 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:54 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:54 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:54 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:54 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:54 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:54 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:54 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:54 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:54 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:56:54 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:56:54 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:56:54 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:56:54 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:56:54 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:56:54 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:56:54 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:56:54 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:56:54 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:56:54 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:56:54 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:56:54 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:56:54 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:56:54 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:56:54 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:56:54 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:56:54 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:56:54 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:56:54 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:56:54 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:56:54 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:56:54 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:56:54 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:56:54 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:56:54 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:56:54 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:56:54 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:56:54 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:56:54 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:56:54 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:56:54 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:56:54 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:56:54 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:56:54 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:56:54 : 5
MIG: 10:56:54 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:56:54 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:56:54 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:56:54 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:56:54 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:56:54 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:56:54 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:56:54 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:56:54 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:56:54 : 
MIG: 10:56:54 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:56:54 : 
MIG: 10:56:54 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:56:54 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:56:54 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:56:54 : 
MIG: 10:56:54 : 
MIG: 10:56:54 : 
MIG: 10:56:54 : Same Interface
MIG: 10:56:54 : xml_input_file: mig_b.prj
MIG: 10:56:54 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:56:56 : xml_input_file: mig_b.prj
MIG: 10:56:56 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:56:56 : In updateAllModelParams
MIG: 10:56:56 : XGUI hdlLanguage: Verilog
MIG: 10:56:56 : xgui vivado_mode: xpg_bd
MIG: 10:56:56 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:56:56 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:56:57 : 
MIG: 10:56:57 : Inside fn mem: DDR3
MIG: 10:56:57 : detect_uiclk: 100000000
MIG: 10:56:57 : cntrl:  memtype: DDR3
MIG: 10:56:57 : 
MIG: 10:56:57 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:56:57 : 
MIG: 10:56:57 : 
MIG: 10:56:57 : 
MIG: 10:56:57 : 
MIG: 10:56:57 :  polarity_value: 1
MIG: 10:56:57 : 
MIG: 10:56:57 : 
MIG: 10:56:57 : cntrl:  memtype: DDR3
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:56:57 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:56:57 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:56:57 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:56:57 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:56:57 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: ECC ==> OFF
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:56:57 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:56:57 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:56:57 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:56:57 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:56:57 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:56:57 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:56:57 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:56:57 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:56:57 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:56:57 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:56:57 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:56:57 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:56:57 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:56:57 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:56:57 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:56:57 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:56:57 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:56:57 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:56:57 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:56:57 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:56:57 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:56:57 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:56:57 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:56:57 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:56:57 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:56:57 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:56:57 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:56:57 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:56:57 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:56:57 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:56:57 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:56:57 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:56:57 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:56:57 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:56:57 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:56:57 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:56:57 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:56:57 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:56:57 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:56:57 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:56:57 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:56:57 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:56:57 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:56:57 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:56:57 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:56:57 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:56:57 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:56:57 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:56:57 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:56:57 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:56:57 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:56:57 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:56:57 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:56:57 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:56:57 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:56:57 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:56:57 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:56:57 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:56:57 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:56:57 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:56:57 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:56:57 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:56:57 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:56:57 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:56:57 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:56:57 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:56:57 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:56:57 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:56:57 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:56:57 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:56:57 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:56:57 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:56:57 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:56:57 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:56:57 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:56:57 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:56:57 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:56:57 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:57 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:57 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:57 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:57 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:57 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:57 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:57 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:57 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:57 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:57 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:57 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:57 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:57 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:56:57 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:56:57 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:56:57 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:56:57 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:56:57 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:56:57 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:56:57 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:56:57 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:56:57 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:56:57 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:56:57 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:56:57 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:56:57 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:56:57 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:56:57 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:56:57 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:56:57 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:56:57 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:56:57 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:56:57 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:56:57 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:56:57 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:56:57 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:56:57 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:56:57 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:56:57 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:56:57 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:56:57 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:56:57 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:56:57 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:56:57 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:56:57 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:56:57 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:56:57 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:56:57 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:56:57 : 1
MIG: 10:56:57 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:56:57 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:56:57 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:56:57 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:56:57 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:56:57 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:56:57 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:56:57 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:56:57 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:56:57 : 
MIG: 10:56:57 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:56:57 : 
MIG: 10:56:57 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:56:57 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:56:57 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:56:57 : 
MIG: 10:56:57 : 
MIG: 10:56:57 : 
MIG: 10:56:57 : Same Interface
MIG: 10:56:57 : xml_input_file: mig_b.prj
MIG: 10:56:57 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:00:59 : xml_input_file: mig_b.prj
MIG: 11:00:59 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:00:59 : In updateAllModelParams
MIG: 11:00:59 : XGUI hdlLanguage: Verilog
MIG: 11:00:59 : xgui vivado_mode: xpg_bd
MIG: 11:00:59 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:00:59 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:01:00 : 
MIG: 11:01:00 : Inside fn mem: DDR3
MIG: 11:01:00 : detect_uiclk: 100000000
MIG: 11:01:00 : cntrl:  memtype: DDR3
MIG: 11:01:00 : 
MIG: 11:01:00 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:01:00 : 
MIG: 11:01:00 : 
MIG: 11:01:00 : 
MIG: 11:01:00 : 
MIG: 11:01:00 :  polarity_value: 1
MIG: 11:01:00 : 
MIG: 11:01:00 : 
MIG: 11:01:00 : cntrl:  memtype: DDR3
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:01:00 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:01:00 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:01:00 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:01:00 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:01:00 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: ECC ==> OFF
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:01:00 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:01:00 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:01:00 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:01:00 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:01:00 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:01:00 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:01:00 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:01:00 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:01:00 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:01:00 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:01:00 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:01:00 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:01:00 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:01:00 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:01:00 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:01:00 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:01:00 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:01:00 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:01:00 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:01:00 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:01:00 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:01:00 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:01:00 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:01:00 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:01:00 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:01:00 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:01:00 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:01:00 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:01:00 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:01:00 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:01:00 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:01:00 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:01:00 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:01:00 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:01:00 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:01:00 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:01:00 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:01:00 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:01:00 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:01:00 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:01:00 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:01:00 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:01:00 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:01:00 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:01:00 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:01:00 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:01:00 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:01:00 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:01:00 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:01:00 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:01:00 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:01:00 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:01:00 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:01:00 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:01:00 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:01:00 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:01:00 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:01:00 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:01:00 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:01:00 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:01:00 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:01:00 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:01:00 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:01:00 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:01:00 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:01:00 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:01:00 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:01:00 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:01:00 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:01:00 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:01:00 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:01:00 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:01:00 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:01:00 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:01:00 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:01:00 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:01:00 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:01:00 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:00 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:00 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:00 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:00 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:00 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:00 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:00 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:00 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:00 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:00 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:00 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:00 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:00 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:00 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:01:00 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:01:00 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:01:00 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:01:00 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:01:00 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:01:00 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:01:00 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:01:00 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:01:00 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:01:00 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:01:00 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:01:00 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:01:00 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:01:00 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:01:00 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:01:00 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:01:00 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:01:00 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:01:00 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:01:00 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:01:00 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:01:00 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:01:00 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:01:00 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:01:00 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:01:00 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:01:00 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:01:00 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:01:00 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:01:00 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:01:00 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:01:00 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:01:00 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:01:00 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:01:00 : 5
MIG: 11:01:00 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:01:00 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:01:00 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:01:00 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:01:00 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:01:00 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:01:00 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:01:00 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:01:00 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:01:00 : 
MIG: 11:01:00 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:01:00 : 
MIG: 11:01:00 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:01:00 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:01:00 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:01:00 : 
MIG: 11:01:00 : 
MIG: 11:01:00 : 
MIG: 11:01:00 : Same Interface
MIG: 11:01:00 : xml_input_file: mig_b.prj
MIG: 11:01:00 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:01:02 : xml_input_file: mig_b.prj
MIG: 11:01:02 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:01:02 : In updateAllModelParams
MIG: 11:01:02 : XGUI hdlLanguage: Verilog
MIG: 11:01:02 : xgui vivado_mode: xpg_bd
MIG: 11:01:02 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:01:02 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:01:03 : 
MIG: 11:01:03 : Inside fn mem: DDR3
MIG: 11:01:03 : detect_uiclk: 100000000
MIG: 11:01:03 : cntrl:  memtype: DDR3
MIG: 11:01:03 : 
MIG: 11:01:03 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:01:03 : 
MIG: 11:01:03 : 
MIG: 11:01:03 : 
MIG: 11:01:03 : 
MIG: 11:01:03 :  polarity_value: 1
MIG: 11:01:03 : 
MIG: 11:01:03 : 
MIG: 11:01:03 : cntrl:  memtype: DDR3
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:01:03 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:01:03 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:01:03 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:01:03 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:01:03 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: ECC ==> OFF
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:01:03 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:01:03 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:01:03 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:01:03 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:01:03 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:01:03 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:01:03 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:01:03 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:01:03 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:01:03 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:01:03 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:01:03 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:01:03 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:01:03 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:01:03 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:01:03 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:01:03 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:01:03 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:01:03 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:01:03 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:01:03 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:01:03 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:01:03 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:01:03 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:01:03 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:01:03 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:01:03 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:01:03 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:01:03 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:01:03 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:01:03 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:01:03 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:01:03 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:01:03 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:01:03 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:01:03 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:01:03 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:01:03 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:01:03 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:01:03 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:01:03 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:01:03 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:01:03 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:01:03 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:01:03 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:01:03 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:01:03 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:01:03 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:01:03 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:01:03 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:01:03 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:01:03 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:01:03 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:01:03 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:01:03 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:01:03 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:01:03 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:01:03 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:01:03 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:01:03 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:01:03 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:01:03 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:01:03 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:01:03 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:01:03 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:01:03 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:01:03 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:01:03 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:01:03 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:01:03 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:01:03 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:01:03 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:01:03 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:01:03 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:01:03 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:01:03 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:01:03 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:01:03 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:03 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:03 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:03 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:03 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:03 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:03 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:03 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:03 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:03 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:03 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:03 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:03 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:03 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:01:03 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:01:03 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:01:03 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:01:03 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:01:03 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:01:03 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:01:03 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:01:03 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:01:03 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:01:03 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:01:03 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:01:03 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:01:03 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:01:03 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:01:03 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:01:03 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:01:03 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:01:03 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:01:03 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:01:03 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:01:03 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:01:03 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:01:03 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:01:03 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:01:03 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:01:03 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:01:03 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:01:03 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:01:03 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:01:03 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:01:03 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:01:03 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:01:03 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:01:03 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:01:03 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:01:03 : 1
MIG: 11:01:03 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:01:03 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:01:03 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:01:03 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:01:03 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:01:03 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:01:03 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:01:03 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:01:03 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:01:03 : 
MIG: 11:01:03 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:01:03 : 
MIG: 11:01:03 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:01:03 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:01:03 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:01:03 : 
MIG: 11:01:03 : 
MIG: 11:01:03 : 
MIG: 11:01:03 : Same Interface
MIG: 11:01:03 : xml_input_file: mig_b.prj
MIG: 11:01:03 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:06:23 : xml_input_file: mig_b.prj
MIG: 11:06:23 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:06:23 : In updateAllModelParams
MIG: 11:06:23 : XGUI hdlLanguage: Verilog
MIG: 11:06:23 : xgui vivado_mode: xpg_bd
MIG: 11:06:23 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:06:23 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:06:23 : 
MIG: 11:06:23 : Inside fn mem: DDR3
MIG: 11:06:23 : detect_uiclk: 100000000
MIG: 11:06:23 : cntrl:  memtype: DDR3
MIG: 11:06:23 : 
MIG: 11:06:23 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:06:23 : 
MIG: 11:06:23 : 
MIG: 11:06:23 : 
MIG: 11:06:23 : 
MIG: 11:06:23 :  polarity_value: 1
MIG: 11:06:23 : 
MIG: 11:06:23 : 
MIG: 11:06:23 : cntrl:  memtype: DDR3
MIG: 11:06:23 : 
MIG: 11:06:23 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:06:23 : 
MIG: 11:06:23 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:06:23 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:06:23 : 
MIG: 11:06:23 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:06:24 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:06:24 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:06:24 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:06:24 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: ECC ==> OFF
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:06:24 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:06:24 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:06:24 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:06:24 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:06:24 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:06:24 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:06:24 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:06:24 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:06:24 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:06:24 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:06:24 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:06:24 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:06:24 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:06:24 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:06:24 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:06:24 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:06:24 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:06:24 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:06:24 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:06:24 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:06:24 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:06:24 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:06:24 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:06:24 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:06:24 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:06:24 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:06:24 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:06:24 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:06:24 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:06:24 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:06:24 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:06:24 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:06:24 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:06:24 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:06:24 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:06:24 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:06:24 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:06:24 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:06:24 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:06:24 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:06:24 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:06:24 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:06:24 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:06:24 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:06:24 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:06:24 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:06:24 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:06:24 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:06:24 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:06:24 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:06:24 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:06:24 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:06:24 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:06:24 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:06:24 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:06:24 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:06:24 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:06:24 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:06:24 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:06:24 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:06:24 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:06:24 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:06:24 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:06:24 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:06:24 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:06:24 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:06:24 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:06:24 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:06:24 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:06:24 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:06:24 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:06:24 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:06:24 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:06:24 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:06:24 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:06:24 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:06:24 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:06:24 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:24 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:24 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:24 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:24 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:24 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:24 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:24 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:24 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:24 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:24 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:24 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:24 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:24 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:24 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:06:24 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:06:24 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:06:24 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:06:24 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:06:24 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:06:24 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:06:24 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:06:24 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:06:24 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:06:24 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:06:24 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:06:24 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:06:24 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:06:24 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:06:24 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:06:24 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:06:24 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:06:24 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:06:24 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:06:24 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:06:24 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:06:24 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:06:24 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:06:24 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:06:24 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:06:24 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:06:24 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:06:24 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:06:24 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:06:24 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:06:24 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:06:24 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:06:24 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:06:24 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:06:24 : 7
MIG: 11:06:24 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:06:24 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:06:24 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:06:24 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:06:24 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:06:24 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:06:24 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:06:24 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:06:24 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:06:24 : 
MIG: 11:06:24 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:06:24 : 
MIG: 11:06:24 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:06:24 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:06:24 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:06:24 : 
MIG: 11:06:24 : 
MIG: 11:06:24 : 
MIG: 11:06:24 : Same Interface
MIG: 11:06:24 : xml_input_file: mig_b.prj
MIG: 11:06:24 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:06:25 : xml_input_file: mig_b.prj
MIG: 11:06:25 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:06:25 : In updateAllModelParams
MIG: 11:06:25 : XGUI hdlLanguage: Verilog
MIG: 11:06:25 : xgui vivado_mode: xpg_bd
MIG: 11:06:25 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:06:25 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:06:26 : 
MIG: 11:06:26 : Inside fn mem: DDR3
MIG: 11:06:26 : detect_uiclk: 100000000
MIG: 11:06:26 : cntrl:  memtype: DDR3
MIG: 11:06:26 : 
MIG: 11:06:26 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:06:26 : 
MIG: 11:06:26 : 
MIG: 11:06:26 : 
MIG: 11:06:26 : 
MIG: 11:06:26 :  polarity_value: 1
MIG: 11:06:26 : 
MIG: 11:06:26 : 
MIG: 11:06:26 : cntrl:  memtype: DDR3
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:06:26 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:06:26 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:06:26 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:06:26 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:06:26 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: ECC ==> OFF
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:06:26 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:06:26 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:06:26 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:06:26 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:06:26 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:06:26 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:06:26 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:06:26 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:06:26 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:06:26 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:06:26 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:06:26 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:06:26 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:06:26 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:06:26 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:06:26 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:06:26 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:06:26 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:06:26 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:06:26 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:06:26 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:06:26 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:06:26 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:06:26 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:06:26 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:06:26 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:06:26 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:06:26 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:06:26 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:06:26 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:06:26 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:06:26 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:06:26 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:06:26 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:06:26 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:06:26 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:06:26 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:06:26 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:06:26 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:06:26 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:06:26 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:06:26 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:06:26 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:06:26 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:06:26 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:06:26 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:06:26 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:06:26 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:06:26 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:06:26 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:06:26 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:06:26 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:06:26 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:06:26 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:06:26 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:06:26 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:06:26 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:06:26 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:06:26 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:06:26 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:06:26 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:06:26 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:06:26 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:06:26 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:06:26 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:06:26 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:06:26 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:06:26 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:06:26 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:06:26 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:06:26 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:06:26 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:06:26 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:06:26 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:06:26 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:06:26 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:06:26 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:06:26 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:26 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:26 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:26 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:26 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:26 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:26 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:26 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:26 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:26 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:26 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:26 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:26 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:26 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:06:26 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:06:26 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:06:26 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:06:26 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:06:26 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:06:26 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:06:26 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:06:26 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:06:26 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:06:26 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:06:26 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:06:26 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:06:26 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:06:26 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:06:26 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:06:26 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:06:26 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:06:26 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:06:26 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:06:26 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:06:26 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:06:26 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:06:26 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:06:26 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:06:26 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:06:26 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:06:26 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:06:26 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:06:26 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:06:26 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:06:26 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:06:26 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:06:26 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:06:26 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:06:26 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:06:26 : 1
MIG: 11:06:26 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:06:26 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:06:26 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:06:26 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:06:26 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:06:26 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:06:26 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:06:26 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:06:26 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:06:26 : 
MIG: 11:06:26 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:06:26 : 
MIG: 11:06:26 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:06:26 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:06:26 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:06:26 : 
MIG: 11:06:26 : 
MIG: 11:06:26 : 
MIG: 11:06:26 : Same Interface
MIG: 11:06:26 : xml_input_file: mig_b.prj
MIG: 11:06:26 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:12:01 : xml_input_file: mig_b.prj
MIG: 11:12:01 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:12:01 : In updateAllModelParams
MIG: 11:12:01 : XGUI hdlLanguage: Verilog
MIG: 11:12:01 : xgui vivado_mode: xpg_bd
MIG: 11:12:01 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:12:01 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:12:02 : 
MIG: 11:12:02 : Inside fn mem: DDR3
MIG: 11:12:02 : detect_uiclk: 100000000
MIG: 11:12:02 : cntrl:  memtype: DDR3
MIG: 11:12:02 : 
MIG: 11:12:02 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:12:02 : 
MIG: 11:12:02 : 
MIG: 11:12:02 : 
MIG: 11:12:02 : 
MIG: 11:12:02 :  polarity_value: 1
MIG: 11:12:02 : 
MIG: 11:12:02 : 
MIG: 11:12:02 : cntrl:  memtype: DDR3
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:12:02 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:12:02 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:12:02 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:12:02 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:12:02 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: ECC ==> OFF
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:12:02 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:12:02 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:12:02 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:12:02 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:12:02 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:12:02 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:12:02 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:12:02 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:12:02 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:12:02 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:12:02 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:12:02 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:12:02 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:12:02 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:12:02 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:12:02 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:12:02 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:12:02 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:12:02 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:12:02 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:12:02 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:12:02 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:12:02 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:12:02 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:12:02 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:12:02 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:12:02 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:12:02 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:12:02 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:12:02 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:12:02 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:12:02 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:12:02 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:12:02 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:12:02 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:12:02 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:12:02 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:12:02 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:12:02 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:12:02 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:12:02 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:12:02 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:12:02 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:12:02 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:12:02 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:12:02 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:12:02 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:12:02 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:12:02 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:12:02 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:12:02 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:12:02 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:12:02 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:12:02 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:12:02 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:12:02 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:12:02 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:12:02 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:12:02 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:12:02 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:12:02 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:12:02 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:12:02 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:12:02 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:12:02 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:12:02 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:12:02 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:12:02 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:12:02 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:12:02 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:12:02 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:12:02 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:12:02 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:12:02 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:12:02 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:12:02 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:12:02 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:12:02 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:02 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:02 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:02 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:02 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:02 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:02 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:02 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:02 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:02 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:02 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:02 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:02 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:02 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:02 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:12:02 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:12:02 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:12:02 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:12:02 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:12:02 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:12:02 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:12:02 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:12:02 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:12:02 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:12:02 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:12:02 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:12:02 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:12:02 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:12:02 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:12:02 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:12:02 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:12:02 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:12:02 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:12:02 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:12:02 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:12:02 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:12:02 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:12:02 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:12:02 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:12:02 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:12:02 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:12:02 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:12:02 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:12:02 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:12:02 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:12:02 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:12:02 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:12:02 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:12:02 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:12:02 : 7
MIG: 11:12:02 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:12:02 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:12:02 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:12:02 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:12:02 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:12:02 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:12:02 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:12:02 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:12:02 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:12:02 : 
MIG: 11:12:02 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:12:02 : 
MIG: 11:12:02 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:12:02 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:12:02 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:12:02 : 
MIG: 11:12:02 : 
MIG: 11:12:02 : 
MIG: 11:12:02 : Same Interface
MIG: 11:12:03 : xml_input_file: mig_b.prj
MIG: 11:12:03 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:12:04 : xml_input_file: mig_b.prj
MIG: 11:12:04 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:12:04 : In updateAllModelParams
MIG: 11:12:04 : XGUI hdlLanguage: Verilog
MIG: 11:12:04 : xgui vivado_mode: xpg_bd
MIG: 11:12:04 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:12:04 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:12:05 : 
MIG: 11:12:05 : Inside fn mem: DDR3
MIG: 11:12:05 : detect_uiclk: 100000000
MIG: 11:12:05 : cntrl:  memtype: DDR3
MIG: 11:12:05 : 
MIG: 11:12:05 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:12:05 : 
MIG: 11:12:05 : 
MIG: 11:12:05 : 
MIG: 11:12:05 : 
MIG: 11:12:05 :  polarity_value: 1
MIG: 11:12:05 : 
MIG: 11:12:05 : 
MIG: 11:12:05 : cntrl:  memtype: DDR3
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:12:05 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:12:05 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:12:05 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:12:05 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:12:05 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: ECC ==> OFF
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:12:05 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:12:05 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:12:05 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:12:05 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:12:05 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:12:05 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:12:05 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:12:05 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:12:05 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:12:05 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:12:05 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:12:05 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:12:05 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:12:05 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:12:05 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:12:05 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:12:05 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:12:05 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:12:05 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:12:05 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:12:05 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:12:05 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:12:05 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:12:05 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:12:05 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:12:05 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:12:05 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:12:05 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:12:05 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:12:05 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:12:05 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:12:05 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:12:05 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:12:05 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:12:05 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:12:05 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:12:05 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:12:05 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:12:05 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:12:05 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:12:05 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:12:05 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:12:05 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:12:05 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:12:05 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:12:05 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:12:05 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:12:05 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:12:05 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:12:05 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:12:05 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:12:05 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:12:05 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:12:05 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:12:05 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:12:05 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:12:05 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:12:05 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:12:05 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:12:05 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:12:05 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:12:05 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:12:05 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:12:05 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:12:05 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:12:05 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:12:05 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:12:05 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:12:05 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:12:05 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:12:05 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:12:05 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:12:05 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:12:05 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:12:05 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:12:05 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:12:05 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:12:05 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:05 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:05 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:05 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:05 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:05 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:05 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:05 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:05 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:05 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:05 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:05 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:05 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:05 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:05 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:12:05 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:12:05 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:12:05 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:12:05 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:12:05 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:12:05 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:12:05 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:12:05 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:12:05 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:12:05 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:12:05 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:12:05 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:12:05 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:12:05 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:12:05 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:12:05 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:12:05 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:12:05 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:12:05 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:12:05 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:12:05 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:12:05 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:12:05 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:12:05 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:12:05 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:12:05 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:12:05 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:12:05 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:12:05 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:12:05 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:12:05 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:12:05 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:12:05 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:12:05 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:12:05 : 1
MIG: 11:12:05 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:12:05 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:12:05 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:12:05 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:12:05 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:12:05 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:12:05 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:12:05 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:12:05 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:12:05 : 
MIG: 11:12:05 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:12:05 : 
MIG: 11:12:05 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:12:05 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:12:05 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:12:05 : 
MIG: 11:12:05 : 
MIG: 11:12:05 : 
MIG: 11:12:05 : Same Interface
MIG: 11:12:05 : xml_input_file: mig_b.prj
MIG: 11:12:05 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:14:46 : xml_input_file: mig_b.prj
MIG: 11:14:46 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:14:46 : In updateAllModelParams
MIG: 11:14:46 : XGUI hdlLanguage: Verilog
MIG: 11:14:46 : xgui vivado_mode: xpg_bd
MIG: 11:14:46 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:14:46 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:14:46 : 
MIG: 11:14:46 : Inside fn mem: DDR3
MIG: 11:14:46 : detect_uiclk: 100000000
MIG: 11:14:46 : cntrl:  memtype: DDR3
MIG: 11:14:46 : 
MIG: 11:14:46 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:14:46 : 
MIG: 11:14:46 : 
MIG: 11:14:46 : 
MIG: 11:14:46 : 
MIG: 11:14:46 :  polarity_value: 1
MIG: 11:14:46 : 
MIG: 11:14:46 : 
MIG: 11:14:46 : cntrl:  memtype: DDR3
MIG: 11:14:46 : 
MIG: 11:14:46 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:14:46 : 
MIG: 11:14:46 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:14:46 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:14:46 : 
MIG: 11:14:46 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:14:46 : 
MIG: 11:14:46 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:14:46 : 
MIG: 11:14:46 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:14:46 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:14:46 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:14:46 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:14:46 : 
MIG: 11:14:46 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:14:46 : 
MIG: 11:14:46 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:14:46 : 
MIG: 11:14:46 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:14:46 : 
MIG: 11:14:46 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:14:46 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:14:46 : 
MIG: 11:14:46 :  Valid Param: ECC ==> OFF
MIG: 11:14:46 : 
MIG: 11:14:46 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:14:46 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:14:46 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:14:46 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:14:46 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:14:46 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:14:46 : 
MIG: 11:14:46 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:14:47 : 
MIG: 11:14:47 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:14:47 : 
MIG: 11:14:47 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:14:47 : 
MIG: 11:14:47 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:14:47 : 
MIG: 11:14:47 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:14:47 : 
MIG: 11:14:47 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:14:47 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:14:47 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:14:47 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:14:47 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:14:47 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:14:47 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:14:47 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:14:47 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:14:47 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:14:47 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:14:47 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:14:47 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:14:47 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:14:47 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:14:47 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:14:47 : 
MIG: 11:14:47 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:14:47 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:14:47 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:14:47 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:14:47 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:14:47 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:14:47 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:14:47 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:14:47 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:14:47 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:14:47 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:14:47 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:14:47 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:14:47 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:14:47 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:14:47 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:14:47 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:14:47 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:14:47 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:14:47 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:14:47 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:14:47 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:14:47 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:14:47 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:14:47 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:14:47 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:14:47 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:14:47 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:14:47 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:14:47 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:14:47 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:14:47 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:14:47 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:14:47 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:14:47 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:14:47 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:14:47 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:14:47 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:14:47 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:14:47 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:14:47 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:14:47 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:14:47 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:14:47 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:14:47 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:14:47 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:14:47 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:14:47 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:14:47 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:14:47 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:14:47 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:14:47 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:14:47 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:14:47 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:14:47 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:14:47 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:14:47 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:14:47 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:14:47 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:47 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:47 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:47 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:47 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:47 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:47 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:47 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:47 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:47 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:47 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:47 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:47 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:47 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:47 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:14:47 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:14:47 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:14:47 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:14:47 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:14:47 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:14:47 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:14:47 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:14:47 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:14:47 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:14:47 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:14:47 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:14:47 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:14:47 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:14:47 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:14:47 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:14:47 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:14:47 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:14:47 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:14:47 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:14:47 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:14:47 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:14:47 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:14:47 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:14:47 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:14:47 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:14:47 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:14:47 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:14:47 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:14:47 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:14:47 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:14:47 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:14:47 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:14:47 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:14:47 : 
MIG: 11:14:47 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:14:47 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:14:47 : 
MIG: 11:14:47 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:14:47 : 7
MIG: 11:14:47 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 11:14:47 : 
MIG: 11:14:47 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:14:47 : 
MIG: 11:14:47 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:14:47 : 
MIG: 11:14:47 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:14:47 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:14:47 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:14:47 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:14:47 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:14:47 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:14:47 : 
MIG: 11:14:47 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:14:47 : 
MIG: 11:14:47 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:14:47 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:14:47 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:14:47 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:14:47 : 
MIG: 11:14:47 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:14:47 : 
MIG: 11:14:47 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:14:47 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:14:47 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:14:47 : 
MIG: 11:14:47 : 
MIG: 11:14:47 : 
MIG: 11:14:47 : Same Interface
MIG: 11:14:47 : xml_input_file: mig_b.prj
MIG: 11:14:47 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:14:48 : xml_input_file: mig_b.prj
MIG: 11:14:48 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:14:48 : In updateAllModelParams
MIG: 11:14:48 : XGUI hdlLanguage: Verilog
MIG: 11:14:48 : xgui vivado_mode: xpg_bd
MIG: 11:14:48 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:14:48 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:14:49 : 
MIG: 11:14:49 : Inside fn mem: DDR3
MIG: 11:14:49 : detect_uiclk: 100000000
MIG: 11:14:49 : cntrl:  memtype: DDR3
MIG: 11:14:49 : 
MIG: 11:14:49 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:14:49 : 
MIG: 11:14:49 : 
MIG: 11:14:49 : 
MIG: 11:14:49 : 
MIG: 11:14:49 :  polarity_value: 1
MIG: 11:14:49 : 
MIG: 11:14:49 : 
MIG: 11:14:49 : cntrl:  memtype: DDR3
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:14:49 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:14:49 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:14:49 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:14:49 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:14:49 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: ECC ==> OFF
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:14:49 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:14:49 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:14:49 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:14:49 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:14:49 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:14:49 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:14:49 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:14:49 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:14:49 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:14:49 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:14:49 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:14:49 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:14:49 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:14:49 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:14:49 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:14:49 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:14:49 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:14:49 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:14:49 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:14:49 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:14:49 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:14:49 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:14:49 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:14:49 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:14:49 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:14:49 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:14:49 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:14:49 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:14:49 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:14:49 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:14:49 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:14:49 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:14:49 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:14:49 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:14:49 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:14:49 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:14:49 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:14:49 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:14:49 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:14:49 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:14:49 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:14:49 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:14:49 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:14:49 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:14:49 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:14:49 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:14:49 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:14:49 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:14:49 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:14:49 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:14:49 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:14:49 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:14:49 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:14:49 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:14:49 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:14:49 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:14:49 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:14:49 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:14:49 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:14:49 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:14:49 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:14:49 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:14:49 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:14:49 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:14:49 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:14:49 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:14:49 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:14:49 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:14:49 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:14:49 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:14:49 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:14:49 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:14:49 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:14:49 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:14:49 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:14:49 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:14:49 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:14:49 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:49 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:49 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:49 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:49 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:49 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:49 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:49 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:49 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:49 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:49 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:49 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:49 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:49 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:14:49 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:14:49 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:14:49 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:14:49 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:14:49 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:14:49 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:14:49 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:14:49 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:14:49 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:14:49 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:14:49 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:14:49 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:14:49 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:14:49 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:14:49 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:14:49 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:14:49 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:14:49 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:14:49 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:14:49 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:14:49 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:14:49 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:14:49 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:14:49 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:14:49 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:14:49 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:14:49 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:14:49 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:14:49 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:14:49 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:14:49 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:14:49 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:14:49 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:14:49 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:14:49 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:14:49 : 1
MIG: 11:14:49 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:14:49 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:14:49 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:14:49 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:14:49 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:14:49 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:14:49 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:14:49 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:14:49 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:14:49 : 
MIG: 11:14:49 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:14:49 : 
MIG: 11:14:49 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:14:49 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:14:49 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:14:49 : 
MIG: 11:14:49 : 
MIG: 11:14:49 : 
MIG: 11:14:49 : Same Interface
MIG: 11:14:49 : xml_input_file: mig_b.prj
MIG: 11:14:49 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:18:30 : xml_input_file: mig_b.prj
MIG: 11:18:30 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:18:30 : In updateAllModelParams
MIG: 11:18:30 : XGUI hdlLanguage: Verilog
MIG: 11:18:30 : xgui vivado_mode: xpg_bd
MIG: 11:18:30 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:18:30 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:18:31 : 
MIG: 11:18:31 : Inside fn mem: DDR3
MIG: 11:18:31 : detect_uiclk: 100000000
MIG: 11:18:31 : cntrl:  memtype: DDR3
MIG: 11:18:31 : 
MIG: 11:18:31 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:18:31 : 
MIG: 11:18:31 : 
MIG: 11:18:31 : 
MIG: 11:18:31 : 
MIG: 11:18:31 :  polarity_value: 1
MIG: 11:18:31 : 
MIG: 11:18:31 : 
MIG: 11:18:31 : cntrl:  memtype: DDR3
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:18:31 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:18:31 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:18:31 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:18:31 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:18:31 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: ECC ==> OFF
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:18:31 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:18:31 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:18:31 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:18:31 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:18:31 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:18:31 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:18:31 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:18:31 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:18:31 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:18:31 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:18:31 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:18:31 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:18:31 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:18:31 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:18:31 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:18:31 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:18:31 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:18:31 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:18:31 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:18:31 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:18:31 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:18:31 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:18:31 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:18:31 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:18:31 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:18:31 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:18:31 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:18:31 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:18:31 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:18:31 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:18:31 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:18:31 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:18:31 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:18:31 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:18:31 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:18:31 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:18:31 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:18:31 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:18:31 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:18:31 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:18:31 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:18:31 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:18:31 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:18:31 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:18:31 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:18:31 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:18:31 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:18:31 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:18:31 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:18:31 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:18:31 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:18:31 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:18:31 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:18:31 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:18:31 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:18:31 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:18:31 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:18:31 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:18:31 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:18:31 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:18:31 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:18:31 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:18:31 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:18:31 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:18:31 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:18:31 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:18:31 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:18:31 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:18:31 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:18:31 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:18:31 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:18:31 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:18:31 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:18:31 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:18:31 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:18:31 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:18:31 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:18:31 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:31 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:31 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:31 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:31 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:31 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:31 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:31 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:31 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:31 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:31 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:31 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:31 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:31 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:31 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:18:31 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:18:31 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:18:31 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:18:31 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:18:31 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:18:31 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:18:31 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:18:31 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:18:31 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:18:31 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:18:31 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:18:31 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:18:31 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:18:31 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:18:31 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:18:31 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:18:31 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:18:31 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:18:31 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:18:31 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:18:31 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:18:31 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:18:31 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:18:31 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:18:31 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:18:31 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:18:31 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:18:31 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:18:31 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:18:31 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:18:31 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:18:31 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:18:31 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:18:31 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:18:31 : 7
MIG: 11:18:31 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:18:31 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:18:31 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:18:31 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:18:31 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:18:31 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:18:31 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:18:31 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:18:31 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:18:31 : 
MIG: 11:18:31 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:18:31 : 
MIG: 11:18:31 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:18:31 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:18:31 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:18:31 : 
MIG: 11:18:31 : 
MIG: 11:18:31 : 
MIG: 11:18:31 : Same Interface
MIG: 11:18:31 : xml_input_file: mig_b.prj
MIG: 11:18:31 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:18:32 : xml_input_file: mig_b.prj
MIG: 11:18:32 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:18:32 : In updateAllModelParams
MIG: 11:18:32 : XGUI hdlLanguage: Verilog
MIG: 11:18:32 : xgui vivado_mode: xpg_bd
MIG: 11:18:32 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:18:32 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:18:33 : 
MIG: 11:18:33 : Inside fn mem: DDR3
MIG: 11:18:33 : detect_uiclk: 100000000
MIG: 11:18:33 : cntrl:  memtype: DDR3
MIG: 11:18:33 : 
MIG: 11:18:33 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:18:33 : 
MIG: 11:18:33 : 
MIG: 11:18:33 : 
MIG: 11:18:33 : 
MIG: 11:18:33 :  polarity_value: 1
MIG: 11:18:33 : 
MIG: 11:18:33 : 
MIG: 11:18:33 : cntrl:  memtype: DDR3
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:18:33 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:18:33 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:18:33 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:18:33 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:18:33 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: ECC ==> OFF
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:18:33 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:18:33 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:18:33 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:18:33 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:18:33 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:18:33 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:18:33 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:18:33 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:18:33 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:18:33 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:18:33 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:18:33 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:18:33 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:18:33 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:18:33 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:18:33 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:18:33 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:18:33 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:18:33 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:18:33 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:18:33 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:18:33 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:18:33 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:18:33 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:18:33 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:18:33 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:18:33 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:18:33 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:18:33 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:18:33 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:18:33 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:18:33 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:18:33 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:18:33 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:18:33 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:18:33 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:18:33 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:18:33 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:18:33 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:18:33 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:18:33 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:18:33 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:18:33 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:18:33 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:18:33 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:18:33 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:18:33 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:18:33 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:18:33 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:18:33 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:18:33 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:18:33 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:18:33 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:18:33 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:18:33 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:18:33 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:18:33 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:18:33 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:18:33 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:18:33 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:18:33 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:18:33 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:18:33 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:18:33 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:18:33 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:18:33 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:18:33 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:18:33 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:18:33 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:18:33 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:18:33 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:18:33 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:18:33 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:18:33 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:18:33 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:18:33 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:18:33 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:18:33 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:33 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:33 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:33 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:33 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:33 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:33 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:33 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:33 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:33 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:33 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:33 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:33 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:33 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:18:33 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:18:33 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:18:33 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:18:33 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:18:33 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:18:33 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:18:33 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:18:33 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:18:33 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:18:33 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:18:33 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:18:33 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:18:33 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:18:33 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:18:33 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:18:33 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:18:33 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:18:33 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:18:33 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:18:33 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:18:33 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:18:33 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:18:33 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:18:33 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:18:33 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:18:33 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:18:33 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:18:33 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:18:33 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:18:33 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:18:33 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:18:33 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:18:33 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:18:33 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:18:33 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:18:33 : 1
MIG: 11:18:33 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:18:33 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:18:33 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:18:33 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:18:33 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:18:33 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:18:33 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:18:33 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:18:33 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:18:33 : 
MIG: 11:18:33 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:18:33 : 
MIG: 11:18:33 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:18:33 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:18:33 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:18:33 : 
MIG: 11:18:33 : 
MIG: 11:18:33 : 
MIG: 11:18:33 : Same Interface
MIG: 11:18:33 : xml_input_file: mig_b.prj
MIG: 11:18:33 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:19:18 : xml_input_file: mig_b.prj
MIG: 11:19:18 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:19:18 : In updateAllModelParams
MIG: 11:19:18 : XGUI hdlLanguage: Verilog
MIG: 11:19:18 : xgui vivado_mode: xpg_bd
MIG: 11:19:18 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:19:18 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:19:19 : 
MIG: 11:19:19 : Inside fn mem: DDR3
MIG: 11:19:19 : detect_uiclk: 100000000
MIG: 11:19:19 : cntrl:  memtype: DDR3
MIG: 11:19:19 : 
MIG: 11:19:19 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:19:19 : 
MIG: 11:19:19 : 
MIG: 11:19:19 : 
MIG: 11:19:19 : 
MIG: 11:19:19 :  polarity_value: 1
MIG: 11:19:19 : 
MIG: 11:19:19 : 
MIG: 11:19:19 : cntrl:  memtype: DDR3
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:19:19 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:19:19 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:19:19 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:19:19 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:19:19 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: ECC ==> OFF
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:19:19 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:19:19 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:19:19 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:19:19 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:19:19 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:19:19 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:19:19 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:19:19 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:19:19 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:19:19 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:19:19 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:19:19 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:19:19 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:19:19 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:19:19 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:19:19 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:19:19 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:19:19 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:19:19 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:19:19 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:19:19 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:19:19 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:19:19 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:19:19 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:19:19 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:19:19 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:19:19 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:19:19 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:19:19 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:19:19 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:19:19 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:19:19 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:19:19 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:19:19 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:19:19 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:19:19 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:19:19 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:19:19 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:19:19 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:19:19 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:19:19 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:19:19 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:19:19 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:19:19 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:19:19 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:19:19 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:19:19 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:19:19 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:19:19 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:19:19 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:19:19 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:19:19 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:19:19 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:19:19 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:19:19 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:19:19 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:19:19 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:19:19 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:19:19 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:19:19 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:19:19 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:19:19 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:19:19 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:19:19 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:19:19 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:19:19 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:19:19 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:19:19 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:19:19 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:19:19 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:19:19 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:19:19 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:19:19 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:19:19 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:19:19 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:19:19 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:19:19 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:19:19 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:19 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:19 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:19 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:19 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:19 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:19 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:19 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:19 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:19 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:19 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:19 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:19 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:19 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:19 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:19:19 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:19:19 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:19:19 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:19:19 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:19:19 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:19:19 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:19:19 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:19:19 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:19:19 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:19:19 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:19:19 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:19:19 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:19:19 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:19:19 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:19:19 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:19:19 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:19:19 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:19:19 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:19:19 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:19:19 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:19:19 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:19:19 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:19:19 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:19:19 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:19:19 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:19:19 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:19:19 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:19:19 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:19:19 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:19:19 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:19:19 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:19:19 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:19:19 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:19:19 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:19:19 : 7
MIG: 11:19:19 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:19:19 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:19:19 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:19:19 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:19:19 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:19:19 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:19:19 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:19:19 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:19:19 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:19:19 : 
MIG: 11:19:19 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:19:19 : 
MIG: 11:19:19 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:19:19 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:19:19 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:19:19 : 
MIG: 11:19:19 : 
MIG: 11:19:19 : 
MIG: 11:19:19 : Same Interface
MIG: 11:19:19 : xml_input_file: mig_b.prj
MIG: 11:19:19 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:19:21 : xml_input_file: mig_b.prj
MIG: 11:19:21 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:19:21 : In updateAllModelParams
MIG: 11:19:21 : XGUI hdlLanguage: Verilog
MIG: 11:19:21 : xgui vivado_mode: xpg_bd
MIG: 11:19:21 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:19:21 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:19:22 : 
MIG: 11:19:22 : Inside fn mem: DDR3
MIG: 11:19:22 : detect_uiclk: 100000000
MIG: 11:19:22 : cntrl:  memtype: DDR3
MIG: 11:19:22 : 
MIG: 11:19:22 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:19:22 : 
MIG: 11:19:22 : 
MIG: 11:19:22 : 
MIG: 11:19:22 : 
MIG: 11:19:22 :  polarity_value: 1
MIG: 11:19:22 : 
MIG: 11:19:22 : 
MIG: 11:19:22 : cntrl:  memtype: DDR3
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:19:22 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:19:22 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:19:22 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:19:22 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:19:22 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: ECC ==> OFF
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:19:22 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:19:22 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:19:22 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:19:22 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:19:22 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:19:22 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:19:22 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:19:22 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:19:22 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:19:22 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:19:22 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:19:22 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:19:22 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:19:22 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:19:22 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:19:22 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:19:22 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:19:22 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:19:22 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:19:22 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:19:22 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:19:22 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:19:22 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:19:22 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:19:22 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:19:22 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:19:22 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:19:22 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:19:22 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:19:22 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:19:22 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:19:22 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:19:22 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:19:22 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:19:22 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:19:22 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:19:22 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:19:22 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:19:22 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:19:22 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:19:22 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:19:22 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:19:22 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:19:22 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:19:22 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:19:22 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:19:22 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:19:22 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:19:22 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:19:22 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:19:22 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:19:22 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:19:22 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:19:22 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:19:22 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:19:22 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:19:22 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:19:22 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:19:22 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:19:22 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:19:22 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:19:22 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:19:22 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:19:22 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:19:22 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:19:22 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:19:22 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:19:22 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:19:22 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:19:22 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:19:22 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:19:22 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:19:22 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:19:22 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:19:22 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:19:22 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:19:22 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:19:22 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:22 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:22 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:22 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:22 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:22 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:22 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:22 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:22 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:22 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:22 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:22 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:22 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:22 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:19:22 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:19:22 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:19:22 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:19:22 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:19:22 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:19:22 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:19:22 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:19:22 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:19:22 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:19:22 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:19:22 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:19:22 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:19:22 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:19:22 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:19:22 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:19:22 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:19:22 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:19:22 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:19:22 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:19:22 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:19:22 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:19:22 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:19:22 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:19:22 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:19:22 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:19:22 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:19:22 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:19:22 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:19:22 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:19:22 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:19:22 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:19:22 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:19:22 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:19:22 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:19:22 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:19:22 : 1
MIG: 11:19:22 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:19:22 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:19:22 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:19:22 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:19:22 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:19:22 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:19:22 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:19:22 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:19:22 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:19:22 : 
MIG: 11:19:22 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:19:22 : 
MIG: 11:19:22 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:19:22 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:19:22 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:19:22 : 
MIG: 11:19:22 : 
MIG: 11:19:22 : 
MIG: 11:19:22 : Same Interface
MIG: 11:19:22 : xml_input_file: mig_b.prj
MIG: 11:19:22 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:21:47 : xml_input_file: mig_b.prj
MIG: 11:21:47 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:21:47 : In updateAllModelParams
MIG: 11:21:47 : XGUI hdlLanguage: Verilog
MIG: 11:21:47 : xgui vivado_mode: xpg_bd
MIG: 11:21:47 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:21:47 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:21:48 : 
MIG: 11:21:48 : Inside fn mem: DDR3
MIG: 11:21:48 : detect_uiclk: 100000000
MIG: 11:21:48 : cntrl:  memtype: DDR3
MIG: 11:21:48 : 
MIG: 11:21:48 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:21:48 : 
MIG: 11:21:48 : 
MIG: 11:21:48 : 
MIG: 11:21:48 : 
MIG: 11:21:48 :  polarity_value: 1
MIG: 11:21:48 : 
MIG: 11:21:48 : 
MIG: 11:21:48 : cntrl:  memtype: DDR3
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:21:48 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:21:48 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:21:48 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:21:48 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:21:48 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: ECC ==> OFF
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:21:48 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:21:48 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:21:48 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:21:48 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:21:48 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:21:48 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:21:48 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:21:48 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:21:48 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:21:48 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:21:48 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:21:48 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:21:48 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:21:48 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:21:48 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:21:48 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:21:48 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:21:48 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:21:48 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:21:48 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:21:48 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:21:48 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:21:48 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:21:48 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:21:48 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:21:48 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:21:48 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:21:48 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:21:48 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:21:48 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:21:48 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:21:48 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:21:48 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:21:48 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:21:48 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:21:48 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:21:48 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:21:48 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:21:48 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:21:48 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:21:48 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:21:48 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:21:48 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:21:48 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:21:48 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:21:48 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:21:48 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:21:48 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:21:48 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:21:48 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:21:48 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:21:48 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:21:48 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:21:48 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:21:48 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:21:48 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:21:48 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:21:48 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:21:48 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:21:48 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:21:48 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:21:48 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:21:48 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:21:48 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:21:48 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:21:48 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:21:48 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:21:48 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:21:48 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:21:48 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:21:48 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:21:48 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:21:48 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:21:48 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:21:48 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:21:48 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:21:48 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:21:48 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:48 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:48 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:48 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:48 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:48 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:48 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:48 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:48 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:48 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:48 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:48 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:48 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:48 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:48 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:21:48 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:21:48 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:21:48 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:21:48 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:21:48 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:21:48 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:21:48 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:21:48 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:21:48 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:21:48 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:21:48 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:21:48 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:21:48 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:21:48 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:21:48 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:21:48 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:21:48 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:21:48 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:21:48 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:21:48 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:21:48 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:21:48 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:21:48 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:21:48 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:21:48 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:21:48 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:21:48 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:21:48 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:21:48 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:21:48 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:21:48 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:21:48 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:21:48 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:21:48 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:21:48 : 5
MIG: 11:21:48 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:21:48 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:21:48 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:21:48 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:21:48 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:21:48 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:21:48 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:21:48 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:21:48 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:21:48 : 
MIG: 11:21:48 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:21:48 : 
MIG: 11:21:48 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:21:48 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:21:48 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:21:48 : 
MIG: 11:21:48 : 
MIG: 11:21:48 : 
MIG: 11:21:48 : Same Interface
MIG: 11:21:49 : xml_input_file: mig_b.prj
MIG: 11:21:49 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:21:50 : xml_input_file: mig_b.prj
MIG: 11:21:50 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:21:50 : In updateAllModelParams
MIG: 11:21:50 : XGUI hdlLanguage: Verilog
MIG: 11:21:50 : xgui vivado_mode: xpg_bd
MIG: 11:21:50 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:21:50 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:21:51 : 
MIG: 11:21:51 : Inside fn mem: DDR3
MIG: 11:21:51 : detect_uiclk: 100000000
MIG: 11:21:51 : cntrl:  memtype: DDR3
MIG: 11:21:51 : 
MIG: 11:21:51 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:21:51 : 
MIG: 11:21:51 : 
MIG: 11:21:51 : 
MIG: 11:21:51 : 
MIG: 11:21:51 :  polarity_value: 1
MIG: 11:21:51 : 
MIG: 11:21:51 : 
MIG: 11:21:51 : cntrl:  memtype: DDR3
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:21:51 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:21:51 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:21:51 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:21:51 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:21:51 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: ECC ==> OFF
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:21:51 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:21:51 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:21:51 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:21:51 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:21:51 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:21:51 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:21:51 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:21:51 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:21:51 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:21:51 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:21:51 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:21:51 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:21:51 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:21:51 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:21:51 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:21:51 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:21:51 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:21:51 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:21:51 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:21:51 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:21:51 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:21:51 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:21:51 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:21:51 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:21:51 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:21:51 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:21:51 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:21:51 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:21:51 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:21:51 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:21:51 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:21:51 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:21:51 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:21:51 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:21:51 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:21:51 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:21:51 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:21:51 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:21:51 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:21:51 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:21:51 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:21:51 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:21:51 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:21:51 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:21:51 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:21:51 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:21:51 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:21:51 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:21:51 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:21:51 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:21:51 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:21:51 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:21:51 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:21:51 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:21:51 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:21:51 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:21:51 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:21:51 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:21:51 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:21:51 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:21:51 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:21:51 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:21:51 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:21:51 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:21:51 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:21:51 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:21:51 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:21:51 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:21:51 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:21:51 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:21:51 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:21:51 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:21:51 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:21:51 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:21:51 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:21:51 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:21:51 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:21:51 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:51 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:51 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:51 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:51 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:51 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:51 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:51 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:51 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:51 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:51 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:51 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:51 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:51 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:21:51 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:21:51 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:21:51 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:21:51 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:21:51 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:21:51 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:21:51 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:21:51 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:21:51 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:21:51 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:21:51 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:21:51 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:21:51 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:21:51 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:21:51 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:21:51 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:21:51 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:21:51 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:21:51 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:21:51 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:21:51 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:21:51 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:21:51 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:21:51 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:21:51 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:21:51 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:21:51 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:21:51 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:21:51 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:21:51 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:21:51 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:21:51 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:21:51 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:21:51 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:21:51 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:21:51 : 1
MIG: 11:21:51 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:21:51 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:21:51 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:21:51 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:21:51 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:21:51 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:21:51 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:21:51 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:21:51 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:21:51 : 
MIG: 11:21:51 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:21:51 : 
MIG: 11:21:51 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:21:51 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:21:51 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:21:51 : 
MIG: 11:21:51 : 
MIG: 11:21:51 : 
MIG: 11:21:51 : Same Interface
MIG: 11:21:51 : xml_input_file: mig_b.prj
MIG: 11:21:51 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:23:52 : xml_input_file: mig_b.prj
MIG: 11:23:52 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:23:52 : In updateAllModelParams
MIG: 11:23:52 : XGUI hdlLanguage: Verilog
MIG: 11:23:52 : xgui vivado_mode: xpg_bd
MIG: 11:23:52 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:23:52 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:23:53 : 
MIG: 11:23:53 : Inside fn mem: DDR3
MIG: 11:23:53 : detect_uiclk: 100000000
MIG: 11:23:53 : cntrl:  memtype: DDR3
MIG: 11:23:53 : 
MIG: 11:23:53 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:23:53 : 
MIG: 11:23:53 : 
MIG: 11:23:53 : 
MIG: 11:23:53 : 
MIG: 11:23:53 :  polarity_value: 1
MIG: 11:23:53 : 
MIG: 11:23:53 : 
MIG: 11:23:53 : cntrl:  memtype: DDR3
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:23:53 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:23:53 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:23:53 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:23:53 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:23:53 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: ECC ==> OFF
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:23:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:23:53 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:23:53 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:23:53 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:23:53 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:23:53 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:23:53 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:23:53 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:23:53 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:23:53 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:23:53 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:23:53 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:23:53 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:23:53 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:23:53 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:23:53 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:23:53 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:23:53 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:23:53 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:23:53 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:23:53 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:23:53 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:23:53 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:23:53 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:23:53 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:23:53 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:23:53 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:23:53 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:23:53 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:23:53 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:23:53 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:23:53 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:23:53 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:23:53 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:23:53 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:23:53 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:23:53 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:23:53 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:23:53 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:23:53 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:23:53 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:23:53 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:23:53 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:23:53 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:23:53 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:23:53 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:23:53 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:23:53 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:23:53 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:23:53 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:23:53 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:23:53 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:23:53 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:23:53 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:23:53 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:23:53 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:23:53 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:23:53 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:23:53 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:23:53 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:23:53 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:23:53 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:23:53 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:23:53 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:23:53 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:23:53 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:23:53 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:23:53 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:23:53 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:23:53 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:23:53 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:23:53 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:23:53 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:23:53 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:23:53 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:23:53 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:23:53 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:23:53 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:53 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:53 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:53 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:53 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:53 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:53 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:53 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:53 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:53 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:53 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:53 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:53 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:53 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:53 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:23:53 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:23:53 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:23:53 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:23:53 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:23:53 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:23:53 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:23:53 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:23:53 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:23:53 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:23:53 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:23:53 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:23:53 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:23:53 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:23:53 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:23:53 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:23:53 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:23:53 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:23:53 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:23:53 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:23:53 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:23:53 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:23:53 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:23:53 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:23:53 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:23:53 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:23:53 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:23:53 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:23:53 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:23:53 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:23:53 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:23:53 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:23:53 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:23:53 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:23:53 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:23:53 : 5
MIG: 11:23:53 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:23:53 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:23:53 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:23:53 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:23:53 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:23:53 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:23:53 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:23:53 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:23:53 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:23:53 : 
MIG: 11:23:53 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:23:53 : 
MIG: 11:23:53 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:23:53 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:23:53 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:23:53 : 
MIG: 11:23:53 : 
MIG: 11:23:53 : 
MIG: 11:23:53 : Same Interface
MIG: 11:23:53 : xml_input_file: mig_b.prj
MIG: 11:23:53 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:23:54 : xml_input_file: mig_b.prj
MIG: 11:23:54 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:23:54 : In updateAllModelParams
MIG: 11:23:54 : XGUI hdlLanguage: Verilog
MIG: 11:23:54 : xgui vivado_mode: xpg_bd
MIG: 11:23:54 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:23:54 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:23:55 : 
MIG: 11:23:55 : Inside fn mem: DDR3
MIG: 11:23:55 : detect_uiclk: 100000000
MIG: 11:23:55 : cntrl:  memtype: DDR3
MIG: 11:23:55 : 
MIG: 11:23:55 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:23:55 : 
MIG: 11:23:55 : 
MIG: 11:23:55 : 
MIG: 11:23:55 : 
MIG: 11:23:55 :  polarity_value: 1
MIG: 11:23:55 : 
MIG: 11:23:55 : 
MIG: 11:23:55 : cntrl:  memtype: DDR3
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:23:55 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:23:55 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:23:55 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:23:55 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:23:55 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: ECC ==> OFF
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:23:55 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:23:55 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:23:55 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:23:55 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:23:55 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:23:55 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:23:55 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:23:55 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:23:55 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:23:55 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:23:55 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:23:55 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:23:55 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:23:55 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:23:55 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:23:55 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:23:55 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:23:55 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:23:55 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:23:55 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:23:55 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:23:55 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:23:55 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:23:55 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:23:55 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:23:55 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:23:55 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:23:55 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:23:55 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:23:55 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:23:55 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:23:55 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:23:55 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:23:55 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:23:55 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:23:55 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:23:55 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:23:55 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:23:55 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:23:55 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:23:55 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:23:55 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:23:55 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:23:55 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:23:55 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:23:55 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:23:55 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:23:55 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:23:55 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:23:55 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:23:55 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:23:55 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:23:55 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:23:55 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:23:55 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:23:55 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:23:55 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:23:55 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:23:55 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:23:55 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:23:55 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:23:55 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:23:55 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:23:55 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:23:55 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:23:55 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:23:55 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:23:55 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:23:55 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:23:55 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:23:55 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:23:55 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:23:55 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:23:55 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:23:55 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:23:55 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:23:55 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:23:55 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:55 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:55 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:55 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:55 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:55 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:55 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:55 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:55 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:55 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:55 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:55 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:55 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:55 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:23:55 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:23:55 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:23:55 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:23:55 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:23:55 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:23:55 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:23:55 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:23:55 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:23:55 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:23:55 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:23:55 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:23:55 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:23:55 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:23:55 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:23:55 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:23:55 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:23:55 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:23:55 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:23:55 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:23:55 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:23:55 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:23:55 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:23:55 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:23:55 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:23:55 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:23:55 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:23:55 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:23:55 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:23:55 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:23:55 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:23:55 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:23:55 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:23:55 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:23:55 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:23:55 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:23:55 : 1
MIG: 11:23:55 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:23:55 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:23:55 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:23:55 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:23:55 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:23:55 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:23:55 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:23:55 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:23:55 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:23:55 : 
MIG: 11:23:55 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:23:55 : 
MIG: 11:23:55 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:23:55 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:23:55 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:23:55 : 
MIG: 11:23:55 : 
MIG: 11:23:55 : 
MIG: 11:23:55 : Same Interface
MIG: 11:23:55 : xml_input_file: mig_b.prj
MIG: 11:23:55 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:33:08 : xml_input_file: mig_b.prj
MIG: 11:33:08 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:33:08 : In updateAllModelParams
MIG: 11:33:08 : XGUI hdlLanguage: Verilog
MIG: 11:33:08 : xgui vivado_mode: xpg_bd
MIG: 11:33:08 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:33:08 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:33:09 : 
MIG: 11:33:09 : Inside fn mem: DDR3
MIG: 11:33:09 : detect_uiclk: 100000000
MIG: 11:33:09 : cntrl:  memtype: DDR3
MIG: 11:33:09 : 
MIG: 11:33:09 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:33:09 : 
MIG: 11:33:09 : 
MIG: 11:33:09 : 
MIG: 11:33:09 : 
MIG: 11:33:09 :  polarity_value: 1
MIG: 11:33:09 : 
MIG: 11:33:09 : 
MIG: 11:33:09 : cntrl:  memtype: DDR3
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:33:09 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:33:09 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:33:09 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:33:09 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:33:09 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: ECC ==> OFF
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:33:09 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:33:09 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:33:09 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:33:09 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:33:09 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:33:09 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:33:09 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:33:09 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:33:09 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:33:09 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:33:09 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:33:09 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:33:09 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:33:09 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:33:09 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:33:09 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:33:09 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:33:09 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:33:09 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:33:09 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:33:09 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:33:09 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:33:09 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:33:09 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:33:09 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:33:09 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:33:09 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:33:09 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:33:09 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:33:09 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:33:09 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:33:09 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:33:09 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:33:09 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:33:09 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:33:09 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:33:09 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:33:09 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:33:09 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:33:09 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:33:09 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:33:09 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:33:09 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:33:09 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:33:09 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:33:09 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:33:09 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:33:09 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:33:09 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:33:09 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:33:09 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:33:09 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:33:09 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:33:09 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:33:09 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:33:09 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:33:09 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:33:09 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:33:09 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:33:09 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:33:09 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:33:09 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:33:09 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:33:09 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:33:09 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:33:09 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:33:09 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:33:09 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:33:09 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:33:09 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:33:09 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:33:09 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:33:09 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:33:09 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:33:09 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:33:09 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:33:09 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:33:09 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:09 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:09 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:09 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:09 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:09 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:09 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:09 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:09 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:09 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:09 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:09 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:09 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:09 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:09 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:33:09 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:33:09 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:33:09 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:33:09 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:33:09 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:33:09 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:33:09 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:33:09 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:33:09 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:33:09 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:33:09 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:33:09 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:33:09 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:33:09 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:33:09 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:33:09 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:33:09 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:33:09 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:33:09 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:33:09 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:33:09 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:33:09 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:33:09 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:33:09 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:33:09 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:33:09 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:33:09 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:33:09 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:33:09 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:33:09 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:33:09 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:33:09 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:33:09 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:33:09 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:33:09 : 5
MIG: 11:33:09 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:33:09 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:33:09 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:33:09 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:33:09 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:33:09 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:33:09 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:33:09 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:33:09 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:33:09 : 
MIG: 11:33:09 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:33:09 : 
MIG: 11:33:09 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:33:09 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:33:09 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:33:09 : 
MIG: 11:33:09 : 
MIG: 11:33:09 : 
MIG: 11:33:09 : Same Interface
MIG: 11:33:09 : xml_input_file: mig_b.prj
MIG: 11:33:09 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:33:10 : xml_input_file: mig_b.prj
MIG: 11:33:10 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:33:10 : In updateAllModelParams
MIG: 11:33:10 : XGUI hdlLanguage: Verilog
MIG: 11:33:10 : xgui vivado_mode: xpg_bd
MIG: 11:33:10 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:33:10 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:33:11 : 
MIG: 11:33:11 : Inside fn mem: DDR3
MIG: 11:33:11 : detect_uiclk: 100000000
MIG: 11:33:11 : cntrl:  memtype: DDR3
MIG: 11:33:11 : 
MIG: 11:33:11 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:33:11 : 
MIG: 11:33:11 : 
MIG: 11:33:11 : 
MIG: 11:33:11 : 
MIG: 11:33:11 :  polarity_value: 1
MIG: 11:33:11 : 
MIG: 11:33:11 : 
MIG: 11:33:11 : cntrl:  memtype: DDR3
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:33:11 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:33:11 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:33:11 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:33:11 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:33:11 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: ECC ==> OFF
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:33:11 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:33:11 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:33:11 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:33:11 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:33:11 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:33:11 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:33:11 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:33:11 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:33:11 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:33:11 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:33:11 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:33:11 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:33:11 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:33:11 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:33:11 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:33:11 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:33:11 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:33:11 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:33:11 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:33:11 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:33:11 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:33:11 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:33:11 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:33:11 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:33:11 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:33:11 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:33:11 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:33:11 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:33:11 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:33:11 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:33:11 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:33:11 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:33:11 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:33:11 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:33:11 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:33:11 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:33:11 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:33:11 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:33:11 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:33:11 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:33:11 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:33:11 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:33:11 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:33:11 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:33:11 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:33:11 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:33:11 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:33:11 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:33:11 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:33:11 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:33:11 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:33:11 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:33:11 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:33:11 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:33:11 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:33:11 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:33:11 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:33:11 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:33:11 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:33:11 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:33:11 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:33:11 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:33:11 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:33:11 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:33:11 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:33:11 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:33:11 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:33:11 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:33:11 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:33:11 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:33:11 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:33:11 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:33:11 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:33:11 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:33:11 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:33:11 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:33:11 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:33:11 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:11 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:11 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:11 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:11 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:11 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:11 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:11 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:11 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:11 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:11 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:11 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:11 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:11 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:11 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:33:11 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:33:11 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:33:11 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:33:11 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:33:11 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:33:11 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:33:11 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:33:11 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:33:11 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:33:11 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:33:11 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:33:11 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:33:11 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:33:11 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:33:11 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:33:11 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:33:11 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:33:11 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:33:11 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:33:11 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:33:11 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:33:11 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:33:11 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:33:11 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:33:11 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:33:11 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:33:11 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:33:11 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:33:11 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:33:11 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:33:11 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:33:11 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:33:11 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:33:11 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:33:11 : 1
MIG: 11:33:11 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:33:11 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:33:11 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:33:11 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:33:11 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:33:11 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:33:11 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:33:11 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:33:11 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:33:11 : 
MIG: 11:33:11 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:33:11 : 
MIG: 11:33:11 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:33:11 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:33:11 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:33:11 : 
MIG: 11:33:11 : 
MIG: 11:33:11 : 
MIG: 11:33:11 : Same Interface
MIG: 11:33:11 : xml_input_file: mig_b.prj
MIG: 11:33:11 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:33:38 : xml_input_file: mig_b.prj
MIG: 11:33:38 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:33:38 : In updateAllModelParams
MIG: 11:33:38 : XGUI hdlLanguage: Verilog
MIG: 11:33:38 : xgui vivado_mode: xpg_bd
MIG: 11:33:38 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:33:38 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:33:39 : 
MIG: 11:33:39 : Inside fn mem: DDR3
MIG: 11:33:39 : detect_uiclk: 100000000
MIG: 11:33:39 : cntrl:  memtype: DDR3
MIG: 11:33:39 : 
MIG: 11:33:39 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:33:39 : 
MIG: 11:33:39 : 
MIG: 11:33:39 : 
MIG: 11:33:39 : 
MIG: 11:33:39 :  polarity_value: 1
MIG: 11:33:39 : 
MIG: 11:33:39 : 
MIG: 11:33:39 : cntrl:  memtype: DDR3
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:33:39 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:33:39 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:33:39 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:33:39 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:33:39 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: ECC ==> OFF
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:33:39 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:33:39 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:33:39 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:33:39 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:33:39 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:33:39 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:33:39 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:33:39 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:33:39 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:33:39 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:33:39 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:33:39 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:33:39 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:33:39 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:33:39 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:33:39 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:33:39 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:33:39 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:33:39 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:33:39 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:33:39 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:33:39 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:33:39 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:33:39 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:33:39 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:33:39 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:33:39 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:33:39 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:33:39 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:33:39 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:33:39 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:33:39 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:33:39 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:33:39 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:33:39 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:33:39 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:33:39 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:33:39 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:33:39 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:33:39 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:33:39 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:33:39 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:33:39 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:33:39 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:33:39 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:33:39 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:33:39 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:33:39 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:33:39 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:33:39 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:33:39 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:33:39 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:33:39 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:33:39 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:33:39 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:33:39 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:33:39 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:33:39 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:33:39 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:33:39 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:33:39 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:33:39 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:33:39 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:33:39 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:33:39 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:33:39 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:33:39 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:33:39 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:33:39 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:33:39 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:33:39 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:33:39 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:33:39 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:33:39 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:33:39 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:33:39 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:33:39 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:33:39 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:39 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:39 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:39 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:39 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:39 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:39 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:39 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:39 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:39 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:39 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:39 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:39 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:39 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:39 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:33:39 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:33:39 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:33:39 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:33:39 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:33:39 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:33:39 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:33:39 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:33:39 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:33:39 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:33:39 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:33:39 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:33:39 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:33:39 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:33:39 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:33:39 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:33:39 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:33:39 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:33:39 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:33:39 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:33:39 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:33:39 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:33:39 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:33:39 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:33:39 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:33:39 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:33:39 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:33:39 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:33:39 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:33:39 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:33:39 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:33:39 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:33:39 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:33:39 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:33:39 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:33:39 : 5
MIG: 11:33:39 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:33:39 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:33:39 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:33:39 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:33:39 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:33:39 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:33:39 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:33:39 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:33:39 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:33:39 : 
MIG: 11:33:39 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:33:39 : 
MIG: 11:33:39 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:33:39 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:33:39 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:33:39 : 
MIG: 11:33:39 : 
MIG: 11:33:39 : 
MIG: 11:33:39 : Same Interface
MIG: 11:33:39 : xml_input_file: mig_b.prj
MIG: 11:33:39 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:33:41 : xml_input_file: mig_b.prj
MIG: 11:33:41 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:33:41 : In updateAllModelParams
MIG: 11:33:41 : XGUI hdlLanguage: Verilog
MIG: 11:33:41 : xgui vivado_mode: xpg_bd
MIG: 11:33:41 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:33:41 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:33:42 : 
MIG: 11:33:42 : Inside fn mem: DDR3
MIG: 11:33:42 : detect_uiclk: 100000000
MIG: 11:33:42 : cntrl:  memtype: DDR3
MIG: 11:33:42 : 
MIG: 11:33:42 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:33:42 : 
MIG: 11:33:42 : 
MIG: 11:33:42 : 
MIG: 11:33:42 : 
MIG: 11:33:42 :  polarity_value: 1
MIG: 11:33:42 : 
MIG: 11:33:42 : 
MIG: 11:33:42 : cntrl:  memtype: DDR3
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:33:42 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:33:42 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:33:42 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:33:42 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:33:42 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: ECC ==> OFF
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:33:42 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:33:42 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:33:42 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:33:42 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:33:42 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:33:42 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:33:42 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:33:42 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:33:42 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:33:42 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:33:42 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:33:42 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:33:42 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:33:42 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:33:42 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:33:42 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:33:42 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:33:42 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:33:42 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:33:42 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:33:42 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:33:42 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:33:42 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:33:42 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:33:42 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:33:42 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:33:42 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:33:42 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:33:42 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:33:42 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:33:42 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:33:42 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:33:42 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:33:42 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:33:42 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:33:42 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:33:42 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:33:42 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:33:42 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:33:42 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:33:42 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:33:42 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:33:42 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:33:42 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:33:42 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:33:42 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:33:42 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:33:42 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:33:42 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:33:42 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:33:42 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:33:42 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:33:42 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:33:42 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:33:42 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:33:42 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:33:42 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:33:42 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:33:42 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:33:42 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:33:42 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:33:42 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:33:42 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:33:42 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:33:42 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:33:42 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:33:42 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:33:42 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:33:42 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:33:42 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:33:42 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:33:42 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:33:42 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:33:42 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:33:42 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:33:42 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:33:42 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:33:42 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:42 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:42 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:42 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:42 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:42 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:42 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:42 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:42 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:42 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:42 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:42 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:42 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:42 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:33:42 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:33:42 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:33:42 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:33:42 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:33:42 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:33:42 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:33:42 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:33:42 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:33:42 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:33:42 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:33:42 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:33:42 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:33:42 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:33:42 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:33:42 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:33:42 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:33:42 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:33:42 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:33:42 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:33:42 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:33:42 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:33:42 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:33:42 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:33:42 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:33:42 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:33:42 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:33:42 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:33:42 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:33:42 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:33:42 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:33:42 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:33:42 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:33:42 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:33:42 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:33:42 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:33:42 : 1
MIG: 11:33:42 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:33:42 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:33:42 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:33:42 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:33:42 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:33:42 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:33:42 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:33:42 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:33:42 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:33:42 : 
MIG: 11:33:42 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:33:42 : 
MIG: 11:33:42 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:33:42 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:33:42 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:33:42 : 
MIG: 11:33:42 : 
MIG: 11:33:42 : 
MIG: 11:33:42 : Same Interface
MIG: 11:33:42 : xml_input_file: mig_b.prj
MIG: 11:33:42 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:34:04 : xml_input_file: mig_b.prj
MIG: 11:34:04 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:34:04 : In updateAllModelParams
MIG: 11:34:04 : XGUI hdlLanguage: Verilog
MIG: 11:34:04 : xgui vivado_mode: xpg_bd
MIG: 11:34:04 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:34:04 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:34:05 : 
MIG: 11:34:05 : Inside fn mem: DDR3
MIG: 11:34:05 : detect_uiclk: 100000000
MIG: 11:34:05 : cntrl:  memtype: DDR3
MIG: 11:34:05 : 
MIG: 11:34:05 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:34:05 : 
MIG: 11:34:05 : 
MIG: 11:34:05 : 
MIG: 11:34:05 : 
MIG: 11:34:05 :  polarity_value: 1
MIG: 11:34:05 : 
MIG: 11:34:05 : 
MIG: 11:34:05 : cntrl:  memtype: DDR3
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:34:05 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:34:05 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:34:05 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:34:05 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:34:05 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: ECC ==> OFF
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:34:05 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:34:05 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:34:05 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:34:05 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:34:05 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:34:05 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:34:05 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:34:05 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:34:05 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:34:05 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:34:05 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:34:05 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:34:05 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:34:05 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:34:05 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:34:05 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:34:05 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:34:05 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:34:05 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:34:05 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:34:05 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:34:05 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:34:05 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:34:05 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:34:05 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:34:05 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:34:05 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:34:05 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:34:05 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:34:05 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:34:05 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:34:05 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:34:05 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:34:05 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:34:05 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:34:05 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:34:05 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:34:05 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:34:05 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:34:05 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:34:05 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:34:05 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:34:05 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:34:05 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:34:05 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:34:05 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:34:05 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:34:05 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:34:05 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:34:05 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:34:05 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:34:05 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:34:05 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:34:05 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:34:05 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:34:05 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:34:05 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:34:05 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:34:05 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:34:05 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:34:05 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:34:05 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:34:05 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:34:05 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:34:05 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:34:05 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:34:05 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:34:05 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:34:05 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:34:05 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:34:05 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:34:05 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:34:05 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:34:05 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:34:05 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:34:05 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:34:05 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:34:05 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:05 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:05 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:05 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:05 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:05 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:05 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:05 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:05 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:05 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:05 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:05 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:05 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:05 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:05 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:34:05 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:34:05 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:34:05 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:34:05 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:34:05 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:34:05 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:34:05 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:34:05 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:34:05 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:34:05 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:34:05 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:34:05 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:34:05 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:34:05 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:34:05 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:34:05 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:34:05 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:34:05 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:34:05 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:34:05 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:34:05 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:34:05 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:34:05 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:34:05 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:34:05 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:34:05 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:34:05 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:34:05 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:34:05 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:34:05 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:34:05 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:34:05 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:34:05 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:34:05 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:34:05 : 5
MIG: 11:34:05 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:34:05 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:34:05 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:34:05 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:34:05 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:34:05 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:34:05 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:34:05 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:34:05 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:34:05 : 
MIG: 11:34:05 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:34:05 : 
MIG: 11:34:05 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:34:05 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:34:05 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:34:05 : 
MIG: 11:34:05 : 
MIG: 11:34:05 : 
MIG: 11:34:05 : Same Interface
MIG: 11:34:05 : xml_input_file: mig_b.prj
MIG: 11:34:05 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:34:06 : xml_input_file: mig_b.prj
MIG: 11:34:06 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:34:06 : In updateAllModelParams
MIG: 11:34:06 : XGUI hdlLanguage: Verilog
MIG: 11:34:06 : xgui vivado_mode: xpg_bd
MIG: 11:34:06 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:34:06 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:34:07 : 
MIG: 11:34:07 : Inside fn mem: DDR3
MIG: 11:34:07 : detect_uiclk: 100000000
MIG: 11:34:07 : cntrl:  memtype: DDR3
MIG: 11:34:07 : 
MIG: 11:34:07 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:34:07 : 
MIG: 11:34:07 : 
MIG: 11:34:07 : 
MIG: 11:34:07 : 
MIG: 11:34:07 :  polarity_value: 1
MIG: 11:34:07 : 
MIG: 11:34:07 : 
MIG: 11:34:07 : cntrl:  memtype: DDR3
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:34:07 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:34:07 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:34:07 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:34:07 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:34:07 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: ECC ==> OFF
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:34:07 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:34:07 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:34:07 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:34:07 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:34:07 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:34:07 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:34:07 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:34:07 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:34:07 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:34:07 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:34:07 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:34:07 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:34:07 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:34:07 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:34:07 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:34:07 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:34:07 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:34:07 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:34:07 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:34:07 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:34:07 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:34:07 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:34:07 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:34:07 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:34:07 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:34:07 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:34:07 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:34:07 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:34:07 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:34:07 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:34:07 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:34:07 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:34:07 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:34:07 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:34:07 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:34:07 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:34:07 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:34:07 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:34:07 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:34:07 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:34:07 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:34:07 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:34:07 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:34:07 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:34:07 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:34:07 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:34:07 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:34:07 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:34:07 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:34:07 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:34:07 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:34:07 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:34:07 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:34:07 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:34:07 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:34:07 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:34:07 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:34:07 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:34:07 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:34:07 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:34:07 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:34:07 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:34:07 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:34:07 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:34:07 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:34:07 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:34:07 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:34:07 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:34:07 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:34:07 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:34:07 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:34:07 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:34:07 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:34:07 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:34:07 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:34:07 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:34:07 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:34:07 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:07 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:07 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:07 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:07 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:07 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:07 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:07 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:07 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:07 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:07 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:07 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:07 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:07 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:07 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:34:07 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:34:07 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:34:07 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:34:07 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:34:07 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:34:07 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:34:07 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:34:07 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:34:07 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:34:07 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:34:07 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:34:07 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:34:07 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:34:07 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:34:07 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:34:07 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:34:07 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:34:07 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:34:07 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:34:07 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:34:07 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:34:07 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:34:07 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:34:07 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:34:07 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:34:07 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:34:07 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:34:07 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:34:07 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:34:07 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:34:07 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:34:07 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:34:07 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:34:07 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:34:07 : 1
MIG: 11:34:07 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:34:07 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:34:07 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:34:07 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:34:07 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:34:07 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:34:07 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:34:07 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:34:07 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:34:07 : 
MIG: 11:34:07 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:34:07 : 
MIG: 11:34:07 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:34:07 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:34:07 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:34:07 : 
MIG: 11:34:07 : 
MIG: 11:34:07 : 
MIG: 11:34:07 : Same Interface
MIG: 11:34:07 : xml_input_file: mig_b.prj
MIG: 11:34:07 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:35:18 : Running synthesis.xit
MIG: 11:35:18 : ################# RUNNING MIG BATCH ###################
MIG: 11:35:18 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 11:35:18 : synp_flow:  -- synthesis_mode: Other
MIG: 11:35:18 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 11:35:18 : vivado_mode: xpg_bd
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:18 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 1
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 : isPortInterface: 0
MIG: 11:35:19 :  locked false  
MIG: 11:35:19 : HDL Language: Verilog
MIG: 11:35:19 : compInfo: false
MIG: 11:35:19 : Vivado Options xc7a100t fgg484 -2
MIG: 11:35:19 : 1: xc7a100t 2: fgg484 3: -2
MIG: 11:35:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:35:19 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:35:19 : I am in catch area
MIG: 11:35:19 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 11:35:28 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:35:28 : Component_Name: PCIe_mig_7series_0_0
MIG: 11:35:28 : Moving PCIe_mig_7series_0_0 ...
MIG: 11:35:28 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 11:35:28 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 11:35:28 : Running vlog_synth_rpr.xit
MIG: 11:35:28 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 11:35:28 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:35:28 : Running simulation.xit
MIG: 11:35:29 : ################# RUNNING MIG BATCH ###################
MIG: 11:35:29 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 11:35:29 : synp_flow:  -- synthesis_mode: Other
MIG: 11:35:29 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 11:35:29 : vivado_mode: xpg_bd
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 1
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 : isPortInterface: 0
MIG: 11:35:29 :  locked false  
MIG: 11:35:29 : HDL Language: Verilog
MIG: 11:35:29 : compInfo: false
MIG: 11:35:29 : Vivado Options xc7a100t fgg484 -2
MIG: 11:35:29 : 1: xc7a100t 2: fgg484 3: -2
MIG: 11:35:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:35:29 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:35:29 : I am in catch area
MIG: 11:35:29 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 11:35:36 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:35:36 : Component_Name: PCIe_mig_7series_0_0
MIG: 11:35:36 : Moving PCIe_mig_7series_0_0 ...
MIG: 11:35:36 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 11:35:36 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 11:35:36 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:35:36 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 11:35:36 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:35:36 : Running implementation.xit
MIG: 11:35:36 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 11:35:36 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:43:00 : xml_input_file: mig_b.prj
MIG: 11:43:00 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:43:00 : In updateAllModelParams
MIG: 11:43:00 : XGUI hdlLanguage: Verilog
MIG: 11:43:00 : xgui vivado_mode: xpg_bd
MIG: 11:43:00 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:43:00 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:43:01 : 
MIG: 11:43:01 : Inside fn mem: DDR3
MIG: 11:43:01 : detect_uiclk: 100000000
MIG: 11:43:01 : cntrl:  memtype: DDR3
MIG: 11:43:01 : 
MIG: 11:43:01 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:43:01 : 
MIG: 11:43:01 : 
MIG: 11:43:01 : 
MIG: 11:43:01 : 
MIG: 11:43:01 :  polarity_value: 1
MIG: 11:43:01 : 
MIG: 11:43:01 : 
MIG: 11:43:01 : cntrl:  memtype: DDR3
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:43:01 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:43:01 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:43:01 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:43:01 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:43:01 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: ECC ==> OFF
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:43:01 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:43:01 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:43:01 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:43:01 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:43:01 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:43:01 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:43:01 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:43:01 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:43:01 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:43:01 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:43:01 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:43:01 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:43:01 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:43:01 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:43:01 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:43:01 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:43:01 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:43:01 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:43:01 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:43:01 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:43:01 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:43:01 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:43:01 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:43:01 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:43:01 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:43:01 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:43:01 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:43:01 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:43:01 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:43:01 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:43:01 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:43:01 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:43:01 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:43:01 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:43:01 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:43:01 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:43:01 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:43:01 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:43:01 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:43:01 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:43:01 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:43:01 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:43:01 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:43:01 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:43:01 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:43:01 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:43:01 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:43:01 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:43:01 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:43:01 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:43:01 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:43:01 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:43:01 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:43:01 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:43:01 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:43:01 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:43:01 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:43:01 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:43:01 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:43:01 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:43:01 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:43:01 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:43:01 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:43:01 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:43:01 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:43:01 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:43:01 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:43:01 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:43:01 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:43:01 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:43:01 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:43:01 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:43:01 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:43:01 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:43:01 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:43:01 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:43:01 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:43:01 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:01 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:01 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:01 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:01 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:01 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:01 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:01 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:01 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:01 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:01 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:01 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:01 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:01 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:01 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:43:01 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:43:01 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:43:01 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:43:01 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:43:01 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:43:01 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:43:01 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:43:01 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:43:01 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:43:01 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:43:01 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:43:01 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:43:01 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:43:01 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:43:01 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:43:01 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:43:01 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:43:01 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:43:01 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:43:01 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:43:01 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:43:01 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:43:01 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:43:01 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:43:01 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:43:01 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:43:01 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:43:01 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:43:01 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:43:01 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:43:01 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:43:01 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:43:01 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:43:01 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:43:01 : 5
MIG: 11:43:01 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:43:01 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:43:01 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:43:01 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:43:01 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:43:01 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:43:01 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:43:01 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:43:01 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:43:01 : 
MIG: 11:43:01 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:43:01 : 
MIG: 11:43:01 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:43:01 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:43:01 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:43:01 : 
MIG: 11:43:01 : 
MIG: 11:43:01 : 
MIG: 11:43:01 : Same Interface
MIG: 11:43:01 : xml_input_file: mig_b.prj
MIG: 11:43:01 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:43:04 : xml_input_file: mig_b.prj
MIG: 11:43:04 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:43:04 : In updateAllModelParams
MIG: 11:43:04 : XGUI hdlLanguage: Verilog
MIG: 11:43:04 : xgui vivado_mode: xpg_bd
MIG: 11:43:04 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:43:04 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:43:05 : 
MIG: 11:43:05 : Inside fn mem: DDR3
MIG: 11:43:05 : detect_uiclk: 100000000
MIG: 11:43:05 : cntrl:  memtype: DDR3
MIG: 11:43:05 : 
MIG: 11:43:05 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:43:05 : 
MIG: 11:43:05 : 
MIG: 11:43:05 : 
MIG: 11:43:05 : 
MIG: 11:43:05 :  polarity_value: 1
MIG: 11:43:05 : 
MIG: 11:43:05 : 
MIG: 11:43:05 : cntrl:  memtype: DDR3
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:43:05 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:43:05 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:43:05 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:43:05 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:43:05 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: ECC ==> OFF
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:43:05 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:43:05 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:43:05 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:43:05 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:43:05 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:43:05 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:43:05 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:43:05 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:43:05 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:43:05 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:43:05 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:43:05 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:43:05 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:43:05 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:43:05 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:43:05 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:43:05 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:43:05 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:43:05 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:43:05 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:43:05 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:43:05 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:43:05 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:43:05 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:43:05 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:43:05 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:43:05 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:43:05 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:43:05 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:43:05 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:43:05 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:43:05 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:43:05 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:43:05 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:43:05 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:43:05 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:43:05 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:43:05 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:43:05 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:43:05 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:43:05 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:43:05 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:43:05 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:43:05 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:43:05 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:43:05 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:43:05 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:43:05 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:43:05 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:43:05 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:43:05 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:43:05 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:43:05 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:43:05 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:43:05 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:43:05 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:43:05 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:43:05 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:43:05 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:43:05 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:43:05 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:43:05 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:43:05 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:43:05 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:43:05 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:43:05 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:43:05 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:43:05 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:43:05 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:43:05 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:43:05 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:43:05 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:43:05 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:43:05 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:43:05 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:43:05 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:43:05 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:43:05 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:05 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:05 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:05 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:05 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:05 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:05 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:05 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:05 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:05 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:05 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:05 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:05 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:05 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:43:05 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:43:05 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:43:05 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:43:05 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:43:05 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:43:05 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:43:05 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:43:05 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:43:05 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:43:05 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:43:05 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:43:05 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:43:05 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:43:05 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:43:05 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:43:05 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:43:05 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:43:05 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:43:05 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:43:05 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:43:05 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:43:05 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:43:05 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:43:05 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:43:05 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:43:05 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:43:05 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:43:05 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:43:05 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:43:05 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:43:05 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:43:05 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:43:05 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:43:05 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:43:05 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:43:05 : 1
MIG: 11:43:05 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:43:05 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:43:05 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:43:05 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:43:05 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:43:05 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:43:05 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:43:05 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:43:05 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:43:05 : 
MIG: 11:43:05 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:43:05 : 
MIG: 11:43:05 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:43:05 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:43:05 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:43:05 : 
MIG: 11:43:05 : 
MIG: 11:43:05 : 
MIG: 11:43:05 : Same Interface
MIG: 11:43:05 : xml_input_file: mig_b.prj
MIG: 11:43:05 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:43:31 : Running synthesis.xit
MIG: 11:43:31 : ################# RUNNING MIG BATCH ###################
MIG: 11:43:31 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 11:43:31 : synp_flow:  -- synthesis_mode: Other
MIG: 11:43:31 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 11:43:31 : vivado_mode: xpg_bd
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 1
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 : isPortInterface: 0
MIG: 11:43:31 :  locked false  
MIG: 11:43:31 : HDL Language: Verilog
MIG: 11:43:31 : compInfo: false
MIG: 11:43:31 : Vivado Options xc7a100t fgg484 -2
MIG: 11:43:31 : 1: xc7a100t 2: fgg484 3: -2
MIG: 11:43:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:43:31 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:43:31 : I am in catch area
MIG: 11:43:31 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 11:43:38 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:43:38 : Component_Name: PCIe_mig_7series_0_0
MIG: 11:43:38 : Moving PCIe_mig_7series_0_0 ...
MIG: 11:43:38 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 11:43:38 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 11:43:38 : Running vlog_synth_rpr.xit
MIG: 11:43:38 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 11:43:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:43:39 : Running simulation.xit
MIG: 11:43:39 : ################# RUNNING MIG BATCH ###################
MIG: 11:43:39 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 11:43:39 : synp_flow:  -- synthesis_mode: Other
MIG: 11:43:39 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 11:43:39 : vivado_mode: xpg_bd
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 1
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 : isPortInterface: 0
MIG: 11:43:39 :  locked false  
MIG: 11:43:39 : HDL Language: Verilog
MIG: 11:43:39 : compInfo: false
MIG: 11:43:39 : Vivado Options xc7a100t fgg484 -2
MIG: 11:43:39 : 1: xc7a100t 2: fgg484 3: -2
MIG: 11:43:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:43:39 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:43:39 : I am in catch area
MIG: 11:43:39 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 11:43:46 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:43:46 : Component_Name: PCIe_mig_7series_0_0
MIG: 11:43:46 : Moving PCIe_mig_7series_0_0 ...
MIG: 11:43:46 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 11:43:46 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 11:43:46 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:43:46 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 11:43:46 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:43:46 : Running implementation.xit
MIG: 11:43:46 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 11:43:46 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:34:22 : xml_input_file: mig_b.prj
MIG: 13:34:22 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 13:34:22 : In updateAllModelParams
MIG: 13:34:22 : XGUI hdlLanguage: Verilog
MIG: 13:34:22 : xgui vivado_mode: xpg_bd
MIG: 13:34:22 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:34:22 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 13:34:23 : 
MIG: 13:34:23 : Inside fn mem: DDR3
MIG: 13:34:23 : detect_uiclk: 100000000
MIG: 13:34:23 : cntrl:  memtype: DDR3
MIG: 13:34:23 : 
MIG: 13:34:23 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 13:34:23 : 
MIG: 13:34:23 : 
MIG: 13:34:23 : 
MIG: 13:34:23 : 
MIG: 13:34:23 :  polarity_value: 1
MIG: 13:34:23 : 
MIG: 13:34:23 : 
MIG: 13:34:23 : cntrl:  memtype: DDR3
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:34:23 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:34:23 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:34:23 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 13:34:23 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 13:34:23 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: ECC ==> OFF
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 13:34:23 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:34:23 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:34:23 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:34:23 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:34:23 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:34:23 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:34:23 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:34:23 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 13:34:23 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 13:34:23 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 13:34:23 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:34:23 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:34:23 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:34:23 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:34:23 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:34:23 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:34:23 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:34:23 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 13:34:23 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:34:23 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:34:23 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:34:23 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:34:23 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:34:23 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:34:23 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:34:23 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 13:34:23 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 13:34:23 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:34:23 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:34:23 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:34:23 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 13:34:23 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 13:34:23 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:34:23 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:34:23 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 13:34:23 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:34:23 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 13:34:23 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 13:34:23 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:34:23 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 13:34:23 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 13:34:23 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 13:34:23 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:34:23 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:34:23 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:34:23 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:34:23 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:34:23 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:34:23 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:34:23 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 13:34:23 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:34:23 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:34:23 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:34:23 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:34:23 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:34:23 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 13:34:23 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:34:23 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:34:23 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 13:34:23 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 13:34:23 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:34:23 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 13:34:23 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 13:34:23 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 13:34:23 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 13:34:23 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:34:23 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 13:34:23 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 13:34:23 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 13:34:23 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:34:23 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 13:34:23 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 13:34:23 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 13:34:23 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 13:34:23 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 13:34:23 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 13:34:23 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 13:34:23 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:23 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:23 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:23 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:23 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:23 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:23 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:23 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:23 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:23 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:23 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:23 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:23 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:23 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:23 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 13:34:23 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:34:23 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:34:23 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:34:23 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:34:23 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:34:23 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 13:34:23 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:34:23 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:34:23 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:34:23 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:34:23 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:34:23 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:34:23 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:34:23 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:34:23 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:34:23 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:34:23 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:34:23 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:34:23 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:34:23 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:34:23 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:34:23 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:34:23 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:34:23 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:34:23 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:34:23 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:34:23 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:34:23 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:34:23 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:34:23 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:34:23 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:34:23 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:34:23 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:34:23 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:34:23 : 5
MIG: 13:34:23 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 13:34:23 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:34:23 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:34:23 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:34:23 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:34:23 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:34:23 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:34:23 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:34:23 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:34:23 : 
MIG: 13:34:23 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:34:23 : 
MIG: 13:34:23 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:34:23 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 13:34:23 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 13:34:23 : 
MIG: 13:34:23 : 
MIG: 13:34:23 : 
MIG: 13:34:23 : Same Interface
MIG: 13:34:23 : xml_input_file: mig_b.prj
MIG: 13:34:23 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 13:34:27 : xml_input_file: mig_b.prj
MIG: 13:34:27 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 13:34:27 : In updateAllModelParams
MIG: 13:34:27 : XGUI hdlLanguage: Verilog
MIG: 13:34:27 : xgui vivado_mode: xpg_bd
MIG: 13:34:27 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:34:27 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 13:34:27 : 
MIG: 13:34:27 : Inside fn mem: DDR3
MIG: 13:34:27 : detect_uiclk: 100000000
MIG: 13:34:27 : cntrl:  memtype: DDR3
MIG: 13:34:27 : 
MIG: 13:34:27 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 13:34:27 : 
MIG: 13:34:27 : 
MIG: 13:34:27 : 
MIG: 13:34:27 : 
MIG: 13:34:27 :  polarity_value: 1
MIG: 13:34:27 : 
MIG: 13:34:27 : 
MIG: 13:34:27 : cntrl:  memtype: DDR3
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:34:27 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:34:27 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:34:27 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 13:34:27 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 13:34:27 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: ECC ==> OFF
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 13:34:27 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:34:27 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:34:27 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:34:27 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:34:27 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:34:27 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:34:27 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:34:27 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 13:34:27 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 13:34:27 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 13:34:27 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:34:27 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:34:27 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:34:27 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:34:27 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:34:27 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:34:27 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:34:27 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 13:34:27 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:34:27 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:34:27 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:34:27 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:34:27 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:34:27 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:34:27 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:34:27 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 13:34:27 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 13:34:27 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:34:27 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:34:27 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:34:27 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 13:34:27 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 13:34:27 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:34:27 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:34:27 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 13:34:27 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:34:27 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 13:34:27 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 13:34:27 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:34:27 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 13:34:27 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 13:34:27 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 13:34:27 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:34:27 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:34:27 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:34:27 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:34:27 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:34:27 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:34:27 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:34:27 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 13:34:27 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:34:27 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:34:27 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:34:27 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:34:27 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:34:27 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 13:34:27 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:34:27 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:34:27 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 13:34:27 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 13:34:27 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:34:27 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 13:34:27 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 13:34:27 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 13:34:27 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 13:34:27 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:34:27 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 13:34:27 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 13:34:27 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 13:34:27 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:34:27 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 13:34:27 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 13:34:27 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 13:34:27 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 13:34:27 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 13:34:27 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 13:34:27 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 13:34:27 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:27 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:27 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:27 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:27 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:27 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:27 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:27 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:27 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:27 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:27 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:27 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:27 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:27 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:27 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 13:34:27 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:34:27 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:34:27 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:34:27 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:34:27 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:34:27 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 13:34:27 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:34:27 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:34:27 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:34:27 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:34:27 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:34:27 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:34:27 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:34:27 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:34:27 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:34:27 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:34:27 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:34:27 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:34:27 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:34:27 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:34:27 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:34:27 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:34:27 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:34:27 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:34:27 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:34:27 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:34:27 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:34:27 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:34:27 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:34:27 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:34:27 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:34:27 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:34:27 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:34:27 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:34:27 : 1
MIG: 13:34:27 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 13:34:27 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:34:27 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:34:27 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:34:27 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:34:27 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:34:27 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:34:27 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:34:27 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:34:27 : 
MIG: 13:34:27 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:34:27 : 
MIG: 13:34:27 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:34:27 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 13:34:27 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 13:34:27 : 
MIG: 13:34:27 : 
MIG: 13:34:27 : 
MIG: 13:34:27 : Same Interface
MIG: 13:34:28 : xml_input_file: mig_b.prj
MIG: 13:34:28 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 13:34:30 : Running synthesis.xit
MIG: 13:34:30 : ################# RUNNING MIG BATCH ###################
MIG: 13:34:30 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 13:34:30 : synp_flow:  -- synthesis_mode: Other
MIG: 13:34:30 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 13:34:30 : vivado_mode: xpg_bd
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 1
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 : isPortInterface: 0
MIG: 13:34:30 :  locked false  
MIG: 13:34:30 : HDL Language: Verilog
MIG: 13:34:30 : compInfo: false
MIG: 13:34:30 : Vivado Options xc7a100t fgg484 -2
MIG: 13:34:30 : 1: xc7a100t 2: fgg484 3: -2
MIG: 13:34:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:34:30 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:34:30 : I am in catch area
MIG: 13:34:30 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 13:34:37 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 13:34:37 : Component_Name: PCIe_mig_7series_0_0
MIG: 13:34:37 : Moving PCIe_mig_7series_0_0 ...
MIG: 13:34:37 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 13:34:37 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 13:34:38 : Running vlog_synth_rpr.xit
MIG: 13:34:38 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 13:34:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:34:38 : Running simulation.xit
MIG: 13:34:38 : ################# RUNNING MIG BATCH ###################
MIG: 13:34:38 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 13:34:38 : synp_flow:  -- synthesis_mode: Other
MIG: 13:34:38 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 13:34:38 : vivado_mode: xpg_bd
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 1
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 : isPortInterface: 0
MIG: 13:34:38 :  locked false  
MIG: 13:34:38 : HDL Language: Verilog
MIG: 13:34:38 : compInfo: false
MIG: 13:34:38 : Vivado Options xc7a100t fgg484 -2
MIG: 13:34:38 : 1: xc7a100t 2: fgg484 3: -2
MIG: 13:34:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:34:38 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:34:38 : I am in catch area
MIG: 13:34:38 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 13:34:45 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 13:34:45 : Component_Name: PCIe_mig_7series_0_0
MIG: 13:34:45 : Moving PCIe_mig_7series_0_0 ...
MIG: 13:34:45 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 13:34:45 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 13:34:45 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:34:45 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 13:34:45 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:34:45 : Running implementation.xit
MIG: 13:34:46 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 13:34:46 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:43:07 : xml_input_file: mig_b.prj
MIG: 18:43:07 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:43:07 : xml_input_file: mig_b.prj
MIG: 18:43:07 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:43:07 : xml_input_file: mig_b.prj
MIG: 18:43:07 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:43:07 : In updateAllModelParams
MIG: 18:43:07 : XGUI hdlLanguage: Verilog
MIG: 18:43:07 : xgui vivado_mode: xpg_bd
MIG: 18:43:07 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:43:07 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 18:43:08 : 
MIG: 18:43:08 : Inside fn mem: DDR3
MIG: 18:43:08 : detect_uiclk: 100000000
MIG: 18:43:08 : cntrl:  memtype: DDR3
MIG: 18:43:08 : 
MIG: 18:43:08 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 18:43:08 : 
MIG: 18:43:08 : 
MIG: 18:43:08 : 
MIG: 18:43:08 : 
MIG: 18:43:08 :  polarity_value: 1
MIG: 18:43:08 : 
MIG: 18:43:08 : 
MIG: 18:43:08 : cntrl:  memtype: DDR3
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:43:08 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:43:08 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:43:08 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 18:43:08 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 18:43:08 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: ECC ==> OFF
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 18:43:08 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:43:08 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:43:08 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:43:08 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:43:08 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:43:08 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:43:08 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 18:43:08 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 18:43:08 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 18:43:08 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 18:43:08 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:43:08 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:43:08 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:43:08 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:43:08 :  Invalid Param: DDR3_CL ==> 6
MIG: 18:43:08 :  Invalid Param: DDR3_CWL ==> 5
MIG: 18:43:08 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 18:43:08 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 18:43:08 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:43:08 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:43:08 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:43:08 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:43:08 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 18:43:08 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 18:43:08 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:43:08 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 18:43:08 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 18:43:08 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:43:08 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:43:08 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:43:08 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 18:43:08 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 18:43:08 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:43:08 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 18:43:08 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 18:43:08 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:43:08 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 18:43:08 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 18:43:08 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:43:08 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 18:43:08 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 18:43:08 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 18:43:08 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:43:08 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:43:08 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:43:08 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 18:43:08 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:43:08 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:43:08 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:43:08 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 18:43:08 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:43:08 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:43:08 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:43:08 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 18:43:08 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 18:43:08 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:43:08 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:43:08 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:43:08 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 18:43:08 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 18:43:08 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:43:08 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 18:43:08 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 18:43:08 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 18:43:08 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 18:43:08 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:43:08 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 18:43:08 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 18:43:08 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 18:43:08 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:43:08 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 18:43:08 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 18:43:08 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 18:43:08 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 18:43:08 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 18:43:08 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 18:43:08 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 18:43:08 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:08 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:08 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:08 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:08 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:08 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:08 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:08 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:08 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:08 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:08 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:08 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:08 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:08 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:08 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 18:43:08 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:43:08 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:43:08 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:43:08 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:43:08 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:43:08 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 18:43:08 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:43:08 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:43:08 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:43:08 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:43:08 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:43:08 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:43:08 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:43:08 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:43:08 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:43:08 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:43:08 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:43:08 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:43:08 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:43:08 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:43:08 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 18:43:08 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:43:08 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 18:43:08 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:43:08 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 18:43:08 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:43:08 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:43:08 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:43:08 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:43:08 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:43:08 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:43:08 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:43:08 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 18:43:08 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:43:08 : 5
MIG: 18:43:08 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 18:43:08 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 18:43:08 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 18:43:08 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:43:08 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:43:08 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:43:08 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:43:08 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:43:08 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:43:08 : 
MIG: 18:43:08 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:43:08 : 
MIG: 18:43:08 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:43:08 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:43:08 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 18:43:08 : 
MIG: 18:43:08 : 
MIG: 18:43:08 : 
MIG: 18:43:08 : Same Interface
MIG: 18:43:08 : xml_input_file: mig_b.prj
MIG: 18:43:08 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:43:12 : xml_input_file: mig_b.prj
MIG: 18:43:12 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:43:12 : In updateAllModelParams
MIG: 18:43:12 : XGUI hdlLanguage: Verilog
MIG: 18:43:12 : xgui vivado_mode: xpg_bd
MIG: 18:43:12 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:43:12 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 18:43:13 : 
MIG: 18:43:13 : Inside fn mem: DDR3
MIG: 18:43:13 : detect_uiclk: 100000000
MIG: 18:43:13 : cntrl:  memtype: DDR3
MIG: 18:43:13 : 
MIG: 18:43:13 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 18:43:13 : 
MIG: 18:43:13 : 
MIG: 18:43:13 : 
MIG: 18:43:13 : 
MIG: 18:43:13 :  polarity_value: 1
MIG: 18:43:13 : 
MIG: 18:43:13 : 
MIG: 18:43:13 : cntrl:  memtype: DDR3
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:43:13 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:43:13 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:43:13 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 18:43:13 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 18:43:13 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: ECC ==> OFF
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 18:43:13 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:43:13 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:43:13 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:43:13 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:43:13 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:43:13 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:43:13 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 18:43:13 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 18:43:13 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 18:43:13 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 18:43:13 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:43:13 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:43:13 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:43:13 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:43:13 :  Invalid Param: DDR3_CL ==> 6
MIG: 18:43:13 :  Invalid Param: DDR3_CWL ==> 5
MIG: 18:43:13 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 18:43:13 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 18:43:13 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:43:13 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:43:13 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:43:13 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:43:13 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 18:43:13 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 18:43:13 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:43:13 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 18:43:13 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 18:43:13 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:43:13 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:43:13 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:43:13 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 18:43:13 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 18:43:13 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:43:13 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 18:43:13 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 18:43:13 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:43:13 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 18:43:13 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 18:43:13 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:43:13 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 18:43:13 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 18:43:13 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 18:43:13 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:43:13 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:43:13 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:43:13 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 18:43:13 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:43:13 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:43:13 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:43:13 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 18:43:13 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:43:13 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:43:13 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:43:13 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 18:43:13 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 18:43:13 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:43:13 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:43:13 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:43:13 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 18:43:13 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 18:43:13 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:43:13 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 18:43:13 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 18:43:13 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 18:43:13 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 18:43:13 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:43:13 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 18:43:13 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 18:43:13 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 18:43:13 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:43:13 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 18:43:13 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 18:43:13 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 18:43:13 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 18:43:13 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 18:43:13 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 18:43:13 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 18:43:13 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:13 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:13 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:13 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:13 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:13 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:13 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:13 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:13 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:13 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:13 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:13 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:13 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:13 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:43:13 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 18:43:13 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:43:13 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:43:13 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:43:13 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:43:13 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:43:13 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 18:43:13 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:43:13 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:43:13 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:43:13 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:43:13 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:43:13 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:43:13 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:43:13 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:43:13 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:43:13 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:43:13 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:43:13 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:43:13 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:43:13 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:43:13 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 18:43:13 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:43:13 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 18:43:13 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:43:13 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 18:43:13 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:43:13 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:43:13 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:43:13 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:43:13 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:43:13 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:43:13 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:43:13 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 18:43:13 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:43:13 : 1
MIG: 18:43:13 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 18:43:13 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 18:43:13 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 18:43:13 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:43:13 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:43:13 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:43:13 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:43:13 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:43:13 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:43:13 : 
MIG: 18:43:13 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:43:13 : 
MIG: 18:43:13 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:43:13 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:43:13 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 18:43:13 : 
MIG: 18:43:13 : 
MIG: 18:43:13 : 
MIG: 18:43:13 : Same Interface
MIG: 18:43:13 : xml_input_file: mig_b.prj
MIG: 18:43:13 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:44:51 : Running synthesis.xit
MIG: 18:44:51 : ################# RUNNING MIG BATCH ###################
MIG: 18:44:51 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 18:44:51 : synp_flow:  -- synthesis_mode: Other
MIG: 18:44:51 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 18:44:51 : vivado_mode: xpg_bd
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 1
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 : isPortInterface: 0
MIG: 18:44:51 :  locked false  
MIG: 18:44:51 : HDL Language: Verilog
MIG: 18:44:51 : compInfo: false
MIG: 18:44:51 : Vivado Options xc7a100t fgg484 -2
MIG: 18:44:51 : 1: xc7a100t 2: fgg484 3: -2
MIG: 18:44:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:44:51 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:44:51 : I am in catch area
MIG: 18:44:51 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 18:44:58 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:44:58 : Component_Name: PCIe_mig_7series_0_0
MIG: 18:44:58 : Moving PCIe_mig_7series_0_0 ...
MIG: 18:44:58 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 18:44:58 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 18:44:58 : Running vlog_synth_rpr.xit
MIG: 18:44:58 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 18:44:58 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:44:58 : Running simulation.xit
MIG: 18:44:58 : ################# RUNNING MIG BATCH ###################
MIG: 18:44:58 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 18:44:58 : synp_flow:  -- synthesis_mode: Other
MIG: 18:44:58 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 18:44:58 : vivado_mode: xpg_bd
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 1
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 : isPortInterface: 0
MIG: 18:44:58 :  locked false  
MIG: 18:44:58 : HDL Language: Verilog
MIG: 18:44:58 : compInfo: false
MIG: 18:44:58 : Vivado Options xc7a100t fgg484 -2
MIG: 18:44:58 : 1: xc7a100t 2: fgg484 3: -2
MIG: 18:44:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:44:58 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:44:58 : I am in catch area
MIG: 18:44:58 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 18:45:06 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:45:06 : Component_Name: PCIe_mig_7series_0_0
MIG: 18:45:06 : Moving PCIe_mig_7series_0_0 ...
MIG: 18:45:06 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 18:45:06 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 18:45:06 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:45:06 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 18:45:06 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:45:06 : Running implementation.xit
MIG: 18:45:06 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 18:45:06 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:40:20 : xml_input_file: mig_b.prj
MIG: 11:40:21 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:40:21 : xml_input_file: mig_b.prj
MIG: 11:40:21 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:40:21 : xml_input_file: mig_b.prj
MIG: 11:40:21 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:40:21 : In updateAllModelParams
MIG: 11:40:21 : XGUI hdlLanguage: Verilog
MIG: 11:40:21 : xgui vivado_mode: xpg_bd
MIG: 11:40:21 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:40:21 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:40:22 : 
MIG: 11:40:22 : Inside fn mem: DDR3
MIG: 11:40:22 : detect_uiclk: 100000000
MIG: 11:40:22 : cntrl:  memtype: DDR3
MIG: 11:40:22 : 
MIG: 11:40:22 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:40:22 : 
MIG: 11:40:22 : 
MIG: 11:40:22 : 
MIG: 11:40:22 : 
MIG: 11:40:22 :  polarity_value: 1
MIG: 11:40:22 : 
MIG: 11:40:22 : 
MIG: 11:40:22 : cntrl:  memtype: DDR3
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:40:22 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:40:22 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:40:22 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:40:22 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:40:22 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: ECC ==> OFF
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:40:22 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:40:22 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:40:22 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:40:22 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:40:22 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:40:22 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:40:22 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:40:22 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:40:22 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:40:22 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:40:22 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:40:22 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:40:22 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:40:22 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:40:22 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:40:22 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:40:22 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:40:22 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:40:22 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:40:22 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:40:22 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:40:22 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:40:22 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:40:22 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:40:22 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:40:22 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:40:22 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:40:22 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:40:22 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:40:22 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:40:22 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:40:22 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:40:22 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:40:22 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:40:22 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:40:22 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:40:22 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:40:22 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:40:22 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:40:22 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:40:22 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:40:22 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:40:22 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:40:22 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:40:22 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:40:22 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:40:22 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:40:22 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:40:22 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:40:22 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:40:22 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:40:22 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:40:22 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:40:22 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:40:22 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:40:22 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:40:22 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:40:22 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:40:22 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:40:22 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:40:22 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:40:22 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:40:22 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:40:22 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:40:22 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:40:22 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:40:22 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:40:22 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:40:22 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:40:22 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:40:22 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:40:22 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:40:22 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:40:22 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:40:22 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:40:22 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:40:22 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:40:22 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:22 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:22 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:22 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:22 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:22 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:22 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:22 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:22 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:22 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:22 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:22 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:22 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:22 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:22 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:40:22 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:40:22 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:40:22 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:40:22 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:40:22 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:40:22 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:40:22 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:40:22 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:40:22 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:40:22 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:40:22 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:40:22 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:40:22 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:40:22 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:40:22 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:40:22 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:40:22 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:40:22 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:40:22 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:40:22 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:40:22 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:40:22 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:40:22 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:40:22 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:40:22 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:40:22 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:40:22 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:40:22 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:40:22 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:40:22 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:40:22 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:40:22 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:40:22 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:40:22 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:40:22 : 5
MIG: 11:40:22 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:40:22 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:40:22 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:40:22 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:40:22 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:40:22 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:40:22 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:40:22 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:40:22 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:40:22 : 
MIG: 11:40:22 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:40:22 : 
MIG: 11:40:22 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:40:22 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:40:22 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:40:22 : 
MIG: 11:40:22 : 
MIG: 11:40:22 : 
MIG: 11:40:22 : Same Interface
MIG: 11:40:22 : xml_input_file: mig_b.prj
MIG: 11:40:22 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:40:26 : xml_input_file: mig_b.prj
MIG: 11:40:26 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:40:26 : In updateAllModelParams
MIG: 11:40:26 : XGUI hdlLanguage: Verilog
MIG: 11:40:26 : xgui vivado_mode: xpg_bd
MIG: 11:40:26 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:40:26 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:40:27 : 
MIG: 11:40:27 : Inside fn mem: DDR3
MIG: 11:40:27 : detect_uiclk: 100000000
MIG: 11:40:27 : cntrl:  memtype: DDR3
MIG: 11:40:27 : 
MIG: 11:40:27 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:40:27 : 
MIG: 11:40:27 : 
MIG: 11:40:27 : 
MIG: 11:40:27 : 
MIG: 11:40:27 :  polarity_value: 1
MIG: 11:40:27 : 
MIG: 11:40:27 : 
MIG: 11:40:27 : cntrl:  memtype: DDR3
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:40:27 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:40:27 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:40:27 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:40:27 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:40:27 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: ECC ==> OFF
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:40:27 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:40:27 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:40:27 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:40:27 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:40:27 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:40:27 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:40:27 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:40:27 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:40:27 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:40:27 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:40:27 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:40:27 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:40:27 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:40:27 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:40:27 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:40:27 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:40:27 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:40:27 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:40:27 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:40:27 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:40:27 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:40:27 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:40:27 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:40:27 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:40:27 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:40:27 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:40:27 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:40:27 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:40:27 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:40:27 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:40:27 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:40:27 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:40:27 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:40:27 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:40:27 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:40:27 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:40:27 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:40:27 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:40:27 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:40:27 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:40:27 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:40:27 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:40:27 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:40:27 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:40:27 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:40:27 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:40:27 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:40:27 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:40:27 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:40:27 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:40:27 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:40:27 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:40:27 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:40:27 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:40:27 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:40:27 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:40:27 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:40:27 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:40:27 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:40:27 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:40:27 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:40:27 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:40:27 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:40:27 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:40:27 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:40:27 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:40:27 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:40:27 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:40:27 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:40:27 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:40:27 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:40:27 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:40:27 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:40:27 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:40:27 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:40:27 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:40:27 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:40:27 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:27 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:27 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:27 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:27 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:27 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:27 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:27 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:27 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:27 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:27 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:27 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:27 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:27 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:40:27 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:40:27 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:40:27 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:40:27 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:40:27 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:40:27 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:40:27 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:40:27 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:40:27 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:40:27 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:40:27 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:40:27 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:40:27 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:40:27 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:40:27 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:40:27 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:40:27 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:40:27 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:40:27 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:40:27 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:40:27 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:40:27 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:40:27 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:40:27 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:40:27 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:40:27 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:40:27 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:40:27 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:40:27 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:40:27 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:40:27 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:40:27 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:40:27 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:40:27 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:40:27 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:40:27 : 1
MIG: 11:40:27 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:40:27 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:40:27 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:40:27 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:40:27 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:40:27 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:40:27 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:40:27 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:40:27 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:40:27 : 
MIG: 11:40:27 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:40:27 : 
MIG: 11:40:27 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:40:27 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:40:27 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:40:27 : 
MIG: 11:40:27 : 
MIG: 11:40:27 : 
MIG: 11:40:27 : Same Interface
MIG: 11:40:28 : xml_input_file: mig_b.prj
MIG: 11:40:28 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:40:36 : Running synthesis.xit
MIG: 11:40:36 : ################# RUNNING MIG BATCH ###################
MIG: 11:40:36 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 11:40:36 : synp_flow:  -- synthesis_mode: Other
MIG: 11:40:36 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 11:40:36 : vivado_mode: xpg_bd
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 1
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 : isPortInterface: 0
MIG: 11:40:36 :  locked false  
MIG: 11:40:36 : HDL Language: Verilog
MIG: 11:40:36 : compInfo: false
MIG: 11:40:36 : Vivado Options xc7a100t fgg484 -2
MIG: 11:40:36 : 1: xc7a100t 2: fgg484 3: -2
MIG: 11:40:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:40:36 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:40:36 : I am in catch area
MIG: 11:40:36 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 11:41:11 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:41:11 : Component_Name: PCIe_mig_7series_0_0
MIG: 11:41:11 : Moving PCIe_mig_7series_0_0 ...
MIG: 11:41:12 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 11:41:12 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 11:41:12 : Running vlog_synth_rpr.xit
MIG: 11:41:12 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 11:41:12 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:41:13 : Running simulation.xit
MIG: 11:41:13 : ################# RUNNING MIG BATCH ###################
MIG: 11:41:13 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 11:41:13 : synp_flow:  -- synthesis_mode: Other
MIG: 11:41:13 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 11:41:13 : vivado_mode: xpg_bd
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 1
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 : isPortInterface: 0
MIG: 11:41:13 :  locked false  
MIG: 11:41:13 : HDL Language: Verilog
MIG: 11:41:13 : compInfo: false
MIG: 11:41:13 : Vivado Options xc7a100t fgg484 -2
MIG: 11:41:13 : 1: xc7a100t 2: fgg484 3: -2
MIG: 11:41:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:41:13 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:41:13 : I am in catch area
MIG: 11:41:13 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 11:41:22 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:41:22 : Component_Name: PCIe_mig_7series_0_0
MIG: 11:41:22 : Moving PCIe_mig_7series_0_0 ...
MIG: 11:41:22 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 11:41:22 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 11:41:22 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:41:22 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 11:41:22 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:41:22 : Running implementation.xit
MIG: 11:41:23 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 11:41:23 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:27:47 : xml_input_file: mig_b.prj
MIG: 14:27:47 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:27:47 : xml_input_file: mig_b.prj
MIG: 14:27:47 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:27:47 : xml_input_file: mig_b.prj
MIG: 14:27:47 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:27:47 : In updateAllModelParams
MIG: 14:27:47 : XGUI hdlLanguage: Verilog
MIG: 14:27:47 : xgui vivado_mode: xpg_bd
MIG: 14:27:47 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:27:47 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:27:48 : 
MIG: 14:27:48 : Inside fn mem: DDR3
MIG: 14:27:48 : detect_uiclk: 100000000
MIG: 14:27:48 : cntrl:  memtype: DDR3
MIG: 14:27:48 : 
MIG: 14:27:48 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:27:48 : 
MIG: 14:27:48 : 
MIG: 14:27:48 : 
MIG: 14:27:48 : 
MIG: 14:27:48 :  polarity_value: 1
MIG: 14:27:48 : 
MIG: 14:27:48 : 
MIG: 14:27:48 : cntrl:  memtype: DDR3
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:27:48 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:27:48 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:27:48 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:27:48 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:27:48 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: ECC ==> OFF
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:27:48 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:27:48 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:27:48 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:27:48 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:27:48 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:27:48 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:27:48 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:27:48 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:27:48 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:27:48 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:27:48 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:27:48 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:27:48 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:27:48 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:27:48 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:27:48 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:27:48 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:27:48 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:27:48 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:27:48 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:27:48 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:27:48 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:27:48 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:27:48 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:27:48 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:27:48 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:27:48 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:27:48 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:27:48 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:27:48 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:27:48 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:27:48 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:27:48 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:27:48 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:27:48 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:27:48 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:27:48 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:27:48 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:27:48 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:27:48 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:27:48 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:27:48 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:27:48 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:27:48 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:27:48 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:27:48 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:27:48 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:27:48 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:27:48 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:27:48 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:27:48 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:27:48 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:27:48 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:27:48 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:27:48 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:27:48 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:27:48 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:27:48 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:27:48 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:27:48 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:27:48 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:27:48 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:27:48 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:27:48 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:27:48 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:27:48 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:27:48 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:27:48 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:27:48 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:27:48 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:27:48 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:27:48 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:27:48 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:27:48 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:27:48 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:27:48 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:27:48 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:27:48 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:48 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:48 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:48 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:48 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:48 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:48 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:48 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:48 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:48 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:48 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:48 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:48 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:48 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:48 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:27:48 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:27:48 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:27:48 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:27:48 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:27:48 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:27:48 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:27:48 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:27:48 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:27:48 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:27:48 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:27:48 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:27:48 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:27:48 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:27:48 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:27:48 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:27:48 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:27:48 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:27:48 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:27:48 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:27:48 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:27:48 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:27:48 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:27:48 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:27:48 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:27:48 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:27:48 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:27:48 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:27:48 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:27:48 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:27:48 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:27:48 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:27:48 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:27:48 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:27:48 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:27:48 : 5
MIG: 14:27:48 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:27:48 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:27:48 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:27:48 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:27:48 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:27:48 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:27:48 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:27:48 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:27:48 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:27:48 : 
MIG: 14:27:48 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:27:48 : 
MIG: 14:27:48 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:27:48 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:27:48 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:27:48 : 
MIG: 14:27:48 : 
MIG: 14:27:48 : 
MIG: 14:27:48 : Same Interface
MIG: 14:27:48 : xml_input_file: mig_b.prj
MIG: 14:27:48 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:27:52 : xml_input_file: mig_b.prj
MIG: 14:27:52 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:27:52 : In updateAllModelParams
MIG: 14:27:52 : XGUI hdlLanguage: Verilog
MIG: 14:27:52 : xgui vivado_mode: xpg_bd
MIG: 14:27:52 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:27:52 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:27:53 : 
MIG: 14:27:53 : Inside fn mem: DDR3
MIG: 14:27:53 : detect_uiclk: 100000000
MIG: 14:27:53 : cntrl:  memtype: DDR3
MIG: 14:27:53 : 
MIG: 14:27:53 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:27:53 : 
MIG: 14:27:53 : 
MIG: 14:27:53 : 
MIG: 14:27:53 : 
MIG: 14:27:53 :  polarity_value: 1
MIG: 14:27:53 : 
MIG: 14:27:53 : 
MIG: 14:27:53 : cntrl:  memtype: DDR3
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:27:53 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:27:53 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:27:53 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:27:53 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:27:53 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: ECC ==> OFF
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:27:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:27:53 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:27:53 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:27:53 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:27:53 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:27:53 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:27:53 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:27:53 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:27:53 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:27:53 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:27:53 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:27:53 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:27:53 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:27:53 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:27:53 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:27:53 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:27:53 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:27:53 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:27:53 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:27:53 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:27:53 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:27:53 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:27:53 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:27:53 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:27:53 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:27:53 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:27:53 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:27:53 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:27:53 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:27:53 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:27:53 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:27:53 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:27:53 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:27:53 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:27:53 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:27:53 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:27:53 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:27:53 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:27:53 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:27:53 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:27:53 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:27:53 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:27:53 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:27:53 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:27:53 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:27:53 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:27:53 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:27:53 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:27:53 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:27:53 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:27:53 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:27:53 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:27:53 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:27:53 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:27:53 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:27:53 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:27:53 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:27:53 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:27:53 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:27:53 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:27:53 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:27:53 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:27:53 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:27:53 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:27:53 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:27:53 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:27:53 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:27:53 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:27:53 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:27:53 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:27:53 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:27:53 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:27:53 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:27:53 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:27:53 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:27:53 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:27:53 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:27:53 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:53 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:53 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:53 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:53 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:53 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:53 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:53 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:53 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:53 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:53 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:53 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:53 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:53 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:27:53 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:27:53 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:27:53 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:27:53 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:27:53 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:27:53 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:27:53 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:27:53 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:27:53 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:27:53 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:27:53 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:27:53 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:27:53 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:27:53 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:27:53 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:27:53 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:27:53 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:27:53 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:27:53 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:27:53 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:27:53 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:27:53 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:27:53 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:27:53 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:27:53 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:27:53 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:27:53 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:27:53 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:27:53 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:27:53 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:27:53 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:27:53 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:27:53 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:27:53 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:27:53 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:27:53 : 1
MIG: 14:27:53 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:27:53 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:27:53 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:27:53 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:27:53 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:27:53 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:27:53 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:27:53 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:27:53 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:27:53 : 
MIG: 14:27:53 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:27:53 : 
MIG: 14:27:53 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:27:53 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:27:53 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:27:53 : 
MIG: 14:27:53 : 
MIG: 14:27:53 : 
MIG: 14:27:53 : Same Interface
MIG: 14:27:53 : xml_input_file: mig_b.prj
MIG: 14:27:53 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:33:20 : xml_input_file: mig_b.prj
MIG: 14:33:20 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:33:20 : In updateAllModelParams
MIG: 14:33:20 : XGUI hdlLanguage: Verilog
MIG: 14:33:20 : xgui vivado_mode: xpg_bd
MIG: 14:33:20 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:33:20 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:33:21 : 
MIG: 14:33:21 : Inside fn mem: DDR3
MIG: 14:33:21 : detect_uiclk: 100000000
MIG: 14:33:21 : cntrl:  memtype: DDR3
MIG: 14:33:21 : 
MIG: 14:33:21 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:33:21 : 
MIG: 14:33:21 : 
MIG: 14:33:21 : 
MIG: 14:33:21 : 
MIG: 14:33:21 :  polarity_value: 1
MIG: 14:33:21 : 
MIG: 14:33:21 : 
MIG: 14:33:21 : cntrl:  memtype: DDR3
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:33:21 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:33:21 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:33:21 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:33:21 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:33:21 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: ECC ==> OFF
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:33:21 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:33:21 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:33:21 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:33:21 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:33:21 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:33:21 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:33:21 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:33:21 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:33:21 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:33:21 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:33:21 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:33:21 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:33:21 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:33:21 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:33:21 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:33:21 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:33:21 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:33:21 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:33:21 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:33:21 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:33:21 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:33:21 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:33:21 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:33:21 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:33:21 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:33:21 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:33:21 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:33:21 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:33:21 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:33:21 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:33:21 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:33:21 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:33:21 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:33:21 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:33:21 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:33:21 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:33:21 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:33:21 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:33:21 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:33:21 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:33:21 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:33:21 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:33:21 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:33:21 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:33:21 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:33:21 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:33:21 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:33:21 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:33:21 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:33:21 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:33:21 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:33:21 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:33:21 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:33:21 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:33:21 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:33:21 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:33:21 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:33:21 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:33:21 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:33:21 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:33:21 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:33:21 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:33:21 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:33:21 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:33:21 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:33:21 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:33:21 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:33:21 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:33:21 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:33:21 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:33:21 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:33:21 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:33:21 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:33:21 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:33:21 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:33:21 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:33:21 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:33:21 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:21 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:21 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:21 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:21 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:21 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:21 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:21 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:21 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:21 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:21 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:21 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:21 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:21 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:21 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:33:21 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:33:21 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:33:21 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:33:21 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:33:21 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:33:21 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:33:21 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:33:21 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:33:21 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:33:21 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:33:21 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:33:21 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:33:21 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:33:21 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:33:21 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:33:21 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:33:21 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:33:21 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:33:21 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:33:21 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:33:21 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:33:21 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:33:21 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:33:21 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:33:21 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:33:21 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:33:21 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:33:21 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:33:21 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:33:21 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:33:21 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:33:21 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:33:21 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:33:21 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:33:21 : 5
MIG: 14:33:21 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:33:21 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:33:21 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:33:21 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:33:21 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:33:21 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:33:21 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:33:21 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:33:21 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:33:21 : 
MIG: 14:33:21 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:33:21 : 
MIG: 14:33:21 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:33:21 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:33:21 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:33:21 : 
MIG: 14:33:21 : 
MIG: 14:33:21 : 
MIG: 14:33:21 : Same Interface
MIG: 14:33:21 : xml_input_file: mig_b.prj
MIG: 14:33:21 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:33:24 : xml_input_file: mig_b.prj
MIG: 14:33:24 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:33:24 : In updateAllModelParams
MIG: 14:33:24 : XGUI hdlLanguage: Verilog
MIG: 14:33:24 : xgui vivado_mode: xpg_bd
MIG: 14:33:24 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:33:24 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:33:25 : 
MIG: 14:33:25 : Inside fn mem: DDR3
MIG: 14:33:25 : detect_uiclk: 100000000
MIG: 14:33:25 : cntrl:  memtype: DDR3
MIG: 14:33:25 : 
MIG: 14:33:25 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:33:25 : 
MIG: 14:33:25 : 
MIG: 14:33:25 : 
MIG: 14:33:25 : 
MIG: 14:33:25 :  polarity_value: 1
MIG: 14:33:25 : 
MIG: 14:33:25 : 
MIG: 14:33:25 : cntrl:  memtype: DDR3
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:33:25 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:33:25 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:33:25 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:33:25 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:33:25 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: ECC ==> OFF
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:33:25 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:33:25 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:33:25 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:33:25 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:33:25 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:33:25 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:33:25 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:33:25 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:33:25 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:33:25 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:33:25 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:33:25 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:33:25 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:33:25 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:33:25 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:33:25 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:33:25 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:33:25 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:33:25 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:33:25 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:33:25 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:33:25 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:33:25 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:33:25 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:33:25 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:33:25 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:33:25 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:33:25 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:33:25 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:33:25 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:33:25 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:33:25 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:33:25 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:33:25 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:33:25 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:33:25 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:33:25 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:33:25 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:33:25 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:33:25 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:33:25 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:33:25 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:33:25 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:33:25 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:33:25 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:33:25 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:33:25 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:33:25 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:33:25 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:33:25 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:33:25 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:33:25 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:33:25 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:33:25 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:33:25 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:33:25 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:33:25 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:33:25 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:33:25 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:33:25 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:33:25 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:33:25 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:33:25 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:33:25 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:33:25 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:33:25 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:33:25 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:33:25 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:33:25 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:33:25 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:33:25 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:33:25 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:33:25 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:33:25 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:33:25 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:33:25 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:33:25 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:33:25 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:25 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:25 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:25 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:25 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:25 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:25 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:25 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:25 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:25 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:25 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:25 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:25 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:25 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:33:25 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:33:25 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:33:25 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:33:25 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:33:25 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:33:25 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:33:25 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:33:25 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:33:25 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:33:25 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:33:25 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:33:25 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:33:25 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:33:25 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:33:25 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:33:25 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:33:25 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:33:25 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:33:25 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:33:25 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:33:25 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:33:25 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:33:25 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:33:25 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:33:25 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:33:25 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:33:25 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:33:25 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:33:25 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:33:25 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:33:25 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:33:25 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:33:25 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:33:25 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:33:25 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:33:25 : 1
MIG: 14:33:25 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:33:25 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:33:25 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:33:25 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:33:25 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:33:25 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:33:25 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:33:25 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:33:25 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:33:25 : 
MIG: 14:33:25 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:33:25 : 
MIG: 14:33:25 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:33:25 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:33:25 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:33:25 : 
MIG: 14:33:25 : 
MIG: 14:33:25 : 
MIG: 14:33:25 : Same Interface
MIG: 14:33:26 : xml_input_file: mig_b.prj
MIG: 14:33:26 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:34:52 : xml_input_file: mig_b.prj
MIG: 14:34:52 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:34:52 : In updateAllModelParams
MIG: 14:34:52 : XGUI hdlLanguage: Verilog
MIG: 14:34:52 : xgui vivado_mode: xpg_bd
MIG: 14:34:52 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:34:52 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:34:53 : 
MIG: 14:34:53 : Inside fn mem: DDR3
MIG: 14:34:53 : detect_uiclk: 100000000
MIG: 14:34:53 : cntrl:  memtype: DDR3
MIG: 14:34:53 : 
MIG: 14:34:53 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:34:53 : 
MIG: 14:34:53 : 
MIG: 14:34:53 : 
MIG: 14:34:53 : 
MIG: 14:34:53 :  polarity_value: 1
MIG: 14:34:53 : 
MIG: 14:34:53 : 
MIG: 14:34:53 : cntrl:  memtype: DDR3
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:34:53 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:34:53 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:34:53 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:34:53 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:34:53 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: ECC ==> OFF
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:34:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:34:53 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:34:53 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:34:53 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:34:53 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:34:53 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:34:53 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:34:53 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:34:53 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:34:53 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:34:53 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:34:53 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:34:53 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:34:53 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:34:53 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:34:53 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:34:53 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:34:53 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:34:53 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:34:53 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:34:53 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:34:53 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:34:53 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:34:53 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:34:53 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:34:53 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:34:53 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:34:53 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:34:53 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:34:53 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:34:53 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:34:53 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:34:53 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:34:53 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:34:53 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:34:53 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:34:53 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:34:53 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:34:53 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:34:53 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:34:53 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:34:53 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:34:53 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:34:53 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:34:53 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:34:53 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:34:53 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:34:53 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:34:53 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:34:53 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:34:53 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:34:53 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:34:53 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:34:53 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:34:53 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:34:53 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:34:53 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:34:53 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:34:53 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:34:53 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:34:53 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:34:53 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:34:53 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:34:53 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:34:53 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:34:53 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:34:53 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:34:53 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:34:53 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:34:53 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:34:53 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:34:53 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:34:53 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:34:53 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:34:53 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:34:53 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:34:53 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:34:53 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:53 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:53 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:53 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:53 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:53 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:53 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:53 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:53 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:53 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:53 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:53 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:53 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:53 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:53 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:34:53 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:34:53 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:34:53 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:34:53 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:34:53 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:34:53 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:34:53 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:34:53 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:34:53 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:34:53 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:34:53 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:34:53 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:34:53 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:34:53 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:34:53 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:34:53 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:34:53 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:34:53 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:34:53 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:34:53 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:34:53 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:34:53 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:34:53 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:34:53 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:34:53 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:34:53 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:34:53 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:34:53 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:34:53 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:34:53 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:34:53 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:34:53 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:34:53 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:34:53 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:34:53 : 5
MIG: 14:34:53 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:34:53 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:34:53 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:34:53 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:34:53 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:34:53 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:34:53 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:34:53 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:34:53 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:34:53 : 
MIG: 14:34:53 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:34:53 : 
MIG: 14:34:53 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:34:53 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:34:53 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:34:53 : 
MIG: 14:34:53 : 
MIG: 14:34:53 : 
MIG: 14:34:53 : Same Interface
MIG: 14:34:53 : xml_input_file: mig_b.prj
MIG: 14:34:53 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:34:57 : xml_input_file: mig_b.prj
MIG: 14:34:57 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:34:57 : In updateAllModelParams
MIG: 14:34:57 : XGUI hdlLanguage: Verilog
MIG: 14:34:57 : xgui vivado_mode: xpg_bd
MIG: 14:34:57 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:34:57 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:34:58 : 
MIG: 14:34:58 : Inside fn mem: DDR3
MIG: 14:34:58 : detect_uiclk: 100000000
MIG: 14:34:58 : cntrl:  memtype: DDR3
MIG: 14:34:58 : 
MIG: 14:34:58 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:34:58 : 
MIG: 14:34:58 : 
MIG: 14:34:58 : 
MIG: 14:34:58 : 
MIG: 14:34:58 :  polarity_value: 1
MIG: 14:34:58 : 
MIG: 14:34:58 : 
MIG: 14:34:58 : cntrl:  memtype: DDR3
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:34:58 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:34:58 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:34:58 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:34:58 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:34:58 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: ECC ==> OFF
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:34:58 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:34:58 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:34:58 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:34:58 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:34:58 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:34:58 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:34:58 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:34:58 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:34:58 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:34:58 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:34:58 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:34:58 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:34:58 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:34:58 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:34:58 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:34:58 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:34:58 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:34:58 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:34:58 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:34:58 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:34:58 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:34:58 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:34:58 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:34:58 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:34:58 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:34:58 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:34:58 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:34:58 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:34:58 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:34:58 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:34:58 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:34:58 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:34:58 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:34:58 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:34:58 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:34:58 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:34:58 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:34:58 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:34:58 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:34:58 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:34:58 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:34:58 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:34:58 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:34:58 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:34:58 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:34:58 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:34:58 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:34:58 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:34:58 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:34:58 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:34:58 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:34:58 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:34:58 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:34:58 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:34:58 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:34:58 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:34:58 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:34:58 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:34:58 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:34:58 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:34:58 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:34:58 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:34:58 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:34:58 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:34:58 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:34:58 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:34:58 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:34:58 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:34:58 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:34:58 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:34:58 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:34:58 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:34:58 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:34:58 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:34:58 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:34:58 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:34:58 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:34:58 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:58 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:58 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:58 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:58 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:58 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:58 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:58 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:58 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:58 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:58 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:58 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:58 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:58 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:34:58 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:34:58 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:34:58 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:34:58 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:34:58 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:34:58 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:34:58 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:34:58 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:34:58 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:34:58 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:34:58 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:34:58 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:34:58 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:34:58 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:34:58 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:34:58 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:34:58 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:34:58 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:34:58 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:34:58 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:34:58 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:34:58 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:34:58 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:34:58 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:34:58 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:34:58 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:34:58 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:34:58 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:34:58 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:34:58 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:34:58 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:34:58 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:34:58 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:34:58 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:34:58 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:34:58 : 1
MIG: 14:34:58 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:34:58 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:34:58 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:34:58 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:34:58 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:34:58 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:34:58 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:34:58 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:34:58 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:34:58 : 
MIG: 14:34:58 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:34:58 : 
MIG: 14:34:58 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:34:58 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:34:58 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:34:58 : 
MIG: 14:34:58 : 
MIG: 14:34:58 : 
MIG: 14:34:58 : Same Interface
MIG: 14:34:58 : xml_input_file: mig_b.prj
MIG: 14:34:58 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:35:48 : xml_input_file: mig_b.prj
MIG: 14:35:48 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:35:48 : In updateAllModelParams
MIG: 14:35:48 : XGUI hdlLanguage: Verilog
MIG: 14:35:48 : xgui vivado_mode: xpg_bd
MIG: 14:35:48 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:35:48 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:35:49 : 
MIG: 14:35:49 : Inside fn mem: DDR3
MIG: 14:35:49 : detect_uiclk: 100000000
MIG: 14:35:49 : cntrl:  memtype: DDR3
MIG: 14:35:49 : 
MIG: 14:35:49 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:35:49 : 
MIG: 14:35:49 : 
MIG: 14:35:49 : 
MIG: 14:35:49 : 
MIG: 14:35:49 :  polarity_value: 1
MIG: 14:35:49 : 
MIG: 14:35:49 : 
MIG: 14:35:49 : cntrl:  memtype: DDR3
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:35:49 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:35:49 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:35:49 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:35:49 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:35:49 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: ECC ==> OFF
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:35:49 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:35:49 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:35:49 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:35:49 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:35:49 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:35:49 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:35:49 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:35:49 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:35:49 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:35:49 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:35:49 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:35:49 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:35:49 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:35:49 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:35:49 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:35:49 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:35:49 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:35:49 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:35:49 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:35:49 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:35:49 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:35:49 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:35:49 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:35:49 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:35:49 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:35:49 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:35:49 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:35:49 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:35:49 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:35:49 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:35:49 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:35:49 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:35:49 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:35:49 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:35:49 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:35:49 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:35:49 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:35:49 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:35:49 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:35:49 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:35:49 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:35:49 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:35:49 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:35:49 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:35:49 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:35:49 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:35:49 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:35:49 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:35:49 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:35:49 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:35:49 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:35:49 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:35:49 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:35:49 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:35:49 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:35:49 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:35:49 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:35:49 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:35:49 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:35:49 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:35:49 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:35:49 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:35:49 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:35:49 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:35:49 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:35:49 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:35:49 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:35:49 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:35:49 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:35:49 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:35:49 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:35:49 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:35:49 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:35:49 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:35:49 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:35:49 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:35:49 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:35:49 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:49 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:49 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:49 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:49 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:49 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:49 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:49 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:49 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:49 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:49 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:49 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:49 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:49 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:49 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:35:49 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:35:49 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:35:49 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:35:49 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:35:49 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:35:49 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:35:49 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:35:49 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:35:49 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:35:49 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:35:49 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:35:49 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:35:49 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:35:49 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:35:49 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:35:49 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:35:49 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:35:49 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:35:49 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:35:49 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:35:49 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:35:49 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:35:49 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:35:49 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:35:49 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:35:49 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:35:49 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:35:49 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:35:49 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:35:49 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:35:49 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:35:49 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:35:49 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:35:49 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:35:49 : 5
MIG: 14:35:49 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:35:49 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:35:49 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:35:49 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:35:49 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:35:49 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:35:49 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:35:49 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:35:49 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:35:49 : 
MIG: 14:35:49 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:35:49 : 
MIG: 14:35:49 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:35:49 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:35:49 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:35:49 : 
MIG: 14:35:49 : 
MIG: 14:35:49 : 
MIG: 14:35:49 : Same Interface
MIG: 14:35:49 : xml_input_file: mig_b.prj
MIG: 14:35:49 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:35:53 : xml_input_file: mig_b.prj
MIG: 14:35:53 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:35:53 : In updateAllModelParams
MIG: 14:35:53 : XGUI hdlLanguage: Verilog
MIG: 14:35:53 : xgui vivado_mode: xpg_bd
MIG: 14:35:53 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:35:53 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:35:54 : 
MIG: 14:35:54 : Inside fn mem: DDR3
MIG: 14:35:54 : detect_uiclk: 100000000
MIG: 14:35:54 : cntrl:  memtype: DDR3
MIG: 14:35:54 : 
MIG: 14:35:54 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:35:54 : 
MIG: 14:35:54 : 
MIG: 14:35:54 : 
MIG: 14:35:54 : 
MIG: 14:35:54 :  polarity_value: 1
MIG: 14:35:54 : 
MIG: 14:35:54 : 
MIG: 14:35:54 : cntrl:  memtype: DDR3
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:35:54 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:35:54 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:35:54 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:35:54 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:35:54 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: ECC ==> OFF
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:35:54 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:35:54 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:35:54 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:35:54 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:35:54 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:35:54 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:35:54 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:35:54 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:35:54 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:35:54 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:35:54 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:35:54 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:35:54 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:35:54 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:35:54 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:35:54 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:35:54 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:35:54 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:35:54 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:35:54 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:35:54 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:35:54 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:35:54 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:35:54 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:35:54 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:35:54 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:35:54 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:35:54 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:35:54 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:35:54 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:35:54 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:35:54 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:35:54 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:35:54 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:35:54 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:35:54 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:35:54 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:35:54 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:35:54 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:35:54 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:35:54 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:35:54 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:35:54 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:35:54 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:35:54 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:35:54 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:35:54 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:35:54 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:35:54 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:35:54 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:35:54 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:35:54 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:35:54 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:35:54 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:35:54 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:35:54 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:35:54 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:35:54 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:35:54 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:35:54 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:35:54 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:35:54 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:35:54 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:35:54 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:35:54 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:35:54 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:35:54 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:35:54 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:35:54 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:35:54 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:35:54 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:35:54 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:35:54 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:35:54 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:35:54 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:35:54 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:35:54 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:35:54 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:54 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:54 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:54 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:54 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:54 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:54 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:54 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:54 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:54 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:54 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:54 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:54 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:54 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:54 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:35:54 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:35:54 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:35:54 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:35:54 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:35:54 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:35:54 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:35:54 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:35:54 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:35:54 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:35:54 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:35:54 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:35:54 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:35:54 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:35:54 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:35:54 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:35:54 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:35:54 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:35:54 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:35:54 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:35:54 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:35:54 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:35:54 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:35:54 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:35:54 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:35:54 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:35:54 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:35:54 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:35:54 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:35:54 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:35:54 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:35:54 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:35:54 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:35:54 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:35:54 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:35:54 : 1
MIG: 14:35:54 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:35:54 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:35:54 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:35:54 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:35:54 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:35:54 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:35:54 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:35:54 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:35:54 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:35:54 : 
MIG: 14:35:54 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:35:54 : 
MIG: 14:35:54 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:35:54 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:35:54 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:35:54 : 
MIG: 14:35:54 : 
MIG: 14:35:54 : 
MIG: 14:35:54 : Same Interface
MIG: 14:35:54 : xml_input_file: mig_b.prj
MIG: 14:35:54 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:36:25 : Running synthesis.xit
MIG: 14:36:26 : ################# RUNNING MIG BATCH ###################
MIG: 14:36:26 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 14:36:26 : synp_flow:  -- synthesis_mode: Other
MIG: 14:36:26 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 14:36:26 : vivado_mode: xpg_bd
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 1
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 : isPortInterface: 0
MIG: 14:36:26 :  locked false  
MIG: 14:36:26 : HDL Language: Verilog
MIG: 14:36:26 : compInfo: false
MIG: 14:36:26 : Vivado Options xc7a100t fgg484 -2
MIG: 14:36:26 : 1: xc7a100t 2: fgg484 3: -2
MIG: 14:36:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:36:26 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:36:26 : I am in catch area
MIG: 14:36:26 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 14:36:34 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:36:34 : Component_Name: PCIe_mig_7series_0_0
MIG: 14:36:34 : Moving PCIe_mig_7series_0_0 ...
MIG: 14:36:35 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 14:36:35 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 14:36:35 : Running vlog_synth_rpr.xit
MIG: 14:36:35 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:36:35 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:36:35 : Running simulation.xit
MIG: 14:36:35 : ################# RUNNING MIG BATCH ###################
MIG: 14:36:35 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 14:36:35 : synp_flow:  -- synthesis_mode: Other
MIG: 14:36:35 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 14:36:35 : vivado_mode: xpg_bd
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 1
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 : isPortInterface: 0
MIG: 14:36:35 :  locked false  
MIG: 14:36:35 : HDL Language: Verilog
MIG: 14:36:35 : compInfo: false
MIG: 14:36:35 : Vivado Options xc7a100t fgg484 -2
MIG: 14:36:35 : 1: xc7a100t 2: fgg484 3: -2
MIG: 14:36:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:36:35 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:36:35 : I am in catch area
MIG: 14:36:35 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 14:36:42 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:36:42 : Component_Name: PCIe_mig_7series_0_0
MIG: 14:36:42 : Moving PCIe_mig_7series_0_0 ...
MIG: 14:36:42 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 14:36:42 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 14:36:42 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:36:42 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:36:42 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:36:43 : Running implementation.xit
MIG: 14:36:43 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:36:43 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:14:39 : xml_input_file: mig_b.prj
MIG: 15:14:39 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 15:14:39 : xml_input_file: mig_b.prj
MIG: 15:14:39 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 15:14:39 : xml_input_file: mig_b.prj
MIG: 15:14:39 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 15:14:39 : In updateAllModelParams
MIG: 15:14:39 : XGUI hdlLanguage: Verilog
MIG: 15:14:39 : xgui vivado_mode: xpg_bd
MIG: 15:14:39 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:14:39 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 15:14:40 : 
MIG: 15:14:40 : Inside fn mem: DDR3
MIG: 15:14:40 : detect_uiclk: 100000000
MIG: 15:14:40 : cntrl:  memtype: DDR3
MIG: 15:14:40 : 
MIG: 15:14:40 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:14:40 : 
MIG: 15:14:40 : 
MIG: 15:14:40 : 
MIG: 15:14:40 : 
MIG: 15:14:40 :  polarity_value: 1
MIG: 15:14:40 : 
MIG: 15:14:40 : 
MIG: 15:14:40 : cntrl:  memtype: DDR3
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:14:40 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:14:40 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:14:40 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 15:14:40 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 15:14:40 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: ECC ==> OFF
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 15:14:40 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:14:40 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:14:40 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:14:40 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:14:40 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:14:40 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:14:40 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:14:40 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 15:14:40 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 15:14:40 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 15:14:40 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:14:40 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:14:40 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:14:40 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:14:40 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:14:40 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:14:40 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:14:40 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 15:14:40 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:14:40 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:14:40 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:14:40 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:14:40 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 15:14:40 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 15:14:40 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:14:40 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 15:14:40 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 15:14:40 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:14:40 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:14:40 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:14:40 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:14:40 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 15:14:40 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:14:40 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:14:40 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 15:14:40 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:14:40 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 15:14:40 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 15:14:40 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:14:40 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 15:14:40 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 15:14:40 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:14:40 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:14:40 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:14:40 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:14:40 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:14:40 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:14:40 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:14:40 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:14:40 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 15:14:40 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:14:40 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:14:40 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:14:40 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:14:40 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:14:40 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 15:14:40 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:14:40 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:14:40 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 15:14:40 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 15:14:40 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:14:40 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 15:14:40 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 15:14:40 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 15:14:40 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 15:14:40 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:14:40 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 15:14:40 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 15:14:40 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 15:14:40 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:14:40 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 15:14:40 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 15:14:40 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 15:14:40 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 15:14:40 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 15:14:40 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 15:14:40 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 15:14:40 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:40 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:40 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:40 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:40 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:40 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:40 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:40 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:40 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:40 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:40 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:40 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:40 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:40 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:40 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 15:14:40 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:14:40 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:14:40 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:14:40 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:14:40 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:14:40 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 15:14:40 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:14:40 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:14:40 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:14:40 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:14:40 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:14:40 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:14:40 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:14:40 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:14:40 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:14:40 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:14:40 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:14:40 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:14:40 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:14:40 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:14:40 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 15:14:40 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:14:40 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:14:40 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:14:40 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:14:40 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:14:40 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:14:40 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:14:40 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:14:40 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:14:40 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:14:40 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:14:40 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:14:40 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:14:40 : 5
MIG: 15:14:40 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 15:14:40 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:14:40 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:14:40 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:14:40 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:14:40 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:14:40 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:14:40 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:14:40 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:14:40 : 
MIG: 15:14:40 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:14:40 : 
MIG: 15:14:40 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:14:40 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 15:14:40 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 15:14:40 : 
MIG: 15:14:40 : 
MIG: 15:14:40 : 
MIG: 15:14:40 : Same Interface
MIG: 15:14:40 : xml_input_file: mig_b.prj
MIG: 15:14:40 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 15:14:43 : xml_input_file: mig_b.prj
MIG: 15:14:43 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 15:14:44 : In updateAllModelParams
MIG: 15:14:44 : XGUI hdlLanguage: Verilog
MIG: 15:14:44 : xgui vivado_mode: xpg_bd
MIG: 15:14:44 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:14:44 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 15:14:44 : 
MIG: 15:14:44 : Inside fn mem: DDR3
MIG: 15:14:44 : detect_uiclk: 100000000
MIG: 15:14:44 : cntrl:  memtype: DDR3
MIG: 15:14:44 : 
MIG: 15:14:44 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:14:44 : 
MIG: 15:14:44 : 
MIG: 15:14:44 : 
MIG: 15:14:44 : 
MIG: 15:14:44 :  polarity_value: 1
MIG: 15:14:44 : 
MIG: 15:14:44 : 
MIG: 15:14:44 : cntrl:  memtype: DDR3
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:14:44 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:14:44 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:14:44 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 15:14:44 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 15:14:44 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: ECC ==> OFF
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 15:14:44 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:14:44 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:14:44 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:14:44 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:14:44 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:14:44 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:14:44 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:14:44 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 15:14:44 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 15:14:44 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 15:14:44 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:14:44 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:14:44 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:14:44 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:14:44 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:14:44 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:14:44 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:14:44 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 15:14:44 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:14:44 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:14:44 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:14:44 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:14:44 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 15:14:44 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 15:14:44 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:14:44 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 15:14:44 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 15:14:44 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:14:44 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:14:44 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:14:44 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:14:44 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 15:14:44 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:14:44 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:14:44 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 15:14:44 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:14:44 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 15:14:44 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 15:14:44 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:14:44 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 15:14:44 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 15:14:44 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:14:44 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:14:44 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:14:44 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:14:44 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:14:44 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:14:44 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:14:44 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:14:44 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 15:14:44 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:14:44 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:14:44 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:14:44 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:14:44 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:14:44 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 15:14:44 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:14:44 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:14:44 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 15:14:44 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 15:14:44 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:14:44 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 15:14:44 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 15:14:44 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 15:14:44 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 15:14:44 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:14:44 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 15:14:44 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 15:14:44 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 15:14:44 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:14:44 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 15:14:44 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 15:14:44 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 15:14:44 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 15:14:44 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 15:14:44 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 15:14:44 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 15:14:44 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:44 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:44 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:44 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:44 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:44 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:44 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:44 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:44 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:44 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:44 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:44 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:44 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:44 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:14:44 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 15:14:44 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:14:44 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:14:44 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:14:44 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:14:44 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:14:44 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 15:14:44 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:14:44 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:14:44 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:14:44 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:14:44 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:14:44 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:14:44 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:14:44 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:14:44 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:14:44 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:14:44 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:14:44 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:14:44 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:14:44 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:14:44 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 15:14:44 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:14:44 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:14:44 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:14:44 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:14:44 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:14:44 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:14:44 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:14:44 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:14:44 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:14:44 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:14:44 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:14:44 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:14:44 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:14:44 : 1
MIG: 15:14:44 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 15:14:44 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:14:44 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:14:44 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:14:44 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:14:44 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:14:44 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:14:44 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:14:44 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:14:44 : 
MIG: 15:14:44 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:14:44 : 
MIG: 15:14:44 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:14:44 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 15:14:44 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 15:14:44 : 
MIG: 15:14:44 : 
MIG: 15:14:44 : 
MIG: 15:14:44 : Same Interface
MIG: 15:14:45 : xml_input_file: mig_b.prj
MIG: 15:14:45 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 15:15:12 : xml_input_file: mig_b.prj
MIG: 15:15:12 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 15:15:12 : In updateAllModelParams
MIG: 15:15:12 : XGUI hdlLanguage: Verilog
MIG: 15:15:12 : xgui vivado_mode: xpg_bd
MIG: 15:15:12 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:15:12 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 15:15:13 : 
MIG: 15:15:13 : Inside fn mem: DDR3
MIG: 15:15:13 : detect_uiclk: 100000000
MIG: 15:15:13 : cntrl:  memtype: DDR3
MIG: 15:15:13 : 
MIG: 15:15:13 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:15:13 : 
MIG: 15:15:13 : 
MIG: 15:15:13 : 
MIG: 15:15:13 : 
MIG: 15:15:13 :  polarity_value: 1
MIG: 15:15:13 : 
MIG: 15:15:13 : 
MIG: 15:15:13 : cntrl:  memtype: DDR3
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:15:13 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:15:13 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:15:13 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 15:15:13 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 15:15:13 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: ECC ==> OFF
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 15:15:13 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:15:13 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:15:13 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:15:13 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:15:13 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:15:13 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:15:13 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:15:13 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 15:15:13 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 15:15:13 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 15:15:13 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:15:13 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:15:13 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:15:13 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:15:13 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:15:13 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:15:13 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:15:13 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 15:15:13 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:15:13 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:15:13 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:15:13 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:15:13 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 15:15:13 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 15:15:13 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:15:13 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 15:15:13 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 15:15:13 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:15:13 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:15:13 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:15:13 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:15:13 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 15:15:13 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:15:13 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:15:13 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 15:15:13 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:15:13 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 15:15:13 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 15:15:13 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:15:13 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 15:15:13 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 15:15:13 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:15:13 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:15:13 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:15:13 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:15:13 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:15:13 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:15:13 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:15:13 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:15:13 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 15:15:13 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:15:13 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:15:13 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:15:13 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:15:13 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:15:13 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 15:15:13 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:15:13 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:15:13 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 15:15:13 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 15:15:13 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:15:13 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 15:15:13 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 15:15:13 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 15:15:13 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 15:15:13 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:15:13 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 15:15:13 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 15:15:13 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 15:15:13 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:15:13 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 15:15:13 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 15:15:13 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 15:15:13 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 15:15:13 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 15:15:13 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 15:15:13 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 15:15:13 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:13 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:13 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:13 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:13 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:13 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:13 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:13 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:13 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:13 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:13 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:13 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:13 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:13 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:13 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 15:15:13 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:15:13 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:15:13 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:15:13 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:15:13 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:15:13 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 15:15:13 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:15:13 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:15:13 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:15:13 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:15:13 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:15:13 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:15:13 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:15:13 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:15:13 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:15:13 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:15:13 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:15:13 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:15:13 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:15:13 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:15:13 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 15:15:13 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:15:13 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:15:13 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:15:13 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:15:13 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:15:13 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:15:13 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:15:13 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:15:13 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:15:13 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:15:13 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:15:13 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:15:13 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:15:13 : 5
MIG: 15:15:13 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 15:15:13 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:15:13 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:15:13 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:15:13 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:15:13 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:15:13 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:15:13 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:15:13 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:15:13 : 
MIG: 15:15:13 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:15:13 : 
MIG: 15:15:13 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:15:13 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 15:15:13 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 15:15:13 : 
MIG: 15:15:13 : 
MIG: 15:15:13 : 
MIG: 15:15:13 : Same Interface
MIG: 15:15:13 : xml_input_file: mig_b.prj
MIG: 15:15:13 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 15:15:16 : xml_input_file: mig_b.prj
MIG: 15:15:16 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 15:15:16 : In updateAllModelParams
MIG: 15:15:16 : XGUI hdlLanguage: Verilog
MIG: 15:15:16 : xgui vivado_mode: xpg_bd
MIG: 15:15:16 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:15:16 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 15:15:17 : 
MIG: 15:15:17 : Inside fn mem: DDR3
MIG: 15:15:17 : detect_uiclk: 100000000
MIG: 15:15:17 : cntrl:  memtype: DDR3
MIG: 15:15:17 : 
MIG: 15:15:17 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:15:17 : 
MIG: 15:15:17 : 
MIG: 15:15:17 : 
MIG: 15:15:17 : 
MIG: 15:15:17 :  polarity_value: 1
MIG: 15:15:17 : 
MIG: 15:15:17 : 
MIG: 15:15:17 : cntrl:  memtype: DDR3
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:15:17 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:15:17 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:15:17 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 15:15:17 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 15:15:17 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: ECC ==> OFF
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 15:15:17 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:15:17 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:15:17 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:15:17 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:15:17 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:15:17 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:15:17 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:15:17 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 15:15:17 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 15:15:17 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 15:15:17 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:15:17 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:15:17 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:15:17 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:15:17 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:15:17 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:15:17 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:15:17 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 15:15:17 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:15:17 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:15:17 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:15:17 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:15:17 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 15:15:17 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 15:15:17 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:15:17 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 15:15:17 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 15:15:17 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:15:17 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:15:17 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:15:17 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:15:17 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 15:15:17 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:15:17 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:15:17 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 15:15:17 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:15:17 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 15:15:17 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 15:15:17 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:15:17 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 15:15:17 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 15:15:17 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:15:17 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:15:17 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:15:17 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:15:17 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:15:17 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:15:17 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:15:17 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:15:17 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 15:15:17 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:15:17 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:15:17 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:15:17 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:15:17 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:15:17 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 15:15:17 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:15:17 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:15:17 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 15:15:17 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 15:15:17 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:15:17 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 15:15:17 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 15:15:17 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 15:15:17 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 15:15:17 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:15:17 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 15:15:17 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 15:15:17 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 15:15:17 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:15:17 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 15:15:17 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 15:15:17 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 15:15:17 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 15:15:17 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 15:15:17 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 15:15:17 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 15:15:17 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:17 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:17 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:17 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:17 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:17 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:17 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:17 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:17 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:17 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:17 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:17 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:17 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:17 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:15:17 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 15:15:17 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:15:17 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:15:17 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:15:17 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:15:17 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:15:17 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 15:15:17 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:15:17 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:15:17 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:15:17 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:15:17 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:15:17 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:15:17 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:15:17 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:15:17 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:15:17 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:15:17 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:15:17 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:15:17 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:15:17 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:15:17 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 15:15:17 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:15:17 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:15:17 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:15:17 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:15:17 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:15:17 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:15:17 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:15:17 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:15:17 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:15:17 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:15:17 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:15:17 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:15:17 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:15:17 : 1
MIG: 15:15:17 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 15:15:17 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:15:17 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:15:17 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:15:17 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:15:17 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:15:17 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:15:17 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:15:17 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:15:17 : 
MIG: 15:15:17 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:15:17 : 
MIG: 15:15:17 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:15:17 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 15:15:17 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 15:15:17 : 
MIG: 15:15:17 : 
MIG: 15:15:17 : 
MIG: 15:15:17 : Same Interface
MIG: 15:15:17 : xml_input_file: mig_b.prj
MIG: 15:15:17 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 15:15:58 : Running synthesis.xit
MIG: 15:15:58 : ################# RUNNING MIG BATCH ###################
MIG: 15:15:58 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 15:15:58 : synp_flow:  -- synthesis_mode: Other
MIG: 15:15:58 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 15:15:58 : vivado_mode: xpg_bd
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 1
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 : isPortInterface: 0
MIG: 15:15:58 :  locked false  
MIG: 15:15:58 : HDL Language: Verilog
MIG: 15:15:58 : compInfo: false
MIG: 15:15:58 : Vivado Options xc7a100t fgg484 -2
MIG: 15:15:58 : 1: xc7a100t 2: fgg484 3: -2
MIG: 15:15:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:15:58 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:15:58 : I am in catch area
MIG: 15:15:58 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 15:16:06 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 15:16:06 : Component_Name: PCIe_mig_7series_0_0
MIG: 15:16:06 : Moving PCIe_mig_7series_0_0 ...
MIG: 15:16:06 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 15:16:06 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 15:16:07 : Running vlog_synth_rpr.xit
MIG: 15:16:07 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:16:07 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:16:07 : Running simulation.xit
MIG: 15:16:07 : ################# RUNNING MIG BATCH ###################
MIG: 15:16:07 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 15:16:07 : synp_flow:  -- synthesis_mode: Other
MIG: 15:16:07 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 15:16:07 : vivado_mode: xpg_bd
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 1
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 : isPortInterface: 0
MIG: 15:16:07 :  locked false  
MIG: 15:16:07 : HDL Language: Verilog
MIG: 15:16:07 : compInfo: false
MIG: 15:16:07 : Vivado Options xc7a100t fgg484 -2
MIG: 15:16:07 : 1: xc7a100t 2: fgg484 3: -2
MIG: 15:16:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:16:07 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:16:07 : I am in catch area
MIG: 15:16:07 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 15:16:14 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 15:16:14 : Component_Name: PCIe_mig_7series_0_0
MIG: 15:16:14 : Moving PCIe_mig_7series_0_0 ...
MIG: 15:16:14 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 15:16:14 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 15:16:14 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:16:14 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:16:14 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:16:14 : Running implementation.xit
MIG: 15:16:14 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:16:14 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:17:47 : xml_input_file: mig_b.prj
MIG: 17:17:47 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:17:47 : xml_input_file: mig_b.prj
MIG: 17:17:47 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:17:47 : xml_input_file: mig_b.prj
MIG: 17:17:47 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:17:47 : In updateAllModelParams
MIG: 17:17:47 : XGUI hdlLanguage: Verilog
MIG: 17:17:47 : xgui vivado_mode: xpg_bd
MIG: 17:17:47 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:17:47 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 17:17:48 : 
MIG: 17:17:48 : Inside fn mem: DDR3
MIG: 17:17:48 : detect_uiclk: 100000000
MIG: 17:17:48 : cntrl:  memtype: DDR3
MIG: 17:17:48 : 
MIG: 17:17:48 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:17:48 : 
MIG: 17:17:48 : 
MIG: 17:17:48 : 
MIG: 17:17:48 : 
MIG: 17:17:48 :  polarity_value: 1
MIG: 17:17:48 : 
MIG: 17:17:48 : 
MIG: 17:17:48 : cntrl:  memtype: DDR3
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:17:48 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:17:48 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:17:48 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 17:17:48 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 17:17:48 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: ECC ==> OFF
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 17:17:48 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:17:48 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:17:48 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:17:48 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:17:48 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:17:48 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:17:48 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:17:48 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:17:48 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 17:17:48 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:17:48 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:17:48 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:17:48 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:17:48 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:17:48 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:17:48 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:17:48 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:17:48 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:17:48 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:17:48 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:17:48 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:17:48 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:17:48 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:17:48 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:17:48 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:17:48 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:17:48 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:17:48 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:17:48 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:17:48 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:17:48 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:17:48 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:17:48 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:17:48 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:17:48 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 17:17:48 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:17:48 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 17:17:48 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 17:17:48 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:17:48 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:17:48 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 17:17:48 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:17:48 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:17:48 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:17:48 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:17:48 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:17:48 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:17:48 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:17:48 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:17:48 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:17:48 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:17:48 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:17:48 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:17:48 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:17:48 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:17:48 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:17:48 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:17:48 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:17:48 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 17:17:48 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 17:17:48 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:17:48 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 17:17:48 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 17:17:48 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 17:17:48 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 17:17:48 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:17:48 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:17:48 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 17:17:48 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 17:17:48 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:17:48 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 17:17:48 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 17:17:48 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 17:17:48 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 17:17:48 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 17:17:48 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 17:17:48 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 17:17:48 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:48 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:48 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:48 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:48 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:48 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:48 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:48 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:48 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:48 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:48 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:48 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:48 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:48 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:48 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 17:17:48 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:17:48 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:17:48 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:17:48 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:17:48 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:17:48 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:17:48 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:17:48 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:17:48 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:17:48 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:17:48 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:17:48 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:17:48 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:17:48 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:17:48 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:17:48 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:17:48 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:17:48 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:17:48 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:17:48 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:17:48 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:17:48 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:17:48 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:17:48 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:17:48 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:17:48 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:17:48 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:17:48 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:17:48 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:17:48 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:17:48 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:17:48 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:17:48 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:17:48 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:17:48 : 7
MIG: 17:17:48 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 17:17:48 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:17:48 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:17:48 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:17:48 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:17:48 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:17:48 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:17:48 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:17:48 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:17:48 : 
MIG: 17:17:48 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:17:48 : 
MIG: 17:17:48 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:17:48 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:17:48 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:17:48 : 
MIG: 17:17:48 : 
MIG: 17:17:48 : 
MIG: 17:17:48 : Same Interface
MIG: 17:17:49 : xml_input_file: mig_b.prj
MIG: 17:17:49 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:17:52 : xml_input_file: mig_b.prj
MIG: 17:17:52 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:17:52 : In updateAllModelParams
MIG: 17:17:52 : XGUI hdlLanguage: Verilog
MIG: 17:17:52 : xgui vivado_mode: xpg_bd
MIG: 17:17:52 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:17:52 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 17:17:53 : 
MIG: 17:17:53 : Inside fn mem: DDR3
MIG: 17:17:53 : detect_uiclk: 100000000
MIG: 17:17:53 : cntrl:  memtype: DDR3
MIG: 17:17:53 : 
MIG: 17:17:53 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:17:53 : 
MIG: 17:17:53 : 
MIG: 17:17:53 : 
MIG: 17:17:53 : 
MIG: 17:17:53 :  polarity_value: 1
MIG: 17:17:53 : 
MIG: 17:17:53 : 
MIG: 17:17:53 : cntrl:  memtype: DDR3
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:17:53 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:17:53 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:17:53 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 17:17:53 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 17:17:53 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: ECC ==> OFF
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 17:17:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:17:53 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:17:53 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:17:53 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:17:53 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:17:53 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:17:53 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:17:53 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:17:53 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 17:17:53 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:17:53 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:17:53 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:17:53 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:17:53 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:17:53 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:17:53 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:17:53 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:17:53 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:17:53 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:17:53 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:17:53 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:17:53 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:17:53 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:17:53 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:17:53 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:17:53 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:17:53 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:17:53 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:17:53 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:17:53 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:17:53 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:17:53 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:17:53 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:17:53 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:17:53 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 17:17:53 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:17:53 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 17:17:53 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 17:17:53 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:17:53 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:17:53 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 17:17:53 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:17:53 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:17:53 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:17:53 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:17:53 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:17:53 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:17:53 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:17:53 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:17:53 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:17:53 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:17:53 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:17:53 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:17:53 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:17:53 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:17:53 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:17:53 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:17:53 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:17:53 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 17:17:53 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 17:17:53 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:17:53 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 17:17:53 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 17:17:53 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 17:17:53 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 17:17:53 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:17:53 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:17:53 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 17:17:53 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 17:17:53 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:17:53 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 17:17:53 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 17:17:53 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 17:17:53 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 17:17:53 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 17:17:53 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 17:17:53 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 17:17:53 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:53 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:53 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:53 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:53 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:53 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:53 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:53 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:53 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:53 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:53 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:53 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:53 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:53 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:17:53 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 17:17:53 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:17:53 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:17:53 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:17:53 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:17:53 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:17:53 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:17:53 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:17:53 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:17:53 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:17:53 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:17:53 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:17:53 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:17:53 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:17:53 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:17:53 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:17:53 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:17:53 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:17:53 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:17:53 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:17:53 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:17:53 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:17:53 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:17:53 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:17:53 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:17:53 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:17:53 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:17:53 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:17:53 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:17:53 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:17:53 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:17:53 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:17:53 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:17:53 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:17:53 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:17:53 : 1
MIG: 17:17:53 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 17:17:53 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:17:53 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:17:53 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:17:53 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:17:53 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:17:53 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:17:53 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:17:53 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:17:53 : 
MIG: 17:17:53 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:17:53 : 
MIG: 17:17:53 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:17:53 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:17:53 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:17:53 : 
MIG: 17:17:53 : 
MIG: 17:17:53 : 
MIG: 17:17:53 : Same Interface
MIG: 17:17:53 : xml_input_file: mig_b.prj
MIG: 17:17:53 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:20:03 : Running synthesis.xit
MIG: 17:20:03 : ################# RUNNING MIG BATCH ###################
MIG: 17:20:03 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 17:20:03 : synp_flow:  -- synthesis_mode: Other
MIG: 17:20:03 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 17:20:03 : vivado_mode: xpg_bd
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 1
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 : isPortInterface: 0
MIG: 17:20:03 :  locked false  
MIG: 17:20:03 : HDL Language: Verilog
MIG: 17:20:03 : compInfo: false
MIG: 17:20:03 : Vivado Options xc7a100t fgg484 -2
MIG: 17:20:03 : 1: xc7a100t 2: fgg484 3: -2
MIG: 17:20:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:20:03 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:20:03 : I am in catch area
MIG: 17:20:03 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 17:20:12 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:20:12 : Component_Name: PCIe_mig_7series_0_0
MIG: 17:20:12 : Moving PCIe_mig_7series_0_0 ...
MIG: 17:20:12 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 17:20:12 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 17:20:13 : Running vlog_synth_rpr.xit
MIG: 17:20:13 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:20:13 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:20:13 : Running simulation.xit
MIG: 17:20:13 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:20:13 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:20:13 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:20:13 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:20:13 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:20:13 : Running implementation.xit
MIG: 17:20:13 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:20:13 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:37:16 : xml_input_file: mig_b.prj
MIG: 17:37:16 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:37:16 : In updateAllModelParams
MIG: 17:37:16 : XGUI hdlLanguage: Verilog
MIG: 17:37:16 : xgui vivado_mode: xpg_bd
MIG: 17:37:16 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:37:16 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 17:37:17 : 
MIG: 17:37:17 : Inside fn mem: DDR3
MIG: 17:37:17 : detect_uiclk: 100000000
MIG: 17:37:17 : cntrl:  memtype: DDR3
MIG: 17:37:17 : 
MIG: 17:37:17 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:37:17 : 
MIG: 17:37:17 : 
MIG: 17:37:17 : 
MIG: 17:37:17 : 
MIG: 17:37:17 :  polarity_value: 1
MIG: 17:37:17 : 
MIG: 17:37:17 : 
MIG: 17:37:17 : cntrl:  memtype: DDR3
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:37:17 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:37:17 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:37:17 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 17:37:17 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 17:37:17 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: ECC ==> OFF
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 17:37:17 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:37:17 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:37:17 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:37:17 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:37:17 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:37:17 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:37:17 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:37:17 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:37:17 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 17:37:17 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:37:17 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:37:17 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:37:17 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:37:17 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:37:17 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:37:17 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:37:17 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:37:17 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:37:17 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:37:17 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:37:17 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:37:17 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:37:17 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:37:17 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:37:17 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:37:17 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:37:17 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:37:17 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:37:17 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:37:17 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:37:17 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:37:17 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:37:17 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:37:17 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:37:17 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 17:37:17 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:37:17 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 17:37:17 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 17:37:17 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:37:17 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:37:17 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 17:37:17 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:37:17 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:37:17 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:37:17 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:37:17 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:37:17 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:37:17 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:37:17 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:37:17 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:37:17 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:37:17 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:37:17 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:37:17 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:37:17 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:37:17 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:37:17 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:37:17 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:37:17 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 17:37:17 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 17:37:17 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:37:17 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 17:37:17 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 17:37:17 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 17:37:17 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 17:37:17 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:37:17 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:37:17 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 17:37:17 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 17:37:17 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:37:17 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 17:37:17 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 17:37:17 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 17:37:17 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 17:37:17 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 17:37:17 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 17:37:17 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 17:37:17 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:17 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:17 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:17 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:17 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:17 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:17 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:17 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:17 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:17 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:17 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:17 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:17 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:17 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:17 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 17:37:17 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:37:17 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:37:17 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:37:17 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:37:17 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:37:17 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:37:17 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:37:17 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:37:17 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:37:17 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:37:17 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:37:17 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:37:17 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:37:17 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:37:17 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:37:17 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:37:17 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:37:17 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:37:17 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:37:17 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:37:17 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:37:17 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:37:17 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:37:17 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:37:17 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:37:17 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:37:17 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:37:17 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:37:17 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:37:17 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:37:17 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:37:17 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:37:17 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:37:17 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:37:17 : 7
MIG: 17:37:17 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 17:37:17 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:37:17 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:37:17 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:37:17 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:37:17 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:37:17 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:37:17 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:37:17 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:37:17 : 
MIG: 17:37:17 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:37:17 : 
MIG: 17:37:17 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:37:17 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:37:17 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:37:17 : 
MIG: 17:37:17 : 
MIG: 17:37:17 : 
MIG: 17:37:17 : Same Interface
MIG: 17:37:17 : xml_input_file: mig_b.prj
MIG: 17:37:17 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:37:18 : xml_input_file: mig_b.prj
MIG: 17:37:18 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:37:18 : In updateAllModelParams
MIG: 17:37:18 : XGUI hdlLanguage: Verilog
MIG: 17:37:18 : xgui vivado_mode: xpg_bd
MIG: 17:37:18 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:37:18 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 17:37:19 : 
MIG: 17:37:19 : Inside fn mem: DDR3
MIG: 17:37:19 : detect_uiclk: 100000000
MIG: 17:37:19 : cntrl:  memtype: DDR3
MIG: 17:37:19 : 
MIG: 17:37:19 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:37:19 : 
MIG: 17:37:19 : 
MIG: 17:37:19 : 
MIG: 17:37:19 : 
MIG: 17:37:19 :  polarity_value: 1
MIG: 17:37:19 : 
MIG: 17:37:19 : 
MIG: 17:37:19 : cntrl:  memtype: DDR3
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:37:19 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:37:19 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:37:19 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 17:37:19 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 17:37:19 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: ECC ==> OFF
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 17:37:19 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:37:19 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:37:19 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:37:19 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:37:19 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:37:19 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:37:19 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:37:19 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:37:19 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 17:37:19 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:37:19 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:37:19 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:37:19 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:37:19 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:37:19 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:37:19 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:37:19 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:37:19 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:37:19 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:37:19 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:37:19 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:37:19 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:37:19 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:37:19 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:37:19 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:37:19 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:37:19 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:37:19 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:37:19 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:37:19 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:37:19 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:37:19 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:37:19 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:37:19 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:37:19 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 17:37:19 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:37:19 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 17:37:19 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 17:37:19 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:37:19 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:37:19 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 17:37:19 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:37:19 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:37:19 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:37:19 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:37:19 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:37:19 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:37:19 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:37:19 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:37:19 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:37:19 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:37:19 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:37:19 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:37:19 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:37:19 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:37:19 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:37:19 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:37:19 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:37:19 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 17:37:19 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 17:37:19 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:37:19 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 17:37:19 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 17:37:19 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 17:37:19 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 17:37:19 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:37:19 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:37:19 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 17:37:19 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 17:37:19 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:37:19 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 17:37:19 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 17:37:19 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 17:37:19 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 17:37:19 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 17:37:19 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 17:37:19 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 17:37:19 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:19 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:19 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:19 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:19 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:19 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:19 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:19 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:19 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:19 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:19 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:19 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:19 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:19 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:19 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 17:37:19 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:37:19 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:37:19 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:37:19 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:37:19 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:37:19 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:37:19 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:37:19 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:37:19 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:37:19 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:37:19 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:37:19 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:37:19 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:37:19 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:37:19 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:37:19 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:37:19 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:37:19 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:37:19 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:37:19 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:37:19 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:37:19 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:37:19 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:37:19 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:37:19 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:37:19 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:37:19 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:37:19 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:37:19 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:37:19 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:37:19 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:37:19 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:37:19 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:37:19 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:37:19 : 1
MIG: 17:37:19 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 17:37:19 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:37:19 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:37:19 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:37:19 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:37:19 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:37:19 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:37:19 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:37:19 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:37:19 : 
MIG: 17:37:19 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:37:19 : 
MIG: 17:37:19 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:37:19 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:37:19 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:37:19 : 
MIG: 17:37:19 : 
MIG: 17:37:19 : 
MIG: 17:37:19 : Same Interface
MIG: 17:37:19 : xml_input_file: mig_b.prj
MIG: 17:37:19 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:37:44 : xml_input_file: mig_b.prj
MIG: 17:37:44 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:37:44 : In updateAllModelParams
MIG: 17:37:44 : XGUI hdlLanguage: Verilog
MIG: 17:37:44 : xgui vivado_mode: xpg_bd
MIG: 17:37:44 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:37:44 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 17:37:45 : 
MIG: 17:37:45 : Inside fn mem: DDR3
MIG: 17:37:45 : detect_uiclk: 100000000
MIG: 17:37:45 : cntrl:  memtype: DDR3
MIG: 17:37:45 : 
MIG: 17:37:45 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:37:45 : 
MIG: 17:37:45 : 
MIG: 17:37:45 : 
MIG: 17:37:45 : 
MIG: 17:37:45 :  polarity_value: 1
MIG: 17:37:45 : 
MIG: 17:37:45 : 
MIG: 17:37:45 : cntrl:  memtype: DDR3
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:37:45 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:37:45 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:37:45 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 17:37:45 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 17:37:45 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: ECC ==> OFF
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 17:37:45 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:37:45 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:37:45 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:37:45 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:37:45 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:37:45 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:37:45 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:37:45 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:37:45 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 17:37:45 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:37:45 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:37:45 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:37:45 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:37:45 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:37:45 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:37:45 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:37:45 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:37:45 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:37:45 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:37:45 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:37:45 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:37:45 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:37:45 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:37:45 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:37:45 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:37:45 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:37:45 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:37:45 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:37:45 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:37:45 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:37:45 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:37:45 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:37:45 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:37:45 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:37:45 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 17:37:45 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:37:45 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 17:37:45 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 17:37:45 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:37:45 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:37:45 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 17:37:45 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:37:45 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:37:45 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:37:45 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:37:45 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:37:45 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:37:45 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:37:45 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:37:45 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:37:45 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:37:45 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:37:45 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:37:45 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:37:45 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:37:45 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:37:45 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:37:45 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:37:45 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 17:37:45 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 17:37:45 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:37:45 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 17:37:45 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 17:37:45 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 17:37:45 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 17:37:45 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:37:45 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:37:45 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 17:37:45 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 17:37:45 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:37:45 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 17:37:45 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 17:37:45 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 17:37:45 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 17:37:45 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 17:37:45 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 17:37:45 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 17:37:45 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:45 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:45 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:45 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:45 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:45 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:45 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:45 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:45 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:45 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:45 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:45 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:45 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:45 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:45 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 17:37:45 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:37:45 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:37:45 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:37:45 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:37:45 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:37:45 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:37:45 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:37:45 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:37:45 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:37:45 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:37:45 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:37:45 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:37:45 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:37:45 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:37:45 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:37:45 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:37:45 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:37:45 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:37:45 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:37:45 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:37:45 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:37:45 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:37:45 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:37:45 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:37:45 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:37:45 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:37:45 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:37:45 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:37:45 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:37:45 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:37:45 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:37:45 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:37:45 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:37:45 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:37:45 : 7
MIG: 17:37:45 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 17:37:45 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:37:45 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:37:45 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:37:45 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:37:45 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:37:45 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:37:45 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:37:45 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:37:45 : 
MIG: 17:37:45 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:37:45 : 
MIG: 17:37:45 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:37:45 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:37:45 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:37:45 : 
MIG: 17:37:45 : 
MIG: 17:37:45 : 
MIG: 17:37:45 : Same Interface
MIG: 17:37:45 : xml_input_file: mig_b.prj
MIG: 17:37:45 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:37:46 : xml_input_file: mig_b.prj
MIG: 17:37:46 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:37:46 : In updateAllModelParams
MIG: 17:37:46 : XGUI hdlLanguage: Verilog
MIG: 17:37:46 : xgui vivado_mode: xpg_bd
MIG: 17:37:46 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:37:46 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 17:37:47 : 
MIG: 17:37:47 : Inside fn mem: DDR3
MIG: 17:37:47 : detect_uiclk: 100000000
MIG: 17:37:47 : cntrl:  memtype: DDR3
MIG: 17:37:47 : 
MIG: 17:37:47 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:37:47 : 
MIG: 17:37:47 : 
MIG: 17:37:47 : 
MIG: 17:37:47 : 
MIG: 17:37:47 :  polarity_value: 1
MIG: 17:37:47 : 
MIG: 17:37:47 : 
MIG: 17:37:47 : cntrl:  memtype: DDR3
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:37:47 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:37:47 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:37:47 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 17:37:47 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 17:37:47 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: ECC ==> OFF
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 17:37:47 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:37:47 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:37:47 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:37:47 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:37:47 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:37:47 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:37:47 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:37:47 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:37:47 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 17:37:47 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:37:47 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:37:47 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:37:47 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:37:47 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:37:47 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:37:47 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:37:47 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:37:47 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:37:47 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:37:47 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:37:47 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:37:47 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:37:47 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:37:47 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:37:47 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:37:47 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:37:47 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:37:47 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:37:47 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:37:47 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:37:47 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:37:47 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:37:47 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:37:47 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:37:47 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 17:37:47 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:37:47 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 17:37:47 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 17:37:47 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:37:47 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:37:47 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 17:37:47 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:37:47 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:37:47 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:37:47 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:37:47 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:37:47 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:37:47 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:37:47 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:37:47 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:37:47 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:37:47 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:37:47 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:37:47 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:37:47 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:37:47 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:37:47 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:37:47 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:37:47 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 17:37:47 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 17:37:47 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:37:47 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 17:37:47 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 17:37:47 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 17:37:47 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 17:37:47 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:37:47 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:37:47 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 17:37:47 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 17:37:47 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:37:47 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 17:37:47 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 17:37:47 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 17:37:47 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 17:37:47 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 17:37:47 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 17:37:47 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 17:37:47 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:47 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:47 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:47 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:47 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:47 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:47 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:47 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:47 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:47 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:47 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:47 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:47 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:47 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:37:47 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 17:37:47 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:37:47 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:37:47 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:37:47 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:37:47 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:37:47 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:37:47 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:37:47 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:37:47 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:37:47 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:37:47 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:37:47 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:37:47 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:37:47 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:37:47 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:37:47 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:37:47 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:37:47 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:37:47 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:37:47 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:37:47 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:37:47 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:37:47 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:37:47 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:37:47 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:37:47 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:37:47 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:37:47 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:37:47 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:37:47 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:37:47 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:37:47 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:37:47 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:37:47 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:37:47 : 1
MIG: 17:37:47 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 17:37:47 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:37:47 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:37:47 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:37:47 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:37:47 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:37:47 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:37:47 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:37:47 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:37:47 : 
MIG: 17:37:47 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:37:47 : 
MIG: 17:37:47 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:37:47 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:37:47 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:37:47 : 
MIG: 17:37:47 : 
MIG: 17:37:47 : 
MIG: 17:37:47 : Same Interface
MIG: 17:37:47 : xml_input_file: mig_b.prj
MIG: 17:37:47 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:40:49 : xml_input_file: mig_b.prj
MIG: 17:40:49 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:40:49 : In updateAllModelParams
MIG: 17:40:49 : XGUI hdlLanguage: Verilog
MIG: 17:40:49 : xgui vivado_mode: xpg_bd
MIG: 17:40:49 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:40:49 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 17:40:50 : 
MIG: 17:40:50 : Inside fn mem: DDR3
MIG: 17:40:50 : detect_uiclk: 100000000
MIG: 17:40:50 : cntrl:  memtype: DDR3
MIG: 17:40:50 : 
MIG: 17:40:50 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:40:50 : 
MIG: 17:40:50 : 
MIG: 17:40:50 : 
MIG: 17:40:50 : 
MIG: 17:40:50 :  polarity_value: 1
MIG: 17:40:50 : 
MIG: 17:40:50 : 
MIG: 17:40:50 : cntrl:  memtype: DDR3
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:40:50 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:40:50 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:40:50 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 17:40:50 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 17:40:50 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: ECC ==> OFF
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 17:40:50 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:40:50 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:40:50 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:40:50 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:40:50 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:40:50 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:40:50 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:40:50 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:40:50 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 17:40:50 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:40:50 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:40:50 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:40:50 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:40:50 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:40:50 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:40:50 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:40:50 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:40:50 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:40:50 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:40:50 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:40:50 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:40:50 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:40:50 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:40:50 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:40:50 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:40:50 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:40:50 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:40:50 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:40:50 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:40:50 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:40:50 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:40:50 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:40:50 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:40:50 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:40:50 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 17:40:50 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:40:50 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 17:40:50 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 17:40:50 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:40:50 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:40:50 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 17:40:50 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:40:50 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:40:50 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:40:50 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:40:50 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:40:50 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:40:50 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:40:50 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:40:50 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:40:50 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:40:50 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:40:50 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:40:50 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:40:50 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:40:50 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:40:50 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:40:50 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:40:50 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 17:40:50 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 17:40:50 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:40:50 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 17:40:50 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 17:40:50 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 17:40:50 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 17:40:50 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:40:50 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:40:50 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 17:40:50 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 17:40:50 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:40:50 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 17:40:50 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 17:40:50 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 17:40:50 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 17:40:50 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 17:40:50 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 17:40:50 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 17:40:50 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:50 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:50 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:50 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:50 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:50 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:50 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:50 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:50 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:50 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:50 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:50 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:50 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:50 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:50 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 17:40:50 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:40:50 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:40:50 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:40:50 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:40:50 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:40:50 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:40:50 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:40:50 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:40:50 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:40:50 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:40:50 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:40:50 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:40:50 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:40:50 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:40:50 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:40:50 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:40:50 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:40:50 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:40:50 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:40:50 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:40:50 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:40:50 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:40:50 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:40:50 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:40:50 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:40:50 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:40:50 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:40:50 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:40:50 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:40:50 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:40:50 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:40:50 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:40:50 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:40:50 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:40:50 : 7
MIG: 17:40:50 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 17:40:50 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:40:50 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:40:50 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:40:50 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:40:50 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:40:50 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:40:50 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:40:50 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:40:50 : 
MIG: 17:40:50 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:40:50 : 
MIG: 17:40:50 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:40:50 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:40:50 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:40:50 : 
MIG: 17:40:50 : 
MIG: 17:40:50 : 
MIG: 17:40:50 : Same Interface
MIG: 17:40:50 : xml_input_file: mig_b.prj
MIG: 17:40:50 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:40:52 : xml_input_file: mig_b.prj
MIG: 17:40:52 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:40:52 : In updateAllModelParams
MIG: 17:40:52 : XGUI hdlLanguage: Verilog
MIG: 17:40:52 : xgui vivado_mode: xpg_bd
MIG: 17:40:52 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:40:52 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 17:40:53 : 
MIG: 17:40:53 : Inside fn mem: DDR3
MIG: 17:40:53 : detect_uiclk: 100000000
MIG: 17:40:53 : cntrl:  memtype: DDR3
MIG: 17:40:53 : 
MIG: 17:40:53 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:40:53 : 
MIG: 17:40:53 : 
MIG: 17:40:53 : 
MIG: 17:40:53 : 
MIG: 17:40:53 :  polarity_value: 1
MIG: 17:40:53 : 
MIG: 17:40:53 : 
MIG: 17:40:53 : cntrl:  memtype: DDR3
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:40:53 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:40:53 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:40:53 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 17:40:53 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 17:40:53 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: ECC ==> OFF
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 17:40:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:40:53 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:40:53 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:40:53 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:40:53 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:40:53 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:40:53 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:40:53 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:40:53 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 17:40:53 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:40:53 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:40:53 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:40:53 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:40:53 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:40:53 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:40:53 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:40:53 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:40:53 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:40:53 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:40:53 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:40:53 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:40:53 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:40:53 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:40:53 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:40:53 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:40:53 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:40:53 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:40:53 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:40:53 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:40:53 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:40:53 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:40:53 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:40:53 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:40:53 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:40:53 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 17:40:53 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:40:53 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 17:40:53 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 17:40:53 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:40:53 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:40:53 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 17:40:53 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:40:53 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:40:53 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:40:53 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:40:53 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:40:53 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:40:53 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:40:53 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:40:53 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:40:53 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:40:53 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:40:53 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:40:53 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:40:53 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:40:53 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:40:53 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:40:53 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:40:53 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 17:40:53 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 17:40:53 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:40:53 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 17:40:53 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 17:40:53 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 17:40:53 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 17:40:53 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:40:53 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:40:53 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 17:40:53 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 17:40:53 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:40:53 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 17:40:53 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 17:40:53 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 17:40:53 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 17:40:53 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 17:40:53 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 17:40:53 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 17:40:53 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:53 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:53 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:53 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:53 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:53 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:53 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:53 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:53 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:53 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:53 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:53 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:53 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:53 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:40:53 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 17:40:53 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:40:53 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:40:53 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:40:53 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:40:53 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:40:53 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:40:53 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:40:53 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:40:53 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:40:53 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:40:53 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:40:53 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:40:53 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:40:53 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:40:53 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:40:53 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:40:53 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:40:53 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:40:53 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:40:53 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:40:53 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:40:53 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:40:53 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:40:53 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:40:53 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:40:53 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:40:53 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:40:53 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:40:53 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:40:53 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:40:53 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:40:53 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:40:53 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:40:53 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:40:53 : 1
MIG: 17:40:53 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 17:40:53 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:40:53 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:40:53 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:40:53 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:40:53 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:40:53 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:40:53 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:40:53 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:40:53 : 
MIG: 17:40:53 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:40:53 : 
MIG: 17:40:53 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:40:53 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:40:53 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:40:53 : 
MIG: 17:40:53 : 
MIG: 17:40:53 : 
MIG: 17:40:53 : Same Interface
MIG: 17:40:53 : xml_input_file: mig_b.prj
MIG: 17:40:53 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:42:20 : xml_input_file: mig_b.prj
MIG: 17:42:20 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:42:20 : In updateAllModelParams
MIG: 17:42:20 : XGUI hdlLanguage: Verilog
MIG: 17:42:20 : xgui vivado_mode: xpg_bd
MIG: 17:42:20 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:42:20 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 17:42:21 : 
MIG: 17:42:21 : Inside fn mem: DDR3
MIG: 17:42:21 : detect_uiclk: 100000000
MIG: 17:42:21 : cntrl:  memtype: DDR3
MIG: 17:42:21 : 
MIG: 17:42:21 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:42:21 : 
MIG: 17:42:21 : 
MIG: 17:42:21 : 
MIG: 17:42:21 : 
MIG: 17:42:21 :  polarity_value: 1
MIG: 17:42:21 : 
MIG: 17:42:21 : 
MIG: 17:42:21 : cntrl:  memtype: DDR3
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:42:21 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:42:21 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:42:21 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 17:42:21 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 17:42:21 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: ECC ==> OFF
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 17:42:21 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:42:21 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:42:21 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:42:21 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:42:21 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:42:21 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:42:21 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:42:21 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:42:21 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 17:42:21 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:42:21 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:42:21 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:42:21 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:42:21 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:42:21 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:42:21 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:42:21 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:42:21 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:42:21 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:42:21 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:42:21 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:42:21 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:42:21 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:42:21 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:42:21 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:42:21 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:42:21 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:42:21 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:42:21 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:42:21 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:42:21 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:42:21 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:42:21 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:42:21 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:42:21 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 17:42:21 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:42:21 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 17:42:21 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 17:42:21 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:42:21 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:42:21 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 17:42:21 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:42:21 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:42:21 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:42:21 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:42:21 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:42:21 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:42:21 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:42:21 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:42:21 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:42:21 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:42:21 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:42:21 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:42:21 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:42:21 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:42:21 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:42:21 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:42:21 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:42:21 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 17:42:21 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 17:42:21 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:42:21 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 17:42:21 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 17:42:21 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 17:42:21 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 17:42:21 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:42:21 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:42:21 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 17:42:21 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 17:42:21 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:42:21 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 17:42:21 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 17:42:21 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 17:42:21 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 17:42:21 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 17:42:21 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 17:42:21 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 17:42:21 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:21 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:21 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:21 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:21 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:21 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:21 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:21 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:21 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:21 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:21 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:21 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:21 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:21 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:21 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 17:42:21 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:42:21 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:42:21 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:42:21 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:42:21 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:42:21 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:42:21 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:42:21 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:42:21 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:42:21 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:42:21 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:42:21 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:42:21 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:42:21 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:42:21 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:42:21 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:42:21 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:42:21 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:42:21 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:42:21 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:42:21 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:42:21 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:42:21 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:42:21 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:42:21 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:42:21 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:42:21 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:42:21 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:42:21 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:42:21 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:42:21 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:42:21 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:42:21 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:42:21 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:42:21 : 7
MIG: 17:42:21 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 17:42:21 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:42:21 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:42:21 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:42:21 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:42:21 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:42:21 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:42:21 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:42:21 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:42:21 : 
MIG: 17:42:21 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:42:21 : 
MIG: 17:42:21 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:42:21 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:42:21 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:42:21 : 
MIG: 17:42:21 : 
MIG: 17:42:21 : 
MIG: 17:42:21 : Same Interface
MIG: 17:42:21 : xml_input_file: mig_b.prj
MIG: 17:42:21 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:42:22 : xml_input_file: mig_b.prj
MIG: 17:42:22 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:42:22 : In updateAllModelParams
MIG: 17:42:22 : XGUI hdlLanguage: Verilog
MIG: 17:42:22 : xgui vivado_mode: xpg_bd
MIG: 17:42:22 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:42:22 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 17:42:23 : 
MIG: 17:42:23 : Inside fn mem: DDR3
MIG: 17:42:23 : detect_uiclk: 100000000
MIG: 17:42:23 : cntrl:  memtype: DDR3
MIG: 17:42:23 : 
MIG: 17:42:23 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:42:23 : 
MIG: 17:42:23 : 
MIG: 17:42:23 : 
MIG: 17:42:23 : 
MIG: 17:42:23 :  polarity_value: 1
MIG: 17:42:23 : 
MIG: 17:42:23 : 
MIG: 17:42:23 : cntrl:  memtype: DDR3
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:42:23 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:42:23 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:42:23 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 17:42:23 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 17:42:23 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: ECC ==> OFF
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 17:42:23 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:42:23 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:42:23 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:42:23 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:42:23 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:42:23 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:42:23 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:42:23 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:42:23 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 17:42:23 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:42:23 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:42:23 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:42:23 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:42:23 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:42:23 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:42:23 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:42:23 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:42:23 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:42:23 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:42:23 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:42:23 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:42:23 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:42:23 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:42:23 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:42:23 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:42:23 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:42:23 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:42:23 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:42:23 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:42:23 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:42:23 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:42:23 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:42:23 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:42:23 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:42:23 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 17:42:23 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:42:23 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 17:42:23 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 17:42:23 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:42:23 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:42:23 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 17:42:23 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:42:23 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:42:23 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:42:23 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:42:23 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:42:23 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:42:23 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:42:23 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:42:23 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:42:23 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:42:23 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:42:23 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:42:23 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:42:23 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:42:23 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:42:23 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:42:23 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:42:23 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 17:42:23 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 17:42:23 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:42:23 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 17:42:23 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 17:42:23 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 17:42:23 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 17:42:23 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:42:23 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:42:23 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 17:42:23 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 17:42:23 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:42:23 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 17:42:23 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 17:42:23 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 17:42:23 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 17:42:23 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 17:42:23 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 17:42:23 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 17:42:23 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:23 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:23 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:23 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:23 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:23 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:23 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:23 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:23 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:23 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:23 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:23 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:23 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:23 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:42:23 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 17:42:23 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:42:23 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:42:23 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:42:23 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:42:23 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:42:23 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:42:23 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:42:23 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:42:23 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:42:23 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:42:23 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:42:23 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:42:23 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:42:23 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:42:23 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:42:23 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:42:23 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:42:23 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:42:23 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:42:23 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:42:23 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:42:23 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:42:23 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:42:23 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:42:23 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:42:23 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:42:23 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:42:23 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:42:23 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:42:23 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:42:23 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:42:23 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:42:23 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:42:23 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:42:23 : 1
MIG: 17:42:23 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 17:42:23 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:42:23 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:42:23 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:42:23 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:42:23 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:42:23 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:42:23 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:42:23 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:42:23 : 
MIG: 17:42:23 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:42:23 : 
MIG: 17:42:23 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:42:23 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:42:23 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:42:23 : 
MIG: 17:42:23 : 
MIG: 17:42:23 : 
MIG: 17:42:23 : Same Interface
MIG: 17:42:23 : xml_input_file: mig_b.prj
MIG: 17:42:23 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:42:25 : Running synthesis.xit
MIG: 17:42:25 : ################# RUNNING MIG BATCH ###################
MIG: 17:42:25 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 17:42:25 : synp_flow:  -- synthesis_mode: Other
MIG: 17:42:25 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 17:42:25 : vivado_mode: xpg_bd
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 1
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 : isPortInterface: 0
MIG: 17:42:25 :  locked false  
MIG: 17:42:25 : HDL Language: Verilog
MIG: 17:42:25 : compInfo: false
MIG: 17:42:25 : Vivado Options xc7a100t fgg484 -2
MIG: 17:42:25 : 1: xc7a100t 2: fgg484 3: -2
MIG: 17:42:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:42:25 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:42:25 : I am in catch area
MIG: 17:42:25 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 17:42:32 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:42:32 : Component_Name: PCIe_mig_7series_0_0
MIG: 17:42:32 : Moving PCIe_mig_7series_0_0 ...
MIG: 17:42:32 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 17:42:32 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 17:42:33 : Running vlog_synth_rpr.xit
MIG: 17:42:33 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:42:33 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:42:33 : Running simulation.xit
MIG: 17:42:33 : ################# RUNNING MIG BATCH ###################
MIG: 17:42:33 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 17:42:33 : synp_flow:  -- synthesis_mode: Other
MIG: 17:42:33 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 17:42:33 : vivado_mode: xpg_bd
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 1
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 : isPortInterface: 0
MIG: 17:42:33 :  locked false  
MIG: 17:42:33 : HDL Language: Verilog
MIG: 17:42:33 : compInfo: false
MIG: 17:42:33 : Vivado Options xc7a100t fgg484 -2
MIG: 17:42:33 : 1: xc7a100t 2: fgg484 3: -2
MIG: 17:42:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:42:33 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:42:33 : I am in catch area
MIG: 17:42:33 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 17:42:40 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:42:40 : Component_Name: PCIe_mig_7series_0_0
MIG: 17:42:40 : Moving PCIe_mig_7series_0_0 ...
MIG: 17:42:40 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 17:42:40 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 17:42:40 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:42:40 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:42:40 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:42:40 : Running implementation.xit
MIG: 17:42:41 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:42:41 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:54:29 : xml_input_file: mig_b.prj
MIG: 17:54:29 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:54:29 : In updateAllModelParams
MIG: 17:54:29 : XGUI hdlLanguage: Verilog
MIG: 17:54:29 : xgui vivado_mode: xpg_bd
MIG: 17:54:29 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:54:29 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 17:54:30 : 
MIG: 17:54:30 : Inside fn mem: DDR3
MIG: 17:54:30 : detect_uiclk: 100000000
MIG: 17:54:30 : cntrl:  memtype: DDR3
MIG: 17:54:30 : 
MIG: 17:54:30 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:54:30 : 
MIG: 17:54:30 : 
MIG: 17:54:30 : 
MIG: 17:54:30 : 
MIG: 17:54:30 :  polarity_value: 1
MIG: 17:54:30 : 
MIG: 17:54:30 : 
MIG: 17:54:30 : cntrl:  memtype: DDR3
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:54:30 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:54:30 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:54:30 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 17:54:30 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 17:54:30 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: ECC ==> OFF
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 17:54:30 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:54:30 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:54:30 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:54:30 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:54:30 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:54:30 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:54:30 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:54:30 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:54:30 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 17:54:30 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:54:30 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:54:30 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:54:30 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:54:30 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:54:30 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:54:30 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:54:30 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:54:30 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:54:30 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:54:30 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:54:30 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:54:30 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:54:30 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:54:30 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:54:30 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:54:30 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:54:30 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:54:30 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:54:30 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:54:30 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:54:30 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:54:30 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:54:30 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:54:30 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:54:30 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 17:54:30 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:54:30 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 17:54:30 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 17:54:30 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:54:30 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:54:30 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 17:54:30 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:54:30 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:54:30 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:54:30 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:54:30 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:54:30 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:54:30 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:54:30 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:54:30 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:54:30 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:54:30 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:54:30 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:54:30 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:54:30 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:54:30 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:54:30 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:54:30 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:54:30 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 17:54:30 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 17:54:30 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:54:30 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 17:54:30 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 17:54:30 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 17:54:30 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 17:54:30 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:54:30 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:54:30 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 17:54:30 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 17:54:30 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:54:30 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 17:54:30 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 17:54:30 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 17:54:30 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 17:54:30 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 17:54:30 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 17:54:30 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 17:54:30 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:30 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:30 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:30 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:30 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:30 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:30 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:30 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:30 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:30 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:30 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:30 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:30 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:30 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:30 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 17:54:30 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:54:30 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:54:30 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:54:30 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:54:30 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:54:30 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:54:30 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:54:30 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:54:30 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:54:30 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:54:30 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:54:30 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:54:30 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:54:30 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:54:30 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:54:30 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:54:30 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:54:30 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:54:30 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:54:30 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:54:30 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:54:30 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:54:30 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:54:30 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:54:30 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:54:30 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:54:30 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:54:30 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:54:30 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:54:30 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:54:30 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:54:30 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:54:30 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:54:30 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:54:30 : 7
MIG: 17:54:30 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 17:54:30 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:54:30 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:54:30 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:54:30 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:54:30 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:54:30 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:54:30 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:54:30 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:54:30 : 
MIG: 17:54:30 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:54:30 : 
MIG: 17:54:30 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:54:30 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:54:30 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:54:30 : 
MIG: 17:54:30 : 
MIG: 17:54:30 : 
MIG: 17:54:30 : Same Interface
MIG: 17:54:30 : xml_input_file: mig_b.prj
MIG: 17:54:30 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:54:33 : xml_input_file: mig_b.prj
MIG: 17:54:33 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:54:33 : In updateAllModelParams
MIG: 17:54:33 : XGUI hdlLanguage: Verilog
MIG: 17:54:33 : xgui vivado_mode: xpg_bd
MIG: 17:54:33 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:54:33 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 17:54:34 : 
MIG: 17:54:34 : Inside fn mem: DDR3
MIG: 17:54:34 : detect_uiclk: 100000000
MIG: 17:54:34 : cntrl:  memtype: DDR3
MIG: 17:54:34 : 
MIG: 17:54:34 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:54:34 : 
MIG: 17:54:34 : 
MIG: 17:54:34 : 
MIG: 17:54:34 : 
MIG: 17:54:34 :  polarity_value: 1
MIG: 17:54:34 : 
MIG: 17:54:34 : 
MIG: 17:54:34 : cntrl:  memtype: DDR3
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:54:34 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:54:34 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:54:34 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 17:54:34 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 17:54:34 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: ECC ==> OFF
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 17:54:34 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:54:34 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:54:34 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:54:34 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:54:34 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:54:34 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:54:34 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:54:34 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:54:34 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 17:54:34 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:54:34 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:54:34 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:54:34 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:54:34 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:54:34 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:54:34 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:54:34 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:54:34 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:54:34 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:54:34 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:54:34 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:54:34 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:54:34 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:54:34 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:54:34 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:54:34 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:54:34 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:54:34 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:54:34 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:54:34 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:54:34 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:54:34 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:54:34 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:54:34 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:54:34 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 17:54:34 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:54:34 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 17:54:34 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 17:54:34 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:54:34 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:54:34 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 17:54:34 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:54:34 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:54:34 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:54:34 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:54:34 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:54:34 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:54:34 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:54:34 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:54:34 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:54:34 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:54:34 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:54:34 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:54:34 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:54:34 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:54:34 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:54:34 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:54:34 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:54:34 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 17:54:34 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 17:54:34 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:54:34 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 17:54:34 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 17:54:34 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 17:54:34 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 17:54:34 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:54:34 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:54:34 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 17:54:34 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 17:54:34 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:54:34 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 17:54:34 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 17:54:34 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 17:54:34 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 17:54:34 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 17:54:34 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 17:54:34 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 17:54:34 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:34 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:34 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:34 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:34 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:34 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:34 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:34 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:34 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:34 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:34 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:34 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:34 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:34 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:54:34 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 17:54:34 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:54:34 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:54:34 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:54:34 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:54:34 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:54:34 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:54:34 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:54:34 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:54:34 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:54:34 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:54:34 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:54:34 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:54:34 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:54:34 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:54:34 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:54:34 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:54:34 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:54:34 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:54:34 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:54:34 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:54:34 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:54:34 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:54:34 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:54:34 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:54:34 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:54:34 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:54:34 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:54:34 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:54:34 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:54:34 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:54:34 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:54:34 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:54:34 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:54:34 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:54:34 : 1
MIG: 17:54:34 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 17:54:34 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:54:34 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:54:34 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:54:34 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:54:34 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:54:34 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:54:34 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:54:34 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:54:34 : 
MIG: 17:54:34 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:54:34 : 
MIG: 17:54:34 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:54:34 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:54:34 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:54:34 : 
MIG: 17:54:34 : 
MIG: 17:54:34 : 
MIG: 17:54:34 : Same Interface
MIG: 17:54:34 : xml_input_file: mig_b.prj
MIG: 17:54:34 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:54:45 : Running synthesis.xit
MIG: 17:54:45 : ################# RUNNING MIG BATCH ###################
MIG: 17:54:45 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 17:54:45 : synp_flow:  -- synthesis_mode: Other
MIG: 17:54:45 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 17:54:45 : vivado_mode: xpg_bd
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 1
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 : isPortInterface: 0
MIG: 17:54:45 :  locked false  
MIG: 17:54:45 : HDL Language: Verilog
MIG: 17:54:45 : compInfo: false
MIG: 17:54:45 : Vivado Options xc7a100t fgg484 -2
MIG: 17:54:45 : 1: xc7a100t 2: fgg484 3: -2
MIG: 17:54:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:54:45 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:54:45 : I am in catch area
MIG: 17:54:45 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 17:54:52 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:54:52 : Component_Name: PCIe_mig_7series_0_0
MIG: 17:54:52 : Moving PCIe_mig_7series_0_0 ...
MIG: 17:54:52 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 17:54:52 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 17:54:52 : Running vlog_synth_rpr.xit
MIG: 17:54:52 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:54:52 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:54:52 : Running simulation.xit
MIG: 17:54:53 : ################# RUNNING MIG BATCH ###################
MIG: 17:54:53 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 17:54:53 : synp_flow:  -- synthesis_mode: Other
MIG: 17:54:53 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 17:54:53 : vivado_mode: xpg_bd
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 1
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 : isPortInterface: 0
MIG: 17:54:53 :  locked false  
MIG: 17:54:53 : HDL Language: Verilog
MIG: 17:54:53 : compInfo: false
MIG: 17:54:53 : Vivado Options xc7a100t fgg484 -2
MIG: 17:54:53 : 1: xc7a100t 2: fgg484 3: -2
MIG: 17:54:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:54:53 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:54:53 : I am in catch area
MIG: 17:54:53 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 17:55:00 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:55:00 : Component_Name: PCIe_mig_7series_0_0
MIG: 17:55:00 : Moving PCIe_mig_7series_0_0 ...
MIG: 17:55:00 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 17:55:00 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 17:55:00 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:55:00 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:55:00 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:55:00 : Running implementation.xit
MIG: 17:55:00 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:55:00 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:16:32 : xml_input_file: mig_b.prj
MIG: 18:16:32 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:16:32 : In updateAllModelParams
MIG: 18:16:32 : XGUI hdlLanguage: Verilog
MIG: 18:16:32 : xgui vivado_mode: xpg_bd
MIG: 18:16:32 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:16:32 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 18:16:33 : 
MIG: 18:16:33 : Inside fn mem: DDR3
MIG: 18:16:33 : detect_uiclk: 100000000
MIG: 18:16:33 : cntrl:  memtype: DDR3
MIG: 18:16:33 : 
MIG: 18:16:33 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 18:16:33 : 
MIG: 18:16:33 : 
MIG: 18:16:33 : 
MIG: 18:16:33 : 
MIG: 18:16:33 :  polarity_value: 1
MIG: 18:16:33 : 
MIG: 18:16:33 : 
MIG: 18:16:33 : cntrl:  memtype: DDR3
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:16:33 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:16:33 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:16:33 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 18:16:33 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 18:16:33 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: ECC ==> OFF
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 18:16:33 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:16:33 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:16:33 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:16:33 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:16:33 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:16:33 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:16:33 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 18:16:33 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 18:16:33 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 18:16:33 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 18:16:33 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:16:33 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:16:33 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:16:33 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:16:33 :  Invalid Param: DDR3_CL ==> 6
MIG: 18:16:33 :  Invalid Param: DDR3_CWL ==> 5
MIG: 18:16:33 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 18:16:33 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 18:16:33 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:16:33 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:16:33 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:16:33 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:16:33 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 18:16:33 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 18:16:33 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:16:33 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 18:16:33 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 18:16:33 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:16:33 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:16:33 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:16:33 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 18:16:33 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 18:16:33 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:16:33 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 18:16:33 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 18:16:33 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:16:33 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 18:16:33 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 18:16:33 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:16:33 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 18:16:33 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 18:16:33 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 18:16:33 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:16:33 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:16:33 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:16:33 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 18:16:33 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:16:33 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:16:33 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:16:33 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 18:16:33 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:16:33 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:16:33 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:16:33 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 18:16:33 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 18:16:33 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:16:33 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:16:33 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:16:33 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 18:16:33 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 18:16:33 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:16:33 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 18:16:33 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 18:16:33 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 18:16:33 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 18:16:33 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:16:33 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 18:16:33 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 18:16:33 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 18:16:33 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:16:33 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 18:16:33 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 18:16:33 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 18:16:33 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 18:16:33 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 18:16:33 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 18:16:33 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 18:16:33 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:33 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:33 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:33 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:33 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:33 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:33 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:33 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:33 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:33 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:33 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:33 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:33 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:33 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:33 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 18:16:33 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:16:33 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:16:33 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:16:33 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:16:33 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:16:33 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 18:16:33 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:16:33 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:16:33 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:16:33 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:16:33 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:16:33 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:16:33 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:16:33 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:16:33 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:16:33 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:16:33 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:16:33 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:16:33 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:16:33 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:16:33 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 18:16:33 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:16:33 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 18:16:33 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:16:33 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 18:16:33 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:16:33 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:16:33 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:16:33 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:16:33 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:16:33 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:16:33 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:16:33 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 18:16:33 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:16:33 : 7
MIG: 18:16:33 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 18:16:33 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 18:16:33 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 18:16:33 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:16:33 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:16:33 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:16:33 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:16:33 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:16:33 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:16:33 : 
MIG: 18:16:33 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:16:33 : 
MIG: 18:16:33 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:16:33 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:16:33 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 18:16:33 : 
MIG: 18:16:33 : 
MIG: 18:16:33 : 
MIG: 18:16:33 : Same Interface
MIG: 18:16:33 : xml_input_file: mig_b.prj
MIG: 18:16:33 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:16:37 : xml_input_file: mig_b.prj
MIG: 18:16:37 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:16:37 : In updateAllModelParams
MIG: 18:16:37 : XGUI hdlLanguage: Verilog
MIG: 18:16:37 : xgui vivado_mode: xpg_bd
MIG: 18:16:37 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:16:37 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 18:16:37 : 
MIG: 18:16:37 : Inside fn mem: DDR3
MIG: 18:16:37 : detect_uiclk: 100000000
MIG: 18:16:37 : cntrl:  memtype: DDR3
MIG: 18:16:37 : 
MIG: 18:16:37 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 18:16:37 : 
MIG: 18:16:37 : 
MIG: 18:16:37 : 
MIG: 18:16:37 : 
MIG: 18:16:37 :  polarity_value: 1
MIG: 18:16:37 : 
MIG: 18:16:37 : 
MIG: 18:16:37 : cntrl:  memtype: DDR3
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:16:38 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:16:38 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:16:38 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 18:16:38 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 18:16:38 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: ECC ==> OFF
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 18:16:38 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:16:38 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:16:38 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:16:38 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:16:38 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:16:38 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:16:38 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 18:16:38 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 18:16:38 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 18:16:38 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 18:16:38 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:16:38 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:16:38 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:16:38 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:16:38 :  Invalid Param: DDR3_CL ==> 6
MIG: 18:16:38 :  Invalid Param: DDR3_CWL ==> 5
MIG: 18:16:38 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 18:16:38 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 18:16:38 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:16:38 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:16:38 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:16:38 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:16:38 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 18:16:38 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 18:16:38 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:16:38 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 18:16:38 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 18:16:38 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:16:38 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:16:38 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:16:38 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 18:16:38 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 18:16:38 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:16:38 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 18:16:38 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 18:16:38 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:16:38 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 18:16:38 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 18:16:38 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:16:38 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 18:16:38 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 18:16:38 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 18:16:38 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:16:38 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:16:38 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:16:38 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 18:16:38 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:16:38 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:16:38 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:16:38 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 18:16:38 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:16:38 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:16:38 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:16:38 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 18:16:38 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 18:16:38 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:16:38 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:16:38 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:16:38 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 18:16:38 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 18:16:38 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:16:38 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 18:16:38 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 18:16:38 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 18:16:38 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 18:16:38 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:16:38 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 18:16:38 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 18:16:38 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 18:16:38 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:16:38 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 18:16:38 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 18:16:38 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 18:16:38 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 18:16:38 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 18:16:38 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 18:16:38 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 18:16:38 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:38 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:38 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:38 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:38 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:38 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:38 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:38 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:38 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:38 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:38 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:38 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:38 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:38 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:16:38 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 18:16:38 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:16:38 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:16:38 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:16:38 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:16:38 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:16:38 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 18:16:38 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:16:38 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:16:38 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:16:38 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:16:38 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:16:38 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:16:38 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:16:38 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:16:38 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:16:38 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:16:38 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:16:38 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:16:38 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:16:38 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:16:38 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 18:16:38 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:16:38 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 18:16:38 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:16:38 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 18:16:38 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:16:38 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:16:38 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:16:38 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:16:38 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:16:38 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:16:38 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:16:38 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 18:16:38 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:16:38 : 1
MIG: 18:16:38 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 18:16:38 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 18:16:38 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 18:16:38 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:16:38 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:16:38 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:16:38 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:16:38 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:16:38 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:16:38 : 
MIG: 18:16:38 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:16:38 : 
MIG: 18:16:38 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:16:38 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:16:38 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 18:16:38 : 
MIG: 18:16:38 : 
MIG: 18:16:38 : 
MIG: 18:16:38 : Same Interface
MIG: 18:16:38 : xml_input_file: mig_b.prj
MIG: 18:16:38 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:16:40 : Running synthesis.xit
MIG: 18:16:40 : ################# RUNNING MIG BATCH ###################
MIG: 18:16:40 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 18:16:40 : synp_flow:  -- synthesis_mode: Other
MIG: 18:16:40 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 18:16:40 : vivado_mode: xpg_bd
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 1
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 : isPortInterface: 0
MIG: 18:16:40 :  locked false  
MIG: 18:16:40 : HDL Language: Verilog
MIG: 18:16:40 : compInfo: false
MIG: 18:16:40 : Vivado Options xc7a100t fgg484 -2
MIG: 18:16:40 : 1: xc7a100t 2: fgg484 3: -2
MIG: 18:16:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:16:40 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:16:40 : I am in catch area
MIG: 18:16:40 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 18:16:48 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:16:48 : Component_Name: PCIe_mig_7series_0_0
MIG: 18:16:48 : Moving PCIe_mig_7series_0_0 ...
MIG: 18:16:48 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 18:16:48 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 18:16:48 : Running vlog_synth_rpr.xit
MIG: 18:16:48 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 18:16:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:16:48 : Running simulation.xit
MIG: 18:16:48 : ################# RUNNING MIG BATCH ###################
MIG: 18:16:48 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 18:16:48 : synp_flow:  -- synthesis_mode: Other
MIG: 18:16:48 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 18:16:48 : vivado_mode: xpg_bd
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 1
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 : isPortInterface: 0
MIG: 18:16:48 :  locked false  
MIG: 18:16:48 : HDL Language: Verilog
MIG: 18:16:48 : compInfo: false
MIG: 18:16:48 : Vivado Options xc7a100t fgg484 -2
MIG: 18:16:48 : 1: xc7a100t 2: fgg484 3: -2
MIG: 18:16:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:16:48 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:16:48 : I am in catch area
MIG: 18:16:48 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 18:16:55 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:16:55 : Component_Name: PCIe_mig_7series_0_0
MIG: 18:16:55 : Moving PCIe_mig_7series_0_0 ...
MIG: 18:16:55 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 18:16:55 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 18:16:56 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:16:56 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 18:16:56 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:16:56 : Running implementation.xit
MIG: 18:16:56 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 18:16:56 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:18:10 : xml_input_file: mig_b.prj
MIG: 18:18:10 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:18:10 : In updateAllModelParams
MIG: 18:18:10 : XGUI hdlLanguage: Verilog
MIG: 18:18:10 : xgui vivado_mode: xpg_bd
MIG: 18:18:10 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:18:10 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 18:18:11 : 
MIG: 18:18:11 : Inside fn mem: DDR3
MIG: 18:18:11 : detect_uiclk: 100000000
MIG: 18:18:11 : cntrl:  memtype: DDR3
MIG: 18:18:11 : 
MIG: 18:18:11 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 18:18:11 : 
MIG: 18:18:11 : 
MIG: 18:18:11 : 
MIG: 18:18:11 : 
MIG: 18:18:11 :  polarity_value: 1
MIG: 18:18:11 : 
MIG: 18:18:11 : 
MIG: 18:18:11 : cntrl:  memtype: DDR3
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:18:11 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:18:11 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:18:11 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 18:18:11 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 18:18:11 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: ECC ==> OFF
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 18:18:11 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:18:11 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:18:11 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:18:11 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:18:11 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:18:11 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:18:11 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 18:18:11 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 18:18:11 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 18:18:11 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 18:18:11 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:18:11 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:18:11 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:18:11 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:18:11 :  Invalid Param: DDR3_CL ==> 6
MIG: 18:18:11 :  Invalid Param: DDR3_CWL ==> 5
MIG: 18:18:11 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 18:18:11 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 18:18:11 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:18:11 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:18:11 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:18:11 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:18:11 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 18:18:11 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 18:18:11 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:18:11 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 18:18:11 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 18:18:11 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:18:11 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:18:11 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:18:11 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 18:18:11 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 18:18:11 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:18:11 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 18:18:11 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 18:18:11 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:18:11 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 18:18:11 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 18:18:11 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:18:11 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 18:18:11 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 18:18:11 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 18:18:11 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:18:11 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:18:11 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:18:11 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 18:18:11 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:18:11 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:18:11 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:18:11 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 18:18:11 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:18:11 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:18:11 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:18:11 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 18:18:11 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 18:18:11 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:18:11 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:18:11 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:18:11 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 18:18:11 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 18:18:11 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:18:11 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 18:18:11 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 18:18:11 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 18:18:11 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 18:18:11 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:18:11 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 18:18:11 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 18:18:11 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 18:18:11 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:18:11 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 18:18:11 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 18:18:11 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 18:18:11 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 18:18:11 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 18:18:11 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 18:18:11 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 18:18:11 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:11 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:11 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:11 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:11 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:11 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:11 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:11 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:11 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:11 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:11 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:11 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:11 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:11 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:11 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 18:18:11 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:18:11 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:18:11 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:18:11 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:18:11 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:18:11 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 18:18:11 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:18:11 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:18:11 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:18:11 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:18:11 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:18:11 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:18:11 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:18:11 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:18:11 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:18:11 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:18:11 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:18:11 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:18:11 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:18:11 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:18:11 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 18:18:11 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:18:11 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 18:18:11 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:18:11 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 18:18:11 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:18:11 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:18:11 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:18:11 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:18:11 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:18:11 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:18:11 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:18:11 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 18:18:11 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:18:11 : 7
MIG: 18:18:11 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 18:18:11 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 18:18:11 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 18:18:11 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:18:11 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:18:11 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:18:11 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:18:11 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:18:11 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:18:11 : 
MIG: 18:18:11 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:18:11 : 
MIG: 18:18:11 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:18:11 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:18:11 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 18:18:11 : 
MIG: 18:18:11 : 
MIG: 18:18:11 : 
MIG: 18:18:11 : Same Interface
MIG: 18:18:11 : xml_input_file: mig_b.prj
MIG: 18:18:11 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:18:15 : xml_input_file: mig_b.prj
MIG: 18:18:15 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:18:15 : In updateAllModelParams
MIG: 18:18:15 : XGUI hdlLanguage: Verilog
MIG: 18:18:15 : xgui vivado_mode: xpg_bd
MIG: 18:18:15 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:18:15 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 18:18:15 : 
MIG: 18:18:15 : Inside fn mem: DDR3
MIG: 18:18:15 : detect_uiclk: 100000000
MIG: 18:18:15 : cntrl:  memtype: DDR3
MIG: 18:18:15 : 
MIG: 18:18:15 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 18:18:15 : 
MIG: 18:18:15 : 
MIG: 18:18:15 : 
MIG: 18:18:15 : 
MIG: 18:18:15 :  polarity_value: 1
MIG: 18:18:15 : 
MIG: 18:18:15 : 
MIG: 18:18:15 : cntrl:  memtype: DDR3
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:18:15 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:18:15 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:18:15 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 18:18:15 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 18:18:15 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: ECC ==> OFF
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 18:18:15 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:18:15 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:18:15 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:18:15 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:18:15 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:18:15 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:18:15 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 18:18:15 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 18:18:15 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 18:18:15 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 18:18:15 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:18:15 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:18:15 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:18:15 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:18:15 :  Invalid Param: DDR3_CL ==> 6
MIG: 18:18:15 :  Invalid Param: DDR3_CWL ==> 5
MIG: 18:18:15 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 18:18:15 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 18:18:15 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:18:15 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:18:15 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:18:15 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:18:15 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 18:18:15 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 18:18:15 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:18:15 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 18:18:15 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 18:18:15 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:18:15 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:18:15 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:18:15 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 18:18:15 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 18:18:15 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:18:15 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 18:18:15 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 18:18:15 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:18:15 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 18:18:15 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 18:18:15 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:18:15 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 18:18:15 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 18:18:15 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 18:18:15 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:18:15 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:18:15 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:18:15 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 18:18:15 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:18:15 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:18:15 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:18:15 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 18:18:15 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:18:15 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:18:15 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:18:15 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 18:18:15 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 18:18:15 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:18:15 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:18:15 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:18:15 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 18:18:15 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 18:18:15 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:18:15 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 18:18:15 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 18:18:15 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 18:18:15 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 18:18:15 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:18:15 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 18:18:15 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 18:18:15 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 18:18:15 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:18:15 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 18:18:15 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 18:18:15 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 18:18:15 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 18:18:15 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 18:18:15 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 18:18:15 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 18:18:15 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:15 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:15 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:15 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:15 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:15 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:15 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:15 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:15 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:15 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:15 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:15 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:15 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:15 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:18:15 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 18:18:15 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:18:15 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:18:15 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:18:15 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:18:15 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:18:15 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 18:18:15 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:18:15 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:18:15 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:18:15 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:18:15 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:18:15 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:18:15 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:18:15 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:18:15 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:18:15 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:18:15 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:18:15 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:18:15 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:18:15 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:18:15 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 18:18:15 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:18:15 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 18:18:15 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:18:15 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 18:18:15 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:18:15 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:18:15 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:18:15 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:18:15 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:18:15 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:18:15 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:18:15 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 18:18:15 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:18:15 : 1
MIG: 18:18:15 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 18:18:15 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 18:18:15 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 18:18:15 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:18:15 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:18:15 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:18:15 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:18:15 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:18:15 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:18:15 : 
MIG: 18:18:15 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:18:15 : 
MIG: 18:18:15 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:18:15 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:18:15 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 18:18:15 : 
MIG: 18:18:15 : 
MIG: 18:18:15 : 
MIG: 18:18:15 : Same Interface
MIG: 18:18:16 : xml_input_file: mig_b.prj
MIG: 18:18:16 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:18:27 : Running synthesis.xit
MIG: 18:18:27 : ################# RUNNING MIG BATCH ###################
MIG: 18:18:27 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 18:18:27 : synp_flow:  -- synthesis_mode: Other
MIG: 18:18:27 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 18:18:27 : vivado_mode: xpg_bd
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 1
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 : isPortInterface: 0
MIG: 18:18:27 :  locked false  
MIG: 18:18:27 : HDL Language: Verilog
MIG: 18:18:27 : compInfo: false
MIG: 18:18:27 : Vivado Options xc7a100t fgg484 -2
MIG: 18:18:27 : 1: xc7a100t 2: fgg484 3: -2
MIG: 18:18:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:18:27 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:18:27 : I am in catch area
MIG: 18:18:27 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 18:18:34 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:18:34 : Component_Name: PCIe_mig_7series_0_0
MIG: 18:18:34 : Moving PCIe_mig_7series_0_0 ...
MIG: 18:18:34 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 18:18:34 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 18:18:35 : Running vlog_synth_rpr.xit
MIG: 18:18:35 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 18:18:35 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:18:35 : Running simulation.xit
MIG: 18:18:35 : ################# RUNNING MIG BATCH ###################
MIG: 18:18:35 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 18:18:35 : synp_flow:  -- synthesis_mode: Other
MIG: 18:18:35 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 18:18:35 : vivado_mode: xpg_bd
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 1
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 :  locked false  
MIG: 18:18:35 : HDL Language: Verilog
MIG: 18:18:35 : compInfo: false
MIG: 18:18:35 : Vivado Options xc7a100t fgg484 -2
MIG: 18:18:35 : 1: xc7a100t 2: fgg484 3: -2
MIG: 18:18:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:18:35 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:18:35 : I am in catch area
MIG: 18:18:35 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 18:18:42 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:18:42 : Component_Name: PCIe_mig_7series_0_0
MIG: 18:18:42 : Moving PCIe_mig_7series_0_0 ...
MIG: 18:18:42 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 18:18:42 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 18:18:42 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:18:42 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 18:18:42 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:18:42 : Running implementation.xit
MIG: 18:18:43 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 18:18:43 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:37:23 : xml_input_file: mig_b.prj
MIG: 09:37:23 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 09:37:23 : xml_input_file: mig_b.prj
MIG: 09:37:23 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 09:37:23 : xml_input_file: mig_b.prj
MIG: 09:37:23 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 09:37:23 : In updateAllModelParams
MIG: 09:37:23 : XGUI hdlLanguage: Verilog
MIG: 09:37:23 : xgui vivado_mode: xpg_bd
MIG: 09:37:23 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 09:37:23 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 09:37:24 : 
MIG: 09:37:24 : Inside fn mem: DDR3
MIG: 09:37:24 : detect_uiclk: 100000000
MIG: 09:37:24 : cntrl:  memtype: DDR3
MIG: 09:37:24 : 
MIG: 09:37:24 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 09:37:24 : 
MIG: 09:37:24 : 
MIG: 09:37:24 : 
MIG: 09:37:24 : 
MIG: 09:37:24 :  polarity_value: 1
MIG: 09:37:24 : 
MIG: 09:37:24 : 
MIG: 09:37:24 : cntrl:  memtype: DDR3
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 09:37:24 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 09:37:24 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 09:37:24 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 09:37:24 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 09:37:24 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: ECC ==> OFF
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 09:37:24 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 09:37:24 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 09:37:24 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:37:24 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 09:37:24 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 09:37:24 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 09:37:24 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 09:37:24 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 09:37:24 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 09:37:24 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 09:37:24 :  Invalid Param: DDR3_AL ==> "0"
MIG: 09:37:24 :  Invalid Param: DDR3_nAL ==> 0
MIG: 09:37:24 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 09:37:24 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 09:37:24 :  Invalid Param: DDR3_CL ==> 6
MIG: 09:37:24 :  Invalid Param: DDR3_CWL ==> 5
MIG: 09:37:24 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 09:37:24 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 09:37:24 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 09:37:24 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 09:37:24 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 09:37:24 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 09:37:24 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 09:37:24 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 09:37:24 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 09:37:24 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 09:37:24 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 09:37:24 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 09:37:24 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 09:37:24 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 09:37:24 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 09:37:24 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 09:37:24 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:37:24 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 09:37:24 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 09:37:24 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 09:37:24 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 09:37:24 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 09:37:24 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 09:37:24 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 09:37:24 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 09:37:24 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 09:37:24 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 09:37:24 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 09:37:24 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 09:37:24 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 09:37:24 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:37:24 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 09:37:24 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 09:37:24 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 09:37:24 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:37:24 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:37:24 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:37:24 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 09:37:24 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 09:37:24 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 09:37:24 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 09:37:24 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 09:37:24 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 09:37:24 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 09:37:24 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:37:24 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 09:37:24 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 09:37:24 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 09:37:24 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 09:37:24 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:37:24 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 09:37:24 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 09:37:24 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 09:37:24 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 09:37:24 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 09:37:24 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 09:37:24 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 09:37:24 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 09:37:24 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 09:37:24 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 09:37:24 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 09:37:24 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:24 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:24 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:24 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:24 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:24 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:24 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:24 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:24 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:24 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:24 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:24 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:24 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:24 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:24 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 09:37:24 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:37:24 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:37:24 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:37:24 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:37:24 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:37:24 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 09:37:24 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 09:37:24 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 09:37:24 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 09:37:24 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 09:37:24 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 09:37:24 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:37:24 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 09:37:24 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 09:37:24 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 09:37:24 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 09:37:24 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 09:37:24 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 09:37:24 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 09:37:24 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 09:37:24 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 09:37:24 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 09:37:24 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 09:37:24 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 09:37:24 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 09:37:24 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:37:24 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 09:37:24 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 09:37:24 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 09:37:24 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 09:37:24 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 09:37:24 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 09:37:24 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 09:37:24 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 09:37:24 : 7
MIG: 09:37:24 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 09:37:24 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 09:37:24 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 09:37:24 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 09:37:24 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 09:37:24 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 09:37:24 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 09:37:24 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 09:37:24 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 09:37:24 : 
MIG: 09:37:24 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 09:37:24 : 
MIG: 09:37:24 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 09:37:24 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 09:37:24 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 09:37:24 : 
MIG: 09:37:24 : 
MIG: 09:37:24 : 
MIG: 09:37:24 : Same Interface
MIG: 09:37:24 : xml_input_file: mig_b.prj
MIG: 09:37:24 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 09:37:27 : xml_input_file: mig_b.prj
MIG: 09:37:27 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 09:37:27 : In updateAllModelParams
MIG: 09:37:27 : XGUI hdlLanguage: Verilog
MIG: 09:37:27 : xgui vivado_mode: xpg_bd
MIG: 09:37:27 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 09:37:27 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 09:37:28 : 
MIG: 09:37:28 : Inside fn mem: DDR3
MIG: 09:37:28 : detect_uiclk: 100000000
MIG: 09:37:28 : cntrl:  memtype: DDR3
MIG: 09:37:28 : 
MIG: 09:37:28 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 09:37:28 : 
MIG: 09:37:28 : 
MIG: 09:37:28 : 
MIG: 09:37:28 : 
MIG: 09:37:28 :  polarity_value: 1
MIG: 09:37:28 : 
MIG: 09:37:28 : 
MIG: 09:37:28 : cntrl:  memtype: DDR3
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 09:37:28 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 09:37:28 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 09:37:28 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 09:37:28 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 09:37:28 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: ECC ==> OFF
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 09:37:28 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 09:37:28 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 09:37:28 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:37:28 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 09:37:28 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 09:37:28 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 09:37:28 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 09:37:28 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 09:37:28 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 09:37:28 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 09:37:28 :  Invalid Param: DDR3_AL ==> "0"
MIG: 09:37:28 :  Invalid Param: DDR3_nAL ==> 0
MIG: 09:37:28 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 09:37:28 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 09:37:28 :  Invalid Param: DDR3_CL ==> 6
MIG: 09:37:28 :  Invalid Param: DDR3_CWL ==> 5
MIG: 09:37:28 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 09:37:28 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 09:37:28 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 09:37:28 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 09:37:28 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 09:37:28 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 09:37:28 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 09:37:28 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 09:37:28 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 09:37:28 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 09:37:28 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 09:37:28 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 09:37:28 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 09:37:28 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 09:37:28 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 09:37:28 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 09:37:28 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:37:28 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 09:37:28 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 09:37:28 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 09:37:28 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 09:37:28 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 09:37:28 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 09:37:28 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 09:37:28 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 09:37:28 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 09:37:28 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 09:37:28 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 09:37:28 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 09:37:28 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 09:37:28 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:37:28 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 09:37:28 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 09:37:28 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 09:37:28 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:37:28 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:37:28 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:37:28 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 09:37:28 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 09:37:28 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 09:37:28 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 09:37:28 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 09:37:28 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 09:37:28 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 09:37:28 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:37:28 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 09:37:28 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 09:37:28 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 09:37:28 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 09:37:28 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:37:28 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 09:37:28 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 09:37:28 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 09:37:28 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 09:37:28 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 09:37:28 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 09:37:28 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 09:37:28 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 09:37:28 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 09:37:28 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 09:37:28 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 09:37:28 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:28 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:28 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:28 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:28 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:28 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:28 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:28 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:28 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:28 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:28 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:28 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:28 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:28 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:37:28 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 09:37:28 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:37:28 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:37:28 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:37:28 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:37:28 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:37:28 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 09:37:28 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 09:37:28 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 09:37:28 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 09:37:28 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 09:37:28 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 09:37:28 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:37:28 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 09:37:28 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 09:37:28 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 09:37:28 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 09:37:28 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 09:37:28 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 09:37:28 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 09:37:28 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 09:37:28 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 09:37:28 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 09:37:28 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 09:37:28 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 09:37:28 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 09:37:28 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:37:28 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 09:37:28 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 09:37:28 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 09:37:28 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 09:37:28 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 09:37:28 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 09:37:28 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 09:37:28 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 09:37:28 : 1
MIG: 09:37:28 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 09:37:28 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 09:37:28 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 09:37:28 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 09:37:28 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 09:37:28 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 09:37:28 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 09:37:28 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 09:37:28 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 09:37:28 : 
MIG: 09:37:28 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 09:37:28 : 
MIG: 09:37:28 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 09:37:28 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 09:37:28 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 09:37:28 : 
MIG: 09:37:28 : 
MIG: 09:37:28 : 
MIG: 09:37:28 : Same Interface
MIG: 09:37:28 : xml_input_file: mig_b.prj
MIG: 09:37:28 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 09:37:32 : Running synthesis.xit
MIG: 09:37:32 : ################# RUNNING MIG BATCH ###################
MIG: 09:37:32 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 09:37:32 : synp_flow:  -- synthesis_mode: Other
MIG: 09:37:32 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 09:37:32 : vivado_mode: xpg_bd
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 1
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 : isPortInterface: 0
MIG: 09:37:32 :  locked false  
MIG: 09:37:32 : HDL Language: Verilog
MIG: 09:37:32 : compInfo: false
MIG: 09:37:32 : Vivado Options xc7a100t fgg484 -2
MIG: 09:37:32 : 1: xc7a100t 2: fgg484 3: -2
MIG: 09:37:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:37:32 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:37:32 : I am in catch area
MIG: 09:37:32 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 09:37:41 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 09:37:41 : Component_Name: PCIe_mig_7series_0_0
MIG: 09:37:41 : Moving PCIe_mig_7series_0_0 ...
MIG: 09:37:41 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 09:37:41 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 09:37:41 : Running vlog_synth_rpr.xit
MIG: 09:37:41 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 09:37:41 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:37:41 : Running simulation.xit
MIG: 09:37:41 : ################# RUNNING MIG BATCH ###################
MIG: 09:37:41 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 09:37:41 : synp_flow:  -- synthesis_mode: Other
MIG: 09:37:41 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 09:37:41 : vivado_mode: xpg_bd
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 1
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 : isPortInterface: 0
MIG: 09:37:41 :  locked false  
MIG: 09:37:41 : HDL Language: Verilog
MIG: 09:37:41 : compInfo: false
MIG: 09:37:41 : Vivado Options xc7a100t fgg484 -2
MIG: 09:37:41 : 1: xc7a100t 2: fgg484 3: -2
MIG: 09:37:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:37:41 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:37:41 : I am in catch area
MIG: 09:37:41 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 09:37:48 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 09:37:48 : Component_Name: PCIe_mig_7series_0_0
MIG: 09:37:48 : Moving PCIe_mig_7series_0_0 ...
MIG: 09:37:48 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 09:37:48 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 09:37:49 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:37:49 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 09:37:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:37:49 : Running implementation.xit
MIG: 09:37:49 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 09:37:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:44:01 : xml_input_file: mig_b.prj
MIG: 09:44:01 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 09:44:01 : In updateAllModelParams
MIG: 09:44:01 : XGUI hdlLanguage: Verilog
MIG: 09:44:01 : xgui vivado_mode: xpg_bd
MIG: 09:44:01 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 09:44:01 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 09:44:01 : 
MIG: 09:44:01 : Inside fn mem: DDR3
MIG: 09:44:01 : detect_uiclk: 100000000
MIG: 09:44:01 : cntrl:  memtype: DDR3
MIG: 09:44:01 : 
MIG: 09:44:01 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 09:44:01 : 
MIG: 09:44:01 : 
MIG: 09:44:01 : 
MIG: 09:44:01 : 
MIG: 09:44:01 :  polarity_value: 1
MIG: 09:44:01 : 
MIG: 09:44:01 : 
MIG: 09:44:01 : cntrl:  memtype: DDR3
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 09:44:01 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 09:44:01 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 09:44:01 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 09:44:01 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 09:44:01 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: ECC ==> OFF
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 09:44:01 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 09:44:01 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 09:44:01 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:44:01 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 09:44:01 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 09:44:01 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 09:44:01 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 09:44:01 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 09:44:01 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 09:44:01 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 09:44:01 :  Invalid Param: DDR3_AL ==> "0"
MIG: 09:44:01 :  Invalid Param: DDR3_nAL ==> 0
MIG: 09:44:01 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 09:44:01 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 09:44:01 :  Invalid Param: DDR3_CL ==> 6
MIG: 09:44:01 :  Invalid Param: DDR3_CWL ==> 5
MIG: 09:44:01 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 09:44:01 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 09:44:01 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 09:44:01 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 09:44:01 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 09:44:01 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 09:44:01 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 09:44:01 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 09:44:01 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 09:44:01 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 09:44:01 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 09:44:01 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 09:44:01 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 09:44:01 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 09:44:01 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 09:44:01 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 09:44:01 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:44:01 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 09:44:01 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 09:44:01 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 09:44:01 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 09:44:01 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 09:44:01 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 09:44:01 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 09:44:01 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 09:44:01 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 09:44:01 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 09:44:01 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 09:44:01 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 09:44:01 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 09:44:01 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:44:01 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 09:44:01 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 09:44:01 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 09:44:01 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:44:01 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:44:01 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:44:01 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 09:44:01 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 09:44:01 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 09:44:01 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 09:44:01 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 09:44:01 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 09:44:01 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 09:44:01 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:44:01 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 09:44:01 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 09:44:01 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 09:44:01 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 09:44:01 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:44:01 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 09:44:01 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 09:44:01 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 09:44:01 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 09:44:01 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 09:44:01 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 09:44:01 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 09:44:01 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 09:44:01 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 09:44:01 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 09:44:01 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 09:44:01 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:01 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:01 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:01 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:01 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:01 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:01 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:01 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:01 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:01 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:01 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:01 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:01 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:01 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:01 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 09:44:01 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:44:01 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:44:01 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:44:01 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:44:01 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:44:01 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 09:44:01 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 09:44:01 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 09:44:01 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 09:44:01 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 09:44:01 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 09:44:01 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:44:01 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 09:44:01 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 09:44:01 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 09:44:01 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 09:44:01 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 09:44:01 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 09:44:01 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 09:44:01 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 09:44:01 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 09:44:01 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 09:44:01 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 09:44:01 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 09:44:01 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 09:44:01 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:44:01 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 09:44:01 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 09:44:01 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 09:44:01 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 09:44:01 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 09:44:01 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 09:44:01 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 09:44:01 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 09:44:01 : 7
MIG: 09:44:01 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 09:44:01 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 09:44:01 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 09:44:01 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 09:44:01 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 09:44:01 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 09:44:01 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 09:44:01 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 09:44:01 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 09:44:01 : 
MIG: 09:44:01 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 09:44:01 : 
MIG: 09:44:01 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 09:44:01 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 09:44:01 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 09:44:01 : 
MIG: 09:44:01 : 
MIG: 09:44:01 : 
MIG: 09:44:01 : Same Interface
MIG: 09:44:02 : xml_input_file: mig_b.prj
MIG: 09:44:02 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 09:44:04 : xml_input_file: mig_b.prj
MIG: 09:44:04 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 09:44:04 : In updateAllModelParams
MIG: 09:44:04 : XGUI hdlLanguage: Verilog
MIG: 09:44:04 : xgui vivado_mode: xpg_bd
MIG: 09:44:04 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 09:44:04 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 09:44:05 : 
MIG: 09:44:05 : Inside fn mem: DDR3
MIG: 09:44:05 : detect_uiclk: 100000000
MIG: 09:44:05 : cntrl:  memtype: DDR3
MIG: 09:44:05 : 
MIG: 09:44:05 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 09:44:05 : 
MIG: 09:44:05 : 
MIG: 09:44:05 : 
MIG: 09:44:05 : 
MIG: 09:44:05 :  polarity_value: 1
MIG: 09:44:05 : 
MIG: 09:44:05 : 
MIG: 09:44:05 : cntrl:  memtype: DDR3
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 09:44:05 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 09:44:05 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 09:44:05 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 09:44:05 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 09:44:05 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: ECC ==> OFF
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 09:44:05 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 09:44:05 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 09:44:05 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:44:05 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 09:44:05 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 09:44:05 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 09:44:05 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 09:44:05 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 09:44:05 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 09:44:05 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 09:44:05 :  Invalid Param: DDR3_AL ==> "0"
MIG: 09:44:05 :  Invalid Param: DDR3_nAL ==> 0
MIG: 09:44:05 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 09:44:05 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 09:44:05 :  Invalid Param: DDR3_CL ==> 6
MIG: 09:44:05 :  Invalid Param: DDR3_CWL ==> 5
MIG: 09:44:05 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 09:44:05 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 09:44:05 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 09:44:05 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 09:44:05 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 09:44:05 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 09:44:05 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 09:44:05 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 09:44:05 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 09:44:05 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 09:44:05 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 09:44:05 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 09:44:05 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 09:44:05 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 09:44:05 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 09:44:05 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 09:44:05 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:44:05 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 09:44:05 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 09:44:05 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 09:44:05 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 09:44:05 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 09:44:05 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 09:44:05 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 09:44:05 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 09:44:05 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 09:44:05 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 09:44:05 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 09:44:05 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 09:44:05 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 09:44:05 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:44:05 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 09:44:05 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 09:44:05 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 09:44:05 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:44:05 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:44:05 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:44:05 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 09:44:05 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 09:44:05 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 09:44:05 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 09:44:05 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 09:44:05 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 09:44:05 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 09:44:05 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:44:05 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 09:44:05 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 09:44:05 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 09:44:05 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 09:44:05 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:44:05 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 09:44:05 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 09:44:05 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 09:44:05 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 09:44:05 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 09:44:05 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 09:44:05 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 09:44:05 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 09:44:05 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 09:44:05 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 09:44:05 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 09:44:05 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:05 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:05 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:05 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:05 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:05 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:05 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:05 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:05 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:05 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:05 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:05 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:05 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:05 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:44:05 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 09:44:05 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:44:05 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:44:05 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:44:05 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:44:05 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:44:05 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 09:44:05 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 09:44:05 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 09:44:05 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 09:44:05 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 09:44:05 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 09:44:05 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:44:05 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 09:44:05 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 09:44:05 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 09:44:05 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 09:44:05 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 09:44:05 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 09:44:05 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 09:44:05 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 09:44:05 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 09:44:05 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 09:44:05 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 09:44:05 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 09:44:05 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 09:44:05 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:44:05 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 09:44:05 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 09:44:05 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 09:44:05 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 09:44:05 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 09:44:05 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 09:44:05 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 09:44:05 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 09:44:05 : 1
MIG: 09:44:05 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 09:44:05 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 09:44:05 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 09:44:05 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 09:44:05 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 09:44:05 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 09:44:05 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 09:44:05 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 09:44:05 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 09:44:05 : 
MIG: 09:44:05 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 09:44:05 : 
MIG: 09:44:05 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 09:44:05 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 09:44:05 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 09:44:05 : 
MIG: 09:44:05 : 
MIG: 09:44:05 : 
MIG: 09:44:05 : Same Interface
MIG: 09:44:05 : xml_input_file: mig_b.prj
MIG: 09:44:05 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 09:44:08 : Running synthesis.xit
MIG: 09:44:08 : ################# RUNNING MIG BATCH ###################
MIG: 09:44:08 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 09:44:08 : synp_flow:  -- synthesis_mode: Other
MIG: 09:44:08 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 09:44:08 : vivado_mode: xpg_bd
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 1
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 : isPortInterface: 0
MIG: 09:44:08 :  locked false  
MIG: 09:44:08 : HDL Language: Verilog
MIG: 09:44:08 : compInfo: false
MIG: 09:44:08 : Vivado Options xc7a100t fgg484 -2
MIG: 09:44:08 : 1: xc7a100t 2: fgg484 3: -2
MIG: 09:44:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:44:08 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:44:08 : I am in catch area
MIG: 09:44:08 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 09:44:15 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 09:44:15 : Component_Name: PCIe_mig_7series_0_0
MIG: 09:44:15 : Moving PCIe_mig_7series_0_0 ...
MIG: 09:44:15 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 09:44:15 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 09:44:15 : Running vlog_synth_rpr.xit
MIG: 09:44:15 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 09:44:15 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:44:15 : Running simulation.xit
MIG: 09:44:16 : ################# RUNNING MIG BATCH ###################
MIG: 09:44:16 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 09:44:16 : synp_flow:  -- synthesis_mode: Other
MIG: 09:44:16 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 09:44:16 : vivado_mode: xpg_bd
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 1
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 : isPortInterface: 0
MIG: 09:44:16 :  locked false  
MIG: 09:44:16 : HDL Language: Verilog
MIG: 09:44:16 : compInfo: false
MIG: 09:44:16 : Vivado Options xc7a100t fgg484 -2
MIG: 09:44:16 : 1: xc7a100t 2: fgg484 3: -2
MIG: 09:44:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:44:16 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:44:16 : I am in catch area
MIG: 09:44:16 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 09:44:23 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 09:44:23 : Component_Name: PCIe_mig_7series_0_0
MIG: 09:44:23 : Moving PCIe_mig_7series_0_0 ...
MIG: 09:44:23 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 09:44:23 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 09:44:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:44:23 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 09:44:23 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:44:23 : Running implementation.xit
MIG: 09:44:23 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 09:44:23 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:39:17 : xml_input_file: mig_b.prj
MIG: 10:39:17 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:39:17 : In updateAllModelParams
MIG: 10:39:17 : XGUI hdlLanguage: Verilog
MIG: 10:39:17 : xgui vivado_mode: xpg_bd
MIG: 10:39:17 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:39:17 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:39:18 : 
MIG: 10:39:18 : Inside fn mem: DDR3
MIG: 10:39:18 : detect_uiclk: 100000000
MIG: 10:39:18 : cntrl:  memtype: DDR3
MIG: 10:39:18 : 
MIG: 10:39:18 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:39:18 : 
MIG: 10:39:18 : 
MIG: 10:39:18 : 
MIG: 10:39:18 : 
MIG: 10:39:18 :  polarity_value: 1
MIG: 10:39:18 : 
MIG: 10:39:18 : 
MIG: 10:39:18 : cntrl:  memtype: DDR3
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:39:18 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:39:18 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:39:18 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:39:18 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:39:18 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: ECC ==> OFF
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:39:18 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:39:18 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:39:18 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:39:18 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:39:18 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:39:18 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:39:18 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:39:18 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:39:18 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:39:18 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:39:18 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:39:18 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:39:18 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:39:18 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:39:18 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:39:18 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:39:18 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:39:18 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:39:18 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:39:18 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:39:18 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:39:18 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:39:18 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:39:18 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:39:18 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:39:18 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:39:18 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:39:18 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:39:18 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:39:18 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:39:18 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:39:18 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:39:18 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:39:18 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:39:18 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:39:18 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:39:18 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:39:18 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:39:18 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:39:18 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:39:18 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:39:18 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:39:18 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:39:18 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:39:18 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:39:18 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:39:18 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:39:18 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:39:18 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:39:18 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:39:18 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:39:18 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:39:18 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:39:18 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:39:18 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:39:18 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:39:18 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:39:18 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:39:18 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:39:18 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:39:18 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:39:18 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:39:18 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:39:18 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:39:18 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:39:18 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:39:18 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:39:18 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:39:18 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:39:18 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:39:18 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:39:18 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:39:18 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:39:18 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:39:18 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:39:18 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:39:18 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:39:18 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:18 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:18 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:18 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:18 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:18 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:18 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:18 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:18 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:18 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:18 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:18 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:18 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:18 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:18 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:39:18 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:39:18 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:39:18 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:39:18 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:39:18 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:39:18 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:39:18 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:39:18 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:39:18 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:39:18 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:39:18 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:39:18 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:39:18 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:39:18 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:39:18 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:39:18 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:39:18 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:39:18 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:39:18 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:39:18 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:39:18 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:39:18 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:39:18 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:39:18 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:39:18 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:39:18 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:39:18 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:39:18 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:39:18 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:39:18 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:39:18 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:39:18 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:39:18 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:39:18 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:39:18 : 7
MIG: 10:39:18 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:39:18 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:39:18 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 10:39:18 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:39:18 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:39:18 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:39:18 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:39:18 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:39:18 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:39:18 : 
MIG: 10:39:18 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:39:18 : 
MIG: 10:39:18 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:39:18 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:39:18 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:39:18 : 
MIG: 10:39:18 : 
MIG: 10:39:18 : 
MIG: 10:39:18 : Same Interface
MIG: 10:39:18 : xml_input_file: mig_b.prj
MIG: 10:39:18 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:39:21 : xml_input_file: mig_b.prj
MIG: 10:39:21 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:39:21 : In updateAllModelParams
MIG: 10:39:21 : XGUI hdlLanguage: Verilog
MIG: 10:39:21 : xgui vivado_mode: xpg_bd
MIG: 10:39:21 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:39:21 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:39:22 : 
MIG: 10:39:22 : Inside fn mem: DDR3
MIG: 10:39:22 : detect_uiclk: 100000000
MIG: 10:39:22 : cntrl:  memtype: DDR3
MIG: 10:39:22 : 
MIG: 10:39:22 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:39:22 : 
MIG: 10:39:22 : 
MIG: 10:39:22 : 
MIG: 10:39:22 : 
MIG: 10:39:22 :  polarity_value: 1
MIG: 10:39:22 : 
MIG: 10:39:22 : 
MIG: 10:39:22 : cntrl:  memtype: DDR3
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:39:22 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:39:22 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:39:22 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:39:22 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:39:22 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: ECC ==> OFF
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:39:22 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:39:22 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:39:22 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:39:22 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:39:22 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:39:22 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:39:22 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:39:22 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:39:22 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:39:22 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:39:22 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:39:22 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:39:22 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:39:22 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:39:22 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:39:22 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:39:22 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:39:22 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:39:22 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:39:22 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:39:22 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:39:22 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:39:22 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:39:22 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:39:22 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:39:22 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:39:22 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:39:22 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:39:22 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:39:22 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:39:22 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:39:22 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:39:22 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:39:22 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:39:22 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:39:22 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:39:22 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:39:22 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:39:22 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:39:22 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:39:22 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:39:22 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:39:22 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:39:22 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:39:22 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:39:22 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:39:22 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:39:22 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:39:22 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:39:22 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:39:22 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:39:22 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:39:22 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:39:22 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:39:22 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:39:22 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:39:22 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:39:22 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:39:22 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:39:22 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:39:22 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:39:22 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:39:22 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:39:22 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:39:22 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:39:22 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:39:22 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:39:22 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:39:22 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:39:22 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:39:22 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:39:22 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:39:22 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:39:22 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:39:22 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:39:22 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:39:22 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:39:22 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:22 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:22 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:22 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:22 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:22 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:22 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:22 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:22 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:22 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:22 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:22 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:22 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:22 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:39:22 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:39:22 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:39:22 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:39:22 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:39:22 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:39:22 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:39:22 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:39:22 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:39:22 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:39:22 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:39:22 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:39:22 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:39:22 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:39:22 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:39:22 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:39:22 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:39:22 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:39:22 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:39:22 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:39:22 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:39:22 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:39:22 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:39:22 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:39:22 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:39:22 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:39:22 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:39:22 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:39:22 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:39:22 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:39:22 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:39:22 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:39:22 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:39:22 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:39:22 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:39:22 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:39:22 : 1
MIG: 10:39:22 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:39:22 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:39:22 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 10:39:22 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:39:22 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:39:22 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:39:22 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:39:22 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:39:22 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:39:22 : 
MIG: 10:39:22 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:39:22 : 
MIG: 10:39:22 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:39:22 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:39:22 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:39:22 : 
MIG: 10:39:22 : 
MIG: 10:39:22 : 
MIG: 10:39:22 : Same Interface
MIG: 10:39:22 : xml_input_file: mig_b.prj
MIG: 10:39:22 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:46:39 : xml_input_file: mig_b.prj
MIG: 10:46:39 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:46:39 : In updateAllModelParams
MIG: 10:46:39 : XGUI hdlLanguage: Verilog
MIG: 10:46:39 : xgui vivado_mode: xpg_bd
MIG: 10:46:39 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:46:39 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:46:40 : 
MIG: 10:46:40 : Inside fn mem: DDR3
MIG: 10:46:40 : detect_uiclk: 100000000
MIG: 10:46:40 : cntrl:  memtype: DDR3
MIG: 10:46:40 : 
MIG: 10:46:40 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:46:40 : 
MIG: 10:46:40 : 
MIG: 10:46:40 : 
MIG: 10:46:40 : 
MIG: 10:46:40 :  polarity_value: 1
MIG: 10:46:40 : 
MIG: 10:46:40 : 
MIG: 10:46:40 : cntrl:  memtype: DDR3
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:46:40 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:46:40 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:46:40 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:46:40 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:46:40 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: ECC ==> OFF
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:46:40 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:46:40 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:46:40 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:46:40 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:46:40 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:46:40 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:46:40 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:46:40 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:46:40 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:46:40 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:46:40 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:46:40 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:46:40 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:46:40 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:46:40 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:46:40 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:46:40 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:46:40 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:46:40 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:46:40 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:46:40 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:46:40 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:46:40 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:46:40 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:46:40 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:46:40 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:46:40 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:46:40 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:46:40 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:46:40 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:46:40 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:46:40 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:46:40 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:46:40 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:46:40 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:46:40 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:46:40 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:46:40 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:46:40 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:46:40 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:46:40 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:46:40 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:46:40 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:46:40 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:46:40 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:46:40 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:46:40 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:46:40 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:46:40 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:46:40 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:46:40 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:46:40 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:46:40 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:46:40 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:46:40 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:46:40 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:46:40 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:46:40 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:46:40 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:46:40 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:46:40 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:46:40 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:46:40 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:46:40 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:46:40 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:46:40 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:46:40 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:46:40 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:46:40 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:46:40 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:46:40 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:46:40 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:46:40 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:46:40 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:46:40 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:46:40 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:46:40 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:46:40 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:40 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:40 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:40 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:40 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:40 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:40 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:40 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:40 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:40 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:40 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:40 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:40 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:40 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:40 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:46:40 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:46:40 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:46:40 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:46:40 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:46:40 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:46:40 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:46:40 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:46:40 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:46:40 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:46:40 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:46:40 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:46:40 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:46:40 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:46:40 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:46:40 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:46:40 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:46:40 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:46:40 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:46:40 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:46:40 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:46:40 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:46:40 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:46:40 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:46:40 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:46:40 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:46:40 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:46:40 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:46:40 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:46:40 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:46:40 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:46:40 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:46:40 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:46:40 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:46:40 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:46:40 : 7
MIG: 10:46:40 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:46:40 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:46:40 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 10:46:40 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:46:40 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:46:40 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:46:40 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:46:40 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:46:40 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:46:40 : 
MIG: 10:46:40 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:46:40 : 
MIG: 10:46:40 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:46:40 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:46:40 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:46:40 : 
MIG: 10:46:40 : 
MIG: 10:46:40 : 
MIG: 10:46:40 : Same Interface
MIG: 10:46:40 : xml_input_file: mig_b.prj
MIG: 10:46:40 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:46:43 : xml_input_file: mig_b.prj
MIG: 10:46:43 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:46:43 : In updateAllModelParams
MIG: 10:46:43 : XGUI hdlLanguage: Verilog
MIG: 10:46:43 : xgui vivado_mode: xpg_bd
MIG: 10:46:43 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:46:43 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:46:44 : 
MIG: 10:46:44 : Inside fn mem: DDR3
MIG: 10:46:44 : detect_uiclk: 100000000
MIG: 10:46:44 : cntrl:  memtype: DDR3
MIG: 10:46:44 : 
MIG: 10:46:44 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:46:44 : 
MIG: 10:46:44 : 
MIG: 10:46:44 : 
MIG: 10:46:44 : 
MIG: 10:46:44 :  polarity_value: 1
MIG: 10:46:44 : 
MIG: 10:46:44 : 
MIG: 10:46:44 : cntrl:  memtype: DDR3
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:46:44 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:46:44 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:46:44 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:46:44 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:46:44 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: ECC ==> OFF
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:46:44 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:46:44 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:46:44 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:46:44 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:46:44 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:46:44 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:46:44 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:46:44 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:46:44 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:46:44 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:46:44 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:46:44 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:46:44 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:46:44 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:46:44 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:46:44 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:46:44 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:46:44 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:46:44 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:46:44 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:46:44 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:46:44 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:46:44 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:46:44 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:46:44 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:46:44 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:46:44 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:46:44 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:46:44 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:46:44 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:46:44 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:46:44 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:46:44 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:46:44 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:46:44 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:46:44 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:46:44 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:46:44 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:46:44 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:46:44 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:46:44 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:46:44 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:46:44 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:46:44 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:46:44 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:46:44 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:46:44 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:46:44 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:46:44 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:46:44 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:46:44 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:46:44 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:46:44 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:46:44 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:46:44 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:46:44 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:46:44 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:46:44 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:46:44 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:46:44 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:46:44 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:46:44 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:46:44 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:46:44 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:46:44 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:46:44 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:46:44 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:46:44 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:46:44 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:46:44 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:46:44 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:46:44 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:46:44 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:46:44 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:46:44 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:46:44 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:46:44 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:46:44 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:44 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:44 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:44 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:44 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:44 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:44 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:44 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:44 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:44 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:44 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:44 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:44 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:44 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:46:44 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:46:44 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:46:44 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:46:44 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:46:44 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:46:44 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:46:44 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:46:44 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:46:44 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:46:44 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:46:44 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:46:44 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:46:44 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:46:44 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:46:44 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:46:44 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:46:44 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:46:44 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:46:44 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:46:44 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:46:44 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:46:44 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:46:44 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:46:44 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:46:44 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:46:44 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:46:44 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:46:44 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:46:44 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:46:44 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:46:44 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:46:44 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:46:44 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:46:44 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:46:44 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:46:44 : 1
MIG: 10:46:44 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:46:44 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:46:44 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 10:46:44 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:46:44 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:46:44 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:46:44 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:46:44 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:46:44 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:46:44 : 
MIG: 10:46:44 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:46:44 : 
MIG: 10:46:44 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:46:44 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:46:44 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:46:44 : 
MIG: 10:46:44 : 
MIG: 10:46:44 : 
MIG: 10:46:44 : Same Interface
MIG: 10:46:44 : xml_input_file: mig_b.prj
MIG: 10:46:44 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:49:52 : xml_input_file: mig_b.prj
MIG: 10:49:52 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:49:52 : In updateAllModelParams
MIG: 10:49:52 : XGUI hdlLanguage: Verilog
MIG: 10:49:52 : xgui vivado_mode: xpg_bd
MIG: 10:49:52 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:49:52 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:49:53 : 
MIG: 10:49:53 : Inside fn mem: DDR3
MIG: 10:49:53 : detect_uiclk: 100000000
MIG: 10:49:53 : cntrl:  memtype: DDR3
MIG: 10:49:53 : 
MIG: 10:49:53 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:49:53 : 
MIG: 10:49:53 : 
MIG: 10:49:53 : 
MIG: 10:49:53 : 
MIG: 10:49:53 :  polarity_value: 1
MIG: 10:49:53 : 
MIG: 10:49:53 : 
MIG: 10:49:53 : cntrl:  memtype: DDR3
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:49:53 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:49:53 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:49:53 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:49:53 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:49:53 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: ECC ==> OFF
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:49:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:49:53 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:49:53 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:49:53 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:49:53 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:49:53 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:49:53 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:49:53 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:49:53 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:49:53 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:49:53 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:49:53 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:49:53 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:49:53 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:49:53 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:49:53 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:49:53 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:49:53 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:49:53 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:49:53 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:49:53 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:49:53 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:49:53 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:49:53 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:49:53 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:49:53 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:49:53 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:49:53 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:49:53 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:49:53 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:49:53 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:49:53 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:49:53 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:49:53 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:49:53 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:49:53 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:49:53 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:49:53 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:49:53 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:49:53 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:49:53 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:49:53 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:49:53 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:49:53 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:49:53 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:49:53 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:49:53 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:49:53 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:49:53 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:49:53 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:49:53 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:49:53 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:49:53 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:49:53 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:49:53 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:49:53 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:49:53 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:49:53 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:49:53 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:49:53 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:49:53 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:49:53 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:49:53 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:49:53 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:49:53 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:49:53 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:49:53 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:49:53 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:49:53 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:49:53 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:49:53 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:49:53 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:49:53 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:49:53 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:49:53 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:49:53 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:49:53 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:49:53 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:53 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:53 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:53 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:53 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:53 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:53 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:53 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:53 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:53 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:53 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:53 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:53 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:53 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:53 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:49:53 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:49:53 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:49:53 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:49:53 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:49:53 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:49:53 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:49:53 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:49:53 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:49:53 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:49:53 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:49:53 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:49:53 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:49:53 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:49:53 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:49:53 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:49:53 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:49:53 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:49:53 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:49:53 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:49:53 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:49:53 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:49:53 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:49:53 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:49:53 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:49:53 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:49:53 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:49:53 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:49:53 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:49:53 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:49:53 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:49:53 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:49:53 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:49:53 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:49:53 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:49:53 : 7
MIG: 10:49:53 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:49:53 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:49:53 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 10:49:53 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:49:53 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:49:53 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:49:53 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:49:53 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:49:53 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:49:53 : 
MIG: 10:49:53 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:49:53 : 
MIG: 10:49:53 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:49:53 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:49:53 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:49:53 : 
MIG: 10:49:53 : 
MIG: 10:49:53 : 
MIG: 10:49:53 : Same Interface
MIG: 10:49:53 : xml_input_file: mig_b.prj
MIG: 10:49:53 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:49:56 : xml_input_file: mig_b.prj
MIG: 10:49:56 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:49:56 : In updateAllModelParams
MIG: 10:49:56 : XGUI hdlLanguage: Verilog
MIG: 10:49:56 : xgui vivado_mode: xpg_bd
MIG: 10:49:56 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:49:56 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:49:57 : 
MIG: 10:49:57 : Inside fn mem: DDR3
MIG: 10:49:57 : detect_uiclk: 100000000
MIG: 10:49:57 : cntrl:  memtype: DDR3
MIG: 10:49:57 : 
MIG: 10:49:57 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:49:57 : 
MIG: 10:49:57 : 
MIG: 10:49:57 : 
MIG: 10:49:57 : 
MIG: 10:49:57 :  polarity_value: 1
MIG: 10:49:57 : 
MIG: 10:49:57 : 
MIG: 10:49:57 : cntrl:  memtype: DDR3
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:49:57 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:49:57 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:49:57 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:49:57 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:49:57 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: ECC ==> OFF
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:49:57 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:49:57 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:49:57 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:49:57 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:49:57 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:49:57 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:49:57 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:49:57 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:49:57 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:49:57 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:49:57 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:49:57 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:49:57 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:49:57 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:49:57 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:49:57 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:49:57 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:49:57 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:49:57 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:49:57 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:49:57 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:49:57 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:49:57 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:49:57 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:49:57 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:49:57 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:49:57 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:49:57 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:49:57 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:49:57 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:49:57 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:49:57 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:49:57 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:49:57 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:49:57 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:49:57 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:49:57 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:49:57 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:49:57 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:49:57 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:49:57 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:49:57 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:49:57 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:49:57 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:49:57 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:49:57 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:49:57 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:49:57 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:49:57 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:49:57 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:49:57 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:49:57 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:49:57 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:49:57 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:49:57 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:49:57 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:49:57 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:49:57 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:49:57 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:49:57 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:49:57 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:49:57 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:49:57 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:49:57 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:49:57 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:49:57 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:49:57 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:49:57 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:49:57 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:49:57 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:49:57 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:49:57 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:49:57 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:49:57 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:49:57 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:49:57 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:49:57 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:49:57 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:57 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:57 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:57 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:57 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:57 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:57 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:57 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:57 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:57 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:57 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:57 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:57 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:57 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:49:57 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:49:57 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:49:57 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:49:57 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:49:57 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:49:57 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:49:57 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:49:57 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:49:57 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:49:57 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:49:57 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:49:57 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:49:57 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:49:57 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:49:57 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:49:57 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:49:57 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:49:57 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:49:57 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:49:57 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:49:57 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:49:57 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:49:57 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:49:57 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:49:57 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:49:57 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:49:57 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:49:57 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:49:57 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:49:57 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:49:57 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:49:57 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:49:57 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:49:57 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:49:57 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:49:57 : 1
MIG: 10:49:57 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:49:57 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:49:57 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 10:49:57 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:49:57 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:49:57 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:49:57 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:49:57 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:49:57 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:49:57 : 
MIG: 10:49:57 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:49:57 : 
MIG: 10:49:57 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:49:57 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:49:57 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:49:57 : 
MIG: 10:49:57 : 
MIG: 10:49:57 : 
MIG: 10:49:57 : Same Interface
MIG: 10:49:57 : xml_input_file: mig_b.prj
MIG: 10:49:57 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:54:11 : xml_input_file: mig_b.prj
MIG: 10:54:11 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:54:11 : In updateAllModelParams
MIG: 10:54:11 : XGUI hdlLanguage: Verilog
MIG: 10:54:11 : xgui vivado_mode: xpg_bd
MIG: 10:54:11 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:54:11 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:54:11 : 
MIG: 10:54:11 : Inside fn mem: DDR3
MIG: 10:54:11 : detect_uiclk: 100000000
MIG: 10:54:11 : cntrl:  memtype: DDR3
MIG: 10:54:11 : 
MIG: 10:54:11 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:54:11 : 
MIG: 10:54:11 : 
MIG: 10:54:11 : 
MIG: 10:54:11 : 
MIG: 10:54:11 :  polarity_value: 1
MIG: 10:54:11 : 
MIG: 10:54:11 : 
MIG: 10:54:11 : cntrl:  memtype: DDR3
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:54:11 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:54:11 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:54:11 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:54:11 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:54:11 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: ECC ==> OFF
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:54:11 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:54:11 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:54:11 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:54:11 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:54:11 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:54:11 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:54:11 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:54:11 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:54:11 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:54:11 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:54:11 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:54:11 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:54:11 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:54:11 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:54:11 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:54:11 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:54:11 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:54:11 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:54:11 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:54:11 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:54:11 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:54:11 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:54:11 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:54:11 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:54:11 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:54:11 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:54:11 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:54:11 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:54:11 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:54:11 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:54:11 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:54:11 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:54:11 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:54:11 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:54:11 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:54:11 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:54:11 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:54:11 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:54:11 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:54:11 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:54:11 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:54:11 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:54:11 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:54:11 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:54:11 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:54:11 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:54:11 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:54:11 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:54:11 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:54:11 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:54:11 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:54:11 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:54:11 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:54:11 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:54:11 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:54:11 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:54:11 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:54:11 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:54:11 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:54:11 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:54:11 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:54:11 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:54:11 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:54:11 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:54:11 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:54:11 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:54:11 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:54:11 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:54:11 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:54:11 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:54:11 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:54:11 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:54:11 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:54:11 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:54:11 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:54:11 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:54:11 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:54:11 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:11 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:11 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:11 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:11 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:11 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:11 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:11 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:11 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:11 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:11 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:11 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:11 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:11 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:11 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:54:11 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:54:11 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:54:11 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:54:11 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:54:11 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:54:11 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:54:11 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:54:11 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:54:11 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:54:11 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:54:11 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:54:11 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:54:11 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:54:11 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:54:11 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:54:11 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:54:11 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:54:11 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:54:11 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:54:11 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:54:11 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:54:11 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:54:11 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:54:11 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:54:11 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:54:11 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:54:11 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:54:11 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:54:11 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:54:11 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:54:11 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:54:11 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:54:11 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:54:11 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:54:11 : 7
MIG: 10:54:11 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:54:11 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:54:11 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 10:54:11 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:54:11 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:54:11 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:54:11 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:54:11 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:54:11 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:54:11 : 
MIG: 10:54:11 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:54:11 : 
MIG: 10:54:11 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:54:11 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:54:11 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:54:11 : 
MIG: 10:54:11 : 
MIG: 10:54:11 : 
MIG: 10:54:11 : Same Interface
MIG: 10:54:12 : xml_input_file: mig_b.prj
MIG: 10:54:12 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:54:14 : xml_input_file: mig_b.prj
MIG: 10:54:14 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 10:54:15 : In updateAllModelParams
MIG: 10:54:15 : XGUI hdlLanguage: Verilog
MIG: 10:54:15 : xgui vivado_mode: xpg_bd
MIG: 10:54:15 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:54:15 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:54:15 : 
MIG: 10:54:15 : Inside fn mem: DDR3
MIG: 10:54:15 : detect_uiclk: 100000000
MIG: 10:54:15 : cntrl:  memtype: DDR3
MIG: 10:54:15 : 
MIG: 10:54:15 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:54:15 : 
MIG: 10:54:15 : 
MIG: 10:54:15 : 
MIG: 10:54:15 : 
MIG: 10:54:15 :  polarity_value: 1
MIG: 10:54:15 : 
MIG: 10:54:15 : 
MIG: 10:54:15 : cntrl:  memtype: DDR3
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:54:15 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:54:15 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:54:15 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:54:15 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:54:15 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: ECC ==> OFF
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:54:15 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:54:15 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:54:15 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:54:15 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:54:15 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:54:15 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:54:15 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:54:15 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:54:15 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:54:15 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:54:15 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:54:15 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:54:15 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:54:15 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:54:15 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:54:15 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:54:15 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:54:15 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:54:15 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:54:15 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:54:15 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:54:15 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:54:15 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:54:15 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:54:15 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:54:15 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:54:15 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:54:15 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:54:15 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:54:15 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:54:15 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:54:15 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:54:15 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:54:15 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:54:15 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:54:15 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:54:15 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:54:15 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:54:15 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:54:15 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:54:15 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:54:15 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:54:15 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:54:15 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:54:15 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:54:15 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:54:15 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:54:15 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:54:15 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:54:15 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:54:15 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:54:15 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:54:15 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:54:15 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:54:15 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:54:15 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:54:15 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:54:15 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:54:15 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:54:15 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:54:15 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:54:15 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:54:15 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:54:15 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:54:15 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:54:15 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:54:15 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:54:15 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:54:15 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:54:15 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:54:15 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:54:15 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:54:15 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:54:15 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:54:15 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:54:15 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:54:15 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:54:15 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:15 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:15 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:15 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:15 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:15 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:15 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:15 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:15 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:15 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:15 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:15 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:15 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:15 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:15 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:54:15 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:54:15 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:54:15 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:54:15 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:54:15 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:54:15 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:54:15 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:54:15 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:54:15 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:54:15 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:54:15 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:54:15 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:54:15 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:54:15 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:54:15 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:54:15 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:54:15 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:54:15 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:54:15 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:54:15 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:54:15 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:54:15 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:54:15 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:54:15 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:54:15 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:54:15 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:54:15 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:54:15 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:54:15 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:54:15 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:54:15 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:54:15 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:54:15 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:54:15 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:54:15 : 1
MIG: 10:54:15 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:54:15 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:54:15 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 10:54:15 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:54:15 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:54:15 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:54:15 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:54:15 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:54:15 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:54:15 : 
MIG: 10:54:15 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:54:15 : 
MIG: 10:54:15 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:54:15 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:54:15 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:54:15 : 
MIG: 10:54:15 : 
MIG: 10:54:15 : 
MIG: 10:54:15 : Same Interface
MIG: 10:54:16 : xml_input_file: mig_b.prj
MIG: 10:54:16 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:07:04 : xml_input_file: mig_b.prj
MIG: 11:07:04 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:07:04 : In updateAllModelParams
MIG: 11:07:04 : XGUI hdlLanguage: Verilog
MIG: 11:07:04 : xgui vivado_mode: xpg_bd
MIG: 11:07:04 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:07:04 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:07:05 : 
MIG: 11:07:05 : Inside fn mem: DDR3
MIG: 11:07:05 : detect_uiclk: 100000000
MIG: 11:07:05 : cntrl:  memtype: DDR3
MIG: 11:07:05 : 
MIG: 11:07:05 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:07:05 : 
MIG: 11:07:05 : 
MIG: 11:07:05 : 
MIG: 11:07:05 : 
MIG: 11:07:05 :  polarity_value: 1
MIG: 11:07:05 : 
MIG: 11:07:05 : 
MIG: 11:07:05 : cntrl:  memtype: DDR3
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:07:05 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:07:05 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:07:05 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:07:05 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:07:05 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: ECC ==> OFF
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:07:05 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:07:05 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:07:05 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:07:05 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:07:05 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:07:05 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:07:05 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:07:05 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:07:05 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:07:05 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:07:05 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:07:05 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:07:05 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:07:05 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:07:05 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:07:05 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:07:05 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:07:05 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:07:05 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:07:05 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:07:05 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:07:05 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:07:05 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:07:05 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:07:05 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:07:05 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:07:05 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:07:05 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:07:05 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:07:05 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:07:05 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:07:05 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:07:05 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:07:05 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:07:05 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:07:05 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:07:05 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:07:05 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:07:05 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:07:05 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:07:05 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:07:05 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:07:05 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:07:05 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:07:05 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:07:05 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:07:05 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:07:05 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:07:05 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:07:05 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:07:05 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:07:05 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:07:05 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:07:05 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:07:05 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:07:05 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:07:05 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:07:05 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:07:05 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:07:05 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:07:05 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:07:05 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:07:05 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:07:05 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:07:05 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:07:05 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:07:05 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:07:05 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:07:05 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:07:05 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:07:05 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:07:05 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:07:05 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:07:05 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:07:05 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:07:05 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:07:05 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:07:05 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:05 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:05 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:05 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:05 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:05 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:05 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:05 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:05 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:05 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:05 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:05 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:05 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:05 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:05 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:07:05 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:07:05 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:07:05 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:07:05 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:07:05 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:07:05 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:07:05 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:07:05 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:07:05 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:07:05 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:07:05 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:07:05 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:07:05 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:07:05 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:07:05 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:07:05 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:07:05 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:07:05 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:07:05 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:07:05 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:07:05 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:07:05 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:07:05 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:07:05 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:07:05 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:07:05 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:07:05 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:07:05 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:07:05 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:07:05 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:07:05 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:07:05 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:07:05 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:07:05 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:07:05 : 7
MIG: 11:07:05 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:07:05 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:07:05 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:07:05 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:07:05 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:07:05 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:07:05 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:07:05 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:07:05 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:07:05 : 
MIG: 11:07:05 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:07:05 : 
MIG: 11:07:05 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:07:05 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:07:05 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:07:05 : 
MIG: 11:07:05 : 
MIG: 11:07:05 : 
MIG: 11:07:05 : Same Interface
MIG: 11:07:06 : xml_input_file: mig_b.prj
MIG: 11:07:06 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:07:09 : xml_input_file: mig_b.prj
MIG: 11:07:09 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:07:09 : In updateAllModelParams
MIG: 11:07:09 : XGUI hdlLanguage: Verilog
MIG: 11:07:09 : xgui vivado_mode: xpg_bd
MIG: 11:07:09 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:07:09 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:07:10 : 
MIG: 11:07:10 : Inside fn mem: DDR3
MIG: 11:07:10 : detect_uiclk: 100000000
MIG: 11:07:10 : cntrl:  memtype: DDR3
MIG: 11:07:10 : 
MIG: 11:07:10 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:07:10 : 
MIG: 11:07:10 : 
MIG: 11:07:10 : 
MIG: 11:07:10 : 
MIG: 11:07:10 :  polarity_value: 1
MIG: 11:07:10 : 
MIG: 11:07:10 : 
MIG: 11:07:10 : cntrl:  memtype: DDR3
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:07:10 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:07:10 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:07:10 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:07:10 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:07:10 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: ECC ==> OFF
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:07:10 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:07:10 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:07:10 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:07:10 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:07:10 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:07:10 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:07:10 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:07:10 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:07:10 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:07:10 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:07:10 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:07:10 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:07:10 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:07:10 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:07:10 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:07:10 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:07:10 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:07:10 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:07:10 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:07:10 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:07:10 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:07:10 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:07:10 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:07:10 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:07:10 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:07:10 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:07:10 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:07:10 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:07:10 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:07:10 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:07:10 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:07:10 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:07:10 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:07:10 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:07:10 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:07:10 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:07:10 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:07:10 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:07:10 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:07:10 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:07:10 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:07:10 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:07:10 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:07:10 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:07:10 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:07:10 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:07:10 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:07:10 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:07:10 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:07:10 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:07:10 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:07:10 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:07:10 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:07:10 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:07:10 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:07:10 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:07:10 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:07:10 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:07:10 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:07:10 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:07:10 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:07:10 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:07:10 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:07:10 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:07:10 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:07:10 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:07:10 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:07:10 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:07:10 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:07:10 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:07:10 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:07:10 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:07:10 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:07:10 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:07:10 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:07:10 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:07:10 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:07:10 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:10 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:10 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:10 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:10 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:10 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:10 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:10 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:10 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:10 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:10 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:10 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:10 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:10 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:10 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:07:10 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:07:10 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:07:10 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:07:10 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:07:10 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:07:10 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:07:10 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:07:10 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:07:10 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:07:10 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:07:10 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:07:10 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:07:10 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:07:10 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:07:10 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:07:10 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:07:10 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:07:10 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:07:10 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:07:10 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:07:10 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:07:10 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:07:10 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:07:10 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:07:10 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:07:10 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:07:10 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:07:10 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:07:10 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:07:10 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:07:10 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:07:10 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:07:10 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:07:10 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:07:10 : 1
MIG: 11:07:10 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:07:10 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:07:10 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:07:10 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:07:10 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:07:10 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:07:10 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:07:10 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:07:10 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:07:10 : 
MIG: 11:07:10 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:07:10 : 
MIG: 11:07:10 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:07:10 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:07:10 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:07:10 : 
MIG: 11:07:10 : 
MIG: 11:07:10 : 
MIG: 11:07:10 : Same Interface
MIG: 11:07:10 : xml_input_file: mig_b.prj
MIG: 11:07:10 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:09:40 : xml_input_file: mig_b.prj
MIG: 11:09:40 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:09:40 : In updateAllModelParams
MIG: 11:09:40 : XGUI hdlLanguage: Verilog
MIG: 11:09:40 : xgui vivado_mode: xpg_bd
MIG: 11:09:40 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:09:40 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:09:41 : 
MIG: 11:09:41 : Inside fn mem: DDR3
MIG: 11:09:41 : detect_uiclk: 100000000
MIG: 11:09:41 : cntrl:  memtype: DDR3
MIG: 11:09:41 : 
MIG: 11:09:41 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:09:41 : 
MIG: 11:09:41 : 
MIG: 11:09:41 : 
MIG: 11:09:41 : 
MIG: 11:09:41 :  polarity_value: 1
MIG: 11:09:41 : 
MIG: 11:09:41 : 
MIG: 11:09:41 : cntrl:  memtype: DDR3
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:09:41 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:09:41 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:09:41 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:09:41 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:09:41 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: ECC ==> OFF
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:09:41 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:09:41 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:09:41 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:09:41 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:09:41 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:09:41 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:09:41 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:09:41 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:09:41 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:09:41 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:09:41 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:09:41 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:09:41 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:09:41 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:09:41 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:09:41 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:09:41 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:09:41 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:09:41 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:09:41 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:09:41 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:09:41 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:09:41 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:09:41 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:09:41 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:09:41 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:09:41 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:09:41 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:09:41 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:09:41 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:09:41 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:09:41 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:09:41 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:09:41 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:09:41 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:09:41 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:09:41 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:09:41 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:09:41 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:09:41 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:09:41 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:09:41 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:09:41 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:09:41 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:09:41 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:09:41 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:09:41 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:09:41 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:09:41 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:09:41 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:09:41 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:09:41 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:09:41 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:09:41 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:09:41 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:09:41 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:09:41 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:09:41 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:09:41 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:09:41 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:09:41 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:09:41 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:09:41 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:09:41 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:09:41 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:09:41 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:09:41 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:09:41 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:09:41 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:09:41 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:09:41 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:09:41 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:09:41 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:09:41 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:09:41 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:09:41 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:09:41 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:09:41 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:41 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:41 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:41 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:41 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:41 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:41 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:41 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:41 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:41 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:41 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:41 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:41 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:41 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:41 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:09:41 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:09:41 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:09:41 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:09:41 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:09:41 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:09:41 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:09:41 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:09:41 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:09:41 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:09:41 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:09:41 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:09:41 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:09:41 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:09:41 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:09:41 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:09:41 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:09:41 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:09:41 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:09:41 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:09:41 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:09:41 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:09:41 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:09:41 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:09:41 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:09:41 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:09:41 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:09:41 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:09:41 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:09:41 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:09:41 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:09:41 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:09:41 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:09:41 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:09:41 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:09:41 : 7
MIG: 11:09:41 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:09:41 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:09:41 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:09:41 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:09:41 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:09:41 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:09:41 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:09:41 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:09:41 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:09:41 : 
MIG: 11:09:41 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:09:41 : 
MIG: 11:09:41 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:09:41 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:09:41 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:09:41 : 
MIG: 11:09:41 : 
MIG: 11:09:41 : 
MIG: 11:09:41 : Same Interface
MIG: 11:09:41 : xml_input_file: mig_b.prj
MIG: 11:09:41 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:09:45 : xml_input_file: mig_b.prj
MIG: 11:09:45 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:09:45 : In updateAllModelParams
MIG: 11:09:45 : XGUI hdlLanguage: Verilog
MIG: 11:09:45 : xgui vivado_mode: xpg_bd
MIG: 11:09:45 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:09:45 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:09:45 : 
MIG: 11:09:45 : Inside fn mem: DDR3
MIG: 11:09:45 : detect_uiclk: 100000000
MIG: 11:09:45 : cntrl:  memtype: DDR3
MIG: 11:09:45 : 
MIG: 11:09:45 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:09:45 : 
MIG: 11:09:45 : 
MIG: 11:09:45 : 
MIG: 11:09:45 : 
MIG: 11:09:45 :  polarity_value: 1
MIG: 11:09:45 : 
MIG: 11:09:45 : 
MIG: 11:09:45 : cntrl:  memtype: DDR3
MIG: 11:09:45 : 
MIG: 11:09:45 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:09:45 : 
MIG: 11:09:45 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:09:45 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:09:45 : 
MIG: 11:09:45 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:09:45 : 
MIG: 11:09:45 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:09:45 : 
MIG: 11:09:45 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:09:45 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:09:45 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:09:45 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:09:45 : 
MIG: 11:09:45 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:09:45 : 
MIG: 11:09:45 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:09:45 : 
MIG: 11:09:45 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:09:45 : 
MIG: 11:09:45 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:09:45 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:09:45 : 
MIG: 11:09:45 :  Valid Param: ECC ==> OFF
MIG: 11:09:45 : 
MIG: 11:09:45 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:09:45 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:09:45 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:09:45 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:09:45 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:09:45 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:09:45 : 
MIG: 11:09:45 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:09:45 : 
MIG: 11:09:45 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:09:45 : 
MIG: 11:09:45 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:09:45 : 
MIG: 11:09:45 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:09:45 : 
MIG: 11:09:45 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:09:45 : 
MIG: 11:09:45 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:09:45 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:09:45 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:09:45 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:09:45 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:09:45 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:09:45 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:09:45 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:09:45 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:09:45 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:09:45 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:09:45 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:09:45 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:09:45 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:09:45 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:09:45 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:09:45 : 
MIG: 11:09:45 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:09:45 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:09:45 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:09:45 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:09:45 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:09:45 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:09:45 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:09:45 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:09:45 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:09:45 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:09:45 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:09:45 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:09:45 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:09:45 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:09:45 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:09:45 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:09:45 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:09:45 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:09:45 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:09:45 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:09:45 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:09:45 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:09:45 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:09:45 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:09:45 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:09:45 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:09:45 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:09:45 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:09:45 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:09:45 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:09:45 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:09:45 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:09:45 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:09:45 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:09:45 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:09:45 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:09:45 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:09:45 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:09:45 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:09:45 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:09:45 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:09:45 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:09:45 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:09:45 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:09:45 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:09:45 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:09:45 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:09:45 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:09:45 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:09:45 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:09:45 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:09:45 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:09:45 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:09:45 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:09:45 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:09:45 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:09:45 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:09:45 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:09:45 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:45 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:45 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:45 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:45 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:45 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:45 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:45 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:45 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:45 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:45 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:46 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:46 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:46 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:09:46 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:09:46 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:09:46 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:09:46 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:09:46 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:09:46 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:09:46 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:09:46 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:09:46 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:09:46 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:09:46 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:09:46 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:09:46 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:09:46 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:09:46 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:09:46 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:09:46 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:09:46 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:09:46 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:09:46 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:09:46 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:09:46 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:09:46 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:09:46 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:09:46 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:09:46 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:09:46 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:09:46 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:09:46 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:09:46 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:09:46 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:09:46 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:09:46 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:09:46 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:09:46 : 
MIG: 11:09:46 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:09:46 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:09:46 : 
MIG: 11:09:46 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:09:46 : 1
MIG: 11:09:46 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 11:09:46 : 
MIG: 11:09:46 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:09:46 : 
MIG: 11:09:46 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:09:46 : 
MIG: 11:09:46 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:09:46 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:09:46 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:09:46 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:09:46 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:09:46 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:09:46 : 
MIG: 11:09:46 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:09:46 : 
MIG: 11:09:46 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:09:46 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:09:46 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:09:46 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:09:46 : 
MIG: 11:09:46 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:09:46 : 
MIG: 11:09:46 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:09:46 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:09:46 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:09:46 : 
MIG: 11:09:46 : 
MIG: 11:09:46 : 
MIG: 11:09:46 : Same Interface
MIG: 11:09:46 : xml_input_file: mig_b.prj
MIG: 11:09:46 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:12:11 : xml_input_file: mig_b.prj
MIG: 11:12:11 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:12:11 : In updateAllModelParams
MIG: 11:12:11 : XGUI hdlLanguage: Verilog
MIG: 11:12:11 : xgui vivado_mode: xpg_bd
MIG: 11:12:11 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:12:11 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:12:11 : 
MIG: 11:12:11 : Inside fn mem: DDR3
MIG: 11:12:11 : detect_uiclk: 100000000
MIG: 11:12:11 : cntrl:  memtype: DDR3
MIG: 11:12:11 : 
MIG: 11:12:11 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:12:11 : 
MIG: 11:12:11 : 
MIG: 11:12:11 : 
MIG: 11:12:11 : 
MIG: 11:12:11 :  polarity_value: 1
MIG: 11:12:11 : 
MIG: 11:12:11 : 
MIG: 11:12:11 : cntrl:  memtype: DDR3
MIG: 11:12:11 : 
MIG: 11:12:11 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:12:11 : 
MIG: 11:12:11 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:12:11 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:12:11 : 
MIG: 11:12:11 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:12:11 : 
MIG: 11:12:11 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:12:11 : 
MIG: 11:12:11 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:12:11 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:12:11 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:12:11 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:12:11 : 
MIG: 11:12:11 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:12:11 : 
MIG: 11:12:11 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:12:11 : 
MIG: 11:12:11 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:12:11 : 
MIG: 11:12:11 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:12:11 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:12:11 : 
MIG: 11:12:11 :  Valid Param: ECC ==> OFF
MIG: 11:12:11 : 
MIG: 11:12:11 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:12:11 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:12:11 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:12:11 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:12:11 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:12:11 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:12:11 : 
MIG: 11:12:11 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:12:11 : 
MIG: 11:12:11 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:12:11 : 
MIG: 11:12:11 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:12:11 : 
MIG: 11:12:11 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:12:11 : 
MIG: 11:12:11 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:12:11 : 
MIG: 11:12:11 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:12:11 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:12:11 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:12:11 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:12:11 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:12:11 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:12:11 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:12:11 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:12:11 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:12:11 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:12:11 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:12:11 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:12:11 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:12:11 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:12:11 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:12:11 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:12:11 : 
MIG: 11:12:11 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:12:11 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:12:11 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:12:11 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:12:11 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:12:11 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:12:11 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:12:11 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:12:11 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:12:11 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:12:11 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:12:11 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:12:11 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:12:11 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:12:11 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:12:11 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:12:11 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:12:11 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:12:12 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:12:12 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:12:12 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:12:12 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:12:12 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:12:12 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:12:12 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:12:12 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:12:12 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:12:12 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:12:12 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:12:12 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:12:12 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:12:12 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:12:12 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:12:12 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:12:12 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:12:12 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:12:12 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:12:12 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:12:12 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:12:12 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:12:12 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:12:12 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:12:12 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:12:12 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:12:12 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:12:12 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:12:12 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:12:12 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:12:12 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:12:12 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:12:12 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:12:12 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:12:12 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:12:12 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:12:12 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:12:12 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:12:12 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:12:12 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:12:12 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:12 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:12 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:12 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:12 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:12 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:12 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:12 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:12 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:12 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:12 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:12 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:12 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:12 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:12 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:12:12 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:12:12 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:12:12 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:12:12 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:12:12 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:12:12 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:12:12 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:12:12 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:12:12 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:12:12 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:12:12 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:12:12 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:12:12 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:12:12 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:12:12 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:12:12 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:12:12 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:12:12 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:12:12 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:12:12 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:12:12 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:12:12 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:12:12 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:12:12 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:12:12 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:12:12 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:12:12 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:12:12 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:12:12 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:12:12 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:12:12 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:12:12 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:12:12 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:12:12 : 
MIG: 11:12:12 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:12:12 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:12:12 : 
MIG: 11:12:12 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:12:12 : 7
MIG: 11:12:12 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 11:12:12 : 
MIG: 11:12:12 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:12:12 : 
MIG: 11:12:12 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:12:12 : 
MIG: 11:12:12 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:12:12 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:12:12 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:12:12 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:12:12 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:12:12 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:12:12 : 
MIG: 11:12:12 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:12:12 : 
MIG: 11:12:12 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:12:12 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:12:12 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:12:12 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:12:12 : 
MIG: 11:12:12 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:12:12 : 
MIG: 11:12:12 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:12:12 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:12:12 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:12:12 : 
MIG: 11:12:12 : 
MIG: 11:12:12 : 
MIG: 11:12:12 : Same Interface
MIG: 11:12:12 : xml_input_file: mig_b.prj
MIG: 11:12:12 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:12:15 : xml_input_file: mig_b.prj
MIG: 11:12:15 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:12:15 : In updateAllModelParams
MIG: 11:12:15 : XGUI hdlLanguage: Verilog
MIG: 11:12:15 : xgui vivado_mode: xpg_bd
MIG: 11:12:15 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:12:15 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:12:16 : 
MIG: 11:12:16 : Inside fn mem: DDR3
MIG: 11:12:16 : detect_uiclk: 100000000
MIG: 11:12:16 : cntrl:  memtype: DDR3
MIG: 11:12:16 : 
MIG: 11:12:16 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:12:16 : 
MIG: 11:12:16 : 
MIG: 11:12:16 : 
MIG: 11:12:16 : 
MIG: 11:12:16 :  polarity_value: 1
MIG: 11:12:16 : 
MIG: 11:12:16 : 
MIG: 11:12:16 : cntrl:  memtype: DDR3
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:12:16 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:12:16 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:12:16 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:12:16 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:12:16 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: ECC ==> OFF
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:12:16 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:12:16 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:12:16 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:12:16 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:12:16 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:12:16 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:12:16 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:12:16 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:12:16 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:12:16 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:12:16 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:12:16 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:12:16 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:12:16 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:12:16 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:12:16 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:12:16 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:12:16 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:12:16 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:12:16 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:12:16 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:12:16 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:12:16 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:12:16 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:12:16 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:12:16 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:12:16 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:12:16 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:12:16 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:12:16 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:12:16 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:12:16 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:12:16 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:12:16 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:12:16 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:12:16 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:12:16 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:12:16 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:12:16 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:12:16 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:12:16 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:12:16 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:12:16 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:12:16 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:12:16 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:12:16 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:12:16 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:12:16 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:12:16 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:12:16 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:12:16 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:12:16 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:12:16 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:12:16 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:12:16 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:12:16 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:12:16 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:12:16 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:12:16 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:12:16 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:12:16 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:12:16 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:12:16 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:12:16 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:12:16 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:12:16 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:12:16 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:12:16 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:12:16 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:12:16 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:12:16 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:12:16 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:12:16 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:12:16 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:12:16 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:12:16 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:12:16 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:12:16 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:16 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:16 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:16 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:16 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:16 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:16 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:16 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:16 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:16 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:16 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:16 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:16 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:16 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:12:16 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:12:16 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:12:16 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:12:16 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:12:16 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:12:16 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:12:16 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:12:16 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:12:16 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:12:16 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:12:16 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:12:16 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:12:16 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:12:16 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:12:16 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:12:16 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:12:16 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:12:16 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:12:16 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:12:16 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:12:16 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:12:16 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:12:16 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:12:16 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:12:16 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:12:16 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:12:16 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:12:16 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:12:16 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:12:16 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:12:16 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:12:16 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:12:16 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:12:16 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:12:16 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:12:16 : 1
MIG: 11:12:16 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:12:16 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:12:16 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:12:16 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:12:16 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:12:16 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:12:16 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:12:16 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:12:16 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:12:16 : 
MIG: 11:12:16 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:12:16 : 
MIG: 11:12:16 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:12:16 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:12:16 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:12:16 : 
MIG: 11:12:16 : 
MIG: 11:12:16 : 
MIG: 11:12:16 : Same Interface
MIG: 11:12:16 : xml_input_file: mig_b.prj
MIG: 11:12:16 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:29:12 : xml_input_file: mig_b.prj
MIG: 11:29:12 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:29:12 : In updateAllModelParams
MIG: 11:29:12 : XGUI hdlLanguage: Verilog
MIG: 11:29:12 : xgui vivado_mode: xpg_bd
MIG: 11:29:12 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:29:12 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:29:13 : 
MIG: 11:29:13 : Inside fn mem: DDR3
MIG: 11:29:13 : detect_uiclk: 100000000
MIG: 11:29:13 : cntrl:  memtype: DDR3
MIG: 11:29:13 : 
MIG: 11:29:13 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:29:13 : 
MIG: 11:29:13 : 
MIG: 11:29:13 : 
MIG: 11:29:13 : 
MIG: 11:29:13 :  polarity_value: 1
MIG: 11:29:13 : 
MIG: 11:29:13 : 
MIG: 11:29:13 : cntrl:  memtype: DDR3
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:29:13 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:29:13 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:29:13 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:29:13 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:29:13 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: ECC ==> OFF
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:29:13 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:29:13 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:29:13 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:29:13 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:29:13 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:29:13 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:29:13 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:29:13 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:29:13 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:29:13 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:29:13 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:29:13 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:29:13 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:29:13 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:29:13 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:29:13 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:29:13 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:29:13 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:29:13 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:29:13 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:29:13 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:29:13 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:29:13 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:29:13 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:29:13 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:29:13 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:29:13 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:29:13 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:29:13 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:29:13 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:29:13 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:29:13 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:29:13 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:29:13 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:29:13 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:29:13 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:29:13 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:29:13 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:29:13 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:29:13 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:29:13 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:29:13 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:29:13 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:29:13 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:29:13 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:29:13 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:29:13 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:29:13 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:29:13 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:29:13 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:29:13 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:29:13 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:29:13 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:29:13 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:29:13 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:29:13 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:29:13 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:29:13 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:29:13 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:29:13 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:29:13 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:29:13 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:29:13 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:29:13 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:29:13 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:29:13 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:29:13 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:29:13 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:29:13 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:29:13 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:29:13 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:29:13 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:29:13 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:29:13 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:29:13 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:29:13 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:29:13 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:29:13 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:13 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:13 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:13 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:13 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:13 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:13 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:13 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:13 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:13 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:13 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:13 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:13 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:13 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:13 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:29:13 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:29:13 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:29:13 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:29:13 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:29:13 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:29:13 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:29:13 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:29:13 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:29:13 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:29:13 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:29:13 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:29:13 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:29:13 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:29:13 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:29:13 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:29:13 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:29:13 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:29:13 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:29:13 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:29:13 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:29:13 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:29:13 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:29:13 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:29:13 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:29:13 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:29:13 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:29:13 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:29:13 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:29:13 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:29:13 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:29:13 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:29:13 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:29:13 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:29:13 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:29:13 : 7
MIG: 11:29:13 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:29:13 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:29:13 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:29:13 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:29:13 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:29:13 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:29:13 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:29:13 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:29:13 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:29:13 : 
MIG: 11:29:13 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:29:13 : 
MIG: 11:29:13 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:29:13 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:29:13 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:29:13 : 
MIG: 11:29:13 : 
MIG: 11:29:13 : 
MIG: 11:29:13 : Same Interface
MIG: 11:29:13 : xml_input_file: mig_b.prj
MIG: 11:29:13 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:29:17 : xml_input_file: mig_b.prj
MIG: 11:29:17 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:29:17 : In updateAllModelParams
MIG: 11:29:17 : XGUI hdlLanguage: Verilog
MIG: 11:29:17 : xgui vivado_mode: xpg_bd
MIG: 11:29:17 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:29:17 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 11:29:18 : 
MIG: 11:29:18 : Inside fn mem: DDR3
MIG: 11:29:18 : detect_uiclk: 100000000
MIG: 11:29:18 : cntrl:  memtype: DDR3
MIG: 11:29:18 : 
MIG: 11:29:18 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:29:18 : 
MIG: 11:29:18 : 
MIG: 11:29:18 : 
MIG: 11:29:18 : 
MIG: 11:29:18 :  polarity_value: 1
MIG: 11:29:18 : 
MIG: 11:29:18 : 
MIG: 11:29:18 : cntrl:  memtype: DDR3
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:29:18 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:29:18 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:29:18 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 11:29:18 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 11:29:18 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: ECC ==> OFF
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 11:29:18 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:29:18 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:29:18 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:29:18 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:29:18 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:29:18 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:29:18 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:29:18 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:29:18 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:29:18 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 11:29:18 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:29:18 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:29:18 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:29:18 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:29:18 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:29:18 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:29:18 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:29:18 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:29:18 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:29:18 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:29:18 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:29:18 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:29:18 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:29:18 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:29:18 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:29:18 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:29:18 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:29:18 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:29:18 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:29:18 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:29:18 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:29:18 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:29:18 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:29:18 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:29:18 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 11:29:18 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:29:18 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:29:18 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:29:18 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:29:18 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:29:18 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:29:18 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:29:18 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:29:18 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:29:18 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:29:18 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:29:18 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:29:18 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:29:18 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:29:18 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:29:18 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:29:18 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:29:18 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:29:18 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:29:18 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:29:18 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:29:18 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:29:18 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:29:18 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 11:29:18 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 11:29:18 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:29:18 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 11:29:18 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 11:29:18 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 11:29:18 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 11:29:18 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:29:18 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:29:18 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:29:18 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 11:29:18 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:29:18 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 11:29:18 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 11:29:18 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 11:29:18 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 11:29:18 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 11:29:18 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 11:29:18 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 11:29:18 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:18 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:18 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:18 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:18 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:18 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:18 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:18 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:18 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:18 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:18 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:18 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:18 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:18 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:29:18 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 11:29:18 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:29:18 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:29:18 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:29:18 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:29:18 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:29:18 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:29:18 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:29:18 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:29:18 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:29:18 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:29:18 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:29:18 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:29:18 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:29:18 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:29:18 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:29:18 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:29:18 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:29:18 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:29:18 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:29:18 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:29:18 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:29:18 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:29:18 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:29:18 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:29:18 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:29:18 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:29:18 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:29:18 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:29:18 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:29:18 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:29:18 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:29:18 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:29:18 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:29:18 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:29:18 : 1
MIG: 11:29:18 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 11:29:18 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:29:18 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:29:18 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:29:18 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:29:18 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:29:18 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:29:18 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:29:18 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:29:18 : 
MIG: 11:29:18 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:29:18 : 
MIG: 11:29:18 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:29:18 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:29:18 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:29:18 : 
MIG: 11:29:18 : 
MIG: 11:29:18 : 
MIG: 11:29:18 : Same Interface
MIG: 11:29:18 : xml_input_file: mig_b.prj
MIG: 11:29:18 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 11:29:21 : Running synthesis.xit
MIG: 11:29:21 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 11:29:21 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:29:21 : Running vlog_synth_rpr.xit
MIG: 11:29:21 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 11:29:21 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:29:21 : Running simulation.xit
MIG: 11:29:21 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 11:29:21 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:29:21 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:29:21 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 11:29:21 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:29:22 : Running implementation.xit
MIG: 11:29:22 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 11:29:22 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:24:26 : xml_input_file: mig_b.prj
MIG: 12:24:26 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 12:24:26 : In updateAllModelParams
MIG: 12:24:26 : XGUI hdlLanguage: Verilog
MIG: 12:24:26 : xgui vivado_mode: xpg_bd
MIG: 12:24:26 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:24:26 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 12:24:27 : 
MIG: 12:24:27 : Inside fn mem: DDR3
MIG: 12:24:27 : detect_uiclk: 100000000
MIG: 12:24:27 : cntrl:  memtype: DDR3
MIG: 12:24:27 : 
MIG: 12:24:27 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 12:24:27 : 
MIG: 12:24:27 : 
MIG: 12:24:27 : 
MIG: 12:24:27 : 
MIG: 12:24:27 :  polarity_value: 1
MIG: 12:24:27 : 
MIG: 12:24:27 : 
MIG: 12:24:27 : cntrl:  memtype: DDR3
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:24:27 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:24:27 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:24:27 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 12:24:27 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 12:24:27 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: ECC ==> OFF
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 12:24:27 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:24:27 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:24:27 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:24:27 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:24:27 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:24:27 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:24:27 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:24:27 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 12:24:27 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 12:24:27 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 12:24:27 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:24:27 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:24:27 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:24:27 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:24:27 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:24:27 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:24:27 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:24:27 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 12:24:27 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:24:27 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:24:27 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:24:27 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:24:27 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:24:27 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:24:27 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:24:27 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 12:24:27 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 12:24:27 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:24:27 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:24:27 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:24:27 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 12:24:27 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 12:24:27 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:24:27 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:24:27 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 12:24:27 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:24:27 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 12:24:27 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 12:24:27 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:24:27 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 12:24:27 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 12:24:27 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:24:27 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:24:27 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:24:27 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:24:27 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:24:27 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:24:27 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:24:27 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:24:27 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 12:24:27 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:24:27 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:24:27 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:24:27 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 12:24:27 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:24:27 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 12:24:27 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:24:27 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:24:27 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 12:24:27 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 12:24:27 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:24:27 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 12:24:27 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 12:24:27 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 12:24:27 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 12:24:27 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:24:27 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 12:24:27 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 12:24:27 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 12:24:27 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:24:27 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 12:24:27 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 12:24:27 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 12:24:27 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 12:24:27 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 12:24:27 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 12:24:27 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 12:24:27 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:27 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:27 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:27 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:27 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:27 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:27 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:27 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:27 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:27 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:27 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:27 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:27 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:27 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:27 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 12:24:27 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:24:27 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:24:27 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:24:27 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:24:27 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:24:27 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 12:24:27 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:24:27 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:24:27 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:24:27 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:24:27 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:24:27 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:24:27 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:24:27 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:24:27 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:24:27 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:24:27 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:24:27 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:24:27 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:24:27 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:24:27 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:24:27 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:24:27 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:24:27 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:24:27 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:24:27 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:24:27 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:24:27 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:24:27 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:24:27 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:24:27 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:24:27 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:24:27 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:24:27 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:24:27 : 7
MIG: 12:24:27 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 12:24:27 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:24:27 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 12:24:27 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:24:27 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:24:27 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:24:27 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:24:27 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:24:27 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:24:27 : 
MIG: 12:24:27 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:24:27 : 
MIG: 12:24:27 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:24:27 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 12:24:27 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 12:24:27 : 
MIG: 12:24:27 : 
MIG: 12:24:27 : 
MIG: 12:24:27 : Same Interface
MIG: 12:24:27 : xml_input_file: mig_b.prj
MIG: 12:24:27 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 12:24:31 : xml_input_file: mig_b.prj
MIG: 12:24:31 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 12:24:31 : In updateAllModelParams
MIG: 12:24:31 : XGUI hdlLanguage: Verilog
MIG: 12:24:31 : xgui vivado_mode: xpg_bd
MIG: 12:24:31 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:24:31 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 12:24:32 : 
MIG: 12:24:32 : Inside fn mem: DDR3
MIG: 12:24:32 : detect_uiclk: 100000000
MIG: 12:24:32 : cntrl:  memtype: DDR3
MIG: 12:24:32 : 
MIG: 12:24:32 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 12:24:32 : 
MIG: 12:24:32 : 
MIG: 12:24:32 : 
MIG: 12:24:32 : 
MIG: 12:24:32 :  polarity_value: 1
MIG: 12:24:32 : 
MIG: 12:24:32 : 
MIG: 12:24:32 : cntrl:  memtype: DDR3
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:24:32 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:24:32 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:24:32 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 12:24:32 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 12:24:32 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: ECC ==> OFF
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 12:24:32 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:24:32 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:24:32 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:24:32 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:24:32 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:24:32 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:24:32 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:24:32 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 12:24:32 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 12:24:32 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 12:24:32 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:24:32 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:24:32 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:24:32 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:24:32 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:24:32 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:24:32 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:24:32 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 12:24:32 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:24:32 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:24:32 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:24:32 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:24:32 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:24:32 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:24:32 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:24:32 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 12:24:32 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 12:24:32 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:24:32 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:24:32 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:24:32 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 12:24:32 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 12:24:32 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:24:32 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:24:32 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 12:24:32 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:24:32 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 12:24:32 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 12:24:32 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:24:32 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 12:24:32 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 12:24:32 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:24:32 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:24:32 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:24:32 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:24:32 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:24:32 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:24:32 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:24:32 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:24:32 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 12:24:32 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:24:32 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:24:32 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:24:32 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 12:24:32 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:24:32 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 12:24:32 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:24:32 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:24:32 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 12:24:32 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 12:24:32 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:24:32 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 12:24:32 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 12:24:32 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 12:24:32 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 12:24:32 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:24:32 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 12:24:32 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 12:24:32 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 12:24:32 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:24:32 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 12:24:32 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 12:24:32 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 12:24:32 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 12:24:32 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 12:24:32 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 12:24:32 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 12:24:32 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:32 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:32 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:32 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:32 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:32 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:32 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:32 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:32 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:32 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:32 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:32 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:32 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:32 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:24:32 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 12:24:32 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:24:32 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:24:32 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:24:32 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:24:32 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:24:32 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 12:24:32 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:24:32 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:24:32 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:24:32 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:24:32 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:24:32 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:24:32 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:24:32 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:24:32 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:24:32 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:24:32 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:24:32 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:24:32 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:24:32 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:24:32 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:24:32 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:24:32 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:24:32 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:24:32 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:24:32 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:24:32 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:24:32 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:24:32 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:24:32 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:24:32 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:24:32 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:24:32 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:24:32 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:24:32 : 1
MIG: 12:24:32 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 12:24:32 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:24:32 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 12:24:32 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:24:32 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:24:32 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:24:32 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:24:32 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:24:32 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:24:32 : 
MIG: 12:24:32 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:24:32 : 
MIG: 12:24:32 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:24:32 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 12:24:32 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 12:24:32 : 
MIG: 12:24:32 : 
MIG: 12:24:32 : 
MIG: 12:24:32 : Same Interface
MIG: 12:24:32 : xml_input_file: mig_b.prj
MIG: 12:24:32 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 12:35:46 : Running customizer.xit
MIG: 12:35:46 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 12:35:46 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/.Xil/Vivado-7128-ALINX000008-PC/coregen/PCIe_mig_7series_0_0
MIG: 12:35:46 : synp_flow:  -- synthesis_mode: Other
MIG: 12:35:46 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/.Xil/Vivado-7128-ALINX000008-PC/coregen/PCIe_mig_7series_0_0/_tmp/
MIG: 12:35:46 : vivado_mode: xpg_bd
MIG: 12:35:46 :  locked false  
MIG: 12:35:46 : HDL Language: Verilog
MIG: 12:35:46 : compInfo: false
MIG: 12:35:46 : Vivado Options xc7a100t fgg484 -2
MIG: 12:35:46 : 1: xc7a100t 2: fgg484 3: -2
MIG: 12:35:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:35:46 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:35:46 : I am in catch area
MIG: 12:35:46 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/.Xil/Vivado-7128-ALINX000008-PC/coregen/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/.Xil/Vivado-7128-ALINX000008-PC/coregen/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 12:37:13 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 12:37:13 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 12:37:13 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/.Xil/Vivado-7128-ALINX000008-PC/coregen/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:37:13 : Component_Name: PCIe_mig_7series_0_0
MIG: 12:37:13 : Moving PCIe_mig_7series_0_0 ...
MIG: 12:37:13 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 12:37:13 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 12:37:13 : Sending back 0
MIG: 12:37:13 : xml_input_file: mig_a.prj
MIG: 12:37:13 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:37:13 : xml_input_file: mig_a.prj
MIG: 12:37:13 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:37:13 : In updateAllModelParams
MIG: 12:37:13 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 12:37:13 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:37:13 : XGUI hdlLanguage: Verilog
MIG: 12:37:13 : xgui vivado_mode: xpg_bd
MIG: 12:37:13 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:37:13 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 12:37:14 : 
MIG: 12:37:14 : Inside fn mem: DDR3
MIG: 12:37:14 : detect_uiclk: 100000000
MIG: 12:37:14 : cntrl:  memtype: DDR3
MIG: 12:37:14 : 
MIG: 12:37:14 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 12:37:14 : 
MIG: 12:37:14 : 
MIG: 12:37:14 : 
MIG: 12:37:14 : 
MIG: 12:37:14 :  polarity_value: 1
MIG: 12:37:14 : 
MIG: 12:37:14 : 
MIG: 12:37:14 : cntrl:  memtype: DDR3
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:37:14 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:37:14 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:37:14 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 12:37:14 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 12:37:14 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: ECC ==> OFF
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 12:37:14 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:37:14 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:37:14 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:37:14 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:37:14 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:37:14 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:37:14 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:37:14 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 12:37:14 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 12:37:14 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 12:37:14 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:37:14 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:37:14 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:37:14 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:37:14 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:37:14 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:37:14 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:37:14 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 12:37:14 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:37:14 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:37:14 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:37:14 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:37:14 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:37:14 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:37:14 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:37:14 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 12:37:14 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 12:37:14 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:37:14 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:37:14 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:37:14 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 12:37:14 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 12:37:14 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:37:14 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:37:14 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 12:37:14 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:37:14 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 12:37:14 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 12:37:14 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:37:14 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 12:37:14 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 12:37:14 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:37:14 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:37:14 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:37:14 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:37:14 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:37:14 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:37:14 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:37:14 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:37:14 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 12:37:14 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:37:14 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:37:14 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:37:14 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 12:37:14 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:37:14 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 12:37:14 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:37:14 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:37:14 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 12:37:14 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 12:37:14 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:37:14 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 12:37:14 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 12:37:14 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 12:37:14 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 12:37:14 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:37:14 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 12:37:14 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 12:37:14 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 12:37:14 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:37:14 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 12:37:14 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 12:37:14 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 12:37:14 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 12:37:14 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 12:37:14 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 12:37:14 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 12:37:14 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:14 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:14 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:14 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:14 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:14 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:14 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:14 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:14 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:14 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:14 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:14 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:14 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:14 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:14 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 12:37:14 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:37:14 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:37:14 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:37:14 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:37:14 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:37:14 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 12:37:14 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:37:14 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:37:14 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:37:14 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:37:14 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:37:14 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:37:14 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:37:14 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:37:14 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:37:14 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:37:14 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:37:14 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:37:14 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:37:14 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:37:14 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:37:14 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:37:14 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:37:14 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:37:14 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:37:14 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:37:14 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:37:14 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:37:14 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:37:14 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:37:14 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:37:14 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:37:14 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:37:14 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 12:37:14 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:37:14 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 12:37:14 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:37:14 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:37:14 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:37:14 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:37:14 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:37:14 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:37:14 : 
MIG: 12:37:14 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:37:14 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 12:37:14 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 12:37:14 : 
MIG: 12:37:14 : 
MIG: 12:37:14 : 
MIG: 12:37:14 : Same Interface
MIG: 12:37:54 : xml_input_file: mig_a.prj
MIG: 12:37:54 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:37:54 : In updateAllModelParams
MIG: 12:37:54 : XGUI hdlLanguage: Verilog
MIG: 12:37:54 : xgui vivado_mode: xpg_bd
MIG: 12:37:54 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:37:54 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 12:37:54 : 
MIG: 12:37:54 : Inside fn mem: DDR3
MIG: 12:37:54 : detect_uiclk: 100000000
MIG: 12:37:54 : cntrl:  memtype: DDR3
MIG: 12:37:54 : 
MIG: 12:37:54 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 12:37:54 : 
MIG: 12:37:54 : 
MIG: 12:37:54 : 
MIG: 12:37:54 : 
MIG: 12:37:54 :  polarity_value: 1
MIG: 12:37:54 : 
MIG: 12:37:54 : 
MIG: 12:37:54 : cntrl:  memtype: DDR3
MIG: 12:37:54 : 
MIG: 12:37:54 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:37:54 : 
MIG: 12:37:54 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:37:54 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:37:54 : 
MIG: 12:37:54 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:37:54 : 
MIG: 12:37:54 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:37:54 : 
MIG: 12:37:54 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:37:54 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:37:54 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 12:37:54 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:37:54 : 
MIG: 12:37:54 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 12:37:54 : 
MIG: 12:37:54 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 12:37:54 : 
MIG: 12:37:54 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 12:37:54 : 
MIG: 12:37:54 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 12:37:54 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:37:54 : 
MIG: 12:37:54 :  Valid Param: ECC ==> OFF
MIG: 12:37:54 : 
MIG: 12:37:54 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 12:37:54 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:37:54 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:37:54 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:37:54 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:37:54 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:37:54 : 
MIG: 12:37:54 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:37:54 : 
MIG: 12:37:54 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 12:37:54 : 
MIG: 12:37:54 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 12:37:54 : 
MIG: 12:37:54 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:37:54 : 
MIG: 12:37:54 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:37:54 : 
MIG: 12:37:54 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:37:54 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:37:54 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:37:54 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 12:37:54 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 12:37:54 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 12:37:54 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:37:54 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:37:54 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:37:54 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:37:54 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:37:54 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:37:54 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:37:54 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 12:37:54 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:37:54 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:37:54 : 
MIG: 12:37:54 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:37:54 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:37:54 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:37:54 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:37:54 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:37:54 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:37:54 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 12:37:54 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 12:37:54 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:37:54 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:37:54 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:37:54 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 12:37:54 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 12:37:54 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:37:54 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:37:54 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 12:37:54 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:37:54 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 12:37:54 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 12:37:54 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:37:54 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 12:37:54 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 12:37:54 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:37:54 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:37:54 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:37:54 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:37:54 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:37:54 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:37:54 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:37:54 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:37:54 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 12:37:54 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:37:54 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:37:54 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:37:54 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 12:37:54 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:37:54 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 12:37:54 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:37:54 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:37:54 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 12:37:54 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 12:37:54 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:37:54 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 12:37:54 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 12:37:54 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 12:37:54 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 12:37:54 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:37:54 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 12:37:54 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 12:37:54 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 12:37:54 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:37:54 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 12:37:54 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 12:37:54 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 12:37:54 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 12:37:54 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 12:37:54 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 12:37:54 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 12:37:54 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:54 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:54 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:54 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:54 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:54 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:54 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:54 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:54 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:54 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:54 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:54 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:54 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:54 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:54 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 12:37:54 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:37:54 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:37:54 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:37:54 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:37:54 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:37:54 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 12:37:54 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:37:54 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:37:54 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:37:54 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:37:54 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:37:54 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:37:54 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:37:54 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:37:54 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:37:54 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:37:54 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:37:54 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:37:54 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:37:55 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:37:55 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:37:55 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:37:55 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:37:55 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:37:55 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:37:55 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:37:55 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:37:55 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:37:55 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:37:55 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:37:55 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:37:55 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:37:55 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:37:55 : 
MIG: 12:37:55 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:37:55 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:37:55 : 
MIG: 12:37:55 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:37:55 : 7
MIG: 12:37:55 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 12:37:55 : 
MIG: 12:37:55 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:37:55 : 
MIG: 12:37:55 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 12:37:55 : 
MIG: 12:37:55 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 12:37:55 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:37:55 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 12:37:55 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:37:55 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:37:55 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:37:55 : 
MIG: 12:37:55 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:37:55 : 
MIG: 12:37:55 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:37:55 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:37:55 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:37:55 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:37:55 : 
MIG: 12:37:55 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:37:55 : 
MIG: 12:37:55 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:37:55 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 12:37:55 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 12:37:55 : 
MIG: 12:37:55 : 
MIG: 12:37:55 : 
MIG: 12:37:55 : Same Interface
MIG: 12:37:55 : xml_input_file: mig_a.prj
MIG: 12:37:55 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:37:58 : xml_input_file: mig_a.prj
MIG: 12:37:58 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:37:58 : In updateAllModelParams
MIG: 12:37:58 : XGUI hdlLanguage: Verilog
MIG: 12:37:58 : xgui vivado_mode: xpg_bd
MIG: 12:37:58 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:37:58 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 12:37:59 : 
MIG: 12:37:59 : Inside fn mem: DDR3
MIG: 12:37:59 : detect_uiclk: 100000000
MIG: 12:37:59 : cntrl:  memtype: DDR3
MIG: 12:37:59 : 
MIG: 12:37:59 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 12:37:59 : 
MIG: 12:37:59 : 
MIG: 12:37:59 : 
MIG: 12:37:59 : 
MIG: 12:37:59 :  polarity_value: 1
MIG: 12:37:59 : 
MIG: 12:37:59 : 
MIG: 12:37:59 : cntrl:  memtype: DDR3
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:37:59 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:37:59 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:37:59 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 12:37:59 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 12:37:59 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: ECC ==> OFF
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 12:37:59 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:37:59 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:37:59 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:37:59 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:37:59 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:37:59 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:37:59 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:37:59 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 12:37:59 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 12:37:59 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 12:37:59 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:37:59 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:37:59 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:37:59 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:37:59 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:37:59 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:37:59 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:37:59 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 12:37:59 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:37:59 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:37:59 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:37:59 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:37:59 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:37:59 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:37:59 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:37:59 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 12:37:59 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 12:37:59 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:37:59 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:37:59 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:37:59 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 12:37:59 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 12:37:59 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:37:59 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:37:59 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 12:37:59 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:37:59 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 12:37:59 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 12:37:59 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:37:59 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 12:37:59 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 12:37:59 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:37:59 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:37:59 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:37:59 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:37:59 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:37:59 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:37:59 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:37:59 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:37:59 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 12:37:59 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:37:59 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:37:59 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:37:59 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 12:37:59 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:37:59 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 12:37:59 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:37:59 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:37:59 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 12:37:59 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 12:37:59 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:37:59 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 12:37:59 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 12:37:59 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 12:37:59 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 12:37:59 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:37:59 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 12:37:59 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 12:37:59 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 12:37:59 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:37:59 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 12:37:59 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 12:37:59 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 12:37:59 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 12:37:59 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 12:37:59 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 12:37:59 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 12:37:59 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:59 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:59 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:59 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:59 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:59 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:59 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:59 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:59 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:59 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:59 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:59 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:59 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:59 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:59 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 12:37:59 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:37:59 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:37:59 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:37:59 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:37:59 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:37:59 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 12:37:59 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:37:59 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:37:59 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:37:59 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:37:59 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:37:59 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:37:59 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:37:59 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:37:59 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:37:59 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:37:59 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:37:59 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:37:59 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:37:59 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:37:59 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:37:59 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:37:59 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:37:59 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:37:59 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:37:59 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:37:59 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:37:59 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:37:59 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:37:59 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:37:59 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:37:59 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:37:59 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:37:59 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:37:59 : 1
MIG: 12:37:59 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 12:37:59 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:37:59 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 12:37:59 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:37:59 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:37:59 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:37:59 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:37:59 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:37:59 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:37:59 : 
MIG: 12:37:59 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:37:59 : 
MIG: 12:37:59 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:37:59 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 12:37:59 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 12:37:59 : 
MIG: 12:37:59 : 
MIG: 12:37:59 : 
MIG: 12:37:59 : Same Interface
MIG: 12:37:59 : xml_input_file: mig_a.prj
MIG: 12:37:59 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:39:12 : Running synthesis.xit
MIG: 12:39:12 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 12:39:12 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:39:12 : Running vlog_synth_rpr.xit
MIG: 12:39:12 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 12:39:12 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:39:12 : Running simulation.xit
MIG: 12:39:12 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 12:39:12 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:39:13 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:39:13 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 12:39:13 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:39:13 : Running implementation.xit
MIG: 12:39:13 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 12:39:13 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:10:32 : xml_input_file: mig_a.prj
MIG: 13:10:32 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 13:10:32 : In updateAllModelParams
MIG: 13:10:32 : XGUI hdlLanguage: Verilog
MIG: 13:10:32 : xgui vivado_mode: xpg_bd
MIG: 13:10:32 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:10:32 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 13:10:33 : 
MIG: 13:10:33 : Inside fn mem: DDR3
MIG: 13:10:33 : detect_uiclk: 100000000
MIG: 13:10:33 : cntrl:  memtype: DDR3
MIG: 13:10:33 : 
MIG: 13:10:33 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 13:10:33 : 
MIG: 13:10:33 : 
MIG: 13:10:33 : 
MIG: 13:10:33 : 
MIG: 13:10:33 :  polarity_value: 1
MIG: 13:10:33 : 
MIG: 13:10:33 : 
MIG: 13:10:33 : cntrl:  memtype: DDR3
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:10:33 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:10:33 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:10:33 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 13:10:33 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 13:10:33 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: ECC ==> OFF
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 13:10:33 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:10:33 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:10:33 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:10:33 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:10:33 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:10:33 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:10:33 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:10:33 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 13:10:33 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 13:10:33 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 13:10:33 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:10:33 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:10:33 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:10:33 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:10:33 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:10:33 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:10:33 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:10:33 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 13:10:33 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:10:33 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:10:33 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:10:33 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:10:33 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:10:33 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:10:33 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:10:33 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 13:10:33 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 13:10:33 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:10:33 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:10:33 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:10:33 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 13:10:33 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 13:10:33 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:10:33 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:10:33 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 13:10:33 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:10:33 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 13:10:33 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 13:10:33 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:10:33 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 13:10:33 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 13:10:33 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 13:10:33 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:10:33 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:10:33 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:10:33 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:10:33 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:10:33 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:10:33 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:10:33 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 13:10:33 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:10:33 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:10:33 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:10:33 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:10:33 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:10:33 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 13:10:33 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:10:33 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:10:33 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 13:10:33 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 13:10:33 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:10:33 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 13:10:33 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 13:10:33 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 13:10:33 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 13:10:33 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:10:33 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 13:10:33 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 13:10:33 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 13:10:33 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:10:33 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 13:10:33 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 13:10:33 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 13:10:33 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 13:10:33 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 13:10:33 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 13:10:33 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 13:10:33 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:33 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:33 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:33 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:33 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:33 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:33 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:33 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:33 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:33 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:33 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:33 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:33 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:33 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:33 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 13:10:33 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:10:33 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:10:33 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:10:33 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:10:33 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:10:33 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 13:10:33 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:10:33 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:10:33 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:10:33 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:10:33 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:10:33 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:10:33 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:10:33 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:10:33 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:10:33 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:10:33 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:10:33 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:10:33 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:10:33 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:10:33 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:10:33 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:10:33 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:10:33 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:10:33 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:10:33 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:10:33 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:10:33 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:10:33 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:10:33 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:10:33 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:10:33 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:10:33 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:10:33 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:10:33 : 7
MIG: 13:10:33 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 13:10:33 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:10:33 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:10:33 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:10:33 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:10:33 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:10:33 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:10:33 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:10:33 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:10:33 : 
MIG: 13:10:33 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:10:33 : 
MIG: 13:10:33 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:10:33 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 13:10:33 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 13:10:33 : 
MIG: 13:10:33 : 
MIG: 13:10:33 : 
MIG: 13:10:33 : Same Interface
MIG: 13:10:34 : xml_input_file: mig_a.prj
MIG: 13:10:34 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 13:10:37 : xml_input_file: mig_a.prj
MIG: 13:10:37 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 13:10:37 : In updateAllModelParams
MIG: 13:10:37 : XGUI hdlLanguage: Verilog
MIG: 13:10:37 : xgui vivado_mode: xpg_bd
MIG: 13:10:37 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:10:37 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 13:10:38 : 
MIG: 13:10:38 : Inside fn mem: DDR3
MIG: 13:10:38 : detect_uiclk: 100000000
MIG: 13:10:38 : cntrl:  memtype: DDR3
MIG: 13:10:38 : 
MIG: 13:10:38 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 13:10:38 : 
MIG: 13:10:38 : 
MIG: 13:10:38 : 
MIG: 13:10:38 : 
MIG: 13:10:38 :  polarity_value: 1
MIG: 13:10:38 : 
MIG: 13:10:38 : 
MIG: 13:10:38 : cntrl:  memtype: DDR3
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:10:38 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:10:38 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:10:38 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 13:10:38 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 13:10:38 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: ECC ==> OFF
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 13:10:38 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:10:38 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:10:38 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:10:38 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:10:38 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:10:38 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:10:38 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:10:38 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 13:10:38 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 13:10:38 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 13:10:38 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:10:38 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:10:38 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:10:38 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:10:38 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:10:38 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:10:38 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:10:38 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 13:10:38 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:10:38 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:10:38 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:10:38 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:10:38 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:10:38 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:10:38 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:10:38 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 13:10:38 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 13:10:38 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:10:38 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:10:38 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:10:38 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 13:10:38 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 13:10:38 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:10:38 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:10:38 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 13:10:38 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:10:38 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 13:10:38 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 13:10:38 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:10:38 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 13:10:38 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 13:10:38 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 13:10:38 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:10:38 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:10:38 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:10:38 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:10:38 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:10:38 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:10:38 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:10:38 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 13:10:38 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:10:38 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:10:38 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:10:38 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:10:38 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:10:38 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 13:10:38 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:10:38 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:10:38 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 13:10:38 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 13:10:38 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:10:38 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 13:10:38 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 13:10:38 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 13:10:38 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 13:10:38 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:10:38 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 13:10:38 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 13:10:38 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 13:10:38 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:10:38 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 13:10:38 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 13:10:38 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 13:10:38 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 13:10:38 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 13:10:38 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 13:10:38 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 13:10:38 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:38 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:38 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:38 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:38 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:38 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:38 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:38 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:38 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:38 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:38 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:38 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:38 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:38 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:10:38 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 13:10:38 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:10:38 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:10:38 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:10:38 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:10:38 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:10:38 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 13:10:38 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:10:38 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:10:38 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:10:38 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:10:38 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:10:38 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:10:38 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:10:38 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:10:38 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:10:38 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:10:38 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:10:38 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:10:38 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:10:38 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:10:38 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:10:38 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:10:38 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:10:38 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:10:38 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:10:38 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:10:38 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:10:38 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:10:38 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:10:38 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:10:38 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:10:38 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:10:38 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:10:38 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:10:38 : 1
MIG: 13:10:38 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 13:10:38 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:10:38 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:10:38 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:10:38 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:10:38 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:10:38 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:10:38 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:10:38 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:10:38 : 
MIG: 13:10:38 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:10:38 : 
MIG: 13:10:38 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:10:38 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 13:10:38 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 13:10:38 : 
MIG: 13:10:38 : 
MIG: 13:10:38 : 
MIG: 13:10:38 : Same Interface
MIG: 13:10:38 : xml_input_file: mig_a.prj
MIG: 13:10:38 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 13:12:33 : xml_input_file: mig_a.prj
MIG: 13:12:33 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 13:12:33 : In updateAllModelParams
MIG: 13:12:33 : XGUI hdlLanguage: Verilog
MIG: 13:12:33 : xgui vivado_mode: xpg_bd
MIG: 13:12:33 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:12:33 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 13:12:34 : 
MIG: 13:12:34 : Inside fn mem: DDR3
MIG: 13:12:34 : detect_uiclk: 100000000
MIG: 13:12:34 : cntrl:  memtype: DDR3
MIG: 13:12:34 : 
MIG: 13:12:34 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 13:12:34 : 
MIG: 13:12:34 : 
MIG: 13:12:34 : 
MIG: 13:12:34 : 
MIG: 13:12:34 :  polarity_value: 1
MIG: 13:12:34 : 
MIG: 13:12:34 : 
MIG: 13:12:34 : cntrl:  memtype: DDR3
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:12:34 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:12:34 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:12:34 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 13:12:34 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 13:12:34 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: ECC ==> OFF
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 13:12:34 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:12:34 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:12:34 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:12:34 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:12:34 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:12:34 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:12:34 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:12:34 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 13:12:34 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 13:12:34 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 13:12:34 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:12:34 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:12:34 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:12:34 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:12:34 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:12:34 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:12:34 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:12:34 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 13:12:34 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:12:34 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:12:34 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:12:34 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:12:34 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:12:34 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:12:34 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:12:34 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 13:12:34 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 13:12:34 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:12:34 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:12:34 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:12:34 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 13:12:34 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 13:12:34 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:12:34 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:12:34 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 13:12:34 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:12:34 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 13:12:34 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 13:12:34 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:12:34 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 13:12:34 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 13:12:34 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 13:12:34 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:12:34 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:12:34 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:12:34 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:12:34 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:12:34 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:12:34 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:12:34 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 13:12:34 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:12:34 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:12:34 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:12:34 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:12:34 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:12:34 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 13:12:34 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:12:34 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:12:34 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 13:12:34 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 13:12:34 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:12:34 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 13:12:34 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 13:12:34 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 13:12:34 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 13:12:34 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:12:34 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 13:12:34 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 13:12:34 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 13:12:34 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:12:34 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 13:12:34 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 13:12:34 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 13:12:34 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 13:12:34 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 13:12:34 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 13:12:34 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 13:12:34 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:34 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:34 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:34 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:34 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:34 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:34 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:34 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:34 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:34 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:34 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:34 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:34 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:34 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:34 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 13:12:34 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:12:34 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:12:34 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:12:34 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:12:34 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:12:34 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 13:12:34 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:12:34 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:12:34 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:12:34 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:12:34 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:12:34 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:12:34 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:12:34 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:12:34 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:12:34 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:12:34 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:12:34 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:12:34 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:12:34 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:12:34 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:12:34 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:12:34 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:12:34 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:12:34 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:12:34 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:12:34 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:12:34 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:12:34 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:12:34 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:12:34 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:12:34 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:12:34 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:12:34 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:12:34 : 7
MIG: 13:12:34 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 13:12:34 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:12:34 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:12:34 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:12:34 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:12:34 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:12:34 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:12:34 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:12:34 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:12:34 : 
MIG: 13:12:34 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:12:34 : 
MIG: 13:12:34 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:12:34 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 13:12:34 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 13:12:34 : 
MIG: 13:12:34 : 
MIG: 13:12:34 : 
MIG: 13:12:34 : Same Interface
MIG: 13:12:34 : xml_input_file: mig_a.prj
MIG: 13:12:34 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 13:12:37 : xml_input_file: mig_a.prj
MIG: 13:12:37 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 13:12:37 : In updateAllModelParams
MIG: 13:12:37 : XGUI hdlLanguage: Verilog
MIG: 13:12:37 : xgui vivado_mode: xpg_bd
MIG: 13:12:37 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:12:37 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 13:12:38 : 
MIG: 13:12:38 : Inside fn mem: DDR3
MIG: 13:12:38 : detect_uiclk: 100000000
MIG: 13:12:38 : cntrl:  memtype: DDR3
MIG: 13:12:38 : 
MIG: 13:12:38 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 13:12:38 : 
MIG: 13:12:38 : 
MIG: 13:12:38 : 
MIG: 13:12:38 : 
MIG: 13:12:38 :  polarity_value: 1
MIG: 13:12:38 : 
MIG: 13:12:38 : 
MIG: 13:12:38 : cntrl:  memtype: DDR3
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:12:38 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:12:38 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:12:38 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 13:12:38 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 13:12:38 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: ECC ==> OFF
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 13:12:38 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:12:38 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:12:38 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:12:38 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:12:38 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:12:38 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:12:38 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:12:38 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 13:12:38 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 13:12:38 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 13:12:38 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:12:38 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:12:38 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:12:38 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:12:38 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:12:38 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:12:38 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:12:38 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 13:12:38 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:12:38 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:12:38 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:12:38 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:12:38 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:12:38 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:12:38 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:12:38 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 13:12:38 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 13:12:38 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:12:38 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:12:38 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:12:38 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 13:12:38 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 13:12:38 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:12:38 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:12:38 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 13:12:38 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:12:38 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 13:12:38 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 13:12:38 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:12:38 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 13:12:38 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 13:12:38 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 13:12:38 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:12:38 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:12:38 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:12:38 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:12:38 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:12:38 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:12:38 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:12:38 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 13:12:38 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:12:38 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:12:38 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:12:38 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:12:38 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:12:38 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 13:12:38 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:12:38 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:12:38 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 13:12:38 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 13:12:38 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:12:38 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 13:12:38 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 13:12:38 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 13:12:38 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 13:12:38 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:12:38 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 13:12:38 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 13:12:38 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 13:12:38 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:12:38 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 13:12:38 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 13:12:38 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 13:12:38 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 13:12:38 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 13:12:38 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 13:12:38 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 13:12:38 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:38 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:38 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:38 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:38 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:38 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:38 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:38 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:38 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:38 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:38 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:38 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:38 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:38 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:12:38 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 13:12:38 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:12:38 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:12:38 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:12:38 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:12:38 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:12:38 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 13:12:38 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:12:38 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:12:38 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:12:38 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:12:38 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:12:38 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:12:38 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:12:38 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:12:38 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:12:38 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:12:38 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:12:38 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:12:38 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:12:38 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:12:38 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:12:38 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:12:38 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:12:38 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:12:38 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:12:38 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:12:38 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:12:38 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:12:38 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:12:38 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:12:38 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:12:38 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:12:38 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:12:38 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:12:38 : 1
MIG: 13:12:38 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 13:12:38 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:12:38 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:12:38 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:12:38 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:12:38 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:12:38 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:12:38 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:12:38 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:12:38 : 
MIG: 13:12:38 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:12:38 : 
MIG: 13:12:38 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:12:38 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 13:12:38 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 13:12:38 : 
MIG: 13:12:38 : 
MIG: 13:12:38 : 
MIG: 13:12:38 : Same Interface
MIG: 13:12:39 : xml_input_file: mig_a.prj
MIG: 13:12:39 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 13:14:30 : xml_input_file: mig_a.prj
MIG: 13:14:30 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 13:14:30 : In updateAllModelParams
MIG: 13:14:30 : XGUI hdlLanguage: Verilog
MIG: 13:14:30 : xgui vivado_mode: xpg_bd
MIG: 13:14:30 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:14:30 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 13:14:31 : 
MIG: 13:14:31 : Inside fn mem: DDR3
MIG: 13:14:31 : detect_uiclk: 100000000
MIG: 13:14:31 : cntrl:  memtype: DDR3
MIG: 13:14:31 : 
MIG: 13:14:31 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 13:14:31 : 
MIG: 13:14:31 : 
MIG: 13:14:31 : 
MIG: 13:14:31 : 
MIG: 13:14:31 :  polarity_value: 1
MIG: 13:14:31 : 
MIG: 13:14:31 : 
MIG: 13:14:31 : cntrl:  memtype: DDR3
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:14:31 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:14:31 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:14:31 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 13:14:31 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 13:14:31 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: ECC ==> OFF
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 13:14:31 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:14:31 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:14:31 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:14:31 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:14:31 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:14:31 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:14:31 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:14:31 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 13:14:31 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 13:14:31 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 13:14:31 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:14:31 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:14:31 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:14:31 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:14:31 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:14:31 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:14:31 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:14:31 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 13:14:31 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:14:31 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:14:31 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:14:31 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:14:31 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:14:31 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:14:31 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:14:31 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 13:14:31 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 13:14:31 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:14:31 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:14:31 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:14:31 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 13:14:31 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 13:14:31 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:14:31 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:14:31 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 13:14:31 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:14:31 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 13:14:31 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 13:14:31 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:14:31 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 13:14:31 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 13:14:31 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 13:14:31 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:14:31 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:14:31 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:14:31 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:14:31 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:14:31 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:14:31 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:14:31 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 13:14:31 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:14:31 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:14:31 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:14:31 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:14:31 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:14:31 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 13:14:31 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:14:31 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:14:31 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 13:14:31 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 13:14:31 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:14:31 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 13:14:31 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 13:14:31 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 13:14:31 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 13:14:31 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:14:31 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 13:14:31 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 13:14:31 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 13:14:31 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:14:31 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 13:14:31 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 13:14:31 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 13:14:31 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 13:14:31 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 13:14:31 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 13:14:31 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 13:14:31 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:31 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:31 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:31 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:31 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:31 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:31 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:31 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:31 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:31 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:31 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:31 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:31 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:31 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:31 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 13:14:31 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:14:31 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:14:31 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:14:31 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:14:31 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:14:31 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 13:14:31 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:14:31 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:14:31 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:14:31 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:14:31 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:14:31 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:14:31 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:14:31 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:14:31 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:14:31 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:14:31 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:14:31 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:14:31 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:14:31 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:14:31 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:14:31 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:14:31 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:14:31 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:14:31 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:14:31 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:14:31 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:14:31 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:14:31 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:14:31 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:14:31 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:14:31 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:14:31 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:14:31 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:14:31 : 7
MIG: 13:14:31 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 13:14:31 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:14:31 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:14:31 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:14:31 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:14:31 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:14:31 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:14:31 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:14:31 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:14:31 : 
MIG: 13:14:31 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:14:31 : 
MIG: 13:14:31 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:14:31 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 13:14:31 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 13:14:31 : 
MIG: 13:14:31 : 
MIG: 13:14:31 : 
MIG: 13:14:31 : Same Interface
MIG: 13:14:31 : xml_input_file: mig_a.prj
MIG: 13:14:31 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 13:14:35 : xml_input_file: mig_a.prj
MIG: 13:14:35 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 13:14:35 : In updateAllModelParams
MIG: 13:14:35 : XGUI hdlLanguage: Verilog
MIG: 13:14:35 : xgui vivado_mode: xpg_bd
MIG: 13:14:35 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:14:35 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 13:14:35 : 
MIG: 13:14:35 : Inside fn mem: DDR3
MIG: 13:14:35 : detect_uiclk: 100000000
MIG: 13:14:35 : cntrl:  memtype: DDR3
MIG: 13:14:35 : 
MIG: 13:14:35 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 13:14:35 : 
MIG: 13:14:35 : 
MIG: 13:14:35 : 
MIG: 13:14:35 : 
MIG: 13:14:35 :  polarity_value: 1
MIG: 13:14:35 : 
MIG: 13:14:35 : 
MIG: 13:14:35 : cntrl:  memtype: DDR3
MIG: 13:14:35 : 
MIG: 13:14:35 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:14:35 : 
MIG: 13:14:35 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:14:35 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:14:35 : 
MIG: 13:14:35 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:14:35 : 
MIG: 13:14:35 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:14:35 : 
MIG: 13:14:35 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:14:35 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:14:35 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 13:14:35 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:14:35 : 
MIG: 13:14:35 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 13:14:35 : 
MIG: 13:14:35 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 13:14:35 : 
MIG: 13:14:35 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 13:14:35 : 
MIG: 13:14:35 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 13:14:35 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:14:35 : 
MIG: 13:14:35 :  Valid Param: ECC ==> OFF
MIG: 13:14:35 : 
MIG: 13:14:35 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 13:14:35 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:14:35 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:14:35 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:14:35 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:14:35 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:14:35 : 
MIG: 13:14:35 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:14:35 : 
MIG: 13:14:35 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 13:14:35 : 
MIG: 13:14:35 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 13:14:35 : 
MIG: 13:14:35 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:14:35 : 
MIG: 13:14:35 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:14:35 : 
MIG: 13:14:35 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:14:35 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:14:35 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:14:35 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 13:14:35 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 13:14:35 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 13:14:35 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:14:35 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:14:35 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:14:35 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:14:35 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:14:35 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:14:35 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:14:35 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 13:14:35 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:14:35 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:14:35 : 
MIG: 13:14:35 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:14:35 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:14:35 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:14:35 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:14:35 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:14:35 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:14:35 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 13:14:35 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 13:14:35 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:14:35 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:14:35 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:14:35 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 13:14:35 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 13:14:35 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:14:36 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:14:36 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 13:14:36 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:14:36 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 13:14:36 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 13:14:36 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:14:36 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 13:14:36 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 13:14:36 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 13:14:36 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:14:36 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:14:36 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:14:36 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:14:36 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:14:36 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:14:36 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:14:36 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 13:14:36 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:14:36 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:14:36 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:14:36 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:14:36 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:14:36 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 13:14:36 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:14:36 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:14:36 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 13:14:36 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 13:14:36 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:14:36 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 13:14:36 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 13:14:36 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 13:14:36 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 13:14:36 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:14:36 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 13:14:36 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 13:14:36 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 13:14:36 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:14:36 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 13:14:36 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 13:14:36 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 13:14:36 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 13:14:36 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 13:14:36 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 13:14:36 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 13:14:36 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:36 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:36 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:36 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:36 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:36 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:36 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:36 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:36 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:36 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:36 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:36 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:36 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:36 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:14:36 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 13:14:36 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:14:36 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:14:36 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:14:36 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:14:36 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:14:36 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 13:14:36 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:14:36 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:14:36 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:14:36 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:14:36 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:14:36 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:14:36 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:14:36 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:14:36 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:14:36 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:14:36 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:14:36 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:14:36 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:14:36 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:14:36 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:14:36 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:14:36 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:14:36 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:14:36 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:14:36 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:14:36 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:14:36 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:14:36 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:14:36 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:14:36 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:14:36 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:14:36 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:14:36 : 
MIG: 13:14:36 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:14:36 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:14:36 : 
MIG: 13:14:36 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:14:36 : 1
MIG: 13:14:36 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 13:14:36 : 
MIG: 13:14:36 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:14:36 : 
MIG: 13:14:36 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:14:36 : 
MIG: 13:14:36 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 13:14:36 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:14:36 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:14:36 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:14:36 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:14:36 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:14:36 : 
MIG: 13:14:36 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:14:36 : 
MIG: 13:14:36 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:14:36 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:14:36 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:14:36 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:14:36 : 
MIG: 13:14:36 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:14:36 : 
MIG: 13:14:36 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:14:36 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 13:14:36 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 13:14:36 : 
MIG: 13:14:36 : 
MIG: 13:14:36 : 
MIG: 13:14:36 : Same Interface
MIG: 13:14:36 : xml_input_file: mig_a.prj
MIG: 13:14:36 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 13:16:03 : Running synthesis.xit
MIG: 13:16:03 : ################# RUNNING MIG BATCH ###################
MIG: 13:16:03 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 13:16:03 : synp_flow:  -- synthesis_mode: Other
MIG: 13:16:03 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 13:16:03 : vivado_mode: xpg_bd
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 1
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 : isPortInterface: 0
MIG: 13:16:03 :  locked false  
MIG: 13:16:03 : HDL Language: Verilog
MIG: 13:16:03 : compInfo: false
MIG: 13:16:03 : Vivado Options xc7a100t fgg484 -2
MIG: 13:16:03 : 1: xc7a100t 2: fgg484 3: -2
MIG: 13:16:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:16:03 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:16:03 : I am in catch area
MIG: 13:16:03 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 13:16:10 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 13:16:10 : Component_Name: PCIe_mig_7series_0_0
MIG: 13:16:10 : Moving PCIe_mig_7series_0_0 ...
MIG: 13:16:10 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 13:16:10 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 13:16:10 : Running vlog_synth_rpr.xit
MIG: 13:16:10 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 13:16:10 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:16:10 : Running simulation.xit
MIG: 13:16:11 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 13:16:11 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:16:11 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:16:11 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 13:16:11 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:16:11 : Running implementation.xit
MIG: 13:16:11 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 13:16:11 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:14:22 : xml_input_file: mig_a.prj
MIG: 14:14:22 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:14:22 : xml_input_file: mig_a.prj
MIG: 14:14:22 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:14:22 : xml_input_file: mig_a.prj
MIG: 14:14:22 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:14:22 : In updateAllModelParams
MIG: 14:14:22 : XGUI hdlLanguage: Verilog
MIG: 14:14:22 : xgui vivado_mode: xpg_bd
MIG: 14:14:22 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:14:22 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:14:23 : 
MIG: 14:14:23 : Inside fn mem: DDR3
MIG: 14:14:23 : detect_uiclk: 100000000
MIG: 14:14:23 : cntrl:  memtype: DDR3
MIG: 14:14:23 : 
MIG: 14:14:23 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:14:23 : 
MIG: 14:14:23 : 
MIG: 14:14:23 : 
MIG: 14:14:23 : 
MIG: 14:14:23 :  polarity_value: 1
MIG: 14:14:23 : 
MIG: 14:14:23 : 
MIG: 14:14:23 : cntrl:  memtype: DDR3
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:14:23 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:14:23 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:14:23 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:14:23 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:14:23 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: ECC ==> OFF
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:14:23 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:14:23 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:14:23 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:14:23 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:14:23 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:14:23 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:14:23 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:14:23 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:14:23 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:14:23 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:14:23 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:14:23 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:14:23 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:14:23 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:14:23 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:14:23 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:14:23 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:14:23 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:14:23 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:14:23 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:14:23 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:14:23 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:14:23 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:14:23 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:14:23 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:14:23 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:14:23 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:14:23 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:14:23 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:14:23 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:14:23 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:14:23 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:14:23 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:14:23 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:14:23 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:14:23 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:14:23 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:14:23 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:14:23 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:14:23 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:14:23 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:14:23 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:14:23 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:14:23 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:14:23 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:14:23 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:14:23 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:14:23 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:14:23 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:14:23 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:14:23 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:14:23 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:14:23 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:14:23 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:14:23 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:14:23 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:14:23 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:14:23 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:14:23 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:14:23 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:14:23 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:14:23 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:14:23 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:14:23 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:14:23 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:14:23 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:14:23 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:14:23 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:14:23 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:14:23 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:14:23 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:14:23 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:14:23 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:14:23 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:14:23 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:14:23 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:14:23 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:14:23 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:23 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:23 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:23 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:23 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:23 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:23 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:23 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:23 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:23 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:23 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:23 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:23 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:23 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:23 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:14:23 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:14:23 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:14:23 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:14:23 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:14:23 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:14:23 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:14:23 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:14:23 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:14:23 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:14:23 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:14:23 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:14:23 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:14:23 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:14:23 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:14:23 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:14:23 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:14:23 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:14:23 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:14:23 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:14:23 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:14:23 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:14:23 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:14:23 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:14:23 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:14:23 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:14:23 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:14:23 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:14:23 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:14:23 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:14:23 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:14:23 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:14:23 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:14:23 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:14:23 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:14:23 : 7
MIG: 14:14:23 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:14:23 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:14:23 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:14:23 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:14:23 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:14:23 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:14:23 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:14:23 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:14:23 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:14:23 : 
MIG: 14:14:23 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:14:23 : 
MIG: 14:14:23 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:14:23 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:14:23 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:14:23 : 
MIG: 14:14:23 : 
MIG: 14:14:23 : 
MIG: 14:14:23 : Same Interface
MIG: 14:14:23 : xml_input_file: mig_a.prj
MIG: 14:14:23 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:14:27 : xml_input_file: mig_a.prj
MIG: 14:14:27 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:14:27 : In updateAllModelParams
MIG: 14:14:27 : XGUI hdlLanguage: Verilog
MIG: 14:14:27 : xgui vivado_mode: xpg_bd
MIG: 14:14:27 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:14:27 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:14:28 : 
MIG: 14:14:28 : Inside fn mem: DDR3
MIG: 14:14:28 : detect_uiclk: 100000000
MIG: 14:14:28 : cntrl:  memtype: DDR3
MIG: 14:14:28 : 
MIG: 14:14:28 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:14:28 : 
MIG: 14:14:28 : 
MIG: 14:14:28 : 
MIG: 14:14:28 : 
MIG: 14:14:28 :  polarity_value: 1
MIG: 14:14:28 : 
MIG: 14:14:28 : 
MIG: 14:14:28 : cntrl:  memtype: DDR3
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:14:28 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:14:28 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:14:28 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:14:28 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:14:28 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: ECC ==> OFF
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:14:28 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:14:28 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:14:28 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:14:28 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:14:28 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:14:28 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:14:28 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:14:28 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:14:28 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:14:28 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:14:28 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:14:28 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:14:28 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:14:28 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:14:28 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:14:28 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:14:28 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:14:28 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:14:28 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:14:28 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:14:28 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:14:28 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:14:28 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:14:28 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:14:28 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:14:28 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:14:28 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:14:28 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:14:28 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:14:28 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:14:28 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:14:28 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:14:28 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:14:28 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:14:28 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:14:28 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:14:28 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:14:28 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:14:28 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:14:28 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:14:28 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:14:28 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:14:28 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:14:28 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:14:28 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:14:28 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:14:28 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:14:28 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:14:28 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:14:28 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:14:28 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:14:28 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:14:28 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:14:28 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:14:28 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:14:28 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:14:28 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:14:28 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:14:28 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:14:28 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:14:28 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:14:28 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:14:28 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:14:28 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:14:28 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:14:28 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:14:28 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:14:28 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:14:28 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:14:28 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:14:28 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:14:28 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:14:28 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:14:28 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:14:28 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:14:28 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:14:28 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:14:28 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:28 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:28 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:28 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:28 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:28 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:28 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:28 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:28 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:28 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:28 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:28 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:28 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:28 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:14:28 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:14:28 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:14:28 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:14:28 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:14:28 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:14:28 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:14:28 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:14:28 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:14:28 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:14:28 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:14:28 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:14:28 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:14:28 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:14:28 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:14:28 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:14:28 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:14:28 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:14:28 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:14:28 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:14:28 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:14:28 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:14:28 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:14:28 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:14:28 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:14:28 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:14:28 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:14:28 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:14:28 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:14:28 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:14:28 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:14:28 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:14:28 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:14:28 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:14:28 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:14:28 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:14:28 : 1
MIG: 14:14:28 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:14:28 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:14:28 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:14:28 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:14:28 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:14:28 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:14:28 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:14:28 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:14:28 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:14:28 : 
MIG: 14:14:28 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:14:28 : 
MIG: 14:14:28 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:14:28 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:14:28 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:14:28 : 
MIG: 14:14:28 : 
MIG: 14:14:28 : 
MIG: 14:14:28 : Same Interface
MIG: 14:14:28 : xml_input_file: mig_a.prj
MIG: 14:14:28 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:21:12 : xml_input_file: mig_a.prj
MIG: 14:21:12 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:21:12 : In updateAllModelParams
MIG: 14:21:12 : XGUI hdlLanguage: Verilog
MIG: 14:21:12 : xgui vivado_mode: xpg_bd
MIG: 14:21:12 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:21:12 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:21:13 : 
MIG: 14:21:13 : Inside fn mem: DDR3
MIG: 14:21:13 : detect_uiclk: 100000000
MIG: 14:21:13 : cntrl:  memtype: DDR3
MIG: 14:21:13 : 
MIG: 14:21:13 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:21:13 : 
MIG: 14:21:13 : 
MIG: 14:21:13 : 
MIG: 14:21:13 : 
MIG: 14:21:13 :  polarity_value: 1
MIG: 14:21:13 : 
MIG: 14:21:13 : 
MIG: 14:21:13 : cntrl:  memtype: DDR3
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:21:13 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:21:13 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:21:13 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:21:13 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:21:13 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: ECC ==> OFF
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:21:13 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:21:13 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:21:13 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:21:13 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:21:13 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:21:13 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:21:13 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:21:13 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:21:13 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:21:13 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:21:13 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:21:13 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:21:13 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:21:13 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:21:13 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:21:13 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:21:13 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:21:13 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:21:13 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:21:13 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:21:13 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:21:13 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:21:13 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:21:13 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:21:13 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:21:13 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:21:13 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:21:13 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:21:13 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:21:13 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:21:13 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:21:13 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:21:13 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:21:13 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:21:13 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:21:13 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:21:13 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:21:13 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:21:13 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:21:13 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:21:13 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:21:13 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:21:13 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:21:13 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:21:13 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:21:13 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:21:13 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:21:13 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:21:13 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:21:13 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:21:13 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:21:13 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:21:13 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:21:13 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:21:13 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:21:13 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:21:13 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:21:13 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:21:13 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:21:13 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:21:13 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:21:13 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:21:13 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:21:13 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:21:13 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:21:13 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:21:13 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:21:13 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:21:13 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:21:13 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:21:13 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:21:13 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:21:13 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:21:13 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:21:13 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:21:13 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:21:13 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:21:13 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:13 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:13 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:13 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:13 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:13 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:13 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:13 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:13 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:13 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:13 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:13 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:13 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:13 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:13 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:21:13 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:21:13 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:21:13 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:21:13 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:21:13 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:21:13 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:21:13 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:21:13 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:21:13 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:21:13 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:21:13 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:21:13 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:21:13 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:21:13 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:21:13 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:21:13 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:21:13 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:21:13 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:21:13 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:21:13 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:21:13 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:21:13 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:21:13 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:21:13 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:21:13 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:21:13 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:21:13 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:21:13 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:21:13 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:21:13 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:21:13 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:21:13 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:21:13 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:21:13 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:21:13 : 7
MIG: 14:21:13 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:21:13 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:21:13 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:21:13 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:21:13 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:21:13 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:21:13 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:21:13 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:21:13 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:21:13 : 
MIG: 14:21:13 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:21:13 : 
MIG: 14:21:13 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:21:13 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:21:13 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:21:13 : 
MIG: 14:21:13 : 
MIG: 14:21:13 : 
MIG: 14:21:13 : Same Interface
MIG: 14:21:14 : xml_input_file: mig_a.prj
MIG: 14:21:14 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:21:17 : xml_input_file: mig_a.prj
MIG: 14:21:17 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:21:17 : In updateAllModelParams
MIG: 14:21:17 : XGUI hdlLanguage: Verilog
MIG: 14:21:17 : xgui vivado_mode: xpg_bd
MIG: 14:21:17 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:21:17 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:21:18 : 
MIG: 14:21:18 : Inside fn mem: DDR3
MIG: 14:21:18 : detect_uiclk: 100000000
MIG: 14:21:18 : cntrl:  memtype: DDR3
MIG: 14:21:18 : 
MIG: 14:21:18 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:21:18 : 
MIG: 14:21:18 : 
MIG: 14:21:18 : 
MIG: 14:21:18 : 
MIG: 14:21:18 :  polarity_value: 1
MIG: 14:21:18 : 
MIG: 14:21:18 : 
MIG: 14:21:18 : cntrl:  memtype: DDR3
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:21:18 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:21:18 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:21:18 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:21:18 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:21:18 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: ECC ==> OFF
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:21:18 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:21:18 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:21:18 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:21:18 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:21:18 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:21:18 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:21:18 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:21:18 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:21:18 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:21:18 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:21:18 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:21:18 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:21:18 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:21:18 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:21:18 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:21:18 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:21:18 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:21:18 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:21:18 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:21:18 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:21:18 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:21:18 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:21:18 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:21:18 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:21:18 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:21:18 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:21:18 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:21:18 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:21:18 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:21:18 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:21:18 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:21:18 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:21:18 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:21:18 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:21:18 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:21:18 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:21:18 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:21:18 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:21:18 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:21:18 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:21:18 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:21:18 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:21:18 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:21:18 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:21:18 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:21:18 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:21:18 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:21:18 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:21:18 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:21:18 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:21:18 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:21:18 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:21:18 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:21:18 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:21:18 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:21:18 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:21:18 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:21:18 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:21:18 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:21:18 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:21:18 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:21:18 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:21:18 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:21:18 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:21:18 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:21:18 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:21:18 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:21:18 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:21:18 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:21:18 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:21:18 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:21:18 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:21:18 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:21:18 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:21:18 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:21:18 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:21:18 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:21:18 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:18 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:18 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:18 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:18 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:18 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:18 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:18 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:18 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:18 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:18 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:18 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:18 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:18 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:21:18 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:21:18 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:21:18 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:21:18 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:21:18 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:21:18 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:21:18 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:21:18 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:21:18 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:21:18 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:21:18 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:21:18 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:21:18 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:21:18 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:21:18 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:21:18 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:21:18 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:21:18 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:21:18 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:21:18 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:21:18 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:21:18 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:21:18 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:21:18 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:21:18 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:21:18 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:21:18 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:21:18 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:21:18 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:21:18 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:21:18 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:21:18 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:21:18 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:21:18 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:21:18 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:21:18 : 1
MIG: 14:21:18 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:21:18 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:21:18 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:21:18 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:21:18 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:21:18 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:21:18 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:21:18 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:21:18 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:21:18 : 
MIG: 14:21:18 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:21:18 : 
MIG: 14:21:18 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:21:18 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:21:18 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:21:18 : 
MIG: 14:21:18 : 
MIG: 14:21:18 : 
MIG: 14:21:18 : Same Interface
MIG: 14:21:18 : xml_input_file: mig_a.prj
MIG: 14:21:18 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:21:21 : Running synthesis.xit
MIG: 14:21:21 : ################# RUNNING MIG BATCH ###################
MIG: 14:21:21 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 14:21:21 : synp_flow:  -- synthesis_mode: Other
MIG: 14:21:21 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 14:21:21 : vivado_mode: xpg_bd
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 1
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 : isPortInterface: 0
MIG: 14:21:21 :  locked false  
MIG: 14:21:21 : HDL Language: Verilog
MIG: 14:21:21 : compInfo: false
MIG: 14:21:21 : Vivado Options xc7a100t fgg484 -2
MIG: 14:21:21 : 1: xc7a100t 2: fgg484 3: -2
MIG: 14:21:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:21:21 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:21:21 : I am in catch area
MIG: 14:21:21 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 14:21:30 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:21:30 : Component_Name: PCIe_mig_7series_0_0
MIG: 14:21:30 : Moving PCIe_mig_7series_0_0 ...
MIG: 14:21:30 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 14:21:30 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 14:21:30 : Running vlog_synth_rpr.xit
MIG: 14:21:30 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:21:30 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:21:30 : Running simulation.xit
MIG: 14:21:30 : ################# RUNNING MIG BATCH ###################
MIG: 14:21:30 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 14:21:30 : synp_flow:  -- synthesis_mode: Other
MIG: 14:21:30 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 14:21:30 : vivado_mode: xpg_bd
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 1
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 : isPortInterface: 0
MIG: 14:21:30 :  locked false  
MIG: 14:21:30 : HDL Language: Verilog
MIG: 14:21:30 : compInfo: false
MIG: 14:21:30 : Vivado Options xc7a100t fgg484 -2
MIG: 14:21:30 : 1: xc7a100t 2: fgg484 3: -2
MIG: 14:21:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:21:30 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:21:30 : I am in catch area
MIG: 14:21:30 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 14:21:37 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:21:37 : Component_Name: PCIe_mig_7series_0_0
MIG: 14:21:37 : Moving PCIe_mig_7series_0_0 ...
MIG: 14:21:37 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 14:21:37 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 14:21:38 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:21:38 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:21:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:21:38 : Running implementation.xit
MIG: 14:21:38 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:21:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:35:21 : xml_input_file: mig_a.prj
MIG: 14:35:21 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:35:21 : In updateAllModelParams
MIG: 14:35:21 : XGUI hdlLanguage: Verilog
MIG: 14:35:21 : xgui vivado_mode: xpg_bd
MIG: 14:35:21 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:35:21 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:35:22 : 
MIG: 14:35:22 : Inside fn mem: DDR3
MIG: 14:35:22 : detect_uiclk: 100000000
MIG: 14:35:22 : cntrl:  memtype: DDR3
MIG: 14:35:22 : 
MIG: 14:35:22 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:35:22 : 
MIG: 14:35:22 : 
MIG: 14:35:22 : 
MIG: 14:35:22 : 
MIG: 14:35:22 :  polarity_value: 1
MIG: 14:35:22 : 
MIG: 14:35:22 : 
MIG: 14:35:22 : cntrl:  memtype: DDR3
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:35:22 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:35:22 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:35:22 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:35:22 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:35:22 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: ECC ==> OFF
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:35:22 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:35:22 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:35:22 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:35:22 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:35:22 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:35:22 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:35:22 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:35:22 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:35:22 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:35:22 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:35:22 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:35:22 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:35:22 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:35:22 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:35:22 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:35:22 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:35:22 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:35:22 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:35:22 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:35:22 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:35:22 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:35:22 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:35:22 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:35:22 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:35:22 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:35:22 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:35:22 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:35:22 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:35:22 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:35:22 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:35:22 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:35:22 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:35:22 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:35:22 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:35:22 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:35:22 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:35:22 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:35:22 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:35:22 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:35:22 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:35:22 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:35:22 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:35:22 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:35:22 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:35:22 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:35:22 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:35:22 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:35:22 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:35:22 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:35:22 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:35:22 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:35:22 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:35:22 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:35:22 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:35:22 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:35:22 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:35:22 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:35:22 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:35:22 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:35:22 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:35:22 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:35:22 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:35:22 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:35:22 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:35:22 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:35:22 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:35:22 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:35:22 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:35:22 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:35:22 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:35:22 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:35:22 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:35:22 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:35:22 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:35:22 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:35:22 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:35:22 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:35:22 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:22 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:22 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:22 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:22 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:22 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:22 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:22 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:22 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:22 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:22 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:22 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:22 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:22 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:22 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:35:22 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:35:22 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:35:22 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:35:22 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:35:22 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:35:22 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:35:22 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:35:22 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:35:22 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:35:22 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:35:22 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:35:22 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:35:22 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:35:22 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:35:22 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:35:22 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:35:22 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:35:22 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:35:22 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:35:22 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:35:22 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:35:22 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:35:22 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:35:22 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:35:22 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:35:22 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:35:22 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:35:22 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:35:22 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:35:22 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:35:22 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:35:22 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:35:22 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:35:22 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:35:22 : 7
MIG: 14:35:22 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:35:22 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:35:22 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:35:22 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:35:22 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:35:22 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:35:22 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:35:22 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:35:22 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:35:22 : 
MIG: 14:35:22 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:35:22 : 
MIG: 14:35:22 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:35:22 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:35:22 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:35:22 : 
MIG: 14:35:22 : 
MIG: 14:35:22 : 
MIG: 14:35:22 : Same Interface
MIG: 14:35:22 : xml_input_file: mig_a.prj
MIG: 14:35:22 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:35:26 : xml_input_file: mig_a.prj
MIG: 14:35:26 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:35:26 : In updateAllModelParams
MIG: 14:35:26 : XGUI hdlLanguage: Verilog
MIG: 14:35:26 : xgui vivado_mode: xpg_bd
MIG: 14:35:26 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:35:26 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:35:27 : 
MIG: 14:35:27 : Inside fn mem: DDR3
MIG: 14:35:27 : detect_uiclk: 100000000
MIG: 14:35:27 : cntrl:  memtype: DDR3
MIG: 14:35:27 : 
MIG: 14:35:27 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:35:27 : 
MIG: 14:35:27 : 
MIG: 14:35:27 : 
MIG: 14:35:27 : 
MIG: 14:35:27 :  polarity_value: 1
MIG: 14:35:27 : 
MIG: 14:35:27 : 
MIG: 14:35:27 : cntrl:  memtype: DDR3
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:35:27 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:35:27 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:35:27 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:35:27 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:35:27 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: ECC ==> OFF
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:35:27 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:35:27 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:35:27 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:35:27 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:35:27 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:35:27 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:35:27 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:35:27 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:35:27 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:35:27 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:35:27 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:35:27 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:35:27 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:35:27 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:35:27 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:35:27 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:35:27 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:35:27 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:35:27 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:35:27 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:35:27 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:35:27 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:35:27 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:35:27 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:35:27 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:35:27 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:35:27 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:35:27 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:35:27 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:35:27 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:35:27 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:35:27 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:35:27 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:35:27 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:35:27 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:35:27 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:35:27 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:35:27 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:35:27 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:35:27 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:35:27 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:35:27 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:35:27 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:35:27 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:35:27 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:35:27 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:35:27 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:35:27 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:35:27 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:35:27 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:35:27 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:35:27 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:35:27 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:35:27 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:35:27 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:35:27 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:35:27 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:35:27 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:35:27 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:35:27 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:35:27 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:35:27 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:35:27 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:35:27 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:35:27 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:35:27 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:35:27 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:35:27 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:35:27 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:35:27 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:35:27 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:35:27 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:35:27 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:35:27 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:35:27 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:35:27 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:35:27 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:35:27 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:27 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:27 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:27 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:27 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:27 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:27 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:27 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:27 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:27 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:27 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:27 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:27 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:27 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:35:27 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:35:27 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:35:27 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:35:27 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:35:27 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:35:27 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:35:27 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:35:27 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:35:27 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:35:27 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:35:27 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:35:27 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:35:27 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:35:27 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:35:27 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:35:27 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:35:27 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:35:27 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:35:27 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:35:27 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:35:27 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:35:27 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:35:27 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:35:27 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:35:27 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:35:27 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:35:27 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:35:27 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:35:27 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:35:27 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:35:27 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:35:27 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:35:27 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:35:27 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:35:27 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:35:27 : 1
MIG: 14:35:27 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:35:27 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:35:27 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:35:27 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:35:27 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:35:27 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:35:27 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:35:27 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:35:27 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:35:27 : 
MIG: 14:35:27 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:35:27 : 
MIG: 14:35:27 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:35:27 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:35:27 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:35:27 : 
MIG: 14:35:27 : 
MIG: 14:35:27 : 
MIG: 14:35:27 : Same Interface
MIG: 14:35:27 : xml_input_file: mig_a.prj
MIG: 14:35:27 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:36:00 : Running synthesis.xit
MIG: 14:36:00 : ################# RUNNING MIG BATCH ###################
MIG: 14:36:00 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 14:36:00 : synp_flow:  -- synthesis_mode: Other
MIG: 14:36:00 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 14:36:00 : vivado_mode: xpg_bd
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:00 : isPortInterface: 0
MIG: 14:36:01 : isPortInterface: 0
MIG: 14:36:01 : isPortInterface: 1
MIG: 14:36:01 : isPortInterface: 0
MIG: 14:36:01 : isPortInterface: 0
MIG: 14:36:01 : isPortInterface: 0
MIG: 14:36:01 : isPortInterface: 0
MIG: 14:36:01 : isPortInterface: 0
MIG: 14:36:01 : isPortInterface: 0
MIG: 14:36:01 : isPortInterface: 0
MIG: 14:36:01 : isPortInterface: 0
MIG: 14:36:01 : isPortInterface: 0
MIG: 14:36:01 : isPortInterface: 0
MIG: 14:36:01 :  locked false  
MIG: 14:36:01 : HDL Language: Verilog
MIG: 14:36:01 : compInfo: false
MIG: 14:36:01 : Vivado Options xc7a100t fgg484 -2
MIG: 14:36:01 : 1: xc7a100t 2: fgg484 3: -2
MIG: 14:36:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:36:01 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:36:01 : I am in catch area
MIG: 14:36:01 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 14:36:08 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:36:08 : Component_Name: PCIe_mig_7series_0_0
MIG: 14:36:08 : Moving PCIe_mig_7series_0_0 ...
MIG: 14:36:08 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 14:36:08 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 14:36:08 : Running vlog_synth_rpr.xit
MIG: 14:36:08 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:36:08 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:36:08 : Running simulation.xit
MIG: 14:36:08 : ################# RUNNING MIG BATCH ###################
MIG: 14:36:08 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 14:36:08 : synp_flow:  -- synthesis_mode: Other
MIG: 14:36:08 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 14:36:08 : vivado_mode: xpg_bd
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 1
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 : isPortInterface: 0
MIG: 14:36:08 :  locked false  
MIG: 14:36:08 : HDL Language: Verilog
MIG: 14:36:08 : compInfo: false
MIG: 14:36:08 : Vivado Options xc7a100t fgg484 -2
MIG: 14:36:08 : 1: xc7a100t 2: fgg484 3: -2
MIG: 14:36:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:36:08 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:36:08 : I am in catch area
MIG: 14:36:08 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 14:36:15 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:36:15 : Component_Name: PCIe_mig_7series_0_0
MIG: 14:36:15 : Moving PCIe_mig_7series_0_0 ...
MIG: 14:36:15 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 14:36:15 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 14:36:16 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:36:16 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:36:16 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:36:16 : Running implementation.xit
MIG: 14:36:16 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:36:16 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:42:24 : xml_input_file: mig_a.prj
MIG: 14:42:24 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:42:24 : In updateAllModelParams
MIG: 14:42:24 : XGUI hdlLanguage: Verilog
MIG: 14:42:24 : xgui vivado_mode: xpg_bd
MIG: 14:42:24 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:42:24 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:42:25 : 
MIG: 14:42:25 : Inside fn mem: DDR3
MIG: 14:42:25 : detect_uiclk: 100000000
MIG: 14:42:25 : cntrl:  memtype: DDR3
MIG: 14:42:25 : 
MIG: 14:42:25 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:42:25 : 
MIG: 14:42:25 : 
MIG: 14:42:25 : 
MIG: 14:42:25 : 
MIG: 14:42:25 :  polarity_value: 1
MIG: 14:42:25 : 
MIG: 14:42:25 : 
MIG: 14:42:25 : cntrl:  memtype: DDR3
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:42:25 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:42:25 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:42:25 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:42:25 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:42:25 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: ECC ==> OFF
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:42:25 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:42:25 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:42:25 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:42:25 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:42:25 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:42:25 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:42:25 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:42:25 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:42:25 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:42:25 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:42:25 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:42:25 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:42:25 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:42:25 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:42:25 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:42:25 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:42:25 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:42:25 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:42:25 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:42:25 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:42:25 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:42:25 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:42:25 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:42:25 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:42:25 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:42:25 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:42:25 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:42:25 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:42:25 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:42:25 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:42:25 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:42:25 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:42:25 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:42:25 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:42:25 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:42:25 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:42:25 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:42:25 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:42:25 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:42:25 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:42:25 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:42:25 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:42:25 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:42:25 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:42:25 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:42:25 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:42:25 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:42:25 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:42:25 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:42:25 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:42:25 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:42:25 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:42:25 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:42:25 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:42:25 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:42:25 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:42:25 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:42:25 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:42:25 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:42:25 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:42:25 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:42:25 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:42:25 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:42:25 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:42:25 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:42:25 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:42:25 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:42:25 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:42:25 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:42:25 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:42:25 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:42:25 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:42:25 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:42:25 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:42:25 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:42:25 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:42:25 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:42:25 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:25 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:25 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:25 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:25 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:25 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:25 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:25 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:25 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:25 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:25 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:25 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:25 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:25 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:25 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:42:25 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:42:25 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:42:25 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:42:25 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:42:25 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:42:25 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:42:25 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:42:25 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:42:25 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:42:25 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:42:25 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:42:25 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:42:25 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:42:25 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:42:25 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:42:25 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:42:25 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:42:25 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:42:25 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:42:25 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:42:25 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:42:25 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:42:25 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:42:25 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:42:25 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:42:25 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:42:25 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:42:25 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:42:25 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:42:25 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:42:25 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:42:25 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:42:25 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:42:25 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:42:25 : 7
MIG: 14:42:25 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:42:25 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:42:25 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:42:25 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:42:25 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:42:25 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:42:25 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:42:25 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:42:25 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:42:25 : 
MIG: 14:42:25 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:42:25 : 
MIG: 14:42:25 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:42:25 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:42:25 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:42:25 : 
MIG: 14:42:25 : 
MIG: 14:42:25 : 
MIG: 14:42:25 : Same Interface
MIG: 14:42:25 : xml_input_file: mig_a.prj
MIG: 14:42:25 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:42:29 : xml_input_file: mig_a.prj
MIG: 14:42:29 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:42:29 : In updateAllModelParams
MIG: 14:42:29 : XGUI hdlLanguage: Verilog
MIG: 14:42:29 : xgui vivado_mode: xpg_bd
MIG: 14:42:29 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:42:29 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:42:30 : 
MIG: 14:42:30 : Inside fn mem: DDR3
MIG: 14:42:30 : detect_uiclk: 100000000
MIG: 14:42:30 : cntrl:  memtype: DDR3
MIG: 14:42:30 : 
MIG: 14:42:30 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:42:30 : 
MIG: 14:42:30 : 
MIG: 14:42:30 : 
MIG: 14:42:30 : 
MIG: 14:42:30 :  polarity_value: 1
MIG: 14:42:30 : 
MIG: 14:42:30 : 
MIG: 14:42:30 : cntrl:  memtype: DDR3
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:42:30 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:42:30 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:42:30 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:42:30 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:42:30 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: ECC ==> OFF
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:42:30 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:42:30 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:42:30 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:42:30 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:42:30 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:42:30 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:42:30 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:42:30 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:42:30 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:42:30 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:42:30 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:42:30 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:42:30 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:42:30 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:42:30 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:42:30 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:42:30 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:42:30 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:42:30 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:42:30 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:42:30 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:42:30 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:42:30 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:42:30 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:42:30 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:42:30 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:42:30 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:42:30 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:42:30 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:42:30 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:42:30 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:42:30 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:42:30 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:42:30 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:42:30 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:42:30 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:42:30 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:42:30 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:42:30 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:42:30 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:42:30 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:42:30 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:42:30 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:42:30 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:42:30 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:42:30 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:42:30 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:42:30 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:42:30 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:42:30 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:42:30 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:42:30 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:42:30 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:42:30 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:42:30 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:42:30 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:42:30 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:42:30 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:42:30 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:42:30 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:42:30 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:42:30 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:42:30 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:42:30 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:42:30 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:42:30 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:42:30 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:42:30 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:42:30 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:42:30 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:42:30 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:42:30 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:42:30 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:42:30 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:42:30 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:42:30 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:42:30 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:42:30 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:30 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:30 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:30 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:30 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:30 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:30 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:30 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:30 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:30 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:30 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:30 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:30 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:30 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:42:30 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:42:30 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:42:30 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:42:30 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:42:30 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:42:30 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:42:30 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:42:30 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:42:30 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:42:30 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:42:30 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:42:30 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:42:30 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:42:30 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:42:30 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:42:30 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:42:30 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:42:30 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:42:30 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:42:30 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:42:30 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:42:30 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:42:30 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:42:30 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:42:30 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:42:30 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:42:30 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:42:30 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:42:30 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:42:30 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:42:30 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:42:30 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:42:30 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:42:30 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:42:30 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:42:30 : 1
MIG: 14:42:30 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:42:30 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:42:30 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:42:30 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:42:30 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:42:30 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:42:30 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:42:30 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:42:30 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:42:30 : 
MIG: 14:42:30 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:42:30 : 
MIG: 14:42:30 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:42:30 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:42:30 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:42:30 : 
MIG: 14:42:30 : 
MIG: 14:42:30 : 
MIG: 14:42:30 : Same Interface
MIG: 14:42:30 : xml_input_file: mig_a.prj
MIG: 14:42:30 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:43:03 : Running synthesis.xit
MIG: 14:43:03 : ################# RUNNING MIG BATCH ###################
MIG: 14:43:03 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 14:43:03 : synp_flow:  -- synthesis_mode: Other
MIG: 14:43:03 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 14:43:03 : vivado_mode: xpg_bd
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 1
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:03 : isPortInterface: 0
MIG: 14:43:04 : isPortInterface: 0
MIG: 14:43:04 : isPortInterface: 0
MIG: 14:43:04 : isPortInterface: 0
MIG: 14:43:04 :  locked false  
MIG: 14:43:04 : HDL Language: Verilog
MIG: 14:43:04 : compInfo: false
MIG: 14:43:04 : Vivado Options xc7a100t fgg484 -2
MIG: 14:43:04 : 1: xc7a100t 2: fgg484 3: -2
MIG: 14:43:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:43:04 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:43:04 : I am in catch area
MIG: 14:43:04 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 14:43:11 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:43:11 : Component_Name: PCIe_mig_7series_0_0
MIG: 14:43:11 : Moving PCIe_mig_7series_0_0 ...
MIG: 14:43:11 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 14:43:11 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 14:43:11 : Running vlog_synth_rpr.xit
MIG: 14:43:11 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:43:11 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:43:11 : Running simulation.xit
MIG: 14:43:11 : ################# RUNNING MIG BATCH ###################
MIG: 14:43:11 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 14:43:11 : synp_flow:  -- synthesis_mode: Other
MIG: 14:43:11 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 14:43:11 : vivado_mode: xpg_bd
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 1
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 : isPortInterface: 0
MIG: 14:43:11 :  locked false  
MIG: 14:43:11 : HDL Language: Verilog
MIG: 14:43:11 : compInfo: false
MIG: 14:43:11 : Vivado Options xc7a100t fgg484 -2
MIG: 14:43:11 : 1: xc7a100t 2: fgg484 3: -2
MIG: 14:43:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:43:11 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:43:11 : I am in catch area
MIG: 14:43:11 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 14:43:18 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:43:18 : Component_Name: PCIe_mig_7series_0_0
MIG: 14:43:18 : Moving PCIe_mig_7series_0_0 ...
MIG: 14:43:18 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 14:43:18 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 14:43:19 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:43:19 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:43:19 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:43:19 : Running implementation.xit
MIG: 14:43:19 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:43:19 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:11:02 : xml_input_file: mig_a.prj
MIG: 15:11:02 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 15:11:02 : xml_input_file: mig_a.prj
MIG: 15:11:02 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 15:11:02 : xml_input_file: mig_a.prj
MIG: 15:11:02 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 15:11:02 : In updateAllModelParams
MIG: 15:11:02 : XGUI hdlLanguage: Verilog
MIG: 15:11:02 : xgui vivado_mode: xpg_bd
MIG: 15:11:02 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:11:02 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 15:11:03 : 
MIG: 15:11:03 : Inside fn mem: DDR3
MIG: 15:11:03 : detect_uiclk: 100000000
MIG: 15:11:03 : cntrl:  memtype: DDR3
MIG: 15:11:03 : 
MIG: 15:11:03 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:11:03 : 
MIG: 15:11:03 : 
MIG: 15:11:03 : 
MIG: 15:11:03 : 
MIG: 15:11:03 :  polarity_value: 1
MIG: 15:11:03 : 
MIG: 15:11:03 : 
MIG: 15:11:03 : cntrl:  memtype: DDR3
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:11:03 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:11:03 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:11:03 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 15:11:03 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 15:11:03 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: ECC ==> OFF
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 15:11:03 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:11:03 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:11:03 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:11:03 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:11:03 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:11:03 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:11:03 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:11:03 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 15:11:03 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 15:11:03 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 15:11:03 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:11:03 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:11:03 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:11:03 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:11:03 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:11:03 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:11:03 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:11:03 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 15:11:03 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:11:03 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:11:03 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:11:03 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:11:03 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 15:11:03 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 15:11:03 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:11:03 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 15:11:03 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 15:11:03 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:11:03 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:11:03 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:11:03 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:11:03 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 15:11:03 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:11:03 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:11:03 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 15:11:03 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:11:03 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 15:11:03 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 15:11:03 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:11:03 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 15:11:03 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 15:11:03 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:11:03 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:11:03 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:11:03 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:11:03 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:11:03 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:11:03 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:11:03 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:11:03 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 15:11:03 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:11:03 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:11:03 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:11:03 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:11:03 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:11:03 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 15:11:03 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:11:03 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:11:03 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 15:11:03 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 15:11:03 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:11:03 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 15:11:03 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 15:11:03 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 15:11:03 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 15:11:03 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:11:03 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 15:11:03 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 15:11:03 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 15:11:03 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:11:03 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 15:11:03 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 15:11:03 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 15:11:03 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 15:11:03 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 15:11:03 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 15:11:03 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 15:11:03 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:03 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:03 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:03 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:03 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:03 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:03 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:03 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:03 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:03 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:03 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:03 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:03 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:03 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:03 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 15:11:03 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:11:03 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:11:03 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:11:03 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:11:03 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:11:03 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 15:11:03 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:11:03 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:11:03 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:11:03 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:11:03 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:11:03 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:11:03 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:11:03 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:11:03 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:11:03 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:11:03 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:11:03 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:11:03 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:11:03 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:11:03 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 15:11:03 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:11:03 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:11:03 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:11:03 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:11:03 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:11:03 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:11:03 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:11:03 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:11:03 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:11:03 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:11:03 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:11:03 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:11:03 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:11:03 : 7
MIG: 15:11:03 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 15:11:03 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:11:03 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:11:03 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:11:03 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:11:03 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:11:03 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:11:03 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:11:03 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:11:03 : 
MIG: 15:11:03 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:11:03 : 
MIG: 15:11:03 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:11:03 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 15:11:03 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 15:11:03 : 
MIG: 15:11:03 : 
MIG: 15:11:03 : 
MIG: 15:11:03 : Same Interface
MIG: 15:11:03 : xml_input_file: mig_a.prj
MIG: 15:11:03 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 15:11:06 : xml_input_file: mig_a.prj
MIG: 15:11:06 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 15:11:06 : In updateAllModelParams
MIG: 15:11:06 : XGUI hdlLanguage: Verilog
MIG: 15:11:06 : xgui vivado_mode: xpg_bd
MIG: 15:11:06 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:11:06 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 15:11:07 : 
MIG: 15:11:07 : Inside fn mem: DDR3
MIG: 15:11:07 : detect_uiclk: 100000000
MIG: 15:11:07 : cntrl:  memtype: DDR3
MIG: 15:11:07 : 
MIG: 15:11:07 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:11:07 : 
MIG: 15:11:07 : 
MIG: 15:11:07 : 
MIG: 15:11:07 : 
MIG: 15:11:07 :  polarity_value: 1
MIG: 15:11:07 : 
MIG: 15:11:07 : 
MIG: 15:11:07 : cntrl:  memtype: DDR3
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:11:07 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:11:07 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:11:07 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 15:11:07 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 15:11:07 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: ECC ==> OFF
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 15:11:07 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:11:07 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:11:07 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:11:07 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:11:07 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:11:07 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:11:07 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:11:07 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 15:11:07 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 15:11:07 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 15:11:07 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:11:07 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:11:07 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:11:07 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:11:07 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:11:07 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:11:07 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:11:07 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 15:11:07 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:11:07 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:11:07 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:11:07 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:11:07 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 15:11:07 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 15:11:07 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:11:07 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 15:11:07 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 15:11:07 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:11:07 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:11:07 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:11:07 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:11:07 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 15:11:07 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:11:07 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:11:07 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 15:11:07 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:11:07 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 15:11:07 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 15:11:07 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:11:07 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 15:11:07 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 15:11:07 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:11:07 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:11:07 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:11:07 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:11:07 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:11:07 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:11:07 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:11:07 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:11:07 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 15:11:07 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:11:07 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:11:07 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:11:07 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:11:07 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:11:07 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 15:11:07 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:11:07 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:11:07 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 15:11:07 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 15:11:07 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:11:07 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 15:11:07 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 15:11:07 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 15:11:07 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 15:11:07 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:11:07 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 15:11:07 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 15:11:07 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 15:11:07 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:11:07 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 15:11:07 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 15:11:07 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 15:11:07 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 15:11:07 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 15:11:07 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 15:11:07 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 15:11:07 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:07 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:07 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:07 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:07 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:07 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:07 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:07 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:07 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:07 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:07 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:07 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:07 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:07 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:07 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 15:11:07 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:11:07 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:11:07 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:11:07 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:11:07 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:11:07 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 15:11:07 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:11:07 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:11:07 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:11:07 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:11:07 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:11:07 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:11:07 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:11:07 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:11:07 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:11:07 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:11:07 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:11:07 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:11:07 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:11:07 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:11:07 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 15:11:07 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:11:07 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:11:07 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:11:07 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:11:07 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:11:07 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:11:07 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:11:07 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:11:07 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:11:07 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:11:07 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:11:07 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:11:07 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:11:07 : 1
MIG: 15:11:07 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 15:11:07 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:11:07 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:11:07 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:11:07 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:11:07 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:11:07 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:11:07 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:11:07 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:11:07 : 
MIG: 15:11:07 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:11:07 : 
MIG: 15:11:07 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:11:07 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 15:11:07 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 15:11:07 : 
MIG: 15:11:07 : 
MIG: 15:11:07 : 
MIG: 15:11:07 : Same Interface
MIG: 15:11:07 : xml_input_file: mig_a.prj
MIG: 15:11:07 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 15:11:44 : xml_input_file: mig_a.prj
MIG: 15:11:44 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 15:11:44 : In updateAllModelParams
MIG: 15:11:44 : XGUI hdlLanguage: Verilog
MIG: 15:11:44 : xgui vivado_mode: xpg_bd
MIG: 15:11:44 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:11:44 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 15:11:45 : 
MIG: 15:11:45 : Inside fn mem: DDR3
MIG: 15:11:45 : detect_uiclk: 100000000
MIG: 15:11:45 : cntrl:  memtype: DDR3
MIG: 15:11:45 : 
MIG: 15:11:45 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:11:45 : 
MIG: 15:11:45 : 
MIG: 15:11:45 : 
MIG: 15:11:45 : 
MIG: 15:11:45 :  polarity_value: 1
MIG: 15:11:45 : 
MIG: 15:11:45 : 
MIG: 15:11:45 : cntrl:  memtype: DDR3
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:11:45 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:11:45 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:11:45 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 15:11:45 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 15:11:45 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: ECC ==> OFF
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 15:11:45 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:11:45 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:11:45 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:11:45 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:11:45 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:11:45 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:11:45 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:11:45 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 15:11:45 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 15:11:45 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 15:11:45 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:11:45 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:11:45 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:11:45 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:11:45 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:11:45 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:11:45 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:11:45 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 15:11:45 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:11:45 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:11:45 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:11:45 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:11:45 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 15:11:45 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 15:11:45 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:11:45 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 15:11:45 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 15:11:45 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:11:45 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:11:45 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:11:45 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:11:45 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 15:11:45 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:11:45 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:11:45 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 15:11:45 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:11:45 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 15:11:45 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 15:11:45 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:11:45 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 15:11:45 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 15:11:45 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:11:45 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:11:45 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:11:45 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:11:45 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:11:45 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:11:45 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:11:45 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:11:45 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 15:11:45 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:11:45 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:11:45 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:11:45 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:11:45 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:11:45 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 15:11:45 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:11:45 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:11:45 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 15:11:45 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 15:11:45 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:11:45 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 15:11:45 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 15:11:45 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 15:11:45 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 15:11:45 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:11:45 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 15:11:45 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 15:11:45 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 15:11:45 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:11:45 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 15:11:45 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 15:11:45 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 15:11:45 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 15:11:45 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 15:11:45 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 15:11:45 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 15:11:45 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:45 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:45 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:45 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:45 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:45 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:45 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:45 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:45 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:45 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:45 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:45 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:45 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:45 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:45 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 15:11:45 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:11:45 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:11:45 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:11:45 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:11:45 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:11:45 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 15:11:45 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:11:45 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:11:45 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:11:45 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:11:45 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:11:45 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:11:45 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:11:45 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:11:45 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:11:45 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:11:45 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:11:45 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:11:45 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:11:45 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:11:45 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 15:11:45 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:11:45 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:11:45 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:11:45 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:11:45 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:11:45 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:11:45 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:11:45 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:11:45 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:11:45 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:11:45 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:11:45 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:11:45 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:11:45 : 7
MIG: 15:11:45 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 15:11:45 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:11:45 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:11:45 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:11:45 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:11:45 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:11:45 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:11:45 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:11:45 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:11:45 : 
MIG: 15:11:45 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:11:45 : 
MIG: 15:11:45 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:11:45 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 15:11:45 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 15:11:45 : 
MIG: 15:11:45 : 
MIG: 15:11:45 : 
MIG: 15:11:45 : Same Interface
MIG: 15:11:45 : xml_input_file: mig_a.prj
MIG: 15:11:45 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 15:11:48 : xml_input_file: mig_a.prj
MIG: 15:11:48 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 15:11:48 : In updateAllModelParams
MIG: 15:11:48 : XGUI hdlLanguage: Verilog
MIG: 15:11:48 : xgui vivado_mode: xpg_bd
MIG: 15:11:48 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:11:48 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 15:11:49 : 
MIG: 15:11:49 : Inside fn mem: DDR3
MIG: 15:11:49 : detect_uiclk: 100000000
MIG: 15:11:49 : cntrl:  memtype: DDR3
MIG: 15:11:49 : 
MIG: 15:11:49 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:11:49 : 
MIG: 15:11:49 : 
MIG: 15:11:49 : 
MIG: 15:11:49 : 
MIG: 15:11:49 :  polarity_value: 1
MIG: 15:11:49 : 
MIG: 15:11:49 : 
MIG: 15:11:49 : cntrl:  memtype: DDR3
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:11:49 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:11:49 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:11:49 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 15:11:49 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 15:11:49 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: ECC ==> OFF
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 15:11:49 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:11:49 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:11:49 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:11:49 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:11:49 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:11:49 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:11:49 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:11:49 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 15:11:49 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 15:11:49 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 15:11:49 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:11:49 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:11:49 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:11:49 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:11:49 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:11:49 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:11:49 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:11:49 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 15:11:49 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:11:49 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:11:49 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:11:49 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:11:49 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 15:11:49 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 15:11:49 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:11:49 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 15:11:49 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 15:11:49 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:11:49 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:11:49 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:11:49 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:11:49 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 15:11:49 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:11:49 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:11:49 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 15:11:49 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:11:49 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 15:11:49 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 15:11:49 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:11:49 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 15:11:49 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 15:11:49 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:11:49 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:11:49 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:11:49 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:11:49 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:11:49 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:11:49 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:11:49 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:11:49 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 15:11:49 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:11:49 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:11:49 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:11:49 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:11:49 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:11:49 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 15:11:49 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:11:49 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:11:49 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 15:11:49 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 15:11:49 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:11:49 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 15:11:49 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 15:11:49 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 15:11:49 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 15:11:49 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:11:49 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 15:11:49 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 15:11:49 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 15:11:49 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:11:49 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 15:11:49 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 15:11:49 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 15:11:49 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 15:11:49 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 15:11:49 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 15:11:49 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 15:11:49 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:49 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:49 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:49 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:49 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:49 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:49 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:49 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:49 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:49 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:49 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:49 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:49 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:49 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:11:49 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 15:11:49 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:11:49 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:11:49 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:11:49 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:11:49 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:11:49 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 15:11:49 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:11:49 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:11:49 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:11:49 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:11:49 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:11:49 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:11:49 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:11:49 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:11:49 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:11:49 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:11:49 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:11:49 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:11:49 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:11:49 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:11:49 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 15:11:49 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:11:49 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:11:49 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:11:49 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:11:49 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:11:49 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:11:49 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:11:49 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:11:49 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:11:49 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:11:49 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:11:49 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:11:49 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:11:49 : 1
MIG: 15:11:49 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 15:11:49 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:11:49 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:11:49 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:11:49 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:11:49 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:11:49 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:11:49 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:11:49 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:11:49 : 
MIG: 15:11:49 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:11:49 : 
MIG: 15:11:49 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:11:49 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 15:11:49 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 15:11:49 : 
MIG: 15:11:49 : 
MIG: 15:11:49 : 
MIG: 15:11:49 : Same Interface
MIG: 15:11:49 : xml_input_file: mig_a.prj
MIG: 15:11:49 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 15:13:43 : xml_input_file: mig_a.prj
MIG: 15:13:43 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 15:13:43 : In updateAllModelParams
MIG: 15:13:43 : XGUI hdlLanguage: Verilog
MIG: 15:13:43 : xgui vivado_mode: xpg_bd
MIG: 15:13:43 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:13:43 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 15:13:44 : 
MIG: 15:13:44 : Inside fn mem: DDR3
MIG: 15:13:44 : detect_uiclk: 100000000
MIG: 15:13:44 : cntrl:  memtype: DDR3
MIG: 15:13:44 : 
MIG: 15:13:44 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:13:44 : 
MIG: 15:13:44 : 
MIG: 15:13:44 : 
MIG: 15:13:44 : 
MIG: 15:13:44 :  polarity_value: 1
MIG: 15:13:44 : 
MIG: 15:13:44 : 
MIG: 15:13:44 : cntrl:  memtype: DDR3
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:13:44 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:13:44 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:13:44 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 15:13:44 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 15:13:44 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: ECC ==> OFF
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 15:13:44 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:13:44 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:13:44 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:13:44 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:13:44 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:13:44 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:13:44 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:13:44 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 15:13:44 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 15:13:44 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 15:13:44 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:13:44 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:13:44 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:13:44 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:13:44 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:13:44 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:13:44 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:13:44 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 15:13:44 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:13:44 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:13:44 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:13:44 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:13:44 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 15:13:44 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 15:13:44 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:13:44 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 15:13:44 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 15:13:44 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:13:44 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:13:44 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:13:44 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:13:44 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 15:13:44 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:13:44 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:13:44 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 15:13:44 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:13:44 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 15:13:44 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 15:13:44 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:13:44 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 15:13:44 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 15:13:44 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:13:44 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:13:44 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:13:44 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:13:44 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:13:44 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:13:44 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:13:44 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:13:44 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 15:13:44 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:13:44 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:13:44 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:13:44 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:13:44 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:13:44 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 15:13:44 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:13:44 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:13:44 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 15:13:44 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 15:13:44 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:13:44 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 15:13:44 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 15:13:44 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 15:13:44 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 15:13:44 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:13:44 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 15:13:44 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 15:13:44 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 15:13:44 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:13:44 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 15:13:44 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 15:13:44 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 15:13:44 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 15:13:44 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 15:13:44 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 15:13:44 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 15:13:44 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:44 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:44 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:44 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:44 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:44 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:44 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:44 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:44 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:44 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:44 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:44 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:44 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:44 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:44 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 15:13:44 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:13:44 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:13:44 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:13:44 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:13:44 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:13:44 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 15:13:44 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:13:44 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:13:44 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:13:44 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:13:44 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:13:44 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:13:44 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:13:44 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:13:44 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:13:44 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:13:44 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:13:44 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:13:44 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:13:44 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:13:44 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 15:13:44 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:13:44 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:13:44 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:13:44 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:13:44 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:13:44 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:13:44 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:13:44 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:13:44 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:13:44 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:13:44 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:13:44 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:13:44 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:13:44 : 7
MIG: 15:13:44 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 15:13:44 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:13:44 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:13:44 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:13:44 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:13:44 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:13:44 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:13:44 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:13:44 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:13:44 : 
MIG: 15:13:44 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:13:44 : 
MIG: 15:13:44 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:13:44 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 15:13:44 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 15:13:44 : 
MIG: 15:13:44 : 
MIG: 15:13:44 : 
MIG: 15:13:44 : Same Interface
MIG: 15:13:44 : xml_input_file: mig_a.prj
MIG: 15:13:44 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 15:13:47 : xml_input_file: mig_a.prj
MIG: 15:13:47 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 15:13:47 : In updateAllModelParams
MIG: 15:13:47 : XGUI hdlLanguage: Verilog
MIG: 15:13:47 : xgui vivado_mode: xpg_bd
MIG: 15:13:47 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:13:47 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 15:13:48 : 
MIG: 15:13:48 : Inside fn mem: DDR3
MIG: 15:13:48 : detect_uiclk: 100000000
MIG: 15:13:48 : cntrl:  memtype: DDR3
MIG: 15:13:48 : 
MIG: 15:13:48 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:13:48 : 
MIG: 15:13:48 : 
MIG: 15:13:48 : 
MIG: 15:13:48 : 
MIG: 15:13:48 :  polarity_value: 1
MIG: 15:13:48 : 
MIG: 15:13:48 : 
MIG: 15:13:48 : cntrl:  memtype: DDR3
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:13:48 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:13:48 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:13:48 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 15:13:48 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 15:13:48 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: ECC ==> OFF
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 15:13:48 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:13:48 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:13:48 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:13:48 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:13:48 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:13:48 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:13:48 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:13:48 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 15:13:48 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 15:13:48 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 15:13:48 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:13:48 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:13:48 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:13:48 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:13:48 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:13:48 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:13:48 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:13:48 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 15:13:48 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:13:48 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:13:48 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:13:48 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:13:48 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 15:13:48 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 15:13:48 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:13:48 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 15:13:48 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 15:13:48 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:13:48 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:13:48 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:13:48 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:13:48 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 15:13:48 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:13:48 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:13:48 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 15:13:48 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:13:48 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 15:13:48 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 15:13:48 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:13:48 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 15:13:48 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 15:13:48 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:13:48 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:13:48 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:13:48 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:13:48 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:13:48 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:13:48 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:13:48 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:13:48 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 15:13:48 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:13:48 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:13:48 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:13:48 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:13:48 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:13:48 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 15:13:48 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:13:48 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:13:48 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 15:13:48 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 15:13:48 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:13:48 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 15:13:48 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 15:13:48 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 15:13:48 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 15:13:48 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:13:48 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 15:13:48 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 15:13:48 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 15:13:48 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:13:48 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 15:13:48 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 15:13:48 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 15:13:48 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 15:13:48 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 15:13:48 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 15:13:48 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 15:13:48 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:48 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:48 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:48 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:48 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:48 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:48 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:48 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:48 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:48 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:48 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:48 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:48 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:48 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:48 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 15:13:48 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:13:48 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:13:48 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:13:48 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:13:48 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:13:48 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 15:13:48 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:13:48 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:13:48 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:13:48 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:13:48 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:13:48 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:13:48 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:13:48 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:13:48 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:13:48 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:13:48 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:13:48 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:13:48 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:13:48 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:13:48 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 15:13:48 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:13:48 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:13:48 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:13:48 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:13:48 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:13:48 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:13:48 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:13:48 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:13:48 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:13:48 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:13:48 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:13:48 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:13:48 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:13:48 : 1
MIG: 15:13:48 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 15:13:48 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:13:48 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:13:48 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:13:48 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:13:48 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:13:48 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:13:48 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:13:48 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:13:48 : 
MIG: 15:13:48 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:13:48 : 
MIG: 15:13:48 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:13:48 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 15:13:48 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 15:13:48 : 
MIG: 15:13:48 : 
MIG: 15:13:48 : 
MIG: 15:13:48 : Same Interface
MIG: 15:13:48 : xml_input_file: mig_a.prj
MIG: 15:13:48 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 15:14:13 : Running synthesis.xit
MIG: 15:14:13 : ################# RUNNING MIG BATCH ###################
MIG: 15:14:13 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 15:14:13 : synp_flow:  -- synthesis_mode: Other
MIG: 15:14:13 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 15:14:13 : vivado_mode: xpg_bd
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 1
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 : isPortInterface: 0
MIG: 15:14:13 :  locked false  
MIG: 15:14:13 : HDL Language: Verilog
MIG: 15:14:13 : compInfo: false
MIG: 15:14:13 : Vivado Options xc7a100t fgg484 -2
MIG: 15:14:13 : 1: xc7a100t 2: fgg484 3: -2
MIG: 15:14:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:14:13 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:14:13 : I am in catch area
MIG: 15:14:13 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 15:14:21 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 15:14:21 : Component_Name: PCIe_mig_7series_0_0
MIG: 15:14:21 : Moving PCIe_mig_7series_0_0 ...
MIG: 15:14:21 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 15:14:21 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 15:14:21 : Running vlog_synth_rpr.xit
MIG: 15:14:21 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:14:21 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:14:22 : Running simulation.xit
MIG: 15:14:22 : ################# RUNNING MIG BATCH ###################
MIG: 15:14:22 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 15:14:22 : synp_flow:  -- synthesis_mode: Other
MIG: 15:14:22 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 15:14:22 : vivado_mode: xpg_bd
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 1
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 : isPortInterface: 0
MIG: 15:14:22 :  locked false  
MIG: 15:14:22 : HDL Language: Verilog
MIG: 15:14:22 : compInfo: false
MIG: 15:14:22 : Vivado Options xc7a100t fgg484 -2
MIG: 15:14:22 : 1: xc7a100t 2: fgg484 3: -2
MIG: 15:14:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:14:22 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:14:22 : I am in catch area
MIG: 15:14:22 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 15:14:29 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 15:14:29 : Component_Name: PCIe_mig_7series_0_0
MIG: 15:14:29 : Moving PCIe_mig_7series_0_0 ...
MIG: 15:14:29 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 15:14:29 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 15:14:29 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:14:29 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:14:29 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:14:29 : Running implementation.xit
MIG: 15:14:29 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:14:29 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:30:34 : xml_input_file: mig_a.prj
MIG: 10:30:34 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 10:30:34 : xml_input_file: mig_a.prj
MIG: 10:30:34 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 10:30:34 : xml_input_file: mig_a.prj
MIG: 10:30:34 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 10:30:34 : In updateAllModelParams
MIG: 10:30:34 : XGUI hdlLanguage: Verilog
MIG: 10:30:34 : xgui vivado_mode: xpg_bd
MIG: 10:30:34 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:30:34 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:30:35 : 
MIG: 10:30:35 : Inside fn mem: DDR3
MIG: 10:30:35 : detect_uiclk: 100000000
MIG: 10:30:35 : cntrl:  memtype: DDR3
MIG: 10:30:35 : 
MIG: 10:30:35 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:30:35 : 
MIG: 10:30:35 : 
MIG: 10:30:35 : 
MIG: 10:30:35 : 
MIG: 10:30:35 :  polarity_value: 1
MIG: 10:30:35 : 
MIG: 10:30:35 : 
MIG: 10:30:35 : cntrl:  memtype: DDR3
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:30:35 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:30:35 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:30:35 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:30:35 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:30:35 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: ECC ==> OFF
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:30:35 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:30:35 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:30:35 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:30:35 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:30:35 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:30:35 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:30:35 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:30:35 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:30:35 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:30:35 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:30:35 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:30:35 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:30:35 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:30:35 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:30:35 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:30:35 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:30:35 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:30:35 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:30:35 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:30:35 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:30:35 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:30:35 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:30:35 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:30:35 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:30:35 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:30:35 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:30:35 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:30:35 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:30:35 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:30:35 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:30:35 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:30:35 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:30:35 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:30:35 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:30:35 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:30:35 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:30:35 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:30:35 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:30:35 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:30:35 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:30:35 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:30:35 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:30:35 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:30:35 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:30:35 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:30:35 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:30:35 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:30:35 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:30:35 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:30:35 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:30:35 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:30:35 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:30:35 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:30:35 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:30:35 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:30:35 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:30:35 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:30:35 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:30:35 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:30:35 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:30:35 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:30:35 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:30:35 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:30:35 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:30:35 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:30:35 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:30:35 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:30:35 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:30:35 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:30:35 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:30:35 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:30:35 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:30:35 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:30:35 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:30:35 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:30:35 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:30:35 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:30:35 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:35 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:35 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:35 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:35 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:35 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:35 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:35 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:35 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:35 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:35 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:35 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:35 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:35 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:35 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:30:35 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:30:35 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:30:35 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:30:35 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:30:35 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:30:35 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:30:35 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:30:35 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:30:35 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:30:35 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:30:35 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:30:35 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:30:35 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:30:35 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:30:35 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:30:35 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:30:35 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:30:35 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:30:35 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:30:35 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:30:35 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:30:35 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:30:35 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:30:35 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:30:35 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:30:35 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:30:35 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:30:35 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:30:35 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:30:35 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:30:35 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:30:35 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:30:35 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:30:35 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:30:35 : 7
MIG: 10:30:35 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:30:35 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:30:35 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 10:30:35 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:30:35 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:30:35 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:30:35 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:30:35 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:30:35 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:30:35 : 
MIG: 10:30:35 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:30:35 : 
MIG: 10:30:35 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:30:35 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:30:35 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:30:35 : 
MIG: 10:30:35 : 
MIG: 10:30:35 : 
MIG: 10:30:35 : Same Interface
MIG: 10:30:36 : xml_input_file: mig_a.prj
MIG: 10:30:36 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 10:30:38 : xml_input_file: mig_a.prj
MIG: 10:30:38 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 10:30:38 : In updateAllModelParams
MIG: 10:30:38 : XGUI hdlLanguage: Verilog
MIG: 10:30:38 : xgui vivado_mode: xpg_bd
MIG: 10:30:38 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:30:38 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:30:39 : 
MIG: 10:30:39 : Inside fn mem: DDR3
MIG: 10:30:39 : detect_uiclk: 100000000
MIG: 10:30:39 : cntrl:  memtype: DDR3
MIG: 10:30:39 : 
MIG: 10:30:39 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:30:39 : 
MIG: 10:30:39 : 
MIG: 10:30:39 : 
MIG: 10:30:39 : 
MIG: 10:30:39 :  polarity_value: 1
MIG: 10:30:39 : 
MIG: 10:30:39 : 
MIG: 10:30:39 : cntrl:  memtype: DDR3
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:30:39 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:30:39 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:30:39 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:30:39 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:30:39 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: ECC ==> OFF
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:30:39 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:30:39 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:30:39 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:30:39 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:30:39 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:30:39 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:30:39 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:30:39 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:30:39 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:30:39 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:30:39 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:30:39 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:30:39 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:30:39 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:30:39 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:30:39 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:30:39 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:30:39 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:30:39 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:30:39 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:30:39 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:30:39 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:30:39 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:30:39 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:30:39 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:30:39 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:30:39 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:30:39 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:30:39 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:30:39 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:30:39 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:30:39 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:30:39 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:30:39 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:30:39 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:30:39 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:30:39 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:30:39 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:30:39 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:30:39 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:30:39 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:30:39 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:30:39 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:30:39 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:30:39 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:30:39 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:30:39 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:30:39 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:30:39 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:30:39 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:30:39 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:30:39 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:30:39 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:30:39 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:30:39 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:30:39 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:30:39 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:30:39 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:30:39 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:30:39 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:30:39 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:30:39 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:30:39 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:30:39 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:30:39 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:30:39 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:30:39 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:30:39 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:30:39 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:30:39 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:30:39 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:30:39 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:30:39 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:30:39 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:30:39 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:30:39 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:30:39 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:30:39 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:39 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:39 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:39 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:39 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:39 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:39 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:39 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:39 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:39 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:39 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:39 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:39 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:39 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:30:39 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:30:39 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:30:39 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:30:39 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:30:39 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:30:39 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:30:39 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:30:39 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:30:39 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:30:39 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:30:39 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:30:39 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:30:39 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:30:39 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:30:39 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:30:39 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:30:39 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:30:39 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:30:39 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:30:39 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:30:39 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:30:39 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:30:39 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:30:39 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:30:39 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:30:39 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:30:39 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:30:39 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:30:39 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:30:39 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:30:39 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:30:39 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:30:39 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:30:39 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:30:39 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:30:39 : 1
MIG: 10:30:39 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:30:39 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:30:39 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 10:30:39 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:30:39 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:30:39 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:30:39 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:30:39 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:30:39 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:30:39 : 
MIG: 10:30:39 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:30:39 : 
MIG: 10:30:39 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:30:39 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:30:39 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:30:39 : 
MIG: 10:30:39 : 
MIG: 10:30:39 : 
MIG: 10:30:39 : Same Interface
MIG: 10:30:39 : xml_input_file: mig_a.prj
MIG: 10:30:39 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 10:30:58 : Running synthesis.xit
MIG: 10:30:58 : ################# RUNNING MIG BATCH ###################
MIG: 10:30:58 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 10:30:58 : synp_flow:  -- synthesis_mode: Other
MIG: 10:30:58 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 10:30:58 : vivado_mode: xpg_bd
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 1
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 : isPortInterface: 0
MIG: 10:30:58 :  locked false  
MIG: 10:30:58 : HDL Language: Verilog
MIG: 10:30:58 : compInfo: false
MIG: 10:30:58 : Vivado Options xc7a100t fgg484 -2
MIG: 10:30:58 : 1: xc7a100t 2: fgg484 3: -2
MIG: 10:30:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:30:58 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:30:58 : I am in catch area
MIG: 10:30:58 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 10:31:09 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 10:31:09 : Component_Name: PCIe_mig_7series_0_0
MIG: 10:31:09 : Moving PCIe_mig_7series_0_0 ...
MIG: 10:31:09 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 10:31:09 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 10:31:09 : Running vlog_synth_rpr.xit
MIG: 10:31:09 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 10:31:09 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:31:10 : Running simulation.xit
MIG: 10:31:10 : ################# RUNNING MIG BATCH ###################
MIG: 10:31:10 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 10:31:10 : synp_flow:  -- synthesis_mode: Other
MIG: 10:31:10 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 10:31:10 : vivado_mode: xpg_bd
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 1
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 : isPortInterface: 0
MIG: 10:31:10 :  locked false  
MIG: 10:31:10 : HDL Language: Verilog
MIG: 10:31:10 : compInfo: false
MIG: 10:31:10 : Vivado Options xc7a100t fgg484 -2
MIG: 10:31:10 : 1: xc7a100t 2: fgg484 3: -2
MIG: 10:31:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:31:10 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:31:10 : I am in catch area
MIG: 10:31:10 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 10:31:17 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 10:31:17 : Component_Name: PCIe_mig_7series_0_0
MIG: 10:31:17 : Moving PCIe_mig_7series_0_0 ...
MIG: 10:31:17 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 10:31:17 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 10:31:18 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:31:18 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 10:31:18 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:31:18 : Running implementation.xit
MIG: 10:31:18 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 10:31:18 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:09:55 : xml_input_file: mig_a.prj
MIG: 10:09:55 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 10:09:55 : xml_input_file: mig_a.prj
MIG: 10:09:55 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 10:09:55 : xml_input_file: mig_a.prj
MIG: 10:09:55 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 10:09:55 : In updateAllModelParams
MIG: 10:09:55 : XGUI hdlLanguage: Verilog
MIG: 10:09:55 : xgui vivado_mode: xpg_bd
MIG: 10:09:55 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:09:55 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:09:56 : 
MIG: 10:09:56 : Inside fn mem: DDR3
MIG: 10:09:56 : detect_uiclk: 100000000
MIG: 10:09:56 : cntrl:  memtype: DDR3
MIG: 10:09:56 : 
MIG: 10:09:56 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:09:56 : 
MIG: 10:09:56 : 
MIG: 10:09:56 : 
MIG: 10:09:56 : 
MIG: 10:09:56 :  polarity_value: 1
MIG: 10:09:56 : 
MIG: 10:09:56 : 
MIG: 10:09:56 : cntrl:  memtype: DDR3
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:09:56 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:09:56 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:09:56 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:09:56 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:09:56 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: ECC ==> OFF
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:09:56 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:09:56 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:09:56 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:09:56 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:09:56 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:09:56 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:09:56 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:09:56 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:09:56 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:09:56 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:09:56 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:09:56 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:09:56 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:09:56 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:09:56 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:09:56 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:09:56 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:09:56 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:09:56 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:09:56 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:09:56 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:09:56 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:09:56 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:09:56 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:09:56 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:09:56 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:09:56 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:09:56 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:09:56 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:09:56 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:09:56 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:09:56 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:09:56 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:09:56 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:09:56 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:09:56 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:09:56 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:09:56 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:09:56 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:09:56 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:09:56 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:09:56 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:09:56 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:09:56 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:09:56 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:09:56 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:09:56 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:09:56 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:09:56 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:09:56 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:09:56 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:09:56 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:09:56 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:09:56 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:09:56 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:09:56 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:09:56 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:09:56 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:09:56 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:09:56 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:09:56 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:09:56 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:09:56 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:09:56 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:09:56 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:09:56 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:09:56 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:09:56 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:09:56 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:09:56 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:09:56 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:09:56 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:09:56 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:09:56 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:09:56 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:09:56 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:09:56 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:09:56 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:09:56 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:09:56 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:09:56 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:09:56 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:09:56 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:09:56 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:09:56 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:09:56 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:09:56 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:09:56 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:09:56 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:09:56 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:09:56 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:09:56 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:09:56 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:09:56 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:09:56 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:09:56 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:09:56 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:09:56 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:09:56 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:09:56 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:09:56 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:09:56 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:09:56 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:09:56 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:09:56 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:09:56 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:09:56 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:09:56 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:09:56 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:09:56 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:09:56 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:09:56 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:09:56 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:09:56 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:09:56 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:09:56 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:09:56 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:09:56 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:09:56 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:09:56 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:09:56 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:09:56 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:09:56 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:09:56 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:09:56 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:09:56 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:09:56 : 7
MIG: 10:09:56 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:09:56 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:09:56 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 10:09:56 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:09:56 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:09:56 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:09:56 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:09:56 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:09:56 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:09:56 : 
MIG: 10:09:56 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:09:56 : 
MIG: 10:09:56 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:09:56 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:09:56 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:09:56 : 
MIG: 10:09:56 : 
MIG: 10:09:56 : 
MIG: 10:09:56 : Same Interface
MIG: 10:09:56 : xml_input_file: mig_a.prj
MIG: 10:09:56 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 10:10:00 : xml_input_file: mig_a.prj
MIG: 10:10:00 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 10:10:00 : In updateAllModelParams
MIG: 10:10:00 : XGUI hdlLanguage: Verilog
MIG: 10:10:00 : xgui vivado_mode: xpg_bd
MIG: 10:10:00 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:10:00 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 10:10:00 : 
MIG: 10:10:00 : Inside fn mem: DDR3
MIG: 10:10:00 : detect_uiclk: 100000000
MIG: 10:10:00 : cntrl:  memtype: DDR3
MIG: 10:10:00 : 
MIG: 10:10:00 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:10:00 : 
MIG: 10:10:00 : 
MIG: 10:10:00 : 
MIG: 10:10:00 : 
MIG: 10:10:00 :  polarity_value: 1
MIG: 10:10:00 : 
MIG: 10:10:00 : 
MIG: 10:10:00 : cntrl:  memtype: DDR3
MIG: 10:10:00 : 
MIG: 10:10:00 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:10:00 : 
MIG: 10:10:00 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:10:00 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:10:00 : 
MIG: 10:10:00 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:10:00 : 
MIG: 10:10:00 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:10:00 : 
MIG: 10:10:00 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:10:00 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:10:00 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 10:10:00 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:10:00 : 
MIG: 10:10:00 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 10:10:00 : 
MIG: 10:10:00 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 10:10:00 : 
MIG: 10:10:00 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 10:10:00 : 
MIG: 10:10:00 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 10:10:00 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:10:00 : 
MIG: 10:10:00 :  Valid Param: ECC ==> OFF
MIG: 10:10:00 : 
MIG: 10:10:00 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 10:10:00 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:10:00 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:10:00 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:10:00 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:10:00 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:10:00 : 
MIG: 10:10:00 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:10:00 : 
MIG: 10:10:00 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 10:10:00 : 
MIG: 10:10:00 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 10:10:00 : 
MIG: 10:10:00 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:10:00 : 
MIG: 10:10:00 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:10:00 : 
MIG: 10:10:00 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:10:00 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:10:00 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:10:00 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 10:10:00 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 10:10:00 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 10:10:00 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:10:00 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:10:00 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:10:00 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:10:00 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:10:00 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:10:00 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:10:00 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:10:00 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:10:00 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:10:00 : 
MIG: 10:10:00 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:10:00 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:10:00 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:10:00 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:10:00 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:10:00 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:10:00 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:10:00 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:10:00 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:10:00 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:10:00 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:10:00 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:10:00 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:10:00 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:10:00 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:10:00 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 10:10:00 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:10:00 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 10:10:00 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 10:10:00 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:10:00 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 10:10:00 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 10:10:00 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:10:00 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:10:01 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:10:01 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:10:01 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:10:01 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:10:01 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:10:01 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:10:01 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 10:10:01 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:10:01 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:10:01 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:10:01 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:10:01 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:10:01 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:10:01 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:10:01 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:10:01 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 10:10:01 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 10:10:01 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:10:01 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 10:10:01 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 10:10:01 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 10:10:01 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 10:10:01 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:10:01 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 10:10:01 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:10:01 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 10:10:01 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:10:01 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 10:10:01 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 10:10:01 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 10:10:01 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 10:10:01 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 10:10:01 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 10:10:01 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 10:10:01 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:10:01 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:10:01 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:10:01 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:10:01 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:10:01 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:10:01 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:10:01 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:10:01 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:10:01 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:10:01 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:10:01 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:10:01 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:10:01 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:10:01 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 10:10:01 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:10:01 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:10:01 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:10:01 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:10:01 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:10:01 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:10:01 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:10:01 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:10:01 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:10:01 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:10:01 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:10:01 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:10:01 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:10:01 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:10:01 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:10:01 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:10:01 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:10:01 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:10:01 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:10:01 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:10:01 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:10:01 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:10:01 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:10:01 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:10:01 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:10:01 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:10:01 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:10:01 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:10:01 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:10:01 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:10:01 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:10:01 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:10:01 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:10:01 : 
MIG: 10:10:01 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:10:01 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:10:01 : 
MIG: 10:10:01 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:10:01 : 1
MIG: 10:10:01 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 10:10:01 : 
MIG: 10:10:01 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:10:01 : 
MIG: 10:10:01 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:10:01 : 
MIG: 10:10:01 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:10:01 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:10:01 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 10:10:01 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:10:01 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:10:01 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:10:01 : 
MIG: 10:10:01 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:10:01 : 
MIG: 10:10:01 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:10:01 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:10:01 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:10:01 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:10:01 : 
MIG: 10:10:01 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:10:01 : 
MIG: 10:10:01 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:10:01 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:10:01 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:10:01 : 
MIG: 10:10:01 : 
MIG: 10:10:01 : 
MIG: 10:10:01 : Same Interface
MIG: 10:10:01 : xml_input_file: mig_a.prj
MIG: 10:10:01 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 10:15:35 : Running synthesis.xit
MIG: 10:15:36 : ################# RUNNING MIG BATCH ###################
MIG: 10:15:36 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 10:15:36 : synp_flow:  -- synthesis_mode: Other
MIG: 10:15:36 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 10:15:36 : vivado_mode: xpg_bd
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 1
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 : isPortInterface: 0
MIG: 10:15:36 :  locked false  
MIG: 10:15:36 : HDL Language: Verilog
MIG: 10:15:36 : compInfo: false
MIG: 10:15:36 : Vivado Options xc7a100t fgg484 -2
MIG: 10:15:36 : 1: xc7a100t 2: fgg484 3: -2
MIG: 10:15:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:15:36 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:15:36 : I am in catch area
MIG: 10:15:36 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 10:15:44 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 10:15:44 : Component_Name: PCIe_mig_7series_0_0
MIG: 10:15:44 : Moving PCIe_mig_7series_0_0 ...
MIG: 10:15:44 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 10:15:44 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 10:15:45 : Running vlog_synth_rpr.xit
MIG: 10:15:45 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 10:15:45 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:15:45 : Running simulation.xit
MIG: 10:15:45 : ################# RUNNING MIG BATCH ###################
MIG: 10:15:45 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 10:15:45 : synp_flow:  -- synthesis_mode: Other
MIG: 10:15:45 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 10:15:45 : vivado_mode: xpg_bd
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 1
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 : isPortInterface: 0
MIG: 10:15:45 :  locked false  
MIG: 10:15:45 : HDL Language: Verilog
MIG: 10:15:45 : compInfo: false
MIG: 10:15:45 : Vivado Options xc7a100t fgg484 -2
MIG: 10:15:45 : 1: xc7a100t 2: fgg484 3: -2
MIG: 10:15:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:15:45 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:15:45 : I am in catch area
MIG: 10:15:45 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 10:15:53 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 10:15:53 : Component_Name: PCIe_mig_7series_0_0
MIG: 10:15:53 : Moving PCIe_mig_7series_0_0 ...
MIG: 10:15:53 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 10:15:53 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 10:15:53 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:15:53 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 10:15:53 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:15:53 : Running implementation.xit
MIG: 10:15:54 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 10:15:54 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:37:07 : xml_input_file: mig_a.prj
MIG: 12:37:08 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:37:08 : xml_input_file: mig_a.prj
MIG: 12:37:08 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:37:08 : xml_input_file: mig_a.prj
MIG: 12:37:08 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:37:08 : In updateAllModelParams
MIG: 12:37:08 : XGUI hdlLanguage: Verilog
MIG: 12:37:08 : xgui vivado_mode: xpg_bd
MIG: 12:37:08 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:37:08 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 12:37:08 : 
MIG: 12:37:08 : Inside fn mem: DDR3
MIG: 12:37:08 : detect_uiclk: 100000000
MIG: 12:37:08 : cntrl:  memtype: DDR3
MIG: 12:37:08 : 
MIG: 12:37:08 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 12:37:08 : 
MIG: 12:37:08 : 
MIG: 12:37:08 : 
MIG: 12:37:08 : 
MIG: 12:37:08 :  polarity_value: 1
MIG: 12:37:08 : 
MIG: 12:37:08 : 
MIG: 12:37:08 : cntrl:  memtype: DDR3
MIG: 12:37:08 : 
MIG: 12:37:08 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:37:08 : 
MIG: 12:37:08 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:37:08 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:37:08 : 
MIG: 12:37:08 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:37:08 : 
MIG: 12:37:08 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:37:08 : 
MIG: 12:37:08 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:37:08 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:37:08 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 12:37:08 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:37:08 : 
MIG: 12:37:08 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 12:37:08 : 
MIG: 12:37:08 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 12:37:08 : 
MIG: 12:37:08 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 12:37:08 : 
MIG: 12:37:08 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 12:37:08 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:37:08 : 
MIG: 12:37:08 :  Valid Param: ECC ==> OFF
MIG: 12:37:08 : 
MIG: 12:37:08 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 12:37:08 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:37:08 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:37:08 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:37:08 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:37:08 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:37:08 : 
MIG: 12:37:08 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:37:08 : 
MIG: 12:37:08 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 12:37:08 : 
MIG: 12:37:08 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 12:37:08 : 
MIG: 12:37:08 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:37:08 : 
MIG: 12:37:08 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:37:08 : 
MIG: 12:37:08 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:37:08 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:37:08 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:37:08 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 12:37:08 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 12:37:08 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 12:37:08 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:37:08 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:37:08 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:37:08 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:37:08 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:37:08 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:37:08 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:37:08 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 12:37:08 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:37:08 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:37:08 : 
MIG: 12:37:08 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:37:08 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:37:08 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:37:08 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:37:08 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:37:08 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:37:08 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 12:37:08 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 12:37:08 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:37:08 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:37:08 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:37:08 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 12:37:08 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 12:37:08 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:37:08 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:37:08 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 12:37:08 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:37:08 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 12:37:08 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 12:37:09 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:37:09 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 12:37:09 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 12:37:09 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:37:09 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:37:09 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:37:09 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:37:09 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:37:09 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:37:09 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:37:09 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:37:09 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 12:37:09 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:37:09 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:37:09 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:37:09 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 12:37:09 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:37:09 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 12:37:09 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:37:09 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:37:09 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 12:37:09 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 12:37:09 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:37:09 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 12:37:09 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 12:37:09 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 12:37:09 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 12:37:09 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:37:09 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 12:37:09 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 12:37:09 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 12:37:09 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:37:09 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 12:37:09 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 12:37:09 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 12:37:09 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 12:37:09 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 12:37:09 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 12:37:09 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 12:37:09 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:09 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:09 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:09 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:09 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:09 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:09 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:09 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:09 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:09 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:09 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:09 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:09 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:09 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:09 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 12:37:09 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:37:09 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:37:09 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:37:09 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:37:09 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:37:09 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 12:37:09 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:37:09 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:37:09 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:37:09 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:37:09 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:37:09 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:37:09 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:37:09 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:37:09 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:37:09 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:37:09 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:37:09 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:37:09 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:37:09 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:37:09 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:37:09 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:37:09 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:37:09 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:37:09 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:37:09 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:37:09 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:37:09 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:37:09 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:37:09 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:37:09 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:37:09 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:37:09 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:37:09 : 
MIG: 12:37:09 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:37:09 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:37:09 : 
MIG: 12:37:09 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:37:09 : 7
MIG: 12:37:09 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 12:37:09 : 
MIG: 12:37:09 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:37:09 : 
MIG: 12:37:09 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 12:37:09 : 
MIG: 12:37:09 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 12:37:09 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:37:09 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 12:37:09 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:37:09 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:37:09 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:37:09 : 
MIG: 12:37:09 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:37:09 : 
MIG: 12:37:09 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:37:09 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:37:09 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:37:09 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:37:09 : 
MIG: 12:37:09 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:37:09 : 
MIG: 12:37:09 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:37:09 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 12:37:09 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 12:37:09 : 
MIG: 12:37:09 : 
MIG: 12:37:09 : 
MIG: 12:37:09 : Same Interface
MIG: 12:37:09 : xml_input_file: mig_a.prj
MIG: 12:37:09 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:37:12 : xml_input_file: mig_a.prj
MIG: 12:37:12 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:37:12 : In updateAllModelParams
MIG: 12:37:12 : XGUI hdlLanguage: Verilog
MIG: 12:37:12 : xgui vivado_mode: xpg_bd
MIG: 12:37:12 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:37:12 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 12:37:13 : 
MIG: 12:37:13 : Inside fn mem: DDR3
MIG: 12:37:13 : detect_uiclk: 100000000
MIG: 12:37:13 : cntrl:  memtype: DDR3
MIG: 12:37:13 : 
MIG: 12:37:13 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 12:37:13 : 
MIG: 12:37:13 : 
MIG: 12:37:13 : 
MIG: 12:37:13 : 
MIG: 12:37:13 :  polarity_value: 1
MIG: 12:37:13 : 
MIG: 12:37:13 : 
MIG: 12:37:13 : cntrl:  memtype: DDR3
MIG: 12:37:13 : 
MIG: 12:37:13 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:37:13 : 
MIG: 12:37:13 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:37:13 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:37:13 : 
MIG: 12:37:13 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:37:13 : 
MIG: 12:37:13 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:37:13 : 
MIG: 12:37:13 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:37:13 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:37:13 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 12:37:13 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:37:13 : 
MIG: 12:37:13 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 12:37:13 : 
MIG: 12:37:13 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 12:37:13 : 
MIG: 12:37:13 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 12:37:13 : 
MIG: 12:37:13 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 12:37:13 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:37:13 : 
MIG: 12:37:13 :  Valid Param: ECC ==> OFF
MIG: 12:37:13 : 
MIG: 12:37:13 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 12:37:13 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:37:13 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:37:13 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:37:13 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:37:13 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:37:13 : 
MIG: 12:37:13 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:37:13 : 
MIG: 12:37:13 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 12:37:13 : 
MIG: 12:37:13 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 12:37:13 : 
MIG: 12:37:13 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:37:13 : 
MIG: 12:37:13 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:37:13 : 
MIG: 12:37:13 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:37:13 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:37:13 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:37:13 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 12:37:13 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 12:37:13 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 12:37:13 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:37:13 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:37:13 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:37:13 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:37:13 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:37:13 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:37:13 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:37:13 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 12:37:13 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:37:13 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:37:13 : 
MIG: 12:37:13 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:37:13 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:37:13 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:37:13 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:37:13 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:37:13 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:37:13 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 12:37:13 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 12:37:13 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:37:13 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:37:13 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:37:13 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 12:37:13 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 12:37:13 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:37:13 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:37:13 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 12:37:13 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:37:13 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 12:37:13 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 12:37:13 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:37:13 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 12:37:13 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 12:37:13 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:37:13 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:37:13 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:37:13 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:37:13 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:37:13 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:37:13 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:37:13 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:37:13 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 12:37:13 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:37:13 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:37:13 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:37:13 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 12:37:13 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:37:13 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 12:37:13 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:37:13 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:37:13 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 12:37:13 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 12:37:13 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:37:13 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 12:37:13 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 12:37:13 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 12:37:13 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 12:37:13 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:37:13 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 12:37:13 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 12:37:13 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 12:37:13 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:37:13 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 12:37:13 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 12:37:13 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 12:37:13 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 12:37:13 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 12:37:13 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 12:37:13 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 12:37:13 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:13 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:13 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:13 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:13 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:13 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:13 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:13 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:13 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:13 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:13 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:13 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:13 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:13 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:37:13 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 12:37:13 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:37:13 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:37:13 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:37:13 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:37:13 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:37:13 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 12:37:13 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:37:13 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:37:13 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:37:13 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:37:13 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:37:13 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:37:13 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:37:13 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:37:13 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:37:13 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:37:13 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:37:13 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:37:13 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:37:13 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:37:13 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:37:13 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:37:13 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:37:13 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:37:14 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:37:14 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:37:14 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:37:14 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:37:14 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:37:14 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:37:14 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:37:14 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:37:14 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:37:14 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:37:14 : 1
MIG: 12:37:14 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 12:37:14 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:37:14 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 12:37:14 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:37:14 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:37:14 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:37:14 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:37:14 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:37:14 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:37:14 : 
MIG: 12:37:14 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:37:14 : 
MIG: 12:37:14 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:37:14 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 12:37:14 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 12:37:14 : 
MIG: 12:37:14 : 
MIG: 12:37:14 : 
MIG: 12:37:14 : Same Interface
MIG: 12:37:14 : xml_input_file: mig_a.prj
MIG: 12:37:14 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:40:47 : xml_input_file: mig_a.prj
MIG: 12:40:47 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:40:47 : In updateAllModelParams
MIG: 12:40:47 : XGUI hdlLanguage: Verilog
MIG: 12:40:47 : xgui vivado_mode: xpg_bd
MIG: 12:40:47 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:40:47 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 12:40:48 : 
MIG: 12:40:48 : Inside fn mem: DDR3
MIG: 12:40:48 : detect_uiclk: 100000000
MIG: 12:40:48 : cntrl:  memtype: DDR3
MIG: 12:40:48 : 
MIG: 12:40:48 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 12:40:48 : 
MIG: 12:40:48 : 
MIG: 12:40:48 : 
MIG: 12:40:48 : 
MIG: 12:40:48 :  polarity_value: 1
MIG: 12:40:48 : 
MIG: 12:40:48 : 
MIG: 12:40:48 : cntrl:  memtype: DDR3
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:40:48 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:40:48 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:40:48 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 12:40:48 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 12:40:48 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: ECC ==> OFF
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 12:40:48 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:40:48 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:40:48 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:40:48 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:40:48 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:40:48 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:40:48 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:40:48 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 12:40:48 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 12:40:48 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 12:40:48 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:40:48 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:40:48 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:40:48 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:40:48 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:40:48 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:40:48 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:40:48 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 12:40:48 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:40:48 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:40:48 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:40:48 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:40:48 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:40:48 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:40:48 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:40:48 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 12:40:48 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 12:40:48 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:40:48 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:40:48 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:40:48 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 12:40:48 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 12:40:48 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:40:48 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:40:48 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 12:40:48 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:40:48 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 12:40:48 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 12:40:48 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:40:48 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 12:40:48 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 12:40:48 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:40:48 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:40:48 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:40:48 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:40:48 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:40:48 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:40:48 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:40:48 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:40:48 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 12:40:48 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:40:48 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:40:48 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:40:48 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 12:40:48 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:40:48 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 12:40:48 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:40:48 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:40:48 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 12:40:48 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 12:40:48 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:40:48 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 12:40:48 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 12:40:48 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 12:40:48 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 12:40:48 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:40:48 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 12:40:48 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 12:40:48 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 12:40:48 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:40:48 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 12:40:48 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 12:40:48 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 12:40:48 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 12:40:48 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 12:40:48 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 12:40:48 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 12:40:48 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:48 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:48 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:48 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:48 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:48 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:48 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:48 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:48 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:48 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:48 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:48 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:48 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:48 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:48 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 12:40:48 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:40:48 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:40:48 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:40:48 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:40:48 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:40:48 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 12:40:48 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:40:48 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:40:48 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:40:48 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:40:48 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:40:48 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:40:48 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:40:48 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:40:48 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:40:48 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:40:48 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:40:48 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:40:48 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:40:48 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:40:48 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:40:48 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:40:48 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:40:48 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:40:48 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:40:48 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:40:48 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:40:48 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:40:48 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:40:48 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:40:48 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:40:48 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:40:48 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:40:48 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:40:48 : 7
MIG: 12:40:48 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 12:40:48 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:40:48 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 12:40:48 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:40:48 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:40:48 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:40:48 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:40:48 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:40:48 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:40:48 : 
MIG: 12:40:48 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:40:48 : 
MIG: 12:40:48 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:40:48 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 12:40:48 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 12:40:48 : 
MIG: 12:40:48 : 
MIG: 12:40:48 : 
MIG: 12:40:48 : Same Interface
MIG: 12:40:48 : xml_input_file: mig_a.prj
MIG: 12:40:48 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:40:52 : xml_input_file: mig_a.prj
MIG: 12:40:52 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:40:52 : In updateAllModelParams
MIG: 12:40:52 : XGUI hdlLanguage: Verilog
MIG: 12:40:52 : xgui vivado_mode: xpg_bd
MIG: 12:40:52 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:40:52 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 12:40:53 : 
MIG: 12:40:53 : Inside fn mem: DDR3
MIG: 12:40:53 : detect_uiclk: 100000000
MIG: 12:40:53 : cntrl:  memtype: DDR3
MIG: 12:40:53 : 
MIG: 12:40:53 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 12:40:53 : 
MIG: 12:40:53 : 
MIG: 12:40:53 : 
MIG: 12:40:53 : 
MIG: 12:40:53 :  polarity_value: 1
MIG: 12:40:53 : 
MIG: 12:40:53 : 
MIG: 12:40:53 : cntrl:  memtype: DDR3
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:40:53 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:40:53 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:40:53 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 12:40:53 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 12:40:53 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: ECC ==> OFF
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 12:40:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:40:53 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:40:53 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:40:53 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:40:53 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:40:53 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:40:53 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:40:53 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 12:40:53 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 12:40:53 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 12:40:53 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:40:53 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:40:53 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:40:53 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:40:53 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:40:53 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:40:53 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:40:53 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 12:40:53 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:40:53 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:40:53 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:40:53 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:40:53 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:40:53 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:40:53 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:40:53 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 12:40:53 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 12:40:53 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:40:53 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:40:53 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:40:53 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 12:40:53 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 12:40:53 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:40:53 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:40:53 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 12:40:53 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:40:53 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 12:40:53 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 12:40:53 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:40:53 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 12:40:53 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 12:40:53 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:40:53 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:40:53 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:40:53 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:40:53 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:40:53 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:40:53 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:40:53 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:40:53 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 12:40:53 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:40:53 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:40:53 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:40:53 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 12:40:53 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:40:53 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 12:40:53 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:40:53 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:40:53 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 12:40:53 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 12:40:53 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:40:53 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 12:40:53 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 12:40:53 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 12:40:53 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 12:40:53 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:40:53 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 12:40:53 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 12:40:53 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 12:40:53 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:40:53 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 12:40:53 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 12:40:53 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 12:40:53 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 12:40:53 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 12:40:53 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 12:40:53 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 12:40:53 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:53 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:53 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:53 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:53 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:53 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:53 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:53 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:53 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:53 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:53 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:53 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:53 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:53 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:40:53 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 12:40:53 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:40:53 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:40:53 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:40:53 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:40:53 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:40:53 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 12:40:53 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:40:53 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:40:53 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:40:53 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:40:53 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:40:53 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:40:53 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:40:53 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:40:53 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:40:53 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:40:53 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:40:53 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:40:53 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:40:53 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:40:53 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:40:53 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:40:53 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:40:53 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:40:53 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:40:53 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:40:53 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:40:53 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:40:53 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:40:53 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:40:53 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:40:53 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:40:53 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:40:53 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:40:53 : 1
MIG: 12:40:53 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 12:40:53 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:40:53 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 12:40:53 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:40:53 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:40:53 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:40:53 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:40:53 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:40:53 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:40:53 : 
MIG: 12:40:53 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:40:53 : 
MIG: 12:40:53 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:40:53 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 12:40:53 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 12:40:53 : 
MIG: 12:40:53 : 
MIG: 12:40:53 : 
MIG: 12:40:53 : Same Interface
MIG: 12:40:53 : xml_input_file: mig_a.prj
MIG: 12:40:53 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:42:35 : Running synthesis.xit
MIG: 12:42:35 : ################# RUNNING MIG BATCH ###################
MIG: 12:42:35 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 12:42:35 : synp_flow:  -- synthesis_mode: Other
MIG: 12:42:35 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 12:42:35 : vivado_mode: xpg_bd
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 1
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 : isPortInterface: 0
MIG: 12:42:35 :  locked false  
MIG: 12:42:35 : HDL Language: Verilog
MIG: 12:42:35 : compInfo: false
MIG: 12:42:35 : Vivado Options xc7a100t fgg484 -2
MIG: 12:42:35 : 1: xc7a100t 2: fgg484 3: -2
MIG: 12:42:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:42:35 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:42:35 : I am in catch area
MIG: 12:42:35 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 12:42:44 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:42:44 : Component_Name: PCIe_mig_7series_0_0
MIG: 12:42:44 : Moving PCIe_mig_7series_0_0 ...
MIG: 12:42:44 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 12:42:44 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 12:42:44 : Running vlog_synth_rpr.xit
MIG: 12:42:44 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 12:42:44 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:42:44 : Running simulation.xit
MIG: 12:42:45 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 12:42:45 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:42:45 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:42:45 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 12:42:45 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:42:45 : Running implementation.xit
MIG: 12:42:45 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 12:42:45 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:54:04 : xml_input_file: mig_a.prj
MIG: 14:54:04 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:54:04 : xml_input_file: mig_a.prj
MIG: 14:54:04 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:54:04 : xml_input_file: mig_a.prj
MIG: 14:54:04 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:54:04 : In updateAllModelParams
MIG: 14:54:04 : XGUI hdlLanguage: Verilog
MIG: 14:54:04 : xgui vivado_mode: xpg_bd
MIG: 14:54:04 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:54:04 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:54:05 : 
MIG: 14:54:05 : Inside fn mem: DDR3
MIG: 14:54:05 : detect_uiclk: 100000000
MIG: 14:54:05 : cntrl:  memtype: DDR3
MIG: 14:54:05 : 
MIG: 14:54:05 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:54:05 : 
MIG: 14:54:05 : 
MIG: 14:54:05 : 
MIG: 14:54:05 : 
MIG: 14:54:05 :  polarity_value: 1
MIG: 14:54:05 : 
MIG: 14:54:05 : 
MIG: 14:54:05 : cntrl:  memtype: DDR3
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:54:05 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:54:05 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:54:05 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:54:05 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:54:05 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: ECC ==> OFF
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:54:05 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:54:05 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:54:05 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:54:05 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:54:05 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:54:05 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:54:05 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:54:05 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:54:05 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:54:05 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:54:05 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:54:05 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:54:05 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:54:05 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:54:05 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:54:05 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:54:05 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:54:05 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:54:05 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:54:05 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:54:05 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:54:05 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:54:05 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:54:05 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:54:05 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:54:05 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:54:05 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:54:05 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:54:05 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:54:05 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:54:05 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:54:05 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:54:05 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:54:05 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:54:05 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:54:05 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:54:05 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:54:05 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:54:05 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:54:05 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:54:05 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:54:05 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:54:05 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:54:05 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:54:05 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:54:05 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:54:05 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:54:05 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:54:05 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:54:05 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:54:05 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:54:05 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:54:05 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:54:05 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:54:05 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:54:05 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:54:05 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:54:05 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:54:05 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:54:05 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:54:05 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:54:05 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:54:05 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:54:05 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:54:05 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:54:05 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:54:05 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:54:05 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:54:05 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:54:05 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:54:05 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:54:05 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:54:05 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:54:05 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:54:05 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:54:05 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:54:05 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:54:05 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:05 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:05 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:05 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:05 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:05 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:05 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:05 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:05 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:05 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:05 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:05 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:05 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:05 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:05 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:54:05 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:54:05 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:54:05 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:54:05 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:54:05 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:54:05 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:54:05 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:54:05 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:54:05 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:54:05 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:54:05 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:54:05 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:54:05 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:54:05 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:54:05 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:54:05 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:54:05 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:54:05 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:54:05 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:54:05 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:54:05 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:54:05 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:54:05 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:54:05 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:54:05 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:54:05 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:54:05 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:54:05 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:54:05 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:54:05 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:54:05 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:54:05 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:54:05 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:54:05 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:54:05 : 7
MIG: 14:54:05 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:54:05 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:54:05 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:54:05 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:54:05 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:54:05 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:54:05 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:54:05 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:54:05 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:54:05 : 
MIG: 14:54:05 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:54:05 : 
MIG: 14:54:05 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:54:05 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:54:05 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:54:05 : 
MIG: 14:54:05 : 
MIG: 14:54:05 : 
MIG: 14:54:05 : Same Interface
MIG: 14:54:05 : xml_input_file: mig_a.prj
MIG: 14:54:05 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:54:09 : xml_input_file: mig_a.prj
MIG: 14:54:09 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:54:09 : In updateAllModelParams
MIG: 14:54:09 : XGUI hdlLanguage: Verilog
MIG: 14:54:09 : xgui vivado_mode: xpg_bd
MIG: 14:54:09 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:54:09 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:54:10 : 
MIG: 14:54:10 : Inside fn mem: DDR3
MIG: 14:54:10 : detect_uiclk: 100000000
MIG: 14:54:10 : cntrl:  memtype: DDR3
MIG: 14:54:10 : 
MIG: 14:54:10 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:54:10 : 
MIG: 14:54:10 : 
MIG: 14:54:10 : 
MIG: 14:54:10 : 
MIG: 14:54:10 :  polarity_value: 1
MIG: 14:54:10 : 
MIG: 14:54:10 : 
MIG: 14:54:10 : cntrl:  memtype: DDR3
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:54:10 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:54:10 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:54:10 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:54:10 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:54:10 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: ECC ==> OFF
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:54:10 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:54:10 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:54:10 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:54:10 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:54:10 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:54:10 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:54:10 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:54:10 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:54:10 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:54:10 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:54:10 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:54:10 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:54:10 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:54:10 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:54:10 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:54:10 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:54:10 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:54:10 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:54:10 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:54:10 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:54:10 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:54:10 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:54:10 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:54:10 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:54:10 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:54:10 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:54:10 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:54:10 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:54:10 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:54:10 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:54:10 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:54:10 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:54:10 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:54:10 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:54:10 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:54:10 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:54:10 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:54:10 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:54:10 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:54:10 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:54:10 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:54:10 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:54:10 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:54:10 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:54:10 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:54:10 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:54:10 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:54:10 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:54:10 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:54:10 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:54:10 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:54:10 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:54:10 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:54:10 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:54:10 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:54:10 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:54:10 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:54:10 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:54:10 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:54:10 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:54:10 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:54:10 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:54:10 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:54:10 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:54:10 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:54:10 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:54:10 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:54:10 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:54:10 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:54:10 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:54:10 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:54:10 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:54:10 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:54:10 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:54:10 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:54:10 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:54:10 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:54:10 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:10 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:10 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:10 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:10 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:10 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:10 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:10 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:10 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:10 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:10 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:10 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:10 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:10 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:54:10 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:54:10 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:54:10 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:54:10 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:54:10 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:54:10 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:54:10 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:54:10 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:54:10 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:54:10 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:54:10 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:54:10 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:54:10 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:54:10 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:54:10 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:54:10 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:54:10 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:54:10 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:54:10 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:54:10 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:54:10 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:54:10 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:54:10 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:54:10 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:54:10 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:54:10 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:54:10 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:54:10 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:54:10 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:54:10 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:54:10 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:54:10 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:54:10 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:54:10 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:54:10 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:54:10 : 1
MIG: 14:54:10 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:54:10 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:54:10 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:54:10 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:54:10 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:54:10 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:54:10 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:54:10 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:54:10 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:54:10 : 
MIG: 14:54:10 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:54:10 : 
MIG: 14:54:10 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:54:10 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:54:10 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:54:10 : 
MIG: 14:54:10 : 
MIG: 14:54:10 : 
MIG: 14:54:10 : Same Interface
MIG: 14:54:11 : xml_input_file: mig_a.prj
MIG: 14:54:11 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:55:23 : Running synthesis.xit
MIG: 14:55:24 : ################# RUNNING MIG BATCH ###################
MIG: 14:55:24 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 14:55:24 : synp_flow:  -- synthesis_mode: Other
MIG: 14:55:24 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 14:55:24 : vivado_mode: xpg_bd
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 1
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 : isPortInterface: 0
MIG: 14:55:24 :  locked false  
MIG: 14:55:24 : HDL Language: Verilog
MIG: 14:55:24 : compInfo: false
MIG: 14:55:24 : Vivado Options xc7a100t fgg484 -2
MIG: 14:55:24 : 1: xc7a100t 2: fgg484 3: -2
MIG: 14:55:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:55:24 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:55:24 : I am in catch area
MIG: 14:55:24 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 14:55:36 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 14:55:36 : Component_Name: PCIe_mig_7series_0_0
MIG: 14:55:36 : Moving PCIe_mig_7series_0_0 ...
MIG: 14:55:36 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 14:55:36 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 14:55:36 : Running vlog_synth_rpr.xit
MIG: 14:55:36 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:55:36 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:55:37 : Running simulation.xit
MIG: 14:55:37 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:55:37 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:55:37 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:55:37 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:55:37 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:55:37 : Running implementation.xit
MIG: 14:55:37 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:55:37 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:03:01 : xml_input_file: mig_a.prj
MIG: 16:03:01 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 16:03:01 : xml_input_file: mig_a.prj
MIG: 16:03:01 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 16:03:01 : xml_input_file: mig_a.prj
MIG: 16:03:01 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 16:03:01 : In updateAllModelParams
MIG: 16:03:01 : XGUI hdlLanguage: Verilog
MIG: 16:03:01 : xgui vivado_mode: xpg_bd
MIG: 16:03:01 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:03:01 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 16:03:02 : 
MIG: 16:03:02 : Inside fn mem: DDR3
MIG: 16:03:02 : detect_uiclk: 100000000
MIG: 16:03:02 : cntrl:  memtype: DDR3
MIG: 16:03:02 : 
MIG: 16:03:02 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:03:02 : 
MIG: 16:03:02 : 
MIG: 16:03:02 : 
MIG: 16:03:02 : 
MIG: 16:03:02 :  polarity_value: 1
MIG: 16:03:02 : 
MIG: 16:03:02 : 
MIG: 16:03:02 : cntrl:  memtype: DDR3
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:03:02 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:03:02 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:03:02 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 16:03:02 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 16:03:02 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: ECC ==> OFF
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 16:03:02 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:03:02 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:03:02 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:03:02 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:03:02 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:03:02 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:03:02 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:03:02 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 16:03:02 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 16:03:02 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 16:03:02 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:03:02 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:03:02 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:03:02 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:03:02 :  Invalid Param: DDR3_CL ==> 6
MIG: 16:03:02 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:03:02 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 16:03:02 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 16:03:02 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:03:02 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:03:02 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:03:02 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:03:02 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 16:03:02 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 16:03:02 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:03:02 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 16:03:02 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 16:03:02 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:03:02 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:03:02 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:03:02 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:03:02 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:03:02 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:03:02 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:03:02 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 16:03:02 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:03:02 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 16:03:02 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 16:03:02 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:03:02 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 16:03:02 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 16:03:02 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 16:03:02 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:03:02 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:03:02 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:03:02 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:03:02 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:03:02 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:03:02 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:03:02 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 16:03:02 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:03:02 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:03:02 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:03:02 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 16:03:02 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:03:02 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 16:03:02 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:03:02 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:03:02 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 16:03:02 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 16:03:02 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:03:02 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 16:03:02 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 16:03:02 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 16:03:02 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 16:03:02 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:03:02 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 16:03:02 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 16:03:02 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 16:03:02 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:03:02 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 16:03:02 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 16:03:02 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 16:03:02 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 16:03:02 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 16:03:02 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 16:03:02 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 16:03:02 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:02 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:02 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:02 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:02 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:02 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:02 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:02 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:02 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:02 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:02 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:02 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:02 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:02 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:02 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 16:03:02 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:03:02 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:03:02 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:03:02 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:03:02 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:03:02 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 16:03:02 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:03:02 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:03:02 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:03:02 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:03:02 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:03:02 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:03:02 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:03:02 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:03:02 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:03:02 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:03:02 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:03:02 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:03:02 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:03:02 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:03:02 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 16:03:02 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:03:02 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:03:02 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:03:02 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 16:03:02 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:03:02 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:03:02 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:03:02 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:03:02 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:03:02 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:03:02 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:03:02 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:03:02 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:03:02 : 7
MIG: 16:03:02 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 16:03:02 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:03:02 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:03:02 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:03:02 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:03:02 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:03:02 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:03:02 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:03:02 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:03:02 : 
MIG: 16:03:02 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:03:02 : 
MIG: 16:03:02 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:03:02 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 16:03:02 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 16:03:02 : 
MIG: 16:03:02 : 
MIG: 16:03:02 : 
MIG: 16:03:02 : Same Interface
MIG: 16:03:02 : xml_input_file: mig_a.prj
MIG: 16:03:02 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 16:03:06 : xml_input_file: mig_a.prj
MIG: 16:03:06 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 16:03:06 : In updateAllModelParams
MIG: 16:03:06 : XGUI hdlLanguage: Verilog
MIG: 16:03:06 : xgui vivado_mode: xpg_bd
MIG: 16:03:06 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:03:06 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 16:03:07 : 
MIG: 16:03:07 : Inside fn mem: DDR3
MIG: 16:03:07 : detect_uiclk: 100000000
MIG: 16:03:07 : cntrl:  memtype: DDR3
MIG: 16:03:07 : 
MIG: 16:03:07 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:03:07 : 
MIG: 16:03:07 : 
MIG: 16:03:07 : 
MIG: 16:03:07 : 
MIG: 16:03:07 :  polarity_value: 1
MIG: 16:03:07 : 
MIG: 16:03:07 : 
MIG: 16:03:07 : cntrl:  memtype: DDR3
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:03:07 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:03:07 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:03:07 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 16:03:07 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 16:03:07 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: ECC ==> OFF
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 16:03:07 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:03:07 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:03:07 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:03:07 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:03:07 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:03:07 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:03:07 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:03:07 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 16:03:07 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 16:03:07 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 16:03:07 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:03:07 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:03:07 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:03:07 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:03:07 :  Invalid Param: DDR3_CL ==> 6
MIG: 16:03:07 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:03:07 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 16:03:07 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 16:03:07 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:03:07 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:03:07 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:03:07 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:03:07 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 16:03:07 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 16:03:07 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:03:07 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 16:03:07 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 16:03:07 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:03:07 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:03:07 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:03:07 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:03:07 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:03:07 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:03:07 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:03:07 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 16:03:07 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:03:07 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 16:03:07 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 16:03:07 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:03:07 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 16:03:07 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 16:03:07 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 16:03:07 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:03:07 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:03:07 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:03:07 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:03:07 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:03:07 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:03:07 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:03:07 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 16:03:07 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:03:07 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:03:07 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:03:07 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 16:03:07 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:03:07 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 16:03:07 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:03:07 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:03:07 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 16:03:07 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 16:03:07 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:03:07 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 16:03:07 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 16:03:07 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 16:03:07 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 16:03:07 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:03:07 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 16:03:07 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 16:03:07 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 16:03:07 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:03:07 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 16:03:07 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 16:03:07 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 16:03:07 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 16:03:07 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 16:03:07 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 16:03:07 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 16:03:07 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:07 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:07 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:07 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:07 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:07 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:07 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:07 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:07 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:07 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:07 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:07 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:07 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:07 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:03:07 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 16:03:07 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:03:07 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:03:07 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:03:07 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:03:07 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:03:07 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 16:03:07 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:03:07 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:03:07 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:03:07 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:03:07 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:03:07 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:03:07 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:03:07 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:03:07 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:03:07 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:03:07 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:03:07 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:03:07 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:03:07 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:03:07 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 16:03:07 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:03:07 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:03:07 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:03:07 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 16:03:07 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:03:07 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:03:07 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:03:07 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:03:07 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:03:07 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:03:07 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:03:07 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:03:07 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:03:07 : 1
MIG: 16:03:07 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 16:03:07 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:03:07 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:03:07 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:03:07 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:03:07 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:03:07 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:03:07 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:03:07 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:03:07 : 
MIG: 16:03:07 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:03:07 : 
MIG: 16:03:07 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:03:07 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 16:03:07 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 16:03:07 : 
MIG: 16:03:07 : 
MIG: 16:03:07 : 
MIG: 16:03:07 : Same Interface
MIG: 16:03:07 : xml_input_file: mig_a.prj
MIG: 16:03:07 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 16:04:06 : Running synthesis.xit
MIG: 16:04:06 : ################# RUNNING MIG BATCH ###################
MIG: 16:04:06 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 16:04:06 : synp_flow:  -- synthesis_mode: Other
MIG: 16:04:06 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 16:04:06 : vivado_mode: xpg_bd
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 1
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 : isPortInterface: 0
MIG: 16:04:06 :  locked false  
MIG: 16:04:06 : HDL Language: Verilog
MIG: 16:04:06 : compInfo: false
MIG: 16:04:06 : Vivado Options xc7a100t fgg484 -2
MIG: 16:04:06 : 1: xc7a100t 2: fgg484 3: -2
MIG: 16:04:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:04:06 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:04:06 : I am in catch area
MIG: 16:04:06 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 16:04:17 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 16:04:17 : Component_Name: PCIe_mig_7series_0_0
MIG: 16:04:17 : Moving PCIe_mig_7series_0_0 ...
MIG: 16:04:17 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 16:04:17 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 16:04:17 : Running vlog_synth_rpr.xit
MIG: 16:04:17 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 16:04:17 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:04:18 : Running simulation.xit
MIG: 16:04:18 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 16:04:18 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:04:18 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:04:18 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 16:04:18 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:04:18 : Running implementation.xit
MIG: 16:04:18 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 16:04:18 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:17:09 : xml_input_file: mig_a.prj
MIG: 16:17:09 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 16:17:09 : In updateAllModelParams
MIG: 16:17:09 : XGUI hdlLanguage: Verilog
MIG: 16:17:09 : xgui vivado_mode: xpg_bd
MIG: 16:17:09 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:17:09 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 16:17:10 : 
MIG: 16:17:10 : Inside fn mem: DDR3
MIG: 16:17:10 : detect_uiclk: 100000000
MIG: 16:17:10 : cntrl:  memtype: DDR3
MIG: 16:17:10 : 
MIG: 16:17:10 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:17:10 : 
MIG: 16:17:10 : 
MIG: 16:17:10 : 
MIG: 16:17:10 : 
MIG: 16:17:10 :  polarity_value: 1
MIG: 16:17:10 : 
MIG: 16:17:10 : 
MIG: 16:17:10 : cntrl:  memtype: DDR3
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:17:10 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:17:10 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:17:10 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 16:17:10 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 16:17:10 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: ECC ==> OFF
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 16:17:10 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:17:10 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:17:10 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:17:10 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:17:10 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:17:10 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:17:10 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:17:10 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 16:17:10 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 16:17:10 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 16:17:10 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:17:10 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:17:10 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:17:10 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:17:10 :  Invalid Param: DDR3_CL ==> 6
MIG: 16:17:10 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:17:10 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 16:17:10 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 16:17:10 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:17:10 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:17:10 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:17:10 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:17:10 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 16:17:10 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 16:17:10 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:17:10 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 16:17:10 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 16:17:10 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:17:10 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:17:10 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:17:10 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:17:10 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:17:10 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:17:10 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:17:10 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 16:17:10 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:17:10 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 16:17:10 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 16:17:10 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:17:10 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 16:17:10 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 16:17:10 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 16:17:10 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:17:10 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:17:10 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:17:10 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:17:10 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:17:10 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:17:10 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:17:10 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 16:17:10 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:17:10 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:17:10 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:17:10 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 16:17:10 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:17:10 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 16:17:10 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:17:10 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:17:10 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 16:17:10 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 16:17:10 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:17:10 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 16:17:10 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 16:17:10 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 16:17:10 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 16:17:10 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:17:10 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 16:17:10 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 16:17:10 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 16:17:10 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:17:10 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 16:17:10 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 16:17:10 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 16:17:10 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 16:17:10 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 16:17:10 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 16:17:10 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 16:17:10 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:10 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:10 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:10 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:10 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:10 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:10 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:10 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:10 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:10 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:10 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:10 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:10 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:10 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:10 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 16:17:10 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:17:10 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:17:10 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:17:10 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:17:10 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:17:10 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 16:17:10 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:17:10 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:17:10 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:17:10 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:17:10 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:17:10 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:17:10 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:17:10 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:17:10 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:17:10 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:17:10 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:17:10 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:17:10 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:17:10 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:17:10 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 16:17:10 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:17:10 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:17:10 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:17:10 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 16:17:10 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:17:10 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:17:10 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:17:10 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:17:10 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:17:10 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:17:10 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:17:10 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:17:10 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:17:10 : 7
MIG: 16:17:10 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 16:17:10 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:17:10 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:17:10 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:17:10 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:17:10 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:17:10 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:17:10 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:17:10 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:17:10 : 
MIG: 16:17:10 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:17:10 : 
MIG: 16:17:10 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:17:10 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 16:17:10 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 16:17:10 : 
MIG: 16:17:10 : 
MIG: 16:17:10 : 
MIG: 16:17:10 : Same Interface
MIG: 16:17:10 : xml_input_file: mig_a.prj
MIG: 16:17:10 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 16:17:14 : xml_input_file: mig_a.prj
MIG: 16:17:14 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 16:17:14 : In updateAllModelParams
MIG: 16:17:14 : XGUI hdlLanguage: Verilog
MIG: 16:17:14 : xgui vivado_mode: xpg_bd
MIG: 16:17:14 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:17:14 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 16:17:15 : 
MIG: 16:17:15 : Inside fn mem: DDR3
MIG: 16:17:15 : detect_uiclk: 100000000
MIG: 16:17:15 : cntrl:  memtype: DDR3
MIG: 16:17:15 : 
MIG: 16:17:15 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:17:15 : 
MIG: 16:17:15 : 
MIG: 16:17:15 : 
MIG: 16:17:15 : 
MIG: 16:17:15 :  polarity_value: 1
MIG: 16:17:15 : 
MIG: 16:17:15 : 
MIG: 16:17:15 : cntrl:  memtype: DDR3
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:17:15 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:17:15 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:17:15 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 16:17:15 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 16:17:15 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: ECC ==> OFF
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 16:17:15 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:17:15 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:17:15 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:17:15 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:17:15 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:17:15 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:17:15 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:17:15 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 16:17:15 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 16:17:15 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 16:17:15 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:17:15 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:17:15 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:17:15 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:17:15 :  Invalid Param: DDR3_CL ==> 6
MIG: 16:17:15 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:17:15 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 16:17:15 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 16:17:15 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:17:15 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:17:15 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:17:15 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:17:15 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 16:17:15 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 16:17:15 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:17:15 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 16:17:15 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 16:17:15 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:17:15 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:17:15 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:17:15 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:17:15 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:17:15 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:17:15 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:17:15 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 16:17:15 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:17:15 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 16:17:15 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 16:17:15 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:17:15 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 16:17:15 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 16:17:15 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 16:17:15 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:17:15 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:17:15 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:17:15 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:17:15 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:17:15 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:17:15 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:17:15 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 16:17:15 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:17:15 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:17:15 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:17:15 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 16:17:15 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:17:15 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 16:17:15 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:17:15 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:17:15 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 16:17:15 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 16:17:15 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:17:15 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 16:17:15 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 16:17:15 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 16:17:15 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 16:17:15 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:17:15 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 16:17:15 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 16:17:15 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 16:17:15 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:17:15 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 16:17:15 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 16:17:15 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 16:17:15 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 16:17:15 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 16:17:15 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 16:17:15 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 16:17:15 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:15 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:15 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:15 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:15 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:15 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:15 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:15 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:15 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:15 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:15 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:15 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:15 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:15 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:15 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 16:17:15 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:17:15 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:17:15 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:17:15 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:17:15 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:17:15 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 16:17:15 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:17:15 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:17:15 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:17:15 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:17:15 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:17:15 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:17:15 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:17:15 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:17:15 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:17:15 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:17:15 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:17:15 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:17:15 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:17:15 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:17:15 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 16:17:15 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:17:15 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:17:15 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:17:15 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 16:17:15 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:17:15 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:17:15 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:17:15 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:17:15 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:17:15 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:17:15 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:17:15 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:17:15 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:17:15 : 1
MIG: 16:17:15 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 16:17:15 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:17:15 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:17:15 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:17:15 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:17:15 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:17:15 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:17:15 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:17:15 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:17:15 : 
MIG: 16:17:15 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:17:15 : 
MIG: 16:17:15 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:17:15 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 16:17:15 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 16:17:15 : 
MIG: 16:17:15 : 
MIG: 16:17:15 : 
MIG: 16:17:15 : Same Interface
MIG: 16:17:15 : xml_input_file: mig_a.prj
MIG: 16:17:15 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 16:17:18 : Running synthesis.xit
MIG: 16:17:18 : ################# RUNNING MIG BATCH ###################
MIG: 16:17:18 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 16:17:18 : synp_flow:  -- synthesis_mode: Other
MIG: 16:17:18 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 16:17:18 : vivado_mode: xpg_bd
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 1
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 : isPortInterface: 0
MIG: 16:17:18 :  locked false  
MIG: 16:17:18 : HDL Language: Verilog
MIG: 16:17:18 : compInfo: false
MIG: 16:17:18 : Vivado Options xc7a100t fgg484 -2
MIG: 16:17:18 : 1: xc7a100t 2: fgg484 3: -2
MIG: 16:17:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:17:18 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:17:18 : I am in catch area
MIG: 16:17:18 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 16:17:25 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 16:17:25 : Component_Name: PCIe_mig_7series_0_0
MIG: 16:17:25 : Moving PCIe_mig_7series_0_0 ...
MIG: 16:17:25 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 16:17:25 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 16:17:26 : Running vlog_synth_rpr.xit
MIG: 16:17:26 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 16:17:26 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:17:26 : Running simulation.xit
MIG: 16:17:26 : ################# RUNNING MIG BATCH ###################
MIG: 16:17:26 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 16:17:26 : synp_flow:  -- synthesis_mode: Other
MIG: 16:17:26 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 16:17:26 : vivado_mode: xpg_bd
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 1
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 : isPortInterface: 0
MIG: 16:17:26 :  locked false  
MIG: 16:17:26 : HDL Language: Verilog
MIG: 16:17:26 : compInfo: false
MIG: 16:17:26 : Vivado Options xc7a100t fgg484 -2
MIG: 16:17:26 : 1: xc7a100t 2: fgg484 3: -2
MIG: 16:17:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:17:26 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:17:26 : I am in catch area
MIG: 16:17:26 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 16:17:34 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 16:17:34 : Component_Name: PCIe_mig_7series_0_0
MIG: 16:17:34 : Moving PCIe_mig_7series_0_0 ...
MIG: 16:17:34 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 16:17:34 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 16:17:34 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:17:34 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 16:17:34 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:17:34 : Running implementation.xit
MIG: 16:17:34 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 16:17:34 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:06:13 : xml_input_file: mig_a.prj
MIG: 17:06:14 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 17:06:14 : xml_input_file: mig_a.prj
MIG: 17:06:14 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 17:06:14 : xml_input_file: mig_a.prj
MIG: 17:06:14 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 17:06:14 : In updateAllModelParams
MIG: 17:06:14 : XGUI hdlLanguage: Verilog
MIG: 17:06:14 : xgui vivado_mode: xpg_bd
MIG: 17:06:14 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:06:14 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 17:06:15 : 
MIG: 17:06:15 : Inside fn mem: DDR3
MIG: 17:06:15 : detect_uiclk: 100000000
MIG: 17:06:15 : cntrl:  memtype: DDR3
MIG: 17:06:15 : 
MIG: 17:06:15 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:06:15 : 
MIG: 17:06:15 : 
MIG: 17:06:15 : 
MIG: 17:06:15 : 
MIG: 17:06:15 :  polarity_value: 1
MIG: 17:06:15 : 
MIG: 17:06:15 : 
MIG: 17:06:15 : cntrl:  memtype: DDR3
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:06:15 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:06:15 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:06:15 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 17:06:15 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 17:06:15 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: ECC ==> OFF
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 17:06:15 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:06:15 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:06:15 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:06:15 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:06:15 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:06:15 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:06:15 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:06:15 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:06:15 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 17:06:15 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:06:15 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:06:15 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:06:15 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:06:15 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:06:15 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:06:15 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:06:15 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:06:15 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:06:15 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:06:15 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:06:15 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:06:15 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:06:15 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:06:15 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:06:15 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:06:15 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:06:15 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:06:15 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:06:15 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:06:15 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:06:15 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:06:15 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:06:15 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:06:15 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:06:15 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 17:06:15 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:06:15 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 17:06:15 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 17:06:15 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:06:15 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:06:15 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 17:06:15 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:06:15 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:06:15 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:06:15 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:06:15 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:06:15 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:06:15 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:06:15 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:06:15 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:06:15 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:06:15 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:06:15 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:06:15 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:06:15 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:06:15 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:06:15 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:06:15 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:06:15 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 17:06:15 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 17:06:15 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:06:15 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 17:06:15 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 17:06:15 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 17:06:15 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 17:06:15 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:06:15 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:06:15 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 17:06:15 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 17:06:15 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:06:15 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 17:06:15 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 17:06:15 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 17:06:15 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 17:06:15 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 17:06:15 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 17:06:15 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 17:06:15 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:15 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:15 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:15 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:15 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:15 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:15 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:15 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:15 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:15 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:15 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:15 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:15 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:15 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:15 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 17:06:15 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:06:15 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:06:15 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:06:15 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:06:15 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:06:15 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:06:15 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:06:15 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:06:15 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:06:15 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:06:15 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:06:15 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:06:15 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:06:15 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:06:15 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:06:15 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:06:15 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:06:15 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:06:15 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:06:15 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:06:15 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:06:15 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:06:15 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:06:15 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:06:15 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:06:15 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:06:15 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:06:15 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:06:15 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:06:15 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:06:15 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:06:15 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:06:15 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:06:15 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:06:15 : 7
MIG: 17:06:15 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 17:06:15 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:06:15 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:06:15 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:06:15 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:06:15 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:06:15 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:06:15 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:06:15 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:06:15 : 
MIG: 17:06:15 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:06:15 : 
MIG: 17:06:15 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:06:15 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:06:15 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:06:15 : 
MIG: 17:06:15 : 
MIG: 17:06:15 : 
MIG: 17:06:15 : Same Interface
MIG: 17:06:15 : xml_input_file: mig_a.prj
MIG: 17:06:15 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 17:06:19 : xml_input_file: mig_a.prj
MIG: 17:06:19 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 17:06:19 : In updateAllModelParams
MIG: 17:06:19 : XGUI hdlLanguage: Verilog
MIG: 17:06:19 : xgui vivado_mode: xpg_bd
MIG: 17:06:19 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:06:19 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 17:06:20 : 
MIG: 17:06:20 : Inside fn mem: DDR3
MIG: 17:06:20 : detect_uiclk: 100000000
MIG: 17:06:20 : cntrl:  memtype: DDR3
MIG: 17:06:20 : 
MIG: 17:06:20 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:06:20 : 
MIG: 17:06:20 : 
MIG: 17:06:20 : 
MIG: 17:06:20 : 
MIG: 17:06:20 :  polarity_value: 1
MIG: 17:06:20 : 
MIG: 17:06:20 : 
MIG: 17:06:20 : cntrl:  memtype: DDR3
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:06:20 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:06:20 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:06:20 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 17:06:20 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 17:06:20 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: ECC ==> OFF
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 17:06:20 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:06:20 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:06:20 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:06:20 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:06:20 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:06:20 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:06:20 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:06:20 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:06:20 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 17:06:20 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:06:20 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:06:20 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:06:20 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:06:20 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:06:20 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:06:20 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:06:20 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:06:20 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:06:20 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:06:20 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:06:20 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:06:20 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:06:20 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:06:20 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:06:20 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:06:20 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:06:20 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:06:20 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:06:20 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:06:20 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:06:20 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:06:20 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:06:20 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:06:20 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:06:20 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 17:06:20 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:06:20 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 17:06:20 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 17:06:20 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:06:20 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:06:20 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 17:06:20 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:06:20 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:06:20 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:06:20 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:06:20 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:06:20 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:06:20 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:06:20 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:06:20 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:06:20 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:06:20 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:06:20 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:06:20 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:06:20 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:06:20 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:06:20 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:06:20 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:06:20 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 17:06:20 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 17:06:20 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:06:20 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 17:06:20 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 17:06:20 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 17:06:20 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 17:06:20 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:06:20 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:06:20 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 17:06:20 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 17:06:20 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:06:20 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 17:06:20 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 17:06:20 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 17:06:20 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 17:06:20 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 17:06:20 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 17:06:20 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 17:06:20 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:20 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:20 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:20 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:20 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:20 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:20 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:20 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:20 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:20 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:20 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:20 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:20 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:20 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:06:20 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 17:06:20 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:06:20 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:06:20 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:06:20 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:06:20 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:06:20 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:06:20 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:06:20 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:06:20 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:06:20 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:06:20 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:06:20 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:06:20 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:06:20 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:06:20 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:06:20 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:06:20 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:06:20 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:06:20 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:06:20 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:06:20 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:06:20 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:06:20 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:06:20 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:06:20 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:06:20 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:06:20 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:06:20 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:06:20 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:06:20 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:06:20 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:06:20 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:06:20 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:06:20 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:06:20 : 1
MIG: 17:06:20 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 17:06:20 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:06:20 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:06:20 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:06:20 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:06:20 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:06:20 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:06:20 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:06:20 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:06:20 : 
MIG: 17:06:20 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:06:20 : 
MIG: 17:06:20 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:06:20 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:06:20 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:06:20 : 
MIG: 17:06:20 : 
MIG: 17:06:20 : 
MIG: 17:06:20 : Same Interface
MIG: 17:06:20 : xml_input_file: mig_a.prj
MIG: 17:06:20 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 17:06:24 : Running synthesis.xit
MIG: 17:06:24 : ################# RUNNING MIG BATCH ###################
MIG: 17:06:24 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 17:06:24 : synp_flow:  -- synthesis_mode: Other
MIG: 17:06:24 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 17:06:24 : vivado_mode: xpg_bd
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 1
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 : isPortInterface: 0
MIG: 17:06:24 :  locked false  
MIG: 17:06:24 : HDL Language: Verilog
MIG: 17:06:24 : compInfo: false
MIG: 17:06:24 : Vivado Options xc7a100t fgg484 -2
MIG: 17:06:24 : 1: xc7a100t 2: fgg484 3: -2
MIG: 17:06:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:06:24 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:06:24 : I am in catch area
MIG: 17:06:24 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 17:06:32 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 17:06:32 : Component_Name: PCIe_mig_7series_0_0
MIG: 17:06:32 : Moving PCIe_mig_7series_0_0 ...
MIG: 17:06:32 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 17:06:32 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 17:06:33 : Running vlog_synth_rpr.xit
MIG: 17:06:33 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:06:33 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:06:33 : Running simulation.xit
MIG: 17:06:33 : ################# RUNNING MIG BATCH ###################
MIG: 17:06:33 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 17:06:33 : synp_flow:  -- synthesis_mode: Other
MIG: 17:06:33 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 17:06:33 : vivado_mode: xpg_bd
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 1
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 : isPortInterface: 0
MIG: 17:06:33 :  locked false  
MIG: 17:06:33 : HDL Language: Verilog
MIG: 17:06:33 : compInfo: false
MIG: 17:06:33 : Vivado Options xc7a100t fgg484 -2
MIG: 17:06:33 : 1: xc7a100t 2: fgg484 3: -2
MIG: 17:06:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:06:33 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:06:33 : I am in catch area
MIG: 17:06:33 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 17:06:41 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 17:06:41 : Component_Name: PCIe_mig_7series_0_0
MIG: 17:06:41 : Moving PCIe_mig_7series_0_0 ...
MIG: 17:06:41 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 17:06:41 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 17:06:42 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:06:42 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:06:42 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:06:42 : Running implementation.xit
MIG: 17:06:42 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:06:42 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:57:52 : xml_input_file: mig_a.prj
MIG: 09:57:52 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 09:57:52 : xml_input_file: mig_a.prj
MIG: 09:57:52 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 09:57:52 : xml_input_file: mig_a.prj
MIG: 09:57:52 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 09:57:52 : In updateAllModelParams
MIG: 09:57:52 : XGUI hdlLanguage: Verilog
MIG: 09:57:52 : xgui vivado_mode: xpg_bd
MIG: 09:57:52 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 09:57:52 : Unreadable D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 09:57:52 : xml_input_file: mig_a.prj
MIG: 09:57:52 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 09:57:54 : xml_input_file: mig_a.prj
MIG: 09:57:54 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 09:57:54 : In updateAllModelParams
MIG: 09:57:54 : XGUI hdlLanguage: Verilog
MIG: 09:57:54 : xgui vivado_mode: xpg_bd
MIG: 09:57:54 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 09:57:54 : Unreadable D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 09:57:54 : xml_input_file: mig_a.prj
MIG: 09:57:54 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 09:58:07 : Running synthesis.xit
MIG: 09:58:07 : ################# RUNNING MIG BATCH ###################
MIG: 09:58:07 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 09:58:07 : synp_flow:  -- synthesis_mode: Other
MIG: 09:58:07 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 09:58:07 : vivado_mode: xpg_bd
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 1
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 : isPortInterface: 0
MIG: 09:58:07 :  locked false  
MIG: 09:58:07 : HDL Language: Verilog
MIG: 09:58:07 : compInfo: false
MIG: 09:58:07 : Vivado Options xc7a100t fgg484 -2
MIG: 09:58:07 : 1: xc7a100t 2: fgg484 3: -2
MIG: 09:58:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:58:07 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:58:07 : I am in catch area
MIG: 09:58:07 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 09:58:15 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 09:58:15 : Component_Name: PCIe_mig_7series_0_0
MIG: 09:58:15 : Moving PCIe_mig_7series_0_0 ...
MIG: 09:58:15 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 09:58:15 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 09:58:15 : Running vlog_synth_rpr.xit
MIG: 09:58:15 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 09:58:15 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:58:16 : Running simulation.xit
MIG: 09:58:16 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 09:58:16 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:58:16 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:58:16 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 09:58:16 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:58:16 : Running implementation.xit
MIG: 09:58:16 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 09:58:16 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:17:25 : xml_input_file: mig_a.prj
MIG: 12:17:25 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:17:25 : xml_input_file: mig_a.prj
MIG: 12:17:25 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:17:25 : xml_input_file: mig_a.prj
MIG: 12:17:25 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:17:25 : In updateAllModelParams
MIG: 12:17:25 : XGUI hdlLanguage: Verilog
MIG: 12:17:25 : xgui vivado_mode: xpg_bd
MIG: 12:17:25 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:17:25 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 12:17:26 : 
MIG: 12:17:26 : Inside fn mem: DDR3
MIG: 12:17:26 : detect_uiclk: 100000000
MIG: 12:17:26 : cntrl:  memtype: DDR3
MIG: 12:17:26 : 
MIG: 12:17:26 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 12:17:26 : 
MIG: 12:17:26 : 
MIG: 12:17:26 : 
MIG: 12:17:26 : 
MIG: 12:17:26 :  polarity_value: 1
MIG: 12:17:26 : 
MIG: 12:17:26 : 
MIG: 12:17:26 : cntrl:  memtype: DDR3
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:17:26 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:17:26 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:17:26 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 12:17:26 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 12:17:26 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: ECC ==> OFF
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 12:17:26 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:17:26 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:17:26 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:17:26 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:17:26 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:17:26 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:17:26 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:17:26 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 12:17:26 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 12:17:26 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 12:17:26 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:17:26 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:17:26 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:17:26 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:17:26 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:17:26 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:17:26 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:17:26 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 12:17:26 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:17:26 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:17:26 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:17:26 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:17:26 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:17:26 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:17:26 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:17:26 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 12:17:26 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 12:17:26 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:17:26 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:17:26 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:17:26 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 12:17:26 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 12:17:26 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:17:26 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:17:26 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 12:17:26 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:17:26 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 12:17:26 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 12:17:26 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:17:26 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 12:17:26 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 12:17:26 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:17:26 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:17:26 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:17:26 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:17:26 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:17:26 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:17:26 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:17:26 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:17:26 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 12:17:26 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:17:26 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:17:26 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:17:26 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 12:17:26 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:17:26 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 12:17:26 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:17:26 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:17:26 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 12:17:26 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 12:17:26 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:17:26 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 12:17:26 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 12:17:26 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 12:17:26 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 12:17:26 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:17:26 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 12:17:26 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 12:17:26 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 12:17:26 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:17:26 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 12:17:26 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 12:17:26 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 12:17:26 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 12:17:26 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 12:17:26 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 12:17:26 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 12:17:26 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:26 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:26 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:26 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:26 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:26 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:26 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:26 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:26 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:26 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:26 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:26 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:26 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:26 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:26 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 12:17:26 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:17:26 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:17:26 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:17:26 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:17:26 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:17:26 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 12:17:26 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:17:26 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:17:26 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:17:26 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:17:26 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:17:26 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:17:26 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:17:26 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:17:26 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:17:26 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:17:26 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:17:26 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:17:26 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:17:26 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:17:26 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:17:26 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:17:26 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:17:26 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:17:26 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:17:26 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:17:26 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:17:26 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:17:26 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:17:26 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:17:26 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:17:26 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:17:26 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:17:26 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:17:26 : 7
MIG: 12:17:26 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 12:17:26 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:17:26 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 12:17:26 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:17:26 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:17:26 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:17:26 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:17:26 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:17:26 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:17:26 : 
MIG: 12:17:26 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:17:26 : 
MIG: 12:17:26 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:17:26 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 12:17:26 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 12:17:26 : 
MIG: 12:17:26 : 
MIG: 12:17:26 : 
MIG: 12:17:26 : Same Interface
MIG: 12:17:26 : xml_input_file: mig_a.prj
MIG: 12:17:26 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:17:30 : xml_input_file: mig_a.prj
MIG: 12:17:30 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:17:30 : In updateAllModelParams
MIG: 12:17:30 : XGUI hdlLanguage: Verilog
MIG: 12:17:30 : xgui vivado_mode: xpg_bd
MIG: 12:17:30 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:17:30 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 12:17:31 : 
MIG: 12:17:31 : Inside fn mem: DDR3
MIG: 12:17:31 : detect_uiclk: 100000000
MIG: 12:17:31 : cntrl:  memtype: DDR3
MIG: 12:17:31 : 
MIG: 12:17:31 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 12:17:31 : 
MIG: 12:17:31 : 
MIG: 12:17:31 : 
MIG: 12:17:31 : 
MIG: 12:17:31 :  polarity_value: 1
MIG: 12:17:31 : 
MIG: 12:17:31 : 
MIG: 12:17:31 : cntrl:  memtype: DDR3
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:17:31 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:17:31 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:17:31 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 12:17:31 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 12:17:31 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: ECC ==> OFF
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 12:17:31 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:17:31 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:17:31 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:17:31 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:17:31 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:17:31 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:17:31 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:17:31 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 12:17:31 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 12:17:31 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 12:17:31 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:17:31 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:17:31 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:17:31 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:17:31 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:17:31 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:17:31 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:17:31 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 12:17:31 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:17:31 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:17:31 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:17:31 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:17:31 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:17:31 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:17:31 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:17:31 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 12:17:31 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 12:17:31 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:17:31 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:17:31 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:17:31 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 12:17:31 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 12:17:31 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:17:31 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:17:31 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 12:17:31 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:17:31 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 12:17:31 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 12:17:31 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:17:31 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 12:17:31 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 12:17:31 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:17:31 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:17:31 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:17:31 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:17:31 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:17:31 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:17:31 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:17:31 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:17:31 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 12:17:31 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:17:31 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:17:31 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:17:31 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 12:17:31 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:17:31 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 12:17:31 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:17:31 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:17:31 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 12:17:31 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 12:17:31 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:17:31 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 12:17:31 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 12:17:31 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 12:17:31 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 12:17:31 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:17:31 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 12:17:31 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 12:17:31 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 12:17:31 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:17:31 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 12:17:31 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 12:17:31 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 12:17:31 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 12:17:31 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 12:17:31 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 12:17:31 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 12:17:31 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:31 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:31 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:31 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:31 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:31 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:31 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:31 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:31 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:31 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:31 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:31 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:31 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:31 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:31 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 12:17:31 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:17:31 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:17:31 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:17:31 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:17:31 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:17:31 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 12:17:31 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:17:31 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:17:31 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:17:31 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:17:31 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:17:31 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:17:31 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:17:31 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:17:31 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:17:31 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:17:31 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:17:31 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:17:31 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:17:31 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:17:31 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:17:31 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:17:31 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:17:31 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:17:31 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:17:31 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:17:31 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:17:31 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:17:31 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:17:31 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:17:31 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:17:31 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:17:31 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:17:31 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:17:31 : 1
MIG: 12:17:31 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 12:17:31 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:17:31 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 12:17:31 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:17:31 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:17:31 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:17:31 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:17:31 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:17:31 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:17:31 : 
MIG: 12:17:31 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:17:31 : 
MIG: 12:17:31 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:17:31 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 12:17:31 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 12:17:31 : 
MIG: 12:17:31 : 
MIG: 12:17:31 : 
MIG: 12:17:31 : Same Interface
MIG: 12:17:31 : xml_input_file: mig_a.prj
MIG: 12:17:31 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:20:33 : xml_input_file: mig_a.prj
MIG: 12:20:33 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:20:33 : In updateAllModelParams
MIG: 12:20:33 : XGUI hdlLanguage: Verilog
MIG: 12:20:33 : xgui vivado_mode: xpg_bd
MIG: 12:20:33 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:20:33 : Unreadable D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 12:20:33 : xml_input_file: mig_a.prj
MIG: 12:20:33 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:20:35 : xml_input_file: mig_a.prj
MIG: 12:20:35 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:20:35 : In updateAllModelParams
MIG: 12:20:35 : XGUI hdlLanguage: Verilog
MIG: 12:20:35 : xgui vivado_mode: xpg_bd
MIG: 12:20:35 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:20:35 : Unreadable D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 12:20:35 : xml_input_file: mig_a.prj
MIG: 12:20:35 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:21:06 : Running synthesis.xit
MIG: 12:21:06 : ################# RUNNING MIG BATCH ###################
MIG: 12:21:06 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 12:21:06 : synp_flow:  -- synthesis_mode: Other
MIG: 12:21:06 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 12:21:06 : vivado_mode: xpg_bd
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 1
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 : isPortInterface: 0
MIG: 12:21:06 :  locked false  
MIG: 12:21:06 : HDL Language: Verilog
MIG: 12:21:06 : compInfo: false
MIG: 12:21:06 : Vivado Options xc7a100t fgg484 -2
MIG: 12:21:06 : 1: xc7a100t 2: fgg484 3: -2
MIG: 12:21:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:21:06 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:21:06 : I am in catch area
MIG: 12:21:06 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 12:21:17 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:21:17 : Component_Name: PCIe_mig_7series_0_0
MIG: 12:21:17 : Moving PCIe_mig_7series_0_0 ...
MIG: 12:21:17 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 12:21:17 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 12:21:17 : Running vlog_synth_rpr.xit
MIG: 12:21:17 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 12:21:17 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:21:18 : Running simulation.xit
MIG: 12:21:18 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 12:21:18 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:21:18 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:21:18 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 12:21:18 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:21:18 : Running implementation.xit
MIG: 12:21:19 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 12:21:19 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:10:47 : xml_input_file: mig_a.prj
MIG: 17:10:48 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 17:10:48 : xml_input_file: mig_a.prj
MIG: 17:10:48 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 17:10:48 : xml_input_file: mig_a.prj
MIG: 17:10:48 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 17:10:48 : In updateAllModelParams
MIG: 17:10:48 : XGUI hdlLanguage: Verilog
MIG: 17:10:48 : xgui vivado_mode: xpg_bd
MIG: 17:10:48 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:10:48 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 17:10:48 : 
MIG: 17:10:48 : Inside fn mem: DDR3
MIG: 17:10:48 : detect_uiclk: 100000000
MIG: 17:10:48 : cntrl:  memtype: DDR3
MIG: 17:10:48 : 
MIG: 17:10:48 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:10:48 : 
MIG: 17:10:48 : 
MIG: 17:10:48 : 
MIG: 17:10:48 : 
MIG: 17:10:48 :  polarity_value: 1
MIG: 17:10:48 : 
MIG: 17:10:48 : 
MIG: 17:10:48 : cntrl:  memtype: DDR3
MIG: 17:10:48 : 
MIG: 17:10:48 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:10:48 : 
MIG: 17:10:48 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:10:48 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:10:48 : 
MIG: 17:10:48 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:10:48 : 
MIG: 17:10:48 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:10:48 : 
MIG: 17:10:48 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:10:48 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:10:48 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 17:10:48 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:10:48 : 
MIG: 17:10:48 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 17:10:48 : 
MIG: 17:10:48 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 17:10:48 : 
MIG: 17:10:48 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 17:10:48 : 
MIG: 17:10:48 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 17:10:48 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:10:48 : 
MIG: 17:10:48 :  Valid Param: ECC ==> OFF
MIG: 17:10:48 : 
MIG: 17:10:48 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 17:10:48 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:10:48 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:10:48 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:10:48 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:10:48 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:10:48 : 
MIG: 17:10:48 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:10:48 : 
MIG: 17:10:48 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:10:48 : 
MIG: 17:10:48 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:10:48 : 
MIG: 17:10:48 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:10:48 : 
MIG: 17:10:48 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:10:48 : 
MIG: 17:10:48 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:10:48 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:10:48 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:10:48 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:10:48 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 17:10:48 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:10:48 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:10:48 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:10:48 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:10:48 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:10:48 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:10:48 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:10:48 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:10:48 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:10:48 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:10:48 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:10:48 : 
MIG: 17:10:48 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:10:48 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:10:48 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:10:48 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:10:48 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:10:48 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:10:48 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:10:48 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:10:48 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:10:48 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:10:48 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:10:48 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:10:48 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:10:48 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:10:48 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:10:48 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 17:10:48 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:10:48 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 17:10:48 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 17:10:48 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:10:48 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:10:48 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 17:10:48 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:10:48 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:10:48 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:10:48 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:10:48 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:10:48 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:10:48 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:10:48 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:10:48 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:10:48 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:10:48 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:10:48 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:10:48 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:10:48 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:10:48 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:10:48 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:10:48 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:10:48 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 17:10:48 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 17:10:48 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:10:48 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 17:10:48 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 17:10:48 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 17:10:48 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 17:10:48 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:10:48 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:10:48 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 17:10:48 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 17:10:48 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:10:48 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 17:10:48 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 17:10:49 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 17:10:49 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 17:10:49 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 17:10:49 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 17:10:49 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 17:10:49 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:49 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:49 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:49 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:49 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:49 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:49 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:49 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:49 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:49 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:49 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:49 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:49 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:49 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:49 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 17:10:49 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:10:49 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:10:49 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:10:49 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:10:49 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:10:49 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:10:49 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:10:49 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:10:49 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:10:49 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:10:49 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:10:49 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:10:49 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:10:49 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:10:49 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:10:49 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:10:49 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:10:49 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:10:49 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:10:49 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:10:49 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:10:49 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:10:49 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:10:49 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:10:49 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:10:49 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:10:49 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:10:49 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:10:49 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:10:49 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:10:49 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:10:49 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:10:49 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:10:49 : 
MIG: 17:10:49 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:10:49 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:10:49 : 
MIG: 17:10:49 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:10:49 : 7
MIG: 17:10:49 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 17:10:49 : 
MIG: 17:10:49 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:10:49 : 
MIG: 17:10:49 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 17:10:49 : 
MIG: 17:10:49 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 17:10:49 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:10:49 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:10:49 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:10:49 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:10:49 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:10:49 : 
MIG: 17:10:49 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:10:49 : 
MIG: 17:10:49 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:10:49 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:10:49 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:10:49 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:10:49 : 
MIG: 17:10:49 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:10:49 : 
MIG: 17:10:49 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:10:49 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:10:49 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:10:49 : 
MIG: 17:10:49 : 
MIG: 17:10:49 : 
MIG: 17:10:49 : Same Interface
MIG: 17:10:49 : xml_input_file: mig_a.prj
MIG: 17:10:49 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 17:10:52 : xml_input_file: mig_a.prj
MIG: 17:10:52 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 17:10:52 : In updateAllModelParams
MIG: 17:10:52 : XGUI hdlLanguage: Verilog
MIG: 17:10:52 : xgui vivado_mode: xpg_bd
MIG: 17:10:52 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:10:52 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 17:10:53 : 
MIG: 17:10:53 : Inside fn mem: DDR3
MIG: 17:10:53 : detect_uiclk: 100000000
MIG: 17:10:53 : cntrl:  memtype: DDR3
MIG: 17:10:53 : 
MIG: 17:10:53 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:10:53 : 
MIG: 17:10:53 : 
MIG: 17:10:53 : 
MIG: 17:10:53 : 
MIG: 17:10:53 :  polarity_value: 1
MIG: 17:10:53 : 
MIG: 17:10:53 : 
MIG: 17:10:53 : cntrl:  memtype: DDR3
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:10:53 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:10:53 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:10:53 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 17:10:53 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 17:10:53 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: ECC ==> OFF
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 17:10:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:10:53 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:10:53 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:10:53 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:10:53 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:10:53 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:10:53 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:10:53 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:10:53 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 17:10:53 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:10:53 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:10:53 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:10:53 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:10:53 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:10:53 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:10:53 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:10:53 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:10:53 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:10:53 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:10:53 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:10:53 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:10:53 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:10:53 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:10:53 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:10:53 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:10:53 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:10:53 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:10:53 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:10:53 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:10:53 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:10:53 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:10:53 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:10:53 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:10:53 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:10:53 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 17:10:53 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:10:53 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 17:10:53 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 17:10:53 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:10:53 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:10:53 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 17:10:53 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:10:53 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:10:53 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:10:53 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:10:53 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:10:53 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:10:53 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:10:53 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:10:53 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:10:53 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:10:53 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:10:53 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:10:53 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:10:53 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:10:53 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:10:53 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:10:53 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:10:53 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 17:10:53 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 17:10:53 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:10:53 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 17:10:53 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 17:10:53 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 17:10:53 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 17:10:53 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:10:53 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:10:53 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 17:10:53 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 17:10:53 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:10:53 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 17:10:53 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 17:10:53 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 17:10:53 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 17:10:53 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 17:10:53 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 17:10:53 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 17:10:53 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:53 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:53 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:53 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:53 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:53 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:53 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:53 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:53 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:53 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:53 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:53 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:53 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:53 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:53 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 17:10:53 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:10:53 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:10:53 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:10:53 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:10:53 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:10:53 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:10:53 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:10:53 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:10:53 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:10:53 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:10:53 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:10:53 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:10:53 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:10:53 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:10:53 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:10:53 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:10:53 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:10:53 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:10:53 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:10:53 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:10:53 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:10:53 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:10:53 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:10:53 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:10:53 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:10:53 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:10:53 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:10:53 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:10:53 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:10:53 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:10:53 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:10:53 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:10:53 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:10:53 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:10:53 : 1
MIG: 17:10:53 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 17:10:53 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:10:53 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:10:53 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:10:53 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:10:53 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:10:53 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:10:53 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:10:53 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:10:53 : 
MIG: 17:10:53 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:10:53 : 
MIG: 17:10:53 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:10:53 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:10:53 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:10:53 : 
MIG: 17:10:53 : 
MIG: 17:10:53 : 
MIG: 17:10:53 : Same Interface
MIG: 17:10:53 : xml_input_file: mig_a.prj
MIG: 17:10:53 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 17:15:01 : Running synthesis.xit
MIG: 17:15:01 : ################# RUNNING MIG BATCH ###################
MIG: 17:15:01 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 17:15:01 : synp_flow:  -- synthesis_mode: Other
MIG: 17:15:01 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 17:15:01 : vivado_mode: xpg_bd
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 1
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 : isPortInterface: 0
MIG: 17:15:01 :  locked false  
MIG: 17:15:01 : HDL Language: Verilog
MIG: 17:15:01 : compInfo: false
MIG: 17:15:01 : Vivado Options xc7a100t fgg484 -2
MIG: 17:15:01 : 1: xc7a100t 2: fgg484 3: -2
MIG: 17:15:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:15:01 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:15:01 : I am in catch area
MIG: 17:15:01 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 17:15:09 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 17:15:09 : Component_Name: PCIe_mig_7series_0_0
MIG: 17:15:09 : Moving PCIe_mig_7series_0_0 ...
MIG: 17:15:09 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 17:15:09 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 17:15:09 : Running vlog_synth_rpr.xit
MIG: 17:15:09 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:15:09 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:15:10 : Running simulation.xit
MIG: 17:15:10 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:15:10 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:15:10 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:15:10 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:15:10 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:15:10 : Running implementation.xit
MIG: 17:15:10 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:15:10 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:51:58 : xml_input_file: mig_a.prj
MIG: 09:51:59 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 09:51:59 : xml_input_file: mig_a.prj
MIG: 09:51:59 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 09:51:59 : xml_input_file: mig_a.prj
MIG: 09:51:59 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 09:51:59 : In updateAllModelParams
MIG: 09:51:59 : XGUI hdlLanguage: Verilog
MIG: 09:51:59 : xgui vivado_mode: xpg_bd
MIG: 09:51:59 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 09:51:59 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 09:51:59 : 
MIG: 09:51:59 : Inside fn mem: DDR3
MIG: 09:51:59 : detect_uiclk: 100000000
MIG: 09:51:59 : cntrl:  memtype: DDR3
MIG: 09:51:59 : 
MIG: 09:51:59 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 09:51:59 : 
MIG: 09:51:59 : 
MIG: 09:51:59 : 
MIG: 09:51:59 : 
MIG: 09:51:59 :  polarity_value: 1
MIG: 09:51:59 : 
MIG: 09:51:59 : 
MIG: 09:51:59 : cntrl:  memtype: DDR3
MIG: 09:51:59 : 
MIG: 09:51:59 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 09:51:59 : 
MIG: 09:51:59 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 09:51:59 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 09:51:59 : 
MIG: 09:51:59 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 09:51:59 : 
MIG: 09:51:59 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 09:51:59 : 
MIG: 09:51:59 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 09:51:59 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 09:51:59 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 09:51:59 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 09:51:59 : 
MIG: 09:51:59 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 09:51:59 : 
MIG: 09:51:59 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 09:51:59 : 
MIG: 09:51:59 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 09:51:59 : 
MIG: 09:51:59 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 09:51:59 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 09:51:59 : 
MIG: 09:51:59 :  Valid Param: ECC ==> OFF
MIG: 09:51:59 : 
MIG: 09:51:59 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 09:51:59 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 09:51:59 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 09:51:59 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:51:59 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 09:51:59 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 09:51:59 : 
MIG: 09:51:59 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 09:51:59 : 
MIG: 09:51:59 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 09:51:59 : 
MIG: 09:51:59 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 09:51:59 : 
MIG: 09:51:59 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 09:51:59 : 
MIG: 09:51:59 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 09:51:59 : 
MIG: 09:51:59 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 09:51:59 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 09:51:59 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 09:51:59 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 09:51:59 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 09:51:59 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 09:51:59 :  Invalid Param: DDR3_AL ==> "0"
MIG: 09:51:59 :  Invalid Param: DDR3_nAL ==> 0
MIG: 09:51:59 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 09:51:59 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 09:52:00 :  Invalid Param: DDR3_CL ==> 6
MIG: 09:52:00 :  Invalid Param: DDR3_CWL ==> 5
MIG: 09:52:00 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 09:52:00 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 09:52:00 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 09:52:00 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 09:52:00 : 
MIG: 09:52:00 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 09:52:00 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 09:52:00 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 09:52:00 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 09:52:00 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 09:52:00 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 09:52:00 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 09:52:00 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 09:52:00 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 09:52:00 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 09:52:00 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 09:52:00 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 09:52:00 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 09:52:00 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:52:00 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 09:52:00 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 09:52:00 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 09:52:00 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 09:52:00 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 09:52:00 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 09:52:00 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 09:52:00 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 09:52:00 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 09:52:00 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 09:52:00 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 09:52:00 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 09:52:00 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 09:52:00 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:52:00 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 09:52:00 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 09:52:00 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 09:52:00 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:52:00 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:52:00 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:52:00 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 09:52:00 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 09:52:00 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 09:52:00 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 09:52:00 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 09:52:00 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 09:52:00 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 09:52:00 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:52:00 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 09:52:00 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 09:52:00 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 09:52:00 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 09:52:00 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:52:00 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 09:52:00 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 09:52:00 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 09:52:00 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 09:52:00 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 09:52:00 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 09:52:00 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 09:52:00 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 09:52:00 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 09:52:00 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 09:52:00 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 09:52:00 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:00 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:00 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:00 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:00 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:00 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:00 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:00 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:00 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:00 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:00 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:00 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:00 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:00 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:00 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 09:52:00 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:52:00 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:52:00 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:52:00 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:52:00 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:52:00 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 09:52:00 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 09:52:00 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 09:52:00 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 09:52:00 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 09:52:00 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 09:52:00 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:52:00 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 09:52:00 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 09:52:00 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 09:52:00 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 09:52:00 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 09:52:00 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 09:52:00 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 09:52:00 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 09:52:00 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 09:52:00 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 09:52:00 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 09:52:00 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 09:52:00 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 09:52:00 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:52:00 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 09:52:00 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 09:52:00 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 09:52:00 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 09:52:00 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 09:52:00 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 09:52:00 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 09:52:00 : 
MIG: 09:52:00 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 09:52:00 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 09:52:00 : 
MIG: 09:52:00 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 09:52:00 : 7
MIG: 09:52:00 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 09:52:00 : 
MIG: 09:52:00 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 09:52:00 : 
MIG: 09:52:00 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 09:52:00 : 
MIG: 09:52:00 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 09:52:00 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 09:52:00 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 09:52:00 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 09:52:00 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 09:52:00 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 09:52:00 : 
MIG: 09:52:00 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 09:52:00 : 
MIG: 09:52:00 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 09:52:00 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 09:52:00 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 09:52:00 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 09:52:00 : 
MIG: 09:52:00 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 09:52:00 : 
MIG: 09:52:00 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 09:52:00 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 09:52:00 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 09:52:00 : 
MIG: 09:52:00 : 
MIG: 09:52:00 : 
MIG: 09:52:00 : Same Interface
MIG: 09:52:00 : xml_input_file: mig_a.prj
MIG: 09:52:00 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 09:52:04 : xml_input_file: mig_a.prj
MIG: 09:52:04 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 09:52:04 : In updateAllModelParams
MIG: 09:52:04 : XGUI hdlLanguage: Verilog
MIG: 09:52:04 : xgui vivado_mode: xpg_bd
MIG: 09:52:04 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 09:52:04 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 09:52:05 : 
MIG: 09:52:05 : Inside fn mem: DDR3
MIG: 09:52:05 : detect_uiclk: 100000000
MIG: 09:52:05 : cntrl:  memtype: DDR3
MIG: 09:52:05 : 
MIG: 09:52:05 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 09:52:05 : 
MIG: 09:52:05 : 
MIG: 09:52:05 : 
MIG: 09:52:05 : 
MIG: 09:52:05 :  polarity_value: 1
MIG: 09:52:05 : 
MIG: 09:52:05 : 
MIG: 09:52:05 : cntrl:  memtype: DDR3
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 09:52:05 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 09:52:05 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 09:52:05 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 09:52:05 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 09:52:05 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: ECC ==> OFF
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 09:52:05 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 09:52:05 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 09:52:05 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:52:05 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 09:52:05 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 09:52:05 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 09:52:05 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 09:52:05 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 09:52:05 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 09:52:05 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 09:52:05 :  Invalid Param: DDR3_AL ==> "0"
MIG: 09:52:05 :  Invalid Param: DDR3_nAL ==> 0
MIG: 09:52:05 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 09:52:05 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 09:52:05 :  Invalid Param: DDR3_CL ==> 6
MIG: 09:52:05 :  Invalid Param: DDR3_CWL ==> 5
MIG: 09:52:05 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 09:52:05 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 09:52:05 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 09:52:05 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 09:52:05 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 09:52:05 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 09:52:05 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 09:52:05 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 09:52:05 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 09:52:05 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 09:52:05 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 09:52:05 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 09:52:05 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 09:52:05 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 09:52:05 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 09:52:05 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 09:52:05 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:52:05 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 09:52:05 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 09:52:05 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 09:52:05 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 09:52:05 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 09:52:05 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 09:52:05 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 09:52:05 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 09:52:05 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 09:52:05 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 09:52:05 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 09:52:05 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 09:52:05 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 09:52:05 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:52:05 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 09:52:05 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 09:52:05 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 09:52:05 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:52:05 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:52:05 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:52:05 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 09:52:05 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 09:52:05 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 09:52:05 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 09:52:05 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 09:52:05 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 09:52:05 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 09:52:05 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:52:05 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 09:52:05 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 09:52:05 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 09:52:05 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 09:52:05 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:52:05 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 09:52:05 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 09:52:05 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 09:52:05 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 09:52:05 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 09:52:05 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 09:52:05 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 09:52:05 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 09:52:05 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 09:52:05 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 09:52:05 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 09:52:05 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:05 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:05 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:05 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:05 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:05 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:05 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:05 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:05 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:05 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:05 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:05 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:05 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:05 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:52:05 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 09:52:05 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:52:05 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:52:05 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:52:05 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:52:05 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:52:05 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 09:52:05 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 09:52:05 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 09:52:05 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 09:52:05 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 09:52:05 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 09:52:05 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:52:05 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 09:52:05 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 09:52:05 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 09:52:05 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 09:52:05 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 09:52:05 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 09:52:05 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 09:52:05 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 09:52:05 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 09:52:05 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 09:52:05 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 09:52:05 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 09:52:05 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 09:52:05 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:52:05 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 09:52:05 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 09:52:05 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 09:52:05 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 09:52:05 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 09:52:05 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 09:52:05 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 09:52:05 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 09:52:05 : 1
MIG: 09:52:05 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 09:52:05 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 09:52:05 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 09:52:05 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 09:52:05 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 09:52:05 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 09:52:05 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 09:52:05 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 09:52:05 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 09:52:05 : 
MIG: 09:52:05 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 09:52:05 : 
MIG: 09:52:05 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 09:52:05 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 09:52:05 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 09:52:05 : 
MIG: 09:52:05 : 
MIG: 09:52:05 : 
MIG: 09:52:05 : Same Interface
MIG: 09:52:05 : xml_input_file: mig_a.prj
MIG: 09:52:05 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 09:54:12 : Running synthesis.xit
MIG: 09:54:12 : ################# RUNNING MIG BATCH ###################
MIG: 09:54:12 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 09:54:12 : synp_flow:  -- synthesis_mode: Other
MIG: 09:54:12 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 09:54:12 : vivado_mode: xpg_bd
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 1
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 : isPortInterface: 0
MIG: 09:54:12 :  locked false  
MIG: 09:54:12 : HDL Language: Verilog
MIG: 09:54:12 : compInfo: false
MIG: 09:54:12 : Vivado Options xc7a100t fgg484 -2
MIG: 09:54:12 : 1: xc7a100t 2: fgg484 3: -2
MIG: 09:54:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:54:12 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 09:54:12 : I am in catch area
MIG: 09:54:12 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 09:54:25 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 09:54:25 : Component_Name: PCIe_mig_7series_0_0
MIG: 09:54:25 : Moving PCIe_mig_7series_0_0 ...
MIG: 09:54:25 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 09:54:25 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 09:54:25 : Running vlog_synth_rpr.xit
MIG: 09:54:26 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 09:54:26 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:54:26 : Running simulation.xit
MIG: 09:54:26 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 09:54:26 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:54:26 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:54:26 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 09:54:26 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:54:27 : Running implementation.xit
MIG: 09:54:27 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 09:54:27 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:58:07 : xml_input_file: mig_a.prj
MIG: 15:58:07 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 15:58:07 : xml_input_file: mig_a.prj
MIG: 15:58:07 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 15:58:07 : xml_input_file: mig_a.prj
MIG: 15:58:07 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 15:58:07 : In updateAllModelParams
MIG: 15:58:07 : XGUI hdlLanguage: Verilog
MIG: 15:58:07 : xgui vivado_mode: xpg_bd
MIG: 15:58:07 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:58:07 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 15:58:08 : 
MIG: 15:58:08 : Inside fn mem: DDR3
MIG: 15:58:08 : detect_uiclk: 100000000
MIG: 15:58:08 : cntrl:  memtype: DDR3
MIG: 15:58:08 : 
MIG: 15:58:08 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:58:08 : 
MIG: 15:58:08 : 
MIG: 15:58:08 : 
MIG: 15:58:08 : 
MIG: 15:58:08 :  polarity_value: 1
MIG: 15:58:08 : 
MIG: 15:58:08 : 
MIG: 15:58:08 : cntrl:  memtype: DDR3
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:58:08 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:58:08 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:58:08 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 15:58:08 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 15:58:08 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: ECC ==> OFF
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 15:58:08 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:58:08 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:58:08 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:58:08 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:58:08 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:58:08 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:58:08 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:58:08 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 15:58:08 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 15:58:08 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 15:58:08 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:58:08 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:58:08 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:58:08 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:58:08 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:58:08 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:58:08 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:58:08 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 15:58:08 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:58:08 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:58:08 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:58:08 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:58:08 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 15:58:08 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 15:58:08 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:58:08 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 15:58:08 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 15:58:08 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:58:08 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:58:08 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:58:08 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:58:08 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 15:58:08 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:58:08 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:58:08 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 15:58:08 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:58:08 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 15:58:08 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 15:58:08 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:58:08 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 15:58:08 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 15:58:08 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:58:08 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:58:08 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:58:08 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:58:08 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:58:08 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:58:08 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:58:08 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:58:08 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 15:58:08 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:58:08 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:58:08 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:58:08 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:58:08 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:58:08 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 15:58:08 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:58:08 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:58:08 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 15:58:08 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 15:58:08 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:58:08 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 15:58:08 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 15:58:08 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 15:58:08 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 15:58:08 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:58:08 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 15:58:08 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 15:58:08 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 15:58:08 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:58:08 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 15:58:08 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 15:58:08 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 15:58:08 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 15:58:08 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 15:58:08 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 15:58:08 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 15:58:08 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:08 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:08 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:08 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:08 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:08 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:08 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:08 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:08 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:08 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:08 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:08 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:08 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:08 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:08 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 15:58:08 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:58:08 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:58:08 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:58:08 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:58:08 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:58:08 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 15:58:08 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:58:08 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:58:08 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:58:08 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:58:08 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:58:08 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:58:08 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:58:08 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:58:08 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:58:08 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:58:08 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:58:08 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:58:08 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:58:08 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:58:08 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 15:58:08 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:58:08 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:58:08 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:58:08 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:58:08 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:58:08 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:58:08 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:58:08 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:58:08 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:58:08 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:58:08 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:58:08 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:58:08 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:58:08 : 7
MIG: 15:58:08 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 15:58:08 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:58:08 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:58:08 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:58:08 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:58:08 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:58:08 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:58:08 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:58:08 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:58:08 : 
MIG: 15:58:08 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:58:08 : 
MIG: 15:58:08 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:58:08 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 15:58:08 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 15:58:08 : 
MIG: 15:58:08 : 
MIG: 15:58:08 : 
MIG: 15:58:08 : Same Interface
MIG: 15:58:08 : xml_input_file: mig_a.prj
MIG: 15:58:08 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 15:58:12 : xml_input_file: mig_a.prj
MIG: 15:58:12 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 15:58:12 : In updateAllModelParams
MIG: 15:58:12 : XGUI hdlLanguage: Verilog
MIG: 15:58:12 : xgui vivado_mode: xpg_bd
MIG: 15:58:12 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:58:12 : Reading D:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 15:58:12 : 
MIG: 15:58:12 : Inside fn mem: DDR3
MIG: 15:58:12 : detect_uiclk: 100000000
MIG: 15:58:12 : cntrl:  memtype: DDR3
MIG: 15:58:12 : 
MIG: 15:58:12 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:58:12 : 
MIG: 15:58:12 : 
MIG: 15:58:12 : 
MIG: 15:58:12 : 
MIG: 15:58:12 :  polarity_value: 1
MIG: 15:58:12 : 
MIG: 15:58:12 : 
MIG: 15:58:12 : cntrl:  memtype: DDR3
MIG: 15:58:12 : 
MIG: 15:58:12 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:58:12 : 
MIG: 15:58:12 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:58:12 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:58:12 : 
MIG: 15:58:12 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:58:12 : 
MIG: 15:58:12 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:58:12 : 
MIG: 15:58:12 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:58:12 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:58:12 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 15:58:12 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:58:12 : 
MIG: 15:58:12 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 15:58:12 : 
MIG: 15:58:12 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 15:58:12 : 
MIG: 15:58:12 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 15:58:12 : 
MIG: 15:58:12 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 15:58:12 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:58:12 : 
MIG: 15:58:12 :  Valid Param: ECC ==> OFF
MIG: 15:58:12 : 
MIG: 15:58:12 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 15:58:12 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:58:12 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:58:12 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:58:12 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:58:12 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:58:12 : 
MIG: 15:58:12 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:58:12 : 
MIG: 15:58:12 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 15:58:12 : 
MIG: 15:58:12 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 15:58:12 : 
MIG: 15:58:12 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:58:12 : 
MIG: 15:58:12 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:58:12 : 
MIG: 15:58:12 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:58:12 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:58:12 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:58:12 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 15:58:12 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 15:58:12 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 15:58:12 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:58:12 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:58:12 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:58:12 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:58:12 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:58:12 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:58:12 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:58:12 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 15:58:12 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:58:12 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:58:12 : 
MIG: 15:58:12 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:58:12 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:58:12 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:58:12 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 15:58:12 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 15:58:12 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:58:12 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 15:58:12 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 15:58:12 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:58:12 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:58:12 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:58:12 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:58:12 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 15:58:12 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:58:12 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:58:12 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 15:58:12 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:58:12 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 15:58:12 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 15:58:12 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:58:12 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 15:58:12 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 15:58:12 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:58:12 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:58:12 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:58:12 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:58:12 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:58:12 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:58:12 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:58:13 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:58:13 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 15:58:13 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:58:13 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:58:13 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:58:13 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:58:13 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:58:13 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 15:58:13 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:58:13 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:58:13 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 15:58:13 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 15:58:13 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:58:13 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 15:58:13 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 15:58:13 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 15:58:13 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 15:58:13 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:58:13 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 15:58:13 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 15:58:13 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 15:58:13 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:58:13 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 15:58:13 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 15:58:13 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 15:58:13 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 15:58:13 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 15:58:13 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 15:58:13 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 15:58:13 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:13 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:13 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:13 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:13 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:13 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:13 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:13 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:13 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:13 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:13 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:13 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:13 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:13 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:58:13 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 15:58:13 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:58:13 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:58:13 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:58:13 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:58:13 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:58:13 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 15:58:13 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:58:13 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:58:13 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:58:13 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:58:13 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:58:13 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:58:13 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:58:13 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:58:13 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:58:13 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:58:13 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:58:13 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:58:13 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:58:13 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:58:13 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 15:58:13 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:58:13 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:58:13 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:58:13 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:58:13 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:58:13 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:58:13 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:58:13 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:58:13 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:58:13 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:58:13 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:58:13 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:58:13 : 
MIG: 15:58:13 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:58:13 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:58:13 : 
MIG: 15:58:13 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:58:13 : 1
MIG: 15:58:13 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 15:58:13 : 
MIG: 15:58:13 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:58:13 : 
MIG: 15:58:13 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:58:13 : 
MIG: 15:58:13 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 15:58:13 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:58:13 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:58:13 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:58:13 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:58:13 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:58:13 : 
MIG: 15:58:13 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:58:13 : 
MIG: 15:58:13 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:58:13 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:58:13 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:58:13 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:58:13 : 
MIG: 15:58:13 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:58:13 : 
MIG: 15:58:13 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:58:13 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 15:58:13 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 15:58:13 : 
MIG: 15:58:13 : 
MIG: 15:58:13 : 
MIG: 15:58:13 : Same Interface
MIG: 15:58:13 : xml_input_file: mig_a.prj
MIG: 15:58:13 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 16:00:08 : Running synthesis.xit
MIG: 16:00:08 : ################# RUNNING MIG BATCH ###################
MIG: 16:00:08 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 16:00:08 : synp_flow:  -- synthesis_mode: Other
MIG: 16:00:08 : outputDirectory: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 16:00:08 : vivado_mode: xpg_bd
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 1
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 : isPortInterface: 0
MIG: 16:00:08 :  locked false  
MIG: 16:00:08 : HDL Language: Verilog
MIG: 16:00:08 : compInfo: false
MIG: 16:00:08 : Vivado Options xc7a100t fgg484 -2
MIG: 16:00:08 : 1: xc7a100t 2: fgg484 3: -2
MIG: 16:00:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:00:08 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:00:08 : I am in catch area
MIG: 16:00:08 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 16:00:19 : XML_INPUT_FILE: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3HDMIDOWN/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 16:00:19 : Component_Name: PCIe_mig_7series_0_0
MIG: 16:00:19 : Moving PCIe_mig_7series_0_0 ...
MIG: 16:00:19 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 16:00:19 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 16:00:20 : Running vlog_synth_rpr.xit
MIG: 16:00:20 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 16:00:20 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:00:20 : Running simulation.xit
MIG: 16:00:20 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 16:00:20 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:00:20 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:00:21 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 16:00:21 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:00:21 : Running implementation.xit
MIG: 16:00:21 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 16:00:21 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:28:41 : Running synthesis.xit
MIG: 13:28:41 : ################# RUNNING MIG BATCH ###################
MIG: 13:28:41 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/demo_AX7103/hdmitoPCIe/FPGA/pcieax7103x4_128ddr3hdmitopcie/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 13:28:41 : synp_flow:  -- synthesis_mode: Other
MIG: 13:28:41 : outputDirectory: d:/demo_AX7103/hdmitoPCIe/FPGA/pcieax7103x4_128ddr3hdmitopcie/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 13:28:41 : vivado_mode: xpg_bd
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 1
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:41 : isPortInterface: 0
MIG: 13:28:42 : isPortInterface: 0
MIG: 13:28:42 : isPortInterface: 0
MIG: 13:28:42 : isPortInterface: 0
MIG: 13:28:42 : isPortInterface: 0
MIG: 13:28:42 : isPortInterface: 0
MIG: 13:28:42 : isPortInterface: 0
MIG: 13:28:42 : isPortInterface: 0
MIG: 13:28:42 : isPortInterface: 0
MIG: 13:28:42 :  locked false  
MIG: 13:28:42 : HDL Language: Verilog
MIG: 13:28:42 : compInfo: false
MIG: 13:28:42 : Vivado Options xc7a100t fgg484 -2
MIG: 13:28:42 : 1: xc7a100t 2: fgg484 3: -2
MIG: 13:28:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:28:42 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:28:42 : I am in catch area
MIG: 13:28:42 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/demo_AX7103/hdmitoPCIe/FPGA/pcieax7103x4_128ddr3hdmitopcie/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/demo_AX7103/hdmitoPCIe/FPGA/pcieax7103x4_128ddr3hdmitopcie/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 13:28:54 : XML_INPUT_FILE: d:/demo_AX7103/hdmitoPCIe/FPGA/pcieax7103x4_128ddr3hdmitopcie/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 13:28:54 : Component_Name: PCIe_mig_7series_0_0
MIG: 13:28:54 : Moving PCIe_mig_7series_0_0 ...
MIG: 13:28:54 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 13:28:54 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 13:28:54 : Running vlog_synth_rpr.xit
MIG: 13:28:54 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 13:28:54 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:28:54 : Running simulation.xit
MIG: 13:28:54 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 13:28:54 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:28:55 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:28:55 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 13:28:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:28:55 : Running implementation.xit
MIG: 13:28:55 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 13:28:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
