Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8e2a372e32794091b4bd266f1350244d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bram_random_walk_testbench_behav xil_defaultlib.bram_random_walk_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Lixiang/zcu102_bram4/zcu102_bram4.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Lixiang/zcu102_bram4/zcu102_bram4.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.bram
Compiling module xil_defaultlib.bram_random_walk
Compiling module xil_defaultlib.bram_random_walk_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_random_walk_testbench_behav
