INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/lab1_PIPO/lab1_PIPO.srcs/sources_1/new/shift_reg_PIPO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg_PIPO
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/lab1_PIPO/lab1_PIPO.srcs/sources_1/new/tb_shift_reg_PIPO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_shift_reg_PIPO
