UNHALTED_CORE_CYCLES
UNHALTED_REFERENCE_CYCLES
INSTRUCTION_RETIRED
LLC_REFERENCES
LLC_MISSES
BRANCH_INSTRUCTION_RETIRED
MISPREDICTED_BRANCH_RETIRED
BACLEARS:ANY
L1D:REPLACEMENT
L2_LINES_IN:ALL
L2_TRANS:L2_WB
MEM_LOAD_RETIRED:L1_HIT
MEM_LOAD_RETIRED:L1_MISS
UOPS_DISPATCHED_PORT:PORT_0
UOPS_DISPATCHED_PORT:PORT_1
UOPS_DISPATCHED_PORT:PORT_5
FP_ARITH:SCALAR_DOUBLE
FP_ARITH:SCALAR_SINGLE
FP_ARITH:128B_PACKED_SINGLE
FP_ARITH:128B_PACKED_DOUBLE
FP_ARITH:256B_PACKED_SINGLE
FP_ARITH:256B_PACKED_DOUBLE
MEM_INST_RETIRED:ALL_LOADS
MEM_INST_RETIRED:ALL_STORES
UOPS_ISSUED:STALL_CYCLES
