<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'ptr' is power-on initialization." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T16:06:35.941+0800" type="Warning"/>
        <logs message="WARNING: [BIND 205-102] The specified resource core for memory 'dpu_pMem' will be ignored if a simpler one can be used." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:36.565+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6' (loop 'VITIS_LOOP_460_6'): Unable to schedule 'store' operation ('sk_addr_27_write_ln488', HLS_Final_vitis_src/dpu.cpp:488) of variable 'or_ln488', HLS_Final_vitis_src/dpu.cpp:488 on array 'sk' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'sk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:34.412+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6' (loop 'VITIS_LOOP_460_6'): Unable to schedule 'store' operation ('sk_addr_25_write_ln485', HLS_Final_vitis_src/dpu.cpp:485) of variable 'or_ln485', HLS_Final_vitis_src/dpu.cpp:485 on array 'sk' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'sk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:34.321+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6' (loop 'VITIS_LOOP_460_6'): Unable to schedule 'store' operation ('sk_addr_23_write_ln481', HLS_Final_vitis_src/dpu.cpp:481) of variable 'trunc_ln11', HLS_Final_vitis_src/dpu.cpp:481 on array 'sk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'sk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:34.264+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6' (loop 'VITIS_LOOP_460_6'): Unable to schedule 'store' operation ('sk_addr_21_write_ln478', HLS_Final_vitis_src/dpu.cpp:478) of variable 'trunc_ln9', HLS_Final_vitis_src/dpu.cpp:478 on array 'sk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:34.169+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6' (loop 'VITIS_LOOP_460_6'): Unable to schedule 'store' operation ('sk_addr_19_write_ln475', HLS_Final_vitis_src/dpu.cpp:475) of variable 'or_ln475', HLS_Final_vitis_src/dpu.cpp:475 on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:34.129+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6' (loop 'VITIS_LOOP_460_6'): Unable to schedule 'store' operation ('sk_addr_17_write_ln472', HLS_Final_vitis_src/dpu.cpp:472) of variable 'or_ln472', HLS_Final_vitis_src/dpu.cpp:472 on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:34.091+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_543_12' (loop 'VITIS_LOOP_543_12'): Unable to schedule 'load' operation ('sk_load_3', HLS_Final_vitis_src/dpu.cpp:546) on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:32.748+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_543_12' (loop 'VITIS_LOOP_543_12'): Unable to schedule 'load' operation ('sk_load_1', HLS_Final_vitis_src/dpu.cpp:545) on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:32.722+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_525_10' (loop 'VITIS_LOOP_525_10'): Unable to schedule 'store' operation ('sk_addr_7_write_ln533', HLS_Final_vitis_src/dpu.cpp:533) of variable 'trunc_ln4', HLS_Final_vitis_src/dpu.cpp:533 on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:31.542+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_525_10' (loop 'VITIS_LOOP_525_10'): Unable to schedule 'store' operation ('sk_addr_5_write_ln530', HLS_Final_vitis_src/dpu.cpp:530) of variable 'trunc_ln', HLS_Final_vitis_src/dpu.cpp:530 on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:31.517+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-887] Cannot meet target clock period from 'and' operation ('and_ln513') to 'or' operation ('or_ln513') (combination delay: 7.75721 ns) to honor II or Latency constraint in region 'VITIS_LOOP_497_8'.&#xD;&#xA;Resolution: For help on HLS 200-887 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-887.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:29.807+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' (loop 'VITIS_LOOP_497_8'): Unable to schedule 'load' operation ('sk_load_15', HLS_Final_vitis_src/dpu.cpp:505) on array 'sk' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'sk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:29.779+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' (loop 'VITIS_LOOP_497_8'): Unable to schedule 'load' operation ('sk_load_13', HLS_Final_vitis_src/dpu.cpp:504) on array 'sk' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'sk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:29.750+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' (loop 'VITIS_LOOP_497_8'): Unable to schedule 'load' operation ('sk_load_11', HLS_Final_vitis_src/dpu.cpp:503) on array 'sk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'sk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:29.720+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' (loop 'VITIS_LOOP_497_8'): Unable to schedule 'load' operation ('sk_load_9', HLS_Final_vitis_src/dpu.cpp:502) on array 'sk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:29.667+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' (loop 'VITIS_LOOP_497_8'): Unable to schedule 'load' operation ('sk_load_7', HLS_Final_vitis_src/dpu.cpp:500) on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:29.638+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' (loop 'VITIS_LOOP_497_8'): Unable to schedule 'load' operation ('sk_load_5', HLS_Final_vitis_src/dpu.cpp:499) on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:29.614+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('out_addr_5_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_8', HLS_Final_vitis_src/spu.cpp:22 on array 'out_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out_r'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:27.604+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('out_addr_3_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_6', HLS_Final_vitis_src/spu.cpp:22 on array 'out_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_r'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:27.580+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('out_addr_1_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_s', HLS_Final_vitis_src/spu.cpp:22 on array 'out_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_r'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:27.558+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze': contains subloop(s) that are not unrolled." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:27.499+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('pk_load_5', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:26.232+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('pk_load_3', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:26.204+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('pk_load_1', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:26.183+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('pk_load_5', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:25.800+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('pk_load_3', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:25.776+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('pk_load_1', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:25.756+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_Pipeline_VITIS_LOOP_433_2' (loop 'VITIS_LOOP_433_2'): Unable to schedule 'store' operation ('pk_addr_7_write_ln437', HLS_Final_vitis_src/dpu.cpp:437) of variable 'or_ln437_1', HLS_Final_vitis_src/dpu.cpp:437 on array 'pk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:24.655+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_Pipeline_VITIS_LOOP_433_2' (loop 'VITIS_LOOP_433_2'): Unable to schedule 'store' operation ('pk_addr_5_write_ln435', HLS_Final_vitis_src/dpu.cpp:435) of variable 'or_ln435_1', HLS_Final_vitis_src/dpu.cpp:435 on array 'pk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pk'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:59:24.632+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' (loop 'FUNC_INTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_31_write_ln377', HLS_Final_vitis_src/dpu.cpp:377) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:381 on local variable 'this_p4_31' and 'load' operation ('this_p4_31_load_1', HLS_Final_vitis_src/dpu.cpp:381) on local variable 'this_p4_31'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:57:14.785+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' (loop 'FUNC_INTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_30_write_ln369', HLS_Final_vitis_src/dpu.cpp:369) of variable 'this_p4_ret6', HLS_Final_vitis_src/dpu.cpp:372 on local variable 'this_p4_30' and 'load' operation ('this_p4_30_load_1', HLS_Final_vitis_src/dpu.cpp:372) on local variable 'this_p4_30'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:57:09.522+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' (loop 'FUNC_INTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_29_write_ln360', HLS_Final_vitis_src/dpu.cpp:360) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:363 on local variable 'this_p4_29' and 'load' operation ('this_p4_29_load_1', HLS_Final_vitis_src/dpu.cpp:363) on local variable 'this_p4_29'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:57:04.141+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' (loop 'FUNC_INTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_28_write_ln350', HLS_Final_vitis_src/dpu.cpp:350) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:353 on local variable 'this_p4_28' and 'load' operation ('this_p4_28_load_1', HLS_Final_vitis_src/dpu.cpp:353) on local variable 'this_p4_28'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:56:58.902+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' (loop 'FUNC_INTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_27_write_ln342', HLS_Final_vitis_src/dpu.cpp:342) of variable 'this_p4_ret8', HLS_Final_vitis_src/dpu.cpp:345 on local variable 'this_p4_27' and 'load' operation ('this_p4_27_load_1', HLS_Final_vitis_src/dpu.cpp:345) on local variable 'this_p4_27'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:56:53.369+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' (loop 'FUNC_ADD_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_0_write_ln144', HLS_Final_vitis_src/dpu.cpp:144) of variable 'this_p4_ret1', HLS_Final_vitis_src/dpu.cpp:148 on local variable 'this_p4_0' and 'load' operation ('this_p4_0_load_1', HLS_Final_vitis_src/dpu.cpp:148) on local variable 'this_p4_0'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:56:48.014+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP3' (loop 'FUNC_RD_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_3_write_ln170', HLS_Final_vitis_src/dpu.cpp:170) of variable 'this_p4_ret9', HLS_Final_vitis_src/dpu.cpp:174 on local variable 'this_p4_3' and 'load' operation ('this_p4_3_load_1', HLS_Final_vitis_src/dpu.cpp:174) on local variable 'this_p4_3'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:56:42.780+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP2' (loop 'FUNC_RD_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_2_write_ln163', HLS_Final_vitis_src/dpu.cpp:163) of variable 'this_p4_ret7', HLS_Final_vitis_src/dpu.cpp:166 on local variable 'this_p4_2' and 'load' operation ('this_p4_2_load_1', HLS_Final_vitis_src/dpu.cpp:166) on local variable 'this_p4_2'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:56:37.580+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP1' (loop 'FUNC_RD_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_1_write_ln155', HLS_Final_vitis_src/dpu.cpp:155) of variable 'this_p4_ret2', HLS_Final_vitis_src/dpu.cpp:158 on local variable 'this_p4_1' and 'load' operation ('this_p4_1_load_1', HLS_Final_vitis_src/dpu.cpp:158) on local variable 'this_p4_1'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:56:32.376+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' (loop 'FUNC_MONTMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_8_write_ln209', HLS_Final_vitis_src/dpu.cpp:209) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:213 on local variable 'this_p4_8' and 'load' operation ('this_p4_8_load_1', HLS_Final_vitis_src/dpu.cpp:213) on local variable 'this_p4_8'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:56:27.162+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' (loop 'FUNC_MONTMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_7_write_ln201', HLS_Final_vitis_src/dpu.cpp:201) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:204 on local variable 'this_p4_7' and 'load' operation ('this_p4_7_load_1', HLS_Final_vitis_src/dpu.cpp:204) on local variable 'this_p4_7'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:56:21.957+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' (loop 'FUNC_MONTMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_6_write_ln192', HLS_Final_vitis_src/dpu.cpp:192) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:195 on local variable 'this_p4_6' and 'load' operation ('this_p4_6_load_1', HLS_Final_vitis_src/dpu.cpp:195) on local variable 'this_p4_6'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:56:16.703+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_5_write_ln181', HLS_Final_vitis_src/dpu.cpp:181) of variable 'this_p4_ret5', HLS_Final_vitis_src/dpu.cpp:185 on local variable 'this_p4_5' and 'load' operation ('this_p4_5_load_1', HLS_Final_vitis_src/dpu.cpp:185) on local variable 'this_p4_5'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:56:11.399+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('this_pMem_addr_write_ln82', HLS_Final_vitis_src/dpu.cpp:82) of constant &lt;constant:_ssdm_op_Write.bram.i8192> on array 'this_pMem' and 'load' operation ('this_pMem_load_5', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:56:06.168+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('this_pMem_addr_write_ln82', HLS_Final_vitis_src/dpu.cpp:82) of constant &lt;constant:_ssdm_op_Write.bram.i8192> on array 'this_pMem' and 'load' operation ('this_pMem_load_5', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:56:06.141+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('this_pMem_addr_write_ln82', HLS_Final_vitis_src/dpu.cpp:82) of constant &lt;constant:_ssdm_op_Write.bram.i8192> on array 'this_pMem' and 'load' operation ('this_pMem_load_5', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:56:06.127+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' (loop 'FUNC_MATMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_13_write_ln249', HLS_Final_vitis_src/dpu.cpp:249) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:253 on local variable 'this_p4_13' and 'load' operation ('this_p4_13_load_1', HLS_Final_vitis_src/dpu.cpp:253) on local variable 'this_p4_13'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:56:00.863+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' (loop 'FUNC_MATMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_12_write_ln241', HLS_Final_vitis_src/dpu.cpp:241) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:244 on local variable 'this_p4_12' and 'load' operation ('this_p4_12_load_1', HLS_Final_vitis_src/dpu.cpp:244) on local variable 'this_p4_12'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:55:55.620+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' (loop 'FUNC_MATMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_11_write_ln232', HLS_Final_vitis_src/dpu.cpp:232) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:235 on local variable 'this_p4_11' and 'load' operation ('this_p4_11_load_1', HLS_Final_vitis_src/dpu.cpp:235) on local variable 'this_p4_11'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:55:50.392+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_10_write_ln221', HLS_Final_vitis_src/dpu.cpp:221) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:225 on local variable 'this_p4_10' and 'load' operation ('this_p4_10_load_1', HLS_Final_vitis_src/dpu.cpp:225) on local variable 'this_p4_10'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:55:45.124+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' (loop 'FUNC_CADDQ_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_17_write_ln270', HLS_Final_vitis_src/dpu.cpp:270) of variable 'this_p4_ret3', HLS_Final_vitis_src/dpu.cpp:273 on local variable 'this_p4_17' and 'load' operation ('this_p4_17_load_1', HLS_Final_vitis_src/dpu.cpp:273) on local variable 'this_p4_17'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:55:39.856+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' (loop 'FUNC_POW2ROUND_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_18_write_ln280', HLS_Final_vitis_src/dpu.cpp:280) of variable 'this_p4_ret4', HLS_Final_vitis_src/dpu.cpp:283 on local variable 'this_p4_18' and 'load' operation ('this_p4_18_load_1', HLS_Final_vitis_src/dpu.cpp:283) on local variable 'this_p4_18'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:55:34.579+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' (loop 'FUNC_NTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_24_write_ln329', HLS_Final_vitis_src/dpu.cpp:329) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:332 on local variable 'this_p4_24' and 'load' operation ('this_p4_24_load_1', HLS_Final_vitis_src/dpu.cpp:332) on local variable 'this_p4_24'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:55:29.173+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' (loop 'FUNC_NTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_23_write_ln320', HLS_Final_vitis_src/dpu.cpp:320) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:324 on local variable 'this_p4_23' and 'load' operation ('this_p4_23_load_1', HLS_Final_vitis_src/dpu.cpp:324) on local variable 'this_p4_23'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:55:23.814+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' (loop 'FUNC_NTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_22_write_ln312', HLS_Final_vitis_src/dpu.cpp:312) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:315 on local variable 'this_p4_22' and 'load' operation ('this_p4_22_load_1', HLS_Final_vitis_src/dpu.cpp:315) on local variable 'this_p4_22'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:55:18.572+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' (loop 'FUNC_NTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_21_write_ln303', HLS_Final_vitis_src/dpu.cpp:303) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:306 on local variable 'this_p4_21' and 'load' operation ('this_p4_21_load_1', HLS_Final_vitis_src/dpu.cpp:306) on local variable 'this_p4_21'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:55:13.343+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' (loop 'FUNC_NTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_20_write_ln293', HLS_Final_vitis_src/dpu.cpp:293) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:296 on local variable 'this_p4_20' and 'load' operation ('this_p4_20_load_1', HLS_Final_vitis_src/dpu.cpp:296) on local variable 'this_p4_20'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:55:08.062+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln539', HLS_Final_vitis_src/spu.cpp:539)) in the first pipeline iteration (II = 1 cycles).&#xD;&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:49.305+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'sample_eta_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_5_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_5', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:48.995+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'sample_eta_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_3_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_3', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:48.969+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'sample_eta_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_1_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_1', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:48.949+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' (loop 'VITIS_LOOP_503_2'): Unable to schedule 'load' operation ('buf_load', HLS_Final_vitis_src/spu.cpp:506) on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:48.341+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln514', HLS_Final_vitis_src/spu.cpp:514)) in the first pipeline iteration (II = 1 cycles).&#xD;&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:48.323+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_14_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_5', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:48.057+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_12_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_3', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:48.039+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_10_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_1', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:48.026+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze_2' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('seedbuf_addr_5_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_2', HLS_Final_vitis_src/spu.cpp:22 on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:44.346+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze_2' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('seedbuf_addr_3_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_s', HLS_Final_vitis_src/spu.cpp:22 on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:44.331+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze_2' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('seedbuf_addr_1_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_8', HLS_Final_vitis_src/spu.cpp:22 on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:44.320+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze.2': contains subloop(s) that are not unrolled." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:44.294+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('seedbuf_load_5', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:42.405+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('seedbuf_load_3', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:42.389+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('seedbuf_load_1', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:42.378+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'KeccakF1600_StatePermute': contains subloop(s) that are not unrolled." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:41.101+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('seedbuf_load_12', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:40.404+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('seedbuf_load_10', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:40.390+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('seedbuf_load_8', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:40.380+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-223] Checking resource limit in 'dpu_func': cannot find any callsite of 'dpu_unit'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.777+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4' to 'dpu_pack_4'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.474+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_460_6' to 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.453+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_75_1' to 'dpu_pack_4_Pipeline_VITIS_LOOP_75_1'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.446+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_95_14' to 'dpu_pack_4_Pipeline_VITIS_LOOP_95_14'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.441+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_543_12' to 'dpu_pack_4_Pipeline_VITIS_LOOP_543_12'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.433+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_558_14' to 'dpu_pack_4_Pipeline_VITIS_LOOP_558_14'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.426+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_75_15' to 'dpu_pack_4_Pipeline_VITIS_LOOP_75_15'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.418+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_525_10' to 'dpu_pack_4_Pipeline_VITIS_LOOP_525_10'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.412+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_75_13' to 'dpu_pack_4_Pipeline_VITIS_LOOP_75_13'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.405+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_95_1' to 'dpu_pack_4_Pipeline_VITIS_LOOP_95_1'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.397+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_497_8' to 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.390+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.3' to 'shake_absorb_3'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.384+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.3_Pipeline_VITIS_LOOP_376_5' to 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.377+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.3_Pipeline_VITIS_LOOP_369_4' to 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.370+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'shake_squeeze.2' to 'shake_squeeze_2'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.364+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1' to 'shake_absorb_1'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.357+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_12_1' to 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.349+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_385_7' to 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.343+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_383_6' to 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.337+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_376_5' to 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.330+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_369_4' to 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.325+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:38.225+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'FUNC_INTT_LOOP0' (HLS_Final_vitis_src/dpu.cpp:340:25) in function 'DPU::dpu_func' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:34.847+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'FUNC_NTT_LOOP0' (HLS_Final_vitis_src/dpu.cpp:291:24) in function 'DPU::dpu_func' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:33.429+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'FUNC_MATMUL_LOOP0' (HLS_Final_vitis_src/dpu.cpp:220:27) in function 'DPU::dpu_func' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:33.422+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_431_1' (HLS_Final_vitis_src/dpu.cpp:431:29) in function 'DPU::dpu_pack' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:33.416+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_556_13' (HLS_Final_vitis_src/dpu.cpp:556:30) in function 'DPU::dpu_pack.4' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:33.408+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_542_11' (HLS_Final_vitis_src/dpu.cpp:542:30) in function 'DPU::dpu_pack.4' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:33.401+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_523_9' (HLS_Final_vitis_src/dpu.cpp:523:29) in function 'DPU::dpu_pack.4' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:33.396+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_496_7' (HLS_Final_vitis_src/dpu.cpp:496:29) in function 'DPU::dpu_pack.4' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:33.391+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_458_5' (HLS_Final_vitis_src/dpu.cpp:458:29) in function 'DPU::dpu_pack.4' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:33.385+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_1' (HLS_Final_vitis_src/spu.cpp:408:44) in function 'SPU::sample_eta' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:33.381+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_368_3' (HLS_Final_vitis_src/spu.cpp:342:16) in function 'SPU::shake_absorb' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:33.375+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_368_3' (HLS_Final_vitis_src/spu.cpp:342:16) in function 'SPU::shake_absorb.1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:33.370+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_368_3' (HLS_Final_vitis_src/spu.cpp:342:16) in function 'SPU::shake_absorb.3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:33.364+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'SAMPETA_LOOP1' (HLS_Final_vitis_src/wrapper.cpp:43:32) in function 'dpu_keygen' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:33.359+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'SAMPETA_LOOP0' (HLS_Final_vitis_src/wrapper.cpp:38:32) in function 'dpu_keygen' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:33.353+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'SAMPA_LOOP1' (HLS_Final_vitis_src/wrapper.cpp:33:30) in function 'dpu_keygen' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:33.342+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_500_1' (HLS_Final_vitis_src/spu.cpp:0) in function 'dpu_keygen' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:33.338+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP5' in function 'DPU::dpu_func'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:31.938+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP5' in function 'DPU::dpu_func'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:31.844+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP4' in function 'DPU::dpu_func'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:31.839+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP4' in function 'DPU::dpu_func'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:31.834+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP3' in function 'DPU::dpu_func'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:31.830+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP3' in function 'DPU::dpu_func'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:31.826+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP2' in function 'DPU::dpu_func'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:31.821+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP2' in function 'DPU::dpu_func'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:31.816+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP1' in function 'DPU::dpu_func'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:31.812+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP1' in function 'DPU::dpu_func'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:31.808+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP5' in function 'DPU::dpu_func'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:31.802+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP5' in function 'DPU::dpu_func'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:31.797+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP4' in function 'DPU::dpu_func'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:31.793+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP4' in function 'DPU::dpu_func'." projectName="HLS_final_vitis" solutionName="solution5" date="2022-12-29T15:54:31.789+0800" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
