Return-Path: <devicetree+bounces-316140-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by mail.lfdr.de with LMTP
	id TAosH2WjPmq/JQkAu9opvQ
	(envelope-from <devicetree+bounces-316140-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Fri, 26 Jun 2026 18:05:57 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])
	by mail.lfdr.de (Postfix) with ESMTPS id DBAFD6CEC41
	for <lists+devicetree@lfdr.de>; Fri, 26 Jun 2026 18:05:56 +0200 (CEST)
Authentication-Results: mail.lfdr.de;
	dkim=pass header.d=kernel.org header.s=k20260515 header.b=nyaF8Y5E;
	spf=pass (mail.lfdr.de: domain of "devicetree+bounces-316140-lists+devicetree=lfdr.de@vger.kernel.org" designates 172.234.253.10 as permitted sender) smtp.mailfrom="devicetree+bounces-316140-lists+devicetree=lfdr.de@vger.kernel.org";
	dmarc=pass (policy=quarantine) header.from=kernel.org;
	arc=pass ("subspace.kernel.org:s=arc-20240116:i=1")
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id C1FA830DF1C4
	for <lists+devicetree@lfdr.de>; Fri, 26 Jun 2026 16:02:36 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 9EE1A3E0738;
	Fri, 26 Jun 2026 16:02:36 +0000 (UTC)
X-Original-To: devicetree@vger.kernel.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-alma10-1.taild15c8.ts.net [100.103.45.18])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id E99853EB0E6;
	Fri, 26 Jun 2026 16:02:34 +0000 (UTC)
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1782489756; cv=none; b=duzcUwwM1uIKBWH3rGIlhWj0eVb8RKFuCwz4esbeI4d0z2XmWuSLScb2fQJ1Gyv+Bl2KgBYu6WZn9QlKQC7qFfl1jL1LjFejbUkRvyPZrejIXdQGn8GenDgCDq2GjSiPZCl1xt+YkpTTMhZDvW6B/xEUrj9EY5V7UDf8zRwHsMI=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1782489756; c=relaxed/simple;
	bh=LJN7urILWmqBQTNFIFRt9Zko+VSavB8MO15JKkOlC34=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=evu96gn/GOs8ZD0e2k3bZ7tMkoAJV0ZWlMgjZHC7phphAh+PHQhY0X8hVEHU7QmRDMqPdJImGuHzEItB7tQ+3kvj/wVg3tPjtZkrX+L6Cx3yZPH/qUO8xGKQdGstWBATWqSlqlj5DIXd7vt/bI5sfWWmflV87wLWgjZdvY2Ff2c=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=nyaF8Y5E; arc=none smtp.client-ip=100.103.45.18
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 77EA31F000E9;
	Fri, 26 Jun 2026 16:02:31 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org;
	s=k20260515; t=1782489754;
	bh=vVEw2sl8gMVjpzvRHncA37eTT6r1qHRpLwlA10sxlEc=;
	h=Date:From:To:Cc:Subject:References:In-Reply-To;
	b=nyaF8Y5EEbTAQXj1vDLlM1u9IPlK0Vd1bPN4lTDRdXgTFB3G+GBrRkSD3LCE6gi5A
	 nAHboPBaABiQ8FGGAh0NaIXAM+K4lyfTUbAokdnh3Pyh9MruXT+vq2i0r89k0+Okf7
	 TL5TLCS6u5mar/tbEejMCU3nqt60/tzMsVzfF1uyUMpF1SPZ899EZrLTAXz9YD5cVD
	 vEJCoyzRh/PXGl/tMh4rhwL/Pyi6jqGHiCcw0CxcY+g1Kd0gQo+njgk1oq3y/e4/Pj
	 ML5G8Z6VcGezP1h7JkXUw0/i2b+bXzR34tJRY3um0CJ5Un7A3ayYhGJbA/W8R1481o
	 fbw+vDWSoiZFw==
Date: Fri, 26 Jun 2026 17:02:29 +0100
From: Conor Dooley <conor@kernel.org>
To: Yulin Lu <luyulin@eswincomputing.com>
Cc: Conor Dooley <conor.dooley@microchip.com>,
	Pinkesh Vaghela <pinkesh.vaghela@einfochips.com>,
	Lee Jones <lee@kernel.org>, Rob Herring <robh@kernel.org>,
	Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Conor Dooley <conor+dt@kernel.org>, Paul Walmsley <pjw@kernel.org>,
	Palmer Dabbelt <palmer@dabbelt.com>,
	Albert Ou <aou@eecs.berkeley.edu>, Alexandre Ghiti <alex@ghiti.fr>,
	devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
	linux-riscv@lists.infradead.org,
	Min Lin <linmin@eswincomputing.com>,
	Samuel Holland <samuel.holland@sifive.com>,
	Darshan Prajapati <darshan.prajapati@einfochips.com>,
	Pritesh Patel <pritesh.patel@einfochips.com>
Subject: Re: Re: Re: [PATCH 3/7] riscv: dts: eswin: eic7700: add pinctrl
 support
Message-ID: <20260626-spring-moocher-7db000f7bcc6@spud>
References: <20260615122016.1110206-1-pinkesh.vaghela@einfochips.com>
 <20260615122016.1110206-4-pinkesh.vaghela@einfochips.com>
 <20260615-that-scarf-e048ef152676@spud>
 <55962658.7bea.19f02850fe2.Coremail.luyulin@eswincomputing.com>
 <20260626-headway-rewind-93c9239bd865@wendy>
 <5d44c6d7.7c1d.19f03184fa9.Coremail.luyulin@eswincomputing.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha512;
	protocol="application/pgp-signature"; boundary="f2s54VQulkVvHusi"
Content-Disposition: inline
In-Reply-To: <5d44c6d7.7c1d.19f03184fa9.Coremail.luyulin@eswincomputing.com>
X-Rspamd-Action: no action
X-Spamd-Result: default: False [-5.26 / 15.00];
	WHITELIST_SPF_DKIM(-3.00)[kernel.org:d:+,kernel.org:s:+];
	SIGNED_PGP(-2.00)[];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	MID_RHS_NOT_FQDN(0.50)[];
	DMARC_POLICY_ALLOW(-0.50)[kernel.org,quarantine];
	R_DKIM_ALLOW(-0.20)[kernel.org:s=k20260515];
	R_SPF_ALLOW(-0.20)[+ip4:172.234.253.10:c];
	MIME_GOOD(-0.20)[multipart/signed,text/plain];
	MAILLIST(-0.15)[generic];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_COUNT_THREE(0.00)[4];
	RCVD_TLS_LAST(0.00)[];
	FROM_HAS_DN(0.00)[];
	FORGED_SENDER(0.00)[conor@kernel.org,devicetree@vger.kernel.org];
	RCPT_COUNT_TWELVE(0.00)[18];
	FORGED_RECIPIENTS(0.00)[m:luyulin@eswincomputing.com,m:conor.dooley@microchip.com,m:pinkesh.vaghela@einfochips.com,m:lee@kernel.org,m:robh@kernel.org,m:krzk+dt@kernel.org,m:conor+dt@kernel.org,m:pjw@kernel.org,m:palmer@dabbelt.com,m:aou@eecs.berkeley.edu,m:alex@ghiti.fr,m:devicetree@vger.kernel.org,m:linux-kernel@vger.kernel.org,m:linux-riscv@lists.infradead.org,m:linmin@eswincomputing.com,m:samuel.holland@sifive.com,m:darshan.prajapati@einfochips.com,m:pritesh.patel@einfochips.com,m:krzk@kernel.org,m:conor@kernel.org,s:lists@lfdr.de];
	MIME_TRACE(0.00)[0:+,1:+,2:~];
	FORGED_SENDER_MAILLIST(0.00)[];
	FORWARDED(0.00)[lists@lfdr.de];
	TAGGED_FROM(0.00)[bounces-316140-lists,devicetree=lfdr.de];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	TO_DN_SOME(0.00)[];
	FORGED_SENDER_FORWARDING(0.00)[];
	ALIAS_RESOLVED(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[conor@kernel.org,devicetree@vger.kernel.org];
	DKIM_TRACE(0.00)[kernel.org:+];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	TAGGED_RCPT(0.00)[devicetree,dt];
	MISSING_XM_UA(0.00)[];
	ASN(0.00)[asn:63949, ipnet:172.234.224.0/19, country:SG];
	DBL_BLOCKED_OPENRESOLVER(0.00)[sea.lore.kernel.org:rdns,sea.lore.kernel.org:helo,vger.kernel.org:from_smtp,eswincomputing.com:email]
X-Rspamd-Server: lfdr
X-Rspamd-Queue-Id: DBAFD6CEC41


--f2s54VQulkVvHusi
Content-Type: text/plain; charset=iso-8859-1
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Fri, Jun 26, 2026 at 04:42:32PM +0800, Yulin Lu wrote:
> > > Hi, Conor. Thanks for your review.
> > >=20
> > > > On Mon, Jun 15, 2026 at 05:50:12PM +0530, Pinkesh Vaghela wrote:
> > > > > From: Yulin Lu <luyulin@eswincomputing.com>
> > > > >=20
> > > > > Add pinctrl node and related pin configuration for EIC7700 SoC
> > > > >=20
> > > > > Co-developed-by: Pritesh Patel <pritesh.patel@einfochips.com>
> > > > > Signed-off-by: Pritesh Patel <pritesh.patel@einfochips.com>
> > > > > Signed-off-by: Yulin Lu <luyulin@eswincomputing.com>
> > > > > Signed-off-by: Pinkesh Vaghela <pinkesh.vaghela@einfochips.com>
> > > > > ---
> > > > >  .../dts/eswin/eic7700-hifive-premier-p550.dts | 109 +++
> > > > >  .../riscv/boot/dts/eswin/eic7700-pinctrl.dtsi | 888 ++++++++++++=
++++++
> > > > >  arch/riscv/boot/dts/eswin/eic7700.dtsi        |   5 +
> > > > >  3 files changed, 1002 insertions(+)
> > > > >  create mode 100644 arch/riscv/boot/dts/eswin/eic7700-pinctrl.dtsi
> > > > >=20
> > > > > diff --git a/arch/riscv/boot/dts/eswin/eic7700-hifive-premier-p55=
0.dts b/arch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts
> > > > > index 1fb92f0e7c55..e7bb96e14958 100644
> > > > > --- a/arch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts
> > > > > +++ b/arch/riscv/boot/dts/eswin/eic7700-hifive-premier-p550.dts
> > > > > @@ -6,6 +6,7 @@
> > > > >  /dts-v1/;
> > > > > =20
> > > > >  #include "eic7700.dtsi"
> > > > > +#include "eic7700-pinctrl.dtsi"
> > > > > =20
> > >=20
> > > ...
> > >=20
> > > > > +&gpio79_pins {
> > > > > +	bias-disable;
> > > > > +	input-disable;
> > > > > +};
> > > > > +
> > > > > +&gpio80_pins {
> > > > > +	bias-pull-up;
> > > > > +	input-disable;
> > > > > +};
> > > > > +
> > > > > +&gpio82_pins {
> > > > > +	bias-pull-up;
> > > > > +	input-disable;
> > > > > +};
> > > > > +
> > > > > +&gpio84_pins {
> > > > > +	bias-disable;
> > > > > +	input-disable;
> > > > > +};
> > > > > +
> > > > > +&gpio85_pins {
> > > > > +	bias-pull-up;
> > > > > +	input-disable;
> > > > > +};
> > > > > +
> > > > > +&gpio94_pins {
> > > > > +	bias-disable;
> > > > > +	input-disable;
> > > > > +};
> > > > > +
> > > > > +&gpio106_pins {
> > > > > +	bias-disable;
> > > > > +	input-disable;
> > > > > +};
> > > > > +
> > > > > +&gpio111_pins {
> > > > > +	bias-disable;
> > > > > +	input-disable;
> > > > > +};
> > > > > +
> > > > > +&pinctrl {
> > > > > +	vrgmii-supply =3D <&vcc_1v8>;
> > > > > +};
> > > > > +
> > > > >  &uart0 {
> > > > >  	status =3D "okay";
> > > > >  };
> > > > > diff --git a/arch/riscv/boot/dts/eswin/eic7700-pinctrl.dtsi b/arc=
h/riscv/boot/dts/eswin/eic7700-pinctrl.dtsi
> > > > > new file mode 100644
> > > > > index 000000000000..7293df146aa7
> > > > > --- /dev/null
> > > > > +++ b/arch/riscv/boot/dts/eswin/eic7700-pinctrl.dtsi
> > > > > @@ -0,0 +1,888 @@
> > > > > +// SPDX-License-Identifier: (GPL-2.0 OR MIT)
> > > > > +/*
> > > > > + * Copyright (c) 2025 Beijing ESWIN Computing Technology Co., Lt=
d.
> > > > > + *
> > > > > + * ESWIN's EIC7700 SoC pin-mux and pin-config options are listed=
 as
> > > > > + * device tree nodes in this file.
> > > > > + *
> > > > > + * Authors: Yulin Lu <luyulin@eswincomputing.com>
> > > > > + */
> > > > > +
> > > >=20
> > > > I don't really understand the groups here. I think you should make =
more
> > > > effort to put more pins in each group.
> > > >=20
> > > > > +		gpio1_pins: gpio1-pins {
> > > > > +			pins =3D "jtag0_tck";
> > > > > +			function =3D "gpio";
> > > > > +		};
> > > > > +
> > > > > +		gpio2_pins: gpio2-pins {
> > > > > +			pins =3D "jtag0_tms";
> > > > > +			function =3D "gpio";
> > > > > +		};
> > > > > +
> > > > > +		gpio3_pins: gpio3-pins {
> > > > > +			pins =3D "jtag0_tdi";
> > > > > +			function =3D "gpio";
> > > > > +		};
> > > > > +
> > > > > +		gpio4_pins: gpio4-pins {
> > > > > +			pins =3D "jtag0_tdo";
> > > > > +			function =3D "gpio";
> > > > > +		};
> > > >=20
> > > > Like these 4 for example, why not group these?
> > >=20
> > > The 'group' is used to correspond to the '-grp' tag in the YAML file =
and
> > > has no practical significance.
> > > Different board designs have different requirements for pin multiplex=
ing.
> > > Therefore, eic7700-pinctrl.dtsi only provides pins for the board-leve=
l DTS.
> > > Pins are combined and used in the board-level DTS via pinctrl-0 prope=
rty.
> >=20
> > These 4 pins in the driver are represented as:
> > 	EIC7700_PIN(14,  "jtag0_tck",		[0] =3D F_JTAG, [1] =3D F_SPI, [2] =3D =
F_GPIO),
> > 	EIC7700_PIN(15,  "jtag0_tms",		[0] =3D F_JTAG, [1] =3D F_SPI, [2] =3D =
F_GPIO),
> > 	EIC7700_PIN(16,  "jtag0_tdi",		[0] =3D F_JTAG, [1] =3D F_SPI, [2] =3D =
F_GPIO),
> > 	EIC7700_PIN(17,  "jtag0_tdo",		[0] =3D F_JTAG, [1] =3D F_SPI, [2] =3D =
F_GPIO),
> >=20
> > 	EIC7700_PIN(18,  "gpio5",		[0] =3D F_GPIO, [1] =3D F_SPI),
> >=20
> > There is no reason to ever partially use these as GPIO. Either they will
> > be all jtag, all spi or all gpio. pin 18 on the other than makes sense =
to have
> > in a dedicated group.
>=20
> Hi, Conor. Thanks for your reply.
>=20
> For pins 14 to 18, when they are not multiplexed as JTAG or SPI,
> they can be used as GPIO. The corresponding -pins combinations
> for JTAG, SPI, and GPIO are all implemented in eic7700-pinctrl.dtsi.
>=20
> Take pin 14 as an example. In eic7700-pinctrl.dtsi, it is defined:
>=20
> dual_spi2_pins: dual-spi2-pins {
> =A0 =A0 pins =3D "spi2_cs0_n", "jtag0_tck", "jtag0_tms", "jtag0_tdi";
> =A0 =A0 function =3D "spi";
> };
>=20
> quad_spi2_pins: quad-spi2-pins {
> =A0 =A0 pins =3D "spi2_cs0_n", "spi2_cs1_n", "jtag0_tck", "jtag0_tms",
> =A0 =A0 =A0 =A0 =A0 =A0"jtag0_tdi", "jtag0_tdo", "gpio5";
> =A0 =A0 function =3D "spi";
> };
>=20
> gpio1_pins: gpio1-pins {
> =A0 =A0 pins =3D "jtag0_tck";
> =A0 =A0 function =3D "gpio";
> };
>=20
> jtag0_pins: jtag0-pins {
> =A0 =A0 pins =3D "jtag0_tck", "jtag0_tms", "jtag0_tdi", "jtag0_tdo";
> =A0 =A0 function =3D "jtag";
> };
>=20
> Which specific combination is called, and how they are combined,
> depends on the board-level system design and is referenced in
> the device nodes of the board-level DTS. For example:
>=20
> pinctrl-0 =3D <&gpio1_pins>, <&jtag2_pins>;
>=20
> The pin multiplexing configuration depends on the board-level system desi=
gn.
> Using combinations of '-pins' is sufficient to satisfy all requirements,
> and there is no need to rely on '-grp' for this purpose.

What has -grp got to do with this?
All I am asking for is for you to do
gpio_jtag_pins: gpio-jtag-pins {
	pins =3D "jtag0_tck", "jtag0_tms", "jtag0_tdi", "jtag0_tdo";
	function =3D "gpio";
};

and wherever else you can make similar simplifications.

--f2s54VQulkVvHusi
Content-Type: application/pgp-signature; name=signature.asc

-----BEGIN PGP SIGNATURE-----

iHUEABYKAB0WIQRh246EGq/8RLhDjO14tDGHoIJi0gUCaj6ilQAKCRB4tDGHoIJi
0m8PAQDDTMRuVQsG4WB9tZS/fPDOLMkA/0dcLGPvM3Xuuxw9DgD+PNyJrdxd7eDK
7bOUfK6D7BA2mvfKcxplGZIdYPpdCAo=
=ssbL
-----END PGP SIGNATURE-----

--f2s54VQulkVvHusi--

