============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  05:16:31 pm
  Module:                 carry_skip4_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Instance           Module      Cell-Count  Cell-Area  Net-Area   Total-Area 
-----------------------------------------------------------------------------------
carry_skip4_32bits    NA                     386   2453.603  1920.771     4374.375 
  CSKIP1              skip4                   43    276.515   148.803      425.318 
    FA1               full_adder               6     48.797    15.228       64.025 
    FA2               full_adder_100          11     57.555    37.157       94.712 
    FA3               full_adder_99           11     57.555    37.157       94.712 
    FA4               full_adder_98            7     45.043    16.969       62.012 
  skip_loop[1].CSKIP2 skip4_107               44    270.259   148.890      419.149 
    FA1               full_adder_97            8     48.797    22.016       70.813 
    FA2               full_adder_96            9     52.550    27.063       79.613 
    FA3               full_adder_95            9     52.550    27.063       79.613 
    FA4               full_adder_94            9     52.550    27.063       79.613 
  skip_loop[2].CSKIP2 skip4_106               42    256.496   140.449      396.945 
    FA1               full_adder_93            8     47.546    22.016       69.561 
    FA2               full_adder_92            9     52.550    27.063       79.613 
    FA3               full_adder_91            9     52.550    27.063       79.613 
    FA4               full_adder_90            8     48.797    22.016       70.813 
  skip_loop[3].CSKIP2 skip4_105               44    264.003   148.890      412.893 
    FA1               full_adder_89            9     51.299    27.063       78.362 
    FA2               full_adder_88            9     52.550    27.063       79.613 
    FA3               full_adder_87            9     52.550    27.063       79.613 
    FA4               full_adder_86            8     48.797    22.016       70.813 
  skip_loop[4].CSKIP2 skip4_104               39    247.738   123.654      371.392 
    FA1               full_adder_85            9     52.550    27.063       79.613 
    FA2               full_adder_84            7     45.043    16.969       62.012 
    FA3               full_adder_83            7     45.043    16.969       62.012 
    FA4               full_adder_82            7     45.043    16.969       62.012 
  skip_loop[5].CSKIP2 skip4_103               33    257.747    99.985      357.732 
    FA1               full_adder_81            6     50.048    13.575       63.623 
    FA2               full_adder_80            6     50.048    13.575       63.623 
    FA3               full_adder_79            6     50.048    13.575       63.623 
    FA4               full_adder_78            6     47.546    13.575       61.121 
  skip_loop[6].CSKIP2 skip4_102               33    272.762    99.985      372.746 
    FA1               full_adder_77            6     52.550    13.575       66.125 
    FA2               full_adder_76            6     47.546    13.575       61.121 
    FA3               full_adder_75            6     50.048    13.575       63.623 
    FA4               full_adder_74            6     50.048    13.575       63.623 
  skip_loop[7].CSKIP2 skip4_101               40    330.317   130.355      460.671 
    FA1               full_adder_73            6     62.560    13.575       76.135 
    FA2               full_adder_72            6     53.802    13.575       67.377 
    FA3               full_adder_71           10     73.821    30.457      104.277 
    FA4               full_adder_70            9     61.309    25.410       86.718 
