vendor_name = ModelSim
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/SumadorRestador.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/SLTU.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/ROM.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/Registro.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/RAM.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/OperadorNAND.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/MultiSin.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/Multiplexor4.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/Multiplexor2.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/MultiCon.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/Micro2.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/DespIzq.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/DespDerLog.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/DespDerArit.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/Control.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/BancoRegistros.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/Alu.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/ContadorMod8.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/Multiplexor8.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/AsciiA16Seg.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/ContadorEspera.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/Display16Seg.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/Decodificador.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/Decodificador2.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/Demultiplexor4.vhd
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/db/PracticaFinal.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/db/altsyncram_dr71.tdf
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/db/PracticaFinal.ram0_ROM_16bd8.hdl.mif
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/db/add_sub_l3j.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/db/mult_t9t.tdf
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/db/mult_1ht.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_mult.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.inc
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/db/mac_mult_fdh1.tdf
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/db/mult_9ko.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_mac_out.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_zaccum.inc
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/db/mac_out_kv82.tdf
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/db/mac_mult_r2h1.tdf
source_file = 1, C:/Users/gonza/Documents/Mega/2/SistemasDigitales/PracticaFinal/db/mult_jul.tdf
design_name = Micro2
instance = comp, \iPC|valor[14]\, iPC|valor[14], Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|result_int[7]~14\, iALU|SumRest|Add2|auto_generated|result_int[7]~14, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|result_int[11]~22\, iALU|SumRest|Add2|auto_generated|result_int[11]~22, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|result_int[14]~28\, iALU|SumRest|Add2|auto_generated|result_int[14]~28, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|result_int[15]~30\, iALU|SumRest|Add2|auto_generated|result_int[15]~30, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|result_int[16]~32\, iALU|SumRest|Add2|auto_generated|result_int[16]~32, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_7~2\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_7~2, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_7~4\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_7~4, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_7~6\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_7~6, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~0\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~0, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~2\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~2, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~4\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~4, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~8\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~8, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~0\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~0, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~4\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~4, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~16\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~16, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~18\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~18, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~20\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~20, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~8\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~8, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~10\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~10, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~12\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~12, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~14\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~14, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_8~0\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_8~0, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_8~2\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_8~2, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~0\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~0, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~2\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~2, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~4\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~4, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~14\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~14, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~16\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~16, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~18\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~18, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~24\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~24, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~26\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~26, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_7~2\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_7~2, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~0\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~0, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~2\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~2, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~4\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~4, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~6\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~6, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~8\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~8, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~10\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~10, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~2\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~2, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~2, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~14, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~16\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~16, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~20\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~20, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~12\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~12, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~14\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~14, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~0\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~0, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~2\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~2, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~4\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~4, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~8\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~8, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~10\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~10, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~12\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~12, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~14\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~14, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~16\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~16, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~8, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~10, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~12, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~16\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~16, Micro2, 1
instance = comp, \iALU|SumRest|Add2~7\, iALU|SumRest|Add2~7, Micro2, 1
instance = comp, \iALU|SumRest|Add2~9\, iALU|SumRest|Add2~9, Micro2, 1
instance = comp, \iALU|SumRest|Add2~11\, iALU|SumRest|Add2~11, Micro2, 1
instance = comp, \iALU|SumRest|Add2~13\, iALU|SumRest|Add2~13, Micro2, 1
instance = comp, \iALU|SumRest|Add2~15\, iALU|SumRest|Add2~15, Micro2, 1
instance = comp, \iALU|SumRest|Add2~25\, iALU|SumRest|Add2~25, Micro2, 1
instance = comp, \iPC|valor[14]~8\, iPC|valor[14]~8, Micro2, 1
instance = comp, \iBancoRegistros|registro4|valor[5]\, iBancoRegistros|registro4|valor[5], Micro2, 1
instance = comp, \iBancoRegistros|registro7|valor[5]\, iBancoRegistros|registro7|valor[5], Micro2, 1
instance = comp, \iBancoRegistros|registro6|valor[6]\, iBancoRegistros|registro6|valor[6], Micro2, 1
instance = comp, \iControl|SelDirE~0\, iControl|SelDirE~0, Micro2, 1
instance = comp, \iBancoRegistros|registro2|valor[15]\, iBancoRegistros|registro2|valor[15], Micro2, 1
instance = comp, \iBancoRegistros|registro2|valor[13]\, iBancoRegistros|registro2|valor[13], Micro2, 1
instance = comp, \iBancoRegistros|Mux19~0\, iBancoRegistros|Mux19~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux19~1\, iBancoRegistros|Mux19~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux19~2\, iBancoRegistros|Mux19~2, Micro2, 1
instance = comp, \iBancoRegistros|registro2|valor[10]\, iBancoRegistros|registro2|valor[10], Micro2, 1
instance = comp, \iBancoRegistros|Mux5~0\, iBancoRegistros|Mux5~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux5~1\, iBancoRegistros|Mux5~1, Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[8]\, iBancoRegistros|registro5|valor[8], Micro2, 1
instance = comp, \iBancoRegistros|Mux23~0\, iBancoRegistros|Mux23~0, Micro2, 1
instance = comp, \iBancoRegistros|registro7|valor[8]\, iBancoRegistros|registro7|valor[8], Micro2, 1
instance = comp, \iBancoRegistros|Mux23~1\, iBancoRegistros|Mux23~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux9~0\, iBancoRegistros|Mux9~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux9~1\, iBancoRegistros|Mux9~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux9~2\, iBancoRegistros|Mux9~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux10~0\, iBancoRegistros|Mux10~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux10~1\, iBancoRegistros|Mux10~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux10~2\, iBancoRegistros|Mux10~2, Micro2, 1
instance = comp, \iPC|valor[3]\, iPC|valor[3], Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|_~25\, iALU|SumRest|Add2|auto_generated|_~25, Micro2, 1
instance = comp, \iControl|Selector14~1\, iControl|Selector14~1, Micro2, 1
instance = comp, \Multiplexor_SelALUB|Mux5~1\, Multiplexor_SelALUB|Mux5~1, Micro2, 1
instance = comp, \Multiplexor_SelALUB|Mux11~2\, Multiplexor_SelALUB|Mux11~2, Micro2, 1
instance = comp, \iRAM|ram_block~1026\, iRAM|ram_block~1026, Micro2, 1
instance = comp, \iRAM|ram_block~1027\, iRAM|ram_block~1027, Micro2, 1
instance = comp, \iRAM|ram_block~1028\, iRAM|ram_block~1028, Micro2, 1
instance = comp, \iRAM|ram_block~1029\, iRAM|ram_block~1029, Micro2, 1
instance = comp, \iRAM|ram_block~1030\, iRAM|ram_block~1030, Micro2, 1
instance = comp, \iRAM|ram_block~1041\, iRAM|ram_block~1041, Micro2, 1
instance = comp, \iRAM|ram_block~1044\, iRAM|ram_block~1044, Micro2, 1
instance = comp, \iRAM|ram_block~1045\, iRAM|ram_block~1045, Micro2, 1
instance = comp, \iRAM|ram_block~1055\, iRAM|ram_block~1055, Micro2, 1
instance = comp, \iRAM|ram_block~1056\, iRAM|ram_block~1056, Micro2, 1
instance = comp, \iRAM|ram_block~1057\, iRAM|ram_block~1057, Micro2, 1
instance = comp, \iRAM|ram_block~1058\, iRAM|ram_block~1058, Micro2, 1
instance = comp, \iRAM|ram_block~1059\, iRAM|ram_block~1059, Micro2, 1
instance = comp, \iRAM|ram_block~1060\, iRAM|ram_block~1060, Micro2, 1
instance = comp, \iRAM|ram_block~1061\, iRAM|ram_block~1061, Micro2, 1
instance = comp, \iRAM|ram_block~1062\, iRAM|ram_block~1062, Micro2, 1
instance = comp, \iRAM|ram_block~1063\, iRAM|ram_block~1063, Micro2, 1
instance = comp, \iRAM|ram_block~1064\, iRAM|ram_block~1064, Micro2, 1
instance = comp, \iALU|Mux0~6\, iALU|Mux0~6, Micro2, 1
instance = comp, \iControl|estado_actual.reset\, iControl|estado_actual.reset, Micro2, 1
instance = comp, \enPc~0\, enPc~0, Micro2, 1
instance = comp, \enPc~2\, enPc~2, Micro2, 1
instance = comp, \iALU|NANDificador|salida~2\, iALU|NANDificador|salida~2, Micro2, 1
instance = comp, \iALU|Mux13~1\, iALU|Mux13~1, Micro2, 1
instance = comp, \iALU|NANDificador|salida~4\, iALU|NANDificador|salida~4, Micro2, 1
instance = comp, \iALU|Mux11~1\, iALU|Mux11~1, Micro2, 1
instance = comp, \iALU|NANDificador|salida~5\, iALU|NANDificador|salida~5, Micro2, 1
instance = comp, \iALU|NANDificador|salida~8\, iALU|NANDificador|salida~8, Micro2, 1
instance = comp, \iALU|NANDificador|salida~13\, iALU|NANDificador|salida~13, Micro2, 1
instance = comp, \iALU|Mux9~1\, iALU|Mux9~1, Micro2, 1
instance = comp, \iALU|Mux9~2\, iALU|Mux9~2, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[12]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[12], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[10]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[10], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[13]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[13], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[12]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[12], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[7]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[7], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[8]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[8], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[9]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[9], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[10]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[10], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[10]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[10], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[9]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[9], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[8]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[8], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[8]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[8], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[2]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[2], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[5]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[5], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[2]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[2], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[5]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[5], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[5]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[5], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[3]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[3], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[4]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[4], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[2]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[2], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[5]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[5], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[6]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[6], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|_~50\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|_~50, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|_~51\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|_~51, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|_~52\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|_~52, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|_~53\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|_~53, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[1]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[1], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[0]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[0], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[3]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[3], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[0]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[0], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[5]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[5], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[2]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[2], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[5]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[5], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[6]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[6], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[7]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[7], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[6]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[6], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[1]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[1], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[1]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[1], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[0]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[0], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[1]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[1], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[0]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[0], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[1]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[1], Micro2, 1
instance = comp, \iRAM|ram_block~1083\, iRAM|ram_block~1083, Micro2, 1
instance = comp, \iRAM|ram_block~1084\, iRAM|ram_block~1084, Micro2, 1
instance = comp, \iRAM|ram_block~1097\, iRAM|ram_block~1097, Micro2, 1
instance = comp, \iRAM|ram_block~1098\, iRAM|ram_block~1098, Micro2, 1
instance = comp, \iRAM|ram_block~1099\, iRAM|ram_block~1099, Micro2, 1
instance = comp, \iRAM|ram_block~1100\, iRAM|ram_block~1100, Micro2, 1
instance = comp, \iRAM|ram_block~1101\, iRAM|ram_block~1101, Micro2, 1
instance = comp, \iRAM|ram_block~1102\, iRAM|ram_block~1102, Micro2, 1
instance = comp, \iRAM|ram_block~1103\, iRAM|ram_block~1103, Micro2, 1
instance = comp, \iRAM|ram_block~1104\, iRAM|ram_block~1104, Micro2, 1
instance = comp, \iRAM|ram_block~1105\, iRAM|ram_block~1105, Micro2, 1
instance = comp, \iRAM|ram_block~1106\, iRAM|ram_block~1106, Micro2, 1
instance = comp, \iRAM|ram_block~1108\, iRAM|ram_block~1108, Micro2, 1
instance = comp, \iRAM|ram_block~1109\, iRAM|ram_block~1109, Micro2, 1
instance = comp, \iRAM|ram_block~1125\, iRAM|ram_block~1125, Micro2, 1
instance = comp, \iRAM|ram_block~1126\, iRAM|ram_block~1126, Micro2, 1
instance = comp, \iRAM|ram_block~1199\, iRAM|ram_block~1199, Micro2, 1
instance = comp, \iRAM|ram_block~1209\, iRAM|ram_block~1209, Micro2, 1
instance = comp, \iRAM|ram_block~1210\, iRAM|ram_block~1210, Micro2, 1
instance = comp, \iRAM|ram_block~1219\, iRAM|ram_block~1219, Micro2, 1
instance = comp, \iRAM|ram_block~1220\, iRAM|ram_block~1220, Micro2, 1
instance = comp, \iRAM|ram_block~1223\, iRAM|ram_block~1223, Micro2, 1
instance = comp, \iRAM|ram_block~1224\, iRAM|ram_block~1224, Micro2, 1
instance = comp, \iRAM|ram_block~1225\, iRAM|ram_block~1225, Micro2, 1
instance = comp, \iRAM|ram_block~1226\, iRAM|ram_block~1226, Micro2, 1
instance = comp, \iRAM|ram_block~1227\, iRAM|ram_block~1227, Micro2, 1
instance = comp, \iRAM|ram_block~1228\, iRAM|ram_block~1228, Micro2, 1
instance = comp, \iRAM|ram_block~1229\, iRAM|ram_block~1229, Micro2, 1
instance = comp, \iRAM|ram_block~1230\, iRAM|ram_block~1230, Micro2, 1
instance = comp, \iRAM|ram_block~1231\, iRAM|ram_block~1231, Micro2, 1
instance = comp, \iRAM|ram_block~1232\, iRAM|ram_block~1232, Micro2, 1
instance = comp, \iRAM|ram_block~1265\, iRAM|ram_block~1265, Micro2, 1
instance = comp, \iRAM|ram_block~1266\, iRAM|ram_block~1266, Micro2, 1
instance = comp, \iRAM|ram_block~1267\, iRAM|ram_block~1267, Micro2, 1
instance = comp, \iRAM|ram_block~1268\, iRAM|ram_block~1268, Micro2, 1
instance = comp, \iRAM|ram_block~1269\, iRAM|ram_block~1269, Micro2, 1
instance = comp, \iRAM|ram_block~1270\, iRAM|ram_block~1270, Micro2, 1
instance = comp, \iRAM|ram_block~1271\, iRAM|ram_block~1271, Micro2, 1
instance = comp, \iRAM|ram_block~1272\, iRAM|ram_block~1272, Micro2, 1
instance = comp, \iRAM|ram_block~1273\, iRAM|ram_block~1273, Micro2, 1
instance = comp, \iRAM|ram_block~1274\, iRAM|ram_block~1274, Micro2, 1
instance = comp, \iRAM|ram_block~1293\, iRAM|ram_block~1293, Micro2, 1
instance = comp, \iRAM|ram_block~1294\, iRAM|ram_block~1294, Micro2, 1
instance = comp, \iRAM|ram_block~1307\, iRAM|ram_block~1307, Micro2, 1
instance = comp, \iRAM|ram_block~1308\, iRAM|ram_block~1308, Micro2, 1
instance = comp, \iRAM|ram_block~1309\, iRAM|ram_block~1309, Micro2, 1
instance = comp, \iRAM|ram_block~1310\, iRAM|ram_block~1310, Micro2, 1
instance = comp, \iRAM|ram_block~1311\, iRAM|ram_block~1311, Micro2, 1
instance = comp, \iRAM|ram_block~1312\, iRAM|ram_block~1312, Micro2, 1
instance = comp, \iRAM|ram_block~1313\, iRAM|ram_block~1313, Micro2, 1
instance = comp, \iRAM|ram_block~1314\, iRAM|ram_block~1314, Micro2, 1
instance = comp, \iRAM|ram_block~1315\, iRAM|ram_block~1315, Micro2, 1
instance = comp, \iRAM|ram_block~1316\, iRAM|ram_block~1316, Micro2, 1
instance = comp, \iRAM|ram_block~1345\, iRAM|ram_block~1345, Micro2, 1
instance = comp, \iRAM|ram_block~1349\, iRAM|ram_block~1349, Micro2, 1
instance = comp, \iRAM|ram_block~1350\, iRAM|ram_block~1350, Micro2, 1
instance = comp, \iRAM|ram_block~1393\, iRAM|ram_block~1393, Micro2, 1
instance = comp, \iRAM|ram_block~1398\, iRAM|ram_block~1398, Micro2, 1
instance = comp, \iRAM|ram_block~1399\, iRAM|ram_block~1399, Micro2, 1
instance = comp, \iRAM|ram_block~1403\, iRAM|ram_block~1403, Micro2, 1
instance = comp, \iRAM|ram_block~1404\, iRAM|ram_block~1404, Micro2, 1
instance = comp, \iRAM|ram_block~1407\, iRAM|ram_block~1407, Micro2, 1
instance = comp, \iRAM|ram_block~1408\, iRAM|ram_block~1408, Micro2, 1
instance = comp, \iRAM|ram_block~1409\, iRAM|ram_block~1409, Micro2, 1
instance = comp, \iRAM|ram_block~1410\, iRAM|ram_block~1410, Micro2, 1
instance = comp, \iRAM|ram_block~1411\, iRAM|ram_block~1411, Micro2, 1
instance = comp, \iRAM|ram_block~1412\, iRAM|ram_block~1412, Micro2, 1
instance = comp, \iRAM|ram_block~1413\, iRAM|ram_block~1413, Micro2, 1
instance = comp, \iRAM|ram_block~1414\, iRAM|ram_block~1414, Micro2, 1
instance = comp, \iRAM|ram_block~1415\, iRAM|ram_block~1415, Micro2, 1
instance = comp, \iRAM|ram_block~1416\, iRAM|ram_block~1416, Micro2, 1
instance = comp, \iRAM|ram_block~1418\, iRAM|ram_block~1418, Micro2, 1
instance = comp, \iRAM|ram_block~1419\, iRAM|ram_block~1419, Micro2, 1
instance = comp, \iRAM|ram_block~1435\, iRAM|ram_block~1435, Micro2, 1
instance = comp, \iRAM|ram_block~1436\, iRAM|ram_block~1436, Micro2, 1
instance = comp, \iRAM|ram_block~1440\, iRAM|ram_block~1440, Micro2, 1
instance = comp, \iRAM|ram_block~1464\, iRAM|ram_block~1464, Micro2, 1
instance = comp, \iRAM|ram_block~1465\, iRAM|ram_block~1465, Micro2, 1
instance = comp, \iRAM|ram_block~1472\, iRAM|ram_block~1472, Micro2, 1
instance = comp, \iRAM|ram_block~1473\, iRAM|ram_block~1473, Micro2, 1
instance = comp, \iRAM|ram_block~1480\, iRAM|ram_block~1480, Micro2, 1
instance = comp, \iRAM|ram_block~1481\, iRAM|ram_block~1481, Micro2, 1
instance = comp, \iRAM|ram_block~1551\, iRAM|ram_block~1551, Micro2, 1
instance = comp, \iRAM|ram_block~1556\, iRAM|ram_block~1556, Micro2, 1
instance = comp, \iRAM|ram_block~1557\, iRAM|ram_block~1557, Micro2, 1
instance = comp, \iRAM|ram_block~1561\, iRAM|ram_block~1561, Micro2, 1
instance = comp, \iRAM|ram_block~1562\, iRAM|ram_block~1562, Micro2, 1
instance = comp, \iRAM|ram_block~1564\, iRAM|ram_block~1564, Micro2, 1
instance = comp, \iRAM|ram_block~1565\, iRAM|ram_block~1565, Micro2, 1
instance = comp, \iRAM|ram_block~1566\, iRAM|ram_block~1566, Micro2, 1
instance = comp, \iRAM|ram_block~1567\, iRAM|ram_block~1567, Micro2, 1
instance = comp, \iRAM|ram_block~1582\, iRAM|ram_block~1582, Micro2, 1
instance = comp, \iRAM|ram_block~1583\, iRAM|ram_block~1583, Micro2, 1
instance = comp, \iRAM|ram_block~1603\, iRAM|ram_block~1603, Micro2, 1
instance = comp, \iRAM|ram_block~1606\, iRAM|ram_block~1606, Micro2, 1
instance = comp, \iRAM|ram_block~1607\, iRAM|ram_block~1607, Micro2, 1
instance = comp, \iRAM|ram_block~1617\, iRAM|ram_block~1617, Micro2, 1
instance = comp, \iRAM|ram_block~1618\, iRAM|ram_block~1618, Micro2, 1
instance = comp, \iRAM|ram_block~1619\, iRAM|ram_block~1619, Micro2, 1
instance = comp, \iRAM|ram_block~1620\, iRAM|ram_block~1620, Micro2, 1
instance = comp, \iRAM|ram_block~1621\, iRAM|ram_block~1621, Micro2, 1
instance = comp, \iRAM|ram_block~1622\, iRAM|ram_block~1622, Micro2, 1
instance = comp, \iRAM|ram_block~1623\, iRAM|ram_block~1623, Micro2, 1
instance = comp, \iRAM|ram_block~1624\, iRAM|ram_block~1624, Micro2, 1
instance = comp, \iRAM|ram_block~1625\, iRAM|ram_block~1625, Micro2, 1
instance = comp, \iRAM|ram_block~1626\, iRAM|ram_block~1626, Micro2, 1
instance = comp, \iRAM|ram_block~1648\, iRAM|ram_block~1648, Micro2, 1
instance = comp, \iRAM|ram_block~1649\, iRAM|ram_block~1649, Micro2, 1
instance = comp, \iRAM|ram_block~1650\, iRAM|ram_block~1650, Micro2, 1
instance = comp, \iRAM|ram_block~1651\, iRAM|ram_block~1651, Micro2, 1
instance = comp, \iRAM|ram_block~1652\, iRAM|ram_block~1652, Micro2, 1
instance = comp, \iRAM|ram_block~1659\, iRAM|ram_block~1659, Micro2, 1
instance = comp, \iRAM|ram_block~1660\, iRAM|ram_block~1660, Micro2, 1
instance = comp, \iRAM|ram_block~1670\, iRAM|ram_block~1670, Micro2, 1
instance = comp, \iRAM|ram_block~1671\, iRAM|ram_block~1671, Micro2, 1
instance = comp, \iRAM|ram_block~1672\, iRAM|ram_block~1672, Micro2, 1
instance = comp, \iRAM|ram_block~1673\, iRAM|ram_block~1673, Micro2, 1
instance = comp, \iRAM|ram_block~1674\, iRAM|ram_block~1674, Micro2, 1
instance = comp, \iRAM|ram_block~1675\, iRAM|ram_block~1675, Micro2, 1
instance = comp, \iRAM|ram_block~1676\, iRAM|ram_block~1676, Micro2, 1
instance = comp, \iRAM|ram_block~1677\, iRAM|ram_block~1677, Micro2, 1
instance = comp, \iRAM|ram_block~1678\, iRAM|ram_block~1678, Micro2, 1
instance = comp, \iRAM|ram_block~1679\, iRAM|ram_block~1679, Micro2, 1
instance = comp, \iRAM|ram_block~1680\, iRAM|ram_block~1680, Micro2, 1
instance = comp, \iRAM|ram_block~1681\, iRAM|ram_block~1681, Micro2, 1
instance = comp, \iRAM|ram_block~1697\, iRAM|ram_block~1697, Micro2, 1
instance = comp, \iRAM|ram_block~1698\, iRAM|ram_block~1698, Micro2, 1
instance = comp, \iRAM|ram_block~1701\, iRAM|ram_block~1701, Micro2, 1
instance = comp, \iRAM|ram_block~1702\, iRAM|ram_block~1702, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|_~27\, iALU|SumRest|Add2|auto_generated|_~27, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|_~28\, iALU|SumRest|Add2|auto_generated|_~28, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|_~32\, iALU|SumRest|Add2|auto_generated|_~32, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|_~33\, iALU|SumRest|Add2|auto_generated|_~33, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|_~35\, iALU|SumRest|Add2|auto_generated|_~35, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|_~37\, iALU|SumRest|Add2|auto_generated|_~37, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[0]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[0], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[13]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[13], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[11]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[11], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[12]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[12], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[8]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[8], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[9]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[9], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[8]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[8], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[7]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[7], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[6]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[6], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[3]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[3], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[3]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[3], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[2]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[2], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[4]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[4], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[5]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[5], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[3]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[3], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[4]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[4], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[2]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[2], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[5]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[5], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[6]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[6], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[15]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[15], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[14]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[14], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[3]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[3], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[0]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[0], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[3]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[3], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[2]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[2], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[7]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[7], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[6]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[6], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[6]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[6], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[1]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[1], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[1]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[1], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[3]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[3], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[0]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[0], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[3]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[3], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[1]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[1], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[0]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[0], Micro2, 1
instance = comp, \iRAM|ram_block~624\, iRAM|ram_block~624, Micro2, 1
instance = comp, \iRAM|ram_block~656\, iRAM|ram_block~656, Micro2, 1
instance = comp, \iRAM|ram_block~672\, iRAM|ram_block~672, Micro2, 1
instance = comp, \iRAM|ram_block~640\, iRAM|ram_block~640, Micro2, 1
instance = comp, \iRAM|ram_block~688\, iRAM|ram_block~688, Micro2, 1
instance = comp, \iRAM|ram_block~528\, iRAM|ram_block~528, Micro2, 1
instance = comp, \iRAM|ram_block~544\, iRAM|ram_block~544, Micro2, 1
instance = comp, \iRAM|ram_block~512\, iRAM|ram_block~512, Micro2, 1
instance = comp, \iRAM|ram_block~560\, iRAM|ram_block~560, Micro2, 1
instance = comp, \iRAM|ram_block~352\, iRAM|ram_block~352, Micro2, 1
instance = comp, \iRAM|ram_block~400\, iRAM|ram_block~400, Micro2, 1
instance = comp, \iRAM|ram_block~384\, iRAM|ram_block~384, Micro2, 1
instance = comp, \iRAM|ram_block~368\, iRAM|ram_block~368, Micro2, 1
instance = comp, \iRAM|ram_block~304\, iRAM|ram_block~304, Micro2, 1
instance = comp, \iRAM|ram_block~160\, iRAM|ram_block~160, Micro2, 1
instance = comp, \iRAM|ram_block~144\, iRAM|ram_block~144, Micro2, 1
instance = comp, \iRAM|ram_block~128\, iRAM|ram_block~128, Micro2, 1
instance = comp, \iRAM|ram_block~176\, iRAM|ram_block~176, Micro2, 1
instance = comp, \iRAM|ram_block~80\, iRAM|ram_block~80, Micro2, 1
instance = comp, \iRAM|ram_block~96\, iRAM|ram_block~96, Micro2, 1
instance = comp, \iRAM|ram_block~48\, iRAM|ram_block~48, Micro2, 1
instance = comp, \iRAM|ram_block~224\, iRAM|ram_block~224, Micro2, 1
instance = comp, \iRAM|ram_block~240\, iRAM|ram_block~240, Micro2, 1
instance = comp, \iRAM|ram_block~848\, iRAM|ram_block~848, Micro2, 1
instance = comp, \iRAM|ram_block~912\, iRAM|ram_block~912, Micro2, 1
instance = comp, \iRAM|ram_block~784\, iRAM|ram_block~784, Micro2, 1
instance = comp, \iRAM|ram_block~976\, iRAM|ram_block~976, Micro2, 1
instance = comp, \iRAM|ram_block~928\, iRAM|ram_block~928, Micro2, 1
instance = comp, \iRAM|ram_block~864\, iRAM|ram_block~864, Micro2, 1
instance = comp, \iRAM|ram_block~800\, iRAM|ram_block~800, Micro2, 1
instance = comp, \iRAM|ram_block~992\, iRAM|ram_block~992, Micro2, 1
instance = comp, \iRAM|ram_block~896\, iRAM|ram_block~896, Micro2, 1
instance = comp, \iRAM|ram_block~832\, iRAM|ram_block~832, Micro2, 1
instance = comp, \iRAM|ram_block~768\, iRAM|ram_block~768, Micro2, 1
instance = comp, \iRAM|ram_block~960\, iRAM|ram_block~960, Micro2, 1
instance = comp, \iRAM|ram_block~880\, iRAM|ram_block~880, Micro2, 1
instance = comp, \iRAM|ram_block~944\, iRAM|ram_block~944, Micro2, 1
instance = comp, \iRAM|ram_block~816\, iRAM|ram_block~816, Micro2, 1
instance = comp, \iRAM|ram_block~1008\, iRAM|ram_block~1008, Micro2, 1
instance = comp, \iRAM|ram_block~481\, iRAM|ram_block~481, Micro2, 1
instance = comp, \iRAM|ram_block~385\, iRAM|ram_block~385, Micro2, 1
instance = comp, \iRAM|ram_block~497\, iRAM|ram_block~497, Micro2, 1
instance = comp, \iRAM|ram_block~625\, iRAM|ram_block~625, Micro2, 1
instance = comp, \iRAM|ram_block~673\, iRAM|ram_block~673, Micro2, 1
instance = comp, \iRAM|ram_block~689\, iRAM|ram_block~689, Micro2, 1
instance = comp, \iRAM|ram_block~737\, iRAM|ram_block~737, Micro2, 1
instance = comp, \iRAM|ram_block~721\, iRAM|ram_block~721, Micro2, 1
instance = comp, \iRAM|ram_block~705\, iRAM|ram_block~705, Micro2, 1
instance = comp, \iRAM|ram_block~753\, iRAM|ram_block~753, Micro2, 1
instance = comp, \iRAM|ram_block~161\, iRAM|ram_block~161, Micro2, 1
instance = comp, \iRAM|ram_block~97\, iRAM|ram_block~97, Micro2, 1
instance = comp, \iRAM|ram_block~113\, iRAM|ram_block~113, Micro2, 1
instance = comp, \iRAM|ram_block~17\, iRAM|ram_block~17, Micro2, 1
instance = comp, \iRAM|ram_block~209\, iRAM|ram_block~209, Micro2, 1
instance = comp, \iRAM|ram_block~849\, iRAM|ram_block~849, Micro2, 1
instance = comp, \iRAM|ram_block~913\, iRAM|ram_block~913, Micro2, 1
instance = comp, \iRAM|ram_block~785\, iRAM|ram_block~785, Micro2, 1
instance = comp, \iRAM|ram_block~977\, iRAM|ram_block~977, Micro2, 1
instance = comp, \iRAM|ram_block~929\, iRAM|ram_block~929, Micro2, 1
instance = comp, \iRAM|ram_block~865\, iRAM|ram_block~865, Micro2, 1
instance = comp, \iRAM|ram_block~801\, iRAM|ram_block~801, Micro2, 1
instance = comp, \iRAM|ram_block~993\, iRAM|ram_block~993, Micro2, 1
instance = comp, \iRAM|ram_block~897\, iRAM|ram_block~897, Micro2, 1
instance = comp, \iRAM|ram_block~833\, iRAM|ram_block~833, Micro2, 1
instance = comp, \iRAM|ram_block~769\, iRAM|ram_block~769, Micro2, 1
instance = comp, \iRAM|ram_block~961\, iRAM|ram_block~961, Micro2, 1
instance = comp, \iRAM|ram_block~881\, iRAM|ram_block~881, Micro2, 1
instance = comp, \iRAM|ram_block~945\, iRAM|ram_block~945, Micro2, 1
instance = comp, \iRAM|ram_block~817\, iRAM|ram_block~817, Micro2, 1
instance = comp, \iRAM|ram_block~1009\, iRAM|ram_block~1009, Micro2, 1
instance = comp, \iRAM|ram_block~610\, iRAM|ram_block~610, Micro2, 1
instance = comp, \iRAM|ram_block~594\, iRAM|ram_block~594, Micro2, 1
instance = comp, \iRAM|ram_block~578\, iRAM|ram_block~578, Micro2, 1
instance = comp, \iRAM|ram_block~626\, iRAM|ram_block~626, Micro2, 1
instance = comp, \iRAM|ram_block~642\, iRAM|ram_block~642, Micro2, 1
instance = comp, \iRAM|ram_block~690\, iRAM|ram_block~690, Micro2, 1
instance = comp, \iRAM|ram_block~530\, iRAM|ram_block~530, Micro2, 1
instance = comp, \iRAM|ram_block~754\, iRAM|ram_block~754, Micro2, 1
instance = comp, \iRAM|ram_block~418\, iRAM|ram_block~418, Micro2, 1
instance = comp, \iRAM|ram_block~450\, iRAM|ram_block~450, Micro2, 1
instance = comp, \iRAM|ram_block~434\, iRAM|ram_block~434, Micro2, 1
instance = comp, \iRAM|ram_block~370\, iRAM|ram_block~370, Micro2, 1
instance = comp, \iRAM|ram_block~306\, iRAM|ram_block~306, Micro2, 1
instance = comp, \iRAM|ram_block~498\, iRAM|ram_block~498, Micro2, 1
instance = comp, \iRAM|ram_block~82\, iRAM|ram_block~82, Micro2, 1
instance = comp, \iRAM|ram_block~98\, iRAM|ram_block~98, Micro2, 1
instance = comp, \iRAM|ram_block~2\, iRAM|ram_block~2, Micro2, 1
instance = comp, \iRAM|ram_block~18\, iRAM|ram_block~18, Micro2, 1
instance = comp, \iRAM|ram_block~242\, iRAM|ram_block~242, Micro2, 1
instance = comp, \iRAM|ram_block~866\, iRAM|ram_block~866, Micro2, 1
instance = comp, \iRAM|ram_block~994\, iRAM|ram_block~994, Micro2, 1
instance = comp, \iRAM|ram_block~770\, iRAM|ram_block~770, Micro2, 1
instance = comp, \iRAM|ram_block~962\, iRAM|ram_block~962, Micro2, 1
instance = comp, \iRAM|ram_block~882\, iRAM|ram_block~882, Micro2, 1
instance = comp, \iRAM|ram_block~291\, iRAM|ram_block~291, Micro2, 1
instance = comp, \iRAM|ram_block~403\, iRAM|ram_block~403, Micro2, 1
instance = comp, \iRAM|ram_block~387\, iRAM|ram_block~387, Micro2, 1
instance = comp, \iRAM|ram_block~371\, iRAM|ram_block~371, Micro2, 1
instance = comp, \iRAM|ram_block~499\, iRAM|ram_block~499, Micro2, 1
instance = comp, \iRAM|ram_block~643\, iRAM|ram_block~643, Micro2, 1
instance = comp, \iRAM|ram_block~547\, iRAM|ram_block~547, Micro2, 1
instance = comp, \iRAM|ram_block~563\, iRAM|ram_block~563, Micro2, 1
instance = comp, \iRAM|ram_block~163\, iRAM|ram_block~163, Micro2, 1
instance = comp, \iRAM|ram_block~67\, iRAM|ram_block~67, Micro2, 1
instance = comp, \iRAM|ram_block~115\, iRAM|ram_block~115, Micro2, 1
instance = comp, \iRAM|ram_block~35\, iRAM|ram_block~35, Micro2, 1
instance = comp, \iRAM|ram_block~19\, iRAM|ram_block~19, Micro2, 1
instance = comp, \iRAM|ram_block~211\, iRAM|ram_block~211, Micro2, 1
instance = comp, \iRAM|ram_block~227\, iRAM|ram_block~227, Micro2, 1
instance = comp, \iRAM|ram_block~787\, iRAM|ram_block~787, Micro2, 1
instance = comp, \iRAM|ram_block~979\, iRAM|ram_block~979, Micro2, 1
instance = comp, \iRAM|ram_block~931\, iRAM|ram_block~931, Micro2, 1
instance = comp, \iRAM|ram_block~867\, iRAM|ram_block~867, Micro2, 1
instance = comp, \iRAM|ram_block~899\, iRAM|ram_block~899, Micro2, 1
instance = comp, \iRAM|ram_block~819\, iRAM|ram_block~819, Micro2, 1
instance = comp, \iRAM|ram_block~692\, iRAM|ram_block~692, Micro2, 1
instance = comp, \iRAM|ram_block~548\, iRAM|ram_block~548, Micro2, 1
instance = comp, \iRAM|ram_block~564\, iRAM|ram_block~564, Micro2, 1
instance = comp, \iRAM|ram_block~724\, iRAM|ram_block~724, Micro2, 1
instance = comp, \iRAM|ram_block~708\, iRAM|ram_block~708, Micro2, 1
instance = comp, \iRAM|ram_block~356\, iRAM|ram_block~356, Micro2, 1
instance = comp, \iRAM|ram_block~340\, iRAM|ram_block~340, Micro2, 1
instance = comp, \iRAM|ram_block~388\, iRAM|ram_block~388, Micro2, 1
instance = comp, \iRAM|ram_block~452\, iRAM|ram_block~452, Micro2, 1
instance = comp, \iRAM|ram_block~436\, iRAM|ram_block~436, Micro2, 1
instance = comp, \iRAM|ram_block~372\, iRAM|ram_block~372, Micro2, 1
instance = comp, \iRAM|ram_block~308\, iRAM|ram_block~308, Micro2, 1
instance = comp, \iRAM|ram_block~500\, iRAM|ram_block~500, Micro2, 1
instance = comp, \iRAM|ram_block~84\, iRAM|ram_block~84, Micro2, 1
instance = comp, \iRAM|ram_block~100\, iRAM|ram_block~100, Micro2, 1
instance = comp, \iRAM|ram_block~52\, iRAM|ram_block~52, Micro2, 1
instance = comp, \iRAM|ram_block~212\, iRAM|ram_block~212, Micro2, 1
instance = comp, \iRAM|ram_block~228\, iRAM|ram_block~228, Micro2, 1
instance = comp, \iRAM|ram_block~196\, iRAM|ram_block~196, Micro2, 1
instance = comp, \iRAM|ram_block~244\, iRAM|ram_block~244, Micro2, 1
instance = comp, \iRAM|ram_block~852\, iRAM|ram_block~852, Micro2, 1
instance = comp, \iRAM|ram_block~916\, iRAM|ram_block~916, Micro2, 1
instance = comp, \iRAM|ram_block~788\, iRAM|ram_block~788, Micro2, 1
instance = comp, \iRAM|ram_block~980\, iRAM|ram_block~980, Micro2, 1
instance = comp, \iRAM|ram_block~932\, iRAM|ram_block~932, Micro2, 1
instance = comp, \iRAM|ram_block~868\, iRAM|ram_block~868, Micro2, 1
instance = comp, \iRAM|ram_block~804\, iRAM|ram_block~804, Micro2, 1
instance = comp, \iRAM|ram_block~996\, iRAM|ram_block~996, Micro2, 1
instance = comp, \iRAM|ram_block~900\, iRAM|ram_block~900, Micro2, 1
instance = comp, \iRAM|ram_block~836\, iRAM|ram_block~836, Micro2, 1
instance = comp, \iRAM|ram_block~772\, iRAM|ram_block~772, Micro2, 1
instance = comp, \iRAM|ram_block~964\, iRAM|ram_block~964, Micro2, 1
instance = comp, \iRAM|ram_block~884\, iRAM|ram_block~884, Micro2, 1
instance = comp, \iRAM|ram_block~948\, iRAM|ram_block~948, Micro2, 1
instance = comp, \iRAM|ram_block~820\, iRAM|ram_block~820, Micro2, 1
instance = comp, \iRAM|ram_block~1012\, iRAM|ram_block~1012, Micro2, 1
instance = comp, \iRAM|ram_block~629\, iRAM|ram_block~629, Micro2, 1
instance = comp, \iRAM|ram_block~677\, iRAM|ram_block~677, Micro2, 1
instance = comp, \iRAM|ram_block~565\, iRAM|ram_block~565, Micro2, 1
instance = comp, \iRAM|ram_block~741\, iRAM|ram_block~741, Micro2, 1
instance = comp, \iRAM|ram_block~133\, iRAM|ram_block~133, Micro2, 1
instance = comp, \iRAM|ram_block~85\, iRAM|ram_block~85, Micro2, 1
instance = comp, \iRAM|ram_block~101\, iRAM|ram_block~101, Micro2, 1
instance = comp, \iRAM|ram_block~245\, iRAM|ram_block~245, Micro2, 1
instance = comp, \iRAM|ram_block~853\, iRAM|ram_block~853, Micro2, 1
instance = comp, \iRAM|ram_block~917\, iRAM|ram_block~917, Micro2, 1
instance = comp, \iRAM|ram_block~789\, iRAM|ram_block~789, Micro2, 1
instance = comp, \iRAM|ram_block~981\, iRAM|ram_block~981, Micro2, 1
instance = comp, \iRAM|ram_block~933\, iRAM|ram_block~933, Micro2, 1
instance = comp, \iRAM|ram_block~869\, iRAM|ram_block~869, Micro2, 1
instance = comp, \iRAM|ram_block~805\, iRAM|ram_block~805, Micro2, 1
instance = comp, \iRAM|ram_block~997\, iRAM|ram_block~997, Micro2, 1
instance = comp, \iRAM|ram_block~901\, iRAM|ram_block~901, Micro2, 1
instance = comp, \iRAM|ram_block~837\, iRAM|ram_block~837, Micro2, 1
instance = comp, \iRAM|ram_block~773\, iRAM|ram_block~773, Micro2, 1
instance = comp, \iRAM|ram_block~965\, iRAM|ram_block~965, Micro2, 1
instance = comp, \iRAM|ram_block~885\, iRAM|ram_block~885, Micro2, 1
instance = comp, \iRAM|ram_block~949\, iRAM|ram_block~949, Micro2, 1
instance = comp, \iRAM|ram_block~821\, iRAM|ram_block~821, Micro2, 1
instance = comp, \iRAM|ram_block~1013\, iRAM|ram_block~1013, Micro2, 1
instance = comp, \iRAM|ram_block~630\, iRAM|ram_block~630, Micro2, 1
instance = comp, \iRAM|ram_block~678\, iRAM|ram_block~678, Micro2, 1
instance = comp, \iRAM|ram_block~742\, iRAM|ram_block~742, Micro2, 1
instance = comp, \iRAM|ram_block~710\, iRAM|ram_block~710, Micro2, 1
instance = comp, \iRAM|ram_block~294\, iRAM|ram_block~294, Micro2, 1
instance = comp, \iRAM|ram_block~326\, iRAM|ram_block~326, Micro2, 1
instance = comp, \iRAM|ram_block~438\, iRAM|ram_block~438, Micro2, 1
instance = comp, \iRAM|ram_block~374\, iRAM|ram_block~374, Micro2, 1
instance = comp, \iRAM|ram_block~310\, iRAM|ram_block~310, Micro2, 1
instance = comp, \iRAM|ram_block~502\, iRAM|ram_block~502, Micro2, 1
instance = comp, \iRAM|ram_block~182\, iRAM|ram_block~182, Micro2, 1
instance = comp, \iRAM|ram_block~102\, iRAM|ram_block~102, Micro2, 1
instance = comp, \iRAM|ram_block~118\, iRAM|ram_block~118, Micro2, 1
instance = comp, \iRAM|ram_block~230\, iRAM|ram_block~230, Micro2, 1
instance = comp, \iRAM|ram_block~246\, iRAM|ram_block~246, Micro2, 1
instance = comp, \iRAM|ram_block~854\, iRAM|ram_block~854, Micro2, 1
instance = comp, \iRAM|ram_block~918\, iRAM|ram_block~918, Micro2, 1
instance = comp, \iRAM|ram_block~790\, iRAM|ram_block~790, Micro2, 1
instance = comp, \iRAM|ram_block~982\, iRAM|ram_block~982, Micro2, 1
instance = comp, \iRAM|ram_block~934\, iRAM|ram_block~934, Micro2, 1
instance = comp, \iRAM|ram_block~870\, iRAM|ram_block~870, Micro2, 1
instance = comp, \iRAM|ram_block~806\, iRAM|ram_block~806, Micro2, 1
instance = comp, \iRAM|ram_block~998\, iRAM|ram_block~998, Micro2, 1
instance = comp, \iRAM|ram_block~902\, iRAM|ram_block~902, Micro2, 1
instance = comp, \iRAM|ram_block~838\, iRAM|ram_block~838, Micro2, 1
instance = comp, \iRAM|ram_block~774\, iRAM|ram_block~774, Micro2, 1
instance = comp, \iRAM|ram_block~966\, iRAM|ram_block~966, Micro2, 1
instance = comp, \iRAM|ram_block~886\, iRAM|ram_block~886, Micro2, 1
instance = comp, \iRAM|ram_block~950\, iRAM|ram_block~950, Micro2, 1
instance = comp, \iRAM|ram_block~822\, iRAM|ram_block~822, Micro2, 1
instance = comp, \iRAM|ram_block~1014\, iRAM|ram_block~1014, Micro2, 1
instance = comp, \iRAM|ram_block~295\, iRAM|ram_block~295, Micro2, 1
instance = comp, \iRAM|ram_block~487\, iRAM|ram_block~487, Micro2, 1
instance = comp, \iRAM|ram_block~407\, iRAM|ram_block~407, Micro2, 1
instance = comp, \iRAM|ram_block~343\, iRAM|ram_block~343, Micro2, 1
instance = comp, \iRAM|ram_block~327\, iRAM|ram_block~327, Micro2, 1
instance = comp, \iRAM|ram_block~375\, iRAM|ram_block~375, Micro2, 1
instance = comp, \iRAM|ram_block~503\, iRAM|ram_block~503, Micro2, 1
instance = comp, \iRAM|ram_block~71\, iRAM|ram_block~71, Micro2, 1
instance = comp, \iRAM|ram_block~119\, iRAM|ram_block~119, Micro2, 1
instance = comp, \iRAM|ram_block~231\, iRAM|ram_block~231, Micro2, 1
instance = comp, \iRAM|ram_block~199\, iRAM|ram_block~199, Micro2, 1
instance = comp, \iRAM|ram_block~855\, iRAM|ram_block~855, Micro2, 1
instance = comp, \iRAM|ram_block~919\, iRAM|ram_block~919, Micro2, 1
instance = comp, \iRAM|ram_block~791\, iRAM|ram_block~791, Micro2, 1
instance = comp, \iRAM|ram_block~983\, iRAM|ram_block~983, Micro2, 1
instance = comp, \iRAM|ram_block~775\, iRAM|ram_block~775, Micro2, 1
instance = comp, \iRAM|ram_block~967\, iRAM|ram_block~967, Micro2, 1
instance = comp, \iRAM|ram_block~887\, iRAM|ram_block~887, Micro2, 1
instance = comp, \iRAM|ram_block~951\, iRAM|ram_block~951, Micro2, 1
instance = comp, \iRAM|ram_block~367\, iRAM|ram_block~367, Micro2, 1
instance = comp, \iRAM|ram_block~415\, iRAM|ram_block~415, Micro2, 1
instance = comp, \iRAM|ram_block~271\, iRAM|ram_block~271, Micro2, 1
instance = comp, \iRAM|ram_block~447\, iRAM|ram_block~447, Micro2, 1
instance = comp, \iRAM|ram_block~319\, iRAM|ram_block~319, Micro2, 1
instance = comp, \iRAM|ram_block~639\, iRAM|ram_block~639, Micro2, 1
instance = comp, \iRAM|ram_block~671\, iRAM|ram_block~671, Micro2, 1
instance = comp, \iRAM|ram_block~655\, iRAM|ram_block~655, Micro2, 1
instance = comp, \iRAM|ram_block~735\, iRAM|ram_block~735, Micro2, 1
instance = comp, \iRAM|ram_block~719\, iRAM|ram_block~719, Micro2, 1
instance = comp, \iRAM|ram_block~191\, iRAM|ram_block~191, Micro2, 1
instance = comp, \iRAM|ram_block~95\, iRAM|ram_block~95, Micro2, 1
instance = comp, \iRAM|ram_block~111\, iRAM|ram_block~111, Micro2, 1
instance = comp, \iRAM|ram_block~79\, iRAM|ram_block~79, Micro2, 1
instance = comp, \iRAM|ram_block~127\, iRAM|ram_block~127, Micro2, 1
instance = comp, \iRAM|ram_block~63\, iRAM|ram_block~63, Micro2, 1
instance = comp, \iRAM|ram_block~223\, iRAM|ram_block~223, Micro2, 1
instance = comp, \iRAM|ram_block~239\, iRAM|ram_block~239, Micro2, 1
instance = comp, \iRAM|ram_block~207\, iRAM|ram_block~207, Micro2, 1
instance = comp, \iRAM|ram_block~255\, iRAM|ram_block~255, Micro2, 1
instance = comp, \iRAM|ram_block~863\, iRAM|ram_block~863, Micro2, 1
instance = comp, \iRAM|ram_block~927\, iRAM|ram_block~927, Micro2, 1
instance = comp, \iRAM|ram_block~799\, iRAM|ram_block~799, Micro2, 1
instance = comp, \iRAM|ram_block~991\, iRAM|ram_block~991, Micro2, 1
instance = comp, \iRAM|ram_block~943\, iRAM|ram_block~943, Micro2, 1
instance = comp, \iRAM|ram_block~879\, iRAM|ram_block~879, Micro2, 1
instance = comp, \iRAM|ram_block~815\, iRAM|ram_block~815, Micro2, 1
instance = comp, \iRAM|ram_block~1007\, iRAM|ram_block~1007, Micro2, 1
instance = comp, \iRAM|ram_block~911\, iRAM|ram_block~911, Micro2, 1
instance = comp, \iRAM|ram_block~847\, iRAM|ram_block~847, Micro2, 1
instance = comp, \iRAM|ram_block~783\, iRAM|ram_block~783, Micro2, 1
instance = comp, \iRAM|ram_block~975\, iRAM|ram_block~975, Micro2, 1
instance = comp, \iRAM|ram_block~895\, iRAM|ram_block~895, Micro2, 1
instance = comp, \iRAM|ram_block~959\, iRAM|ram_block~959, Micro2, 1
instance = comp, \iRAM|ram_block~831\, iRAM|ram_block~831, Micro2, 1
instance = comp, \iRAM|ram_block~1023\, iRAM|ram_block~1023, Micro2, 1
instance = comp, \iRAM|ram_block~622\, iRAM|ram_block~622, Micro2, 1
instance = comp, \iRAM|ram_block~606\, iRAM|ram_block~606, Micro2, 1
instance = comp, \iRAM|ram_block~590\, iRAM|ram_block~590, Micro2, 1
instance = comp, \iRAM|ram_block~638\, iRAM|ram_block~638, Micro2, 1
instance = comp, \iRAM|ram_block~702\, iRAM|ram_block~702, Micro2, 1
instance = comp, \iRAM|ram_block~750\, iRAM|ram_block~750, Micro2, 1
instance = comp, \iRAM|ram_block~350\, iRAM|ram_block~350, Micro2, 1
instance = comp, \iRAM|ram_block~462\, iRAM|ram_block~462, Micro2, 1
instance = comp, \iRAM|ram_block~446\, iRAM|ram_block~446, Micro2, 1
instance = comp, \iRAM|ram_block~382\, iRAM|ram_block~382, Micro2, 1
instance = comp, \iRAM|ram_block~318\, iRAM|ram_block~318, Micro2, 1
instance = comp, \iRAM|ram_block~510\, iRAM|ram_block~510, Micro2, 1
instance = comp, \iRAM|ram_block~190\, iRAM|ram_block~190, Micro2, 1
instance = comp, \iRAM|ram_block~110\, iRAM|ram_block~110, Micro2, 1
instance = comp, \iRAM|ram_block~78\, iRAM|ram_block~78, Micro2, 1
instance = comp, \iRAM|ram_block~206\, iRAM|ram_block~206, Micro2, 1
instance = comp, \iRAM|ram_block~254\, iRAM|ram_block~254, Micro2, 1
instance = comp, \iRAM|ram_block~862\, iRAM|ram_block~862, Micro2, 1
instance = comp, \iRAM|ram_block~878\, iRAM|ram_block~878, Micro2, 1
instance = comp, \iRAM|ram_block~846\, iRAM|ram_block~846, Micro2, 1
instance = comp, \iRAM|ram_block~830\, iRAM|ram_block~830, Micro2, 1
instance = comp, \iRAM|ram_block~1022\, iRAM|ram_block~1022, Micro2, 1
instance = comp, \iRAM|ram_block~413\, iRAM|ram_block~413, Micro2, 1
instance = comp, \iRAM|ram_block~333\, iRAM|ram_block~333, Micro2, 1
instance = comp, \iRAM|ram_block~397\, iRAM|ram_block~397, Micro2, 1
instance = comp, \iRAM|ram_block~269\, iRAM|ram_block~269, Micro2, 1
instance = comp, \iRAM|ram_block~461\, iRAM|ram_block~461, Micro2, 1
instance = comp, \iRAM|ram_block~445\, iRAM|ram_block~445, Micro2, 1
instance = comp, \iRAM|ram_block~669\, iRAM|ram_block~669, Micro2, 1
instance = comp, \iRAM|ram_block~685\, iRAM|ram_block~685, Micro2, 1
instance = comp, \iRAM|ram_block~653\, iRAM|ram_block~653, Micro2, 1
instance = comp, \iRAM|ram_block~701\, iRAM|ram_block~701, Micro2, 1
instance = comp, \iRAM|ram_block~541\, iRAM|ram_block~541, Micro2, 1
instance = comp, \iRAM|ram_block~173\, iRAM|ram_block~173, Micro2, 1
instance = comp, \iRAM|ram_block~157\, iRAM|ram_block~157, Micro2, 1
instance = comp, \iRAM|ram_block~141\, iRAM|ram_block~141, Micro2, 1
instance = comp, \iRAM|ram_block~189\, iRAM|ram_block~189, Micro2, 1
instance = comp, \iRAM|ram_block~109\, iRAM|ram_block~109, Micro2, 1
instance = comp, \iRAM|ram_block~29\, iRAM|ram_block~29, Micro2, 1
instance = comp, \iRAM|ram_block~61\, iRAM|ram_block~61, Micro2, 1
instance = comp, \iRAM|ram_block~221\, iRAM|ram_block~221, Micro2, 1
instance = comp, \iRAM|ram_block~237\, iRAM|ram_block~237, Micro2, 1
instance = comp, \iRAM|ram_block~797\, iRAM|ram_block~797, Micro2, 1
instance = comp, \iRAM|ram_block~989\, iRAM|ram_block~989, Micro2, 1
instance = comp, \iRAM|ram_block~877\, iRAM|ram_block~877, Micro2, 1
instance = comp, \iRAM|ram_block~1005\, iRAM|ram_block~1005, Micro2, 1
instance = comp, \iRAM|ram_block~781\, iRAM|ram_block~781, Micro2, 1
instance = comp, \iRAM|ram_block~957\, iRAM|ram_block~957, Micro2, 1
instance = comp, \iRAM|ram_block~1021\, iRAM|ram_block~1021, Micro2, 1
instance = comp, \iRAM|ram_block~620\, iRAM|ram_block~620, Micro2, 1
instance = comp, \iRAM|ram_block~684\, iRAM|ram_block~684, Micro2, 1
instance = comp, \iRAM|ram_block~700\, iRAM|ram_block~700, Micro2, 1
instance = comp, \iRAM|ram_block~540\, iRAM|ram_block~540, Micro2, 1
instance = comp, \iRAM|ram_block~492\, iRAM|ram_block~492, Micro2, 1
instance = comp, \iRAM|ram_block~332\, iRAM|ram_block~332, Micro2, 1
instance = comp, \iRAM|ram_block~380\, iRAM|ram_block~380, Micro2, 1
instance = comp, \iRAM|ram_block~124\, iRAM|ram_block~124, Micro2, 1
instance = comp, \iRAM|ram_block~220\, iRAM|ram_block~220, Micro2, 1
instance = comp, \iRAM|ram_block~204\, iRAM|ram_block~204, Micro2, 1
instance = comp, \iRAM|ram_block~860\, iRAM|ram_block~860, Micro2, 1
instance = comp, \iRAM|ram_block~940\, iRAM|ram_block~940, Micro2, 1
instance = comp, \iRAM|ram_block~908\, iRAM|ram_block~908, Micro2, 1
instance = comp, \iRAM|ram_block~956\, iRAM|ram_block~956, Micro2, 1
instance = comp, \iRAM|ram_block~379\, iRAM|ram_block~379, Micro2, 1
instance = comp, \iRAM|ram_block~315\, iRAM|ram_block~315, Micro2, 1
instance = comp, \iRAM|ram_block~635\, iRAM|ram_block~635, Micro2, 1
instance = comp, \iRAM|ram_block~667\, iRAM|ram_block~667, Micro2, 1
instance = comp, \iRAM|ram_block~683\, iRAM|ram_block~683, Micro2, 1
instance = comp, \iRAM|ram_block~651\, iRAM|ram_block~651, Micro2, 1
instance = comp, \iRAM|ram_block~699\, iRAM|ram_block~699, Micro2, 1
instance = comp, \iRAM|ram_block~539\, iRAM|ram_block~539, Micro2, 1
instance = comp, \iRAM|ram_block~747\, iRAM|ram_block~747, Micro2, 1
instance = comp, \iRAM|ram_block~731\, iRAM|ram_block~731, Micro2, 1
instance = comp, \iRAM|ram_block~715\, iRAM|ram_block~715, Micro2, 1
instance = comp, \iRAM|ram_block~763\, iRAM|ram_block~763, Micro2, 1
instance = comp, \iRAM|ram_block~171\, iRAM|ram_block~171, Micro2, 1
instance = comp, \iRAM|ram_block~155\, iRAM|ram_block~155, Micro2, 1
instance = comp, \iRAM|ram_block~139\, iRAM|ram_block~139, Micro2, 1
instance = comp, \iRAM|ram_block~187\, iRAM|ram_block~187, Micro2, 1
instance = comp, \iRAM|ram_block~91\, iRAM|ram_block~91, Micro2, 1
instance = comp, \iRAM|ram_block~107\, iRAM|ram_block~107, Micro2, 1
instance = comp, \iRAM|ram_block~75\, iRAM|ram_block~75, Micro2, 1
instance = comp, \iRAM|ram_block~123\, iRAM|ram_block~123, Micro2, 1
instance = comp, \iRAM|ram_block~11\, iRAM|ram_block~11, Micro2, 1
instance = comp, \iRAM|ram_block~203\, iRAM|ram_block~203, Micro2, 1
instance = comp, \iRAM|ram_block~923\, iRAM|ram_block~923, Micro2, 1
instance = comp, \iRAM|ram_block~987\, iRAM|ram_block~987, Micro2, 1
instance = comp, \iRAM|ram_block~875\, iRAM|ram_block~875, Micro2, 1
instance = comp, \iRAM|ram_block~1003\, iRAM|ram_block~1003, Micro2, 1
instance = comp, \iRAM|ram_block~779\, iRAM|ram_block~779, Micro2, 1
instance = comp, \iRAM|ram_block~971\, iRAM|ram_block~971, Micro2, 1
instance = comp, \iRAM|ram_block~891\, iRAM|ram_block~891, Micro2, 1
instance = comp, \iRAM|ram_block~955\, iRAM|ram_block~955, Micro2, 1
instance = comp, \iRAM|ram_block~827\, iRAM|ram_block~827, Micro2, 1
instance = comp, \iRAM|ram_block~1019\, iRAM|ram_block~1019, Micro2, 1
instance = comp, \iRAM|ram_block~634\, iRAM|ram_block~634, Micro2, 1
instance = comp, \iRAM|ram_block~666\, iRAM|ram_block~666, Micro2, 1
instance = comp, \iRAM|ram_block~730\, iRAM|ram_block~730, Micro2, 1
instance = comp, \iRAM|ram_block~410\, iRAM|ram_block~410, Micro2, 1
instance = comp, \iRAM|ram_block~266\, iRAM|ram_block~266, Micro2, 1
instance = comp, \iRAM|ram_block~378\, iRAM|ram_block~378, Micro2, 1
instance = comp, \iRAM|ram_block~314\, iRAM|ram_block~314, Micro2, 1
instance = comp, \iRAM|ram_block~170\, iRAM|ram_block~170, Micro2, 1
instance = comp, \iRAM|ram_block~154\, iRAM|ram_block~154, Micro2, 1
instance = comp, \iRAM|ram_block~138\, iRAM|ram_block~138, Micro2, 1
instance = comp, \iRAM|ram_block~186\, iRAM|ram_block~186, Micro2, 1
instance = comp, \iRAM|ram_block~122\, iRAM|ram_block~122, Micro2, 1
instance = comp, \iRAM|ram_block~42\, iRAM|ram_block~42, Micro2, 1
instance = comp, \iRAM|ram_block~10\, iRAM|ram_block~10, Micro2, 1
instance = comp, \iRAM|ram_block~218\, iRAM|ram_block~218, Micro2, 1
instance = comp, \iRAM|ram_block~202\, iRAM|ram_block~202, Micro2, 1
instance = comp, \iRAM|ram_block~858\, iRAM|ram_block~858, Micro2, 1
instance = comp, \iRAM|ram_block~922\, iRAM|ram_block~922, Micro2, 1
instance = comp, \iRAM|ram_block~794\, iRAM|ram_block~794, Micro2, 1
instance = comp, \iRAM|ram_block~986\, iRAM|ram_block~986, Micro2, 1
instance = comp, \iRAM|ram_block~938\, iRAM|ram_block~938, Micro2, 1
instance = comp, \iRAM|ram_block~874\, iRAM|ram_block~874, Micro2, 1
instance = comp, \iRAM|ram_block~810\, iRAM|ram_block~810, Micro2, 1
instance = comp, \iRAM|ram_block~1002\, iRAM|ram_block~1002, Micro2, 1
instance = comp, \iRAM|ram_block~906\, iRAM|ram_block~906, Micro2, 1
instance = comp, \iRAM|ram_block~842\, iRAM|ram_block~842, Micro2, 1
instance = comp, \iRAM|ram_block~778\, iRAM|ram_block~778, Micro2, 1
instance = comp, \iRAM|ram_block~970\, iRAM|ram_block~970, Micro2, 1
instance = comp, \iRAM|ram_block~890\, iRAM|ram_block~890, Micro2, 1
instance = comp, \iRAM|ram_block~954\, iRAM|ram_block~954, Micro2, 1
instance = comp, \iRAM|ram_block~826\, iRAM|ram_block~826, Micro2, 1
instance = comp, \iRAM|ram_block~1018\, iRAM|ram_block~1018, Micro2, 1
instance = comp, \iRAM|ram_block~297\, iRAM|ram_block~297, Micro2, 1
instance = comp, \iRAM|ram_block~489\, iRAM|ram_block~489, Micro2, 1
instance = comp, \iRAM|ram_block~409\, iRAM|ram_block~409, Micro2, 1
instance = comp, \iRAM|ram_block~345\, iRAM|ram_block~345, Micro2, 1
instance = comp, \iRAM|ram_block~393\, iRAM|ram_block~393, Micro2, 1
instance = comp, \iRAM|ram_block~457\, iRAM|ram_block~457, Micro2, 1
instance = comp, \iRAM|ram_block~505\, iRAM|ram_block~505, Micro2, 1
instance = comp, \iRAM|ram_block~633\, iRAM|ram_block~633, Micro2, 1
instance = comp, \iRAM|ram_block~537\, iRAM|ram_block~537, Micro2, 1
instance = comp, \iRAM|ram_block~761\, iRAM|ram_block~761, Micro2, 1
instance = comp, \iRAM|ram_block~169\, iRAM|ram_block~169, Micro2, 1
instance = comp, \iRAM|ram_block~153\, iRAM|ram_block~153, Micro2, 1
instance = comp, \iRAM|ram_block~137\, iRAM|ram_block~137, Micro2, 1
instance = comp, \iRAM|ram_block~185\, iRAM|ram_block~185, Micro2, 1
instance = comp, \iRAM|ram_block~89\, iRAM|ram_block~89, Micro2, 1
instance = comp, \iRAM|ram_block~105\, iRAM|ram_block~105, Micro2, 1
instance = comp, \iRAM|ram_block~73\, iRAM|ram_block~73, Micro2, 1
instance = comp, \iRAM|ram_block~121\, iRAM|ram_block~121, Micro2, 1
instance = comp, \iRAM|ram_block~25\, iRAM|ram_block~25, Micro2, 1
instance = comp, \iRAM|ram_block~9\, iRAM|ram_block~9, Micro2, 1
instance = comp, \iRAM|ram_block~201\, iRAM|ram_block~201, Micro2, 1
instance = comp, \iRAM|ram_block~249\, iRAM|ram_block~249, Micro2, 1
instance = comp, \iRAM|ram_block~857\, iRAM|ram_block~857, Micro2, 1
instance = comp, \iRAM|ram_block~921\, iRAM|ram_block~921, Micro2, 1
instance = comp, \iRAM|ram_block~793\, iRAM|ram_block~793, Micro2, 1
instance = comp, \iRAM|ram_block~985\, iRAM|ram_block~985, Micro2, 1
instance = comp, \iRAM|ram_block~905\, iRAM|ram_block~905, Micro2, 1
instance = comp, \iRAM|ram_block~841\, iRAM|ram_block~841, Micro2, 1
instance = comp, \iRAM|ram_block~953\, iRAM|ram_block~953, Micro2, 1
instance = comp, \iRAM|ram_block~1017\, iRAM|ram_block~1017, Micro2, 1
instance = comp, \iRAM|ram_block~616\, iRAM|ram_block~616, Micro2, 1
instance = comp, \iRAM|ram_block~600\, iRAM|ram_block~600, Micro2, 1
instance = comp, \iRAM|ram_block~584\, iRAM|ram_block~584, Micro2, 1
instance = comp, \iRAM|ram_block~632\, iRAM|ram_block~632, Micro2, 1
instance = comp, \iRAM|ram_block~664\, iRAM|ram_block~664, Micro2, 1
instance = comp, \iRAM|ram_block~680\, iRAM|ram_block~680, Micro2, 1
instance = comp, \iRAM|ram_block~648\, iRAM|ram_block~648, Micro2, 1
instance = comp, \iRAM|ram_block~696\, iRAM|ram_block~696, Micro2, 1
instance = comp, \iRAM|ram_block~536\, iRAM|ram_block~536, Micro2, 1
instance = comp, \iRAM|ram_block~552\, iRAM|ram_block~552, Micro2, 1
instance = comp, \iRAM|ram_block~520\, iRAM|ram_block~520, Micro2, 1
instance = comp, \iRAM|ram_block~568\, iRAM|ram_block~568, Micro2, 1
instance = comp, \iRAM|ram_block~744\, iRAM|ram_block~744, Micro2, 1
instance = comp, \iRAM|ram_block~728\, iRAM|ram_block~728, Micro2, 1
instance = comp, \iRAM|ram_block~712\, iRAM|ram_block~712, Micro2, 1
instance = comp, \iRAM|ram_block~760\, iRAM|ram_block~760, Micro2, 1
instance = comp, \iRAM|ram_block~360\, iRAM|ram_block~360, Micro2, 1
instance = comp, \iRAM|ram_block~424\, iRAM|ram_block~424, Micro2, 1
instance = comp, \iRAM|ram_block~296\, iRAM|ram_block~296, Micro2, 1
instance = comp, \iRAM|ram_block~488\, iRAM|ram_block~488, Micro2, 1
instance = comp, \iRAM|ram_block~408\, iRAM|ram_block~408, Micro2, 1
instance = comp, \iRAM|ram_block~312\, iRAM|ram_block~312, Micro2, 1
instance = comp, \iRAM|ram_block~504\, iRAM|ram_block~504, Micro2, 1
instance = comp, \iRAM|ram_block~152\, iRAM|ram_block~152, Micro2, 1
instance = comp, \iRAM|ram_block~184\, iRAM|ram_block~184, Micro2, 1
instance = comp, \iRAM|ram_block~8\, iRAM|ram_block~8, Micro2, 1
instance = comp, \iRAM|ram_block~56\, iRAM|ram_block~56, Micro2, 1
instance = comp, \iRAM|ram_block~216\, iRAM|ram_block~216, Micro2, 1
instance = comp, \iRAM|ram_block~232\, iRAM|ram_block~232, Micro2, 1
instance = comp, \iRAM|ram_block~200\, iRAM|ram_block~200, Micro2, 1
instance = comp, \iRAM|ram_block~248\, iRAM|ram_block~248, Micro2, 1
instance = comp, \iRAM|ram_block~856\, iRAM|ram_block~856, Micro2, 1
instance = comp, \iRAM|ram_block~920\, iRAM|ram_block~920, Micro2, 1
instance = comp, \iRAM|ram_block~792\, iRAM|ram_block~792, Micro2, 1
instance = comp, \iRAM|ram_block~984\, iRAM|ram_block~984, Micro2, 1
instance = comp, \iRAM|ram_block~872\, iRAM|ram_block~872, Micro2, 1
instance = comp, \iRAM|ram_block~1000\, iRAM|ram_block~1000, Micro2, 1
instance = comp, \iRAM|ram_block~904\, iRAM|ram_block~904, Micro2, 1
instance = comp, \iRAM|ram_block~824\, iRAM|ram_block~824, Micro2, 1
instance = comp, \iRAM|ram_block~1016\, iRAM|ram_block~1016, Micro2, 1
instance = comp, \iBancoRegistros|registro4|valor[5]~feeder\, iBancoRegistros|registro4|valor[5]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|registro2|valor[13]~feeder\, iBancoRegistros|registro2|valor[13]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|registro2|valor[10]~feeder\, iBancoRegistros|registro2|valor[10]~feeder, Micro2, 1
instance = comp, \iControl|estado_actual.reset~feeder\, iControl|estado_actual.reset~feeder, Micro2, 1
instance = comp, \salidaDisplay1[0]~output\, salidaDisplay1[0]~output, Micro2, 1
instance = comp, \salidaDisplay1[1]~output\, salidaDisplay1[1]~output, Micro2, 1
instance = comp, \salidaDisplay1[2]~output\, salidaDisplay1[2]~output, Micro2, 1
instance = comp, \salidaDisplay1[3]~output\, salidaDisplay1[3]~output, Micro2, 1
instance = comp, \salidaDisplay1[4]~output\, salidaDisplay1[4]~output, Micro2, 1
instance = comp, \salidaDisplay1[5]~output\, salidaDisplay1[5]~output, Micro2, 1
instance = comp, \salidaDisplay1[6]~output\, salidaDisplay1[6]~output, Micro2, 1
instance = comp, \salidaDisplay1[7]~output\, salidaDisplay1[7]~output, Micro2, 1
instance = comp, \salidaDisplay2[0]~output\, salidaDisplay2[0]~output, Micro2, 1
instance = comp, \salidaDisplay2[1]~output\, salidaDisplay2[1]~output, Micro2, 1
instance = comp, \salidaDisplay2[2]~output\, salidaDisplay2[2]~output, Micro2, 1
instance = comp, \salidaDisplay2[3]~output\, salidaDisplay2[3]~output, Micro2, 1
instance = comp, \salidaDisplay2[4]~output\, salidaDisplay2[4]~output, Micro2, 1
instance = comp, \salidaDisplay2[5]~output\, salidaDisplay2[5]~output, Micro2, 1
instance = comp, \salidaDisplay2[6]~output\, salidaDisplay2[6]~output, Micro2, 1
instance = comp, \salidaDisplay2[7]~output\, salidaDisplay2[7]~output, Micro2, 1
instance = comp, \salidaDisplay3[0]~output\, salidaDisplay3[0]~output, Micro2, 1
instance = comp, \salidaDisplay3[1]~output\, salidaDisplay3[1]~output, Micro2, 1
instance = comp, \salidaDisplay3[2]~output\, salidaDisplay3[2]~output, Micro2, 1
instance = comp, \salidaDisplay3[3]~output\, salidaDisplay3[3]~output, Micro2, 1
instance = comp, \salidaDisplay3[4]~output\, salidaDisplay3[4]~output, Micro2, 1
instance = comp, \salidaDisplay3[5]~output\, salidaDisplay3[5]~output, Micro2, 1
instance = comp, \salidaDisplay3[6]~output\, salidaDisplay3[6]~output, Micro2, 1
instance = comp, \salidaDisplay3[7]~output\, salidaDisplay3[7]~output, Micro2, 1
instance = comp, \salidaDisplay4[0]~output\, salidaDisplay4[0]~output, Micro2, 1
instance = comp, \salidaDisplay4[1]~output\, salidaDisplay4[1]~output, Micro2, 1
instance = comp, \salidaDisplay4[2]~output\, salidaDisplay4[2]~output, Micro2, 1
instance = comp, \salidaDisplay4[3]~output\, salidaDisplay4[3]~output, Micro2, 1
instance = comp, \salidaDisplay4[4]~output\, salidaDisplay4[4]~output, Micro2, 1
instance = comp, \salidaDisplay4[5]~output\, salidaDisplay4[5]~output, Micro2, 1
instance = comp, \salidaDisplay4[6]~output\, salidaDisplay4[6]~output, Micro2, 1
instance = comp, \salidaDisplay4[7]~output\, salidaDisplay4[7]~output, Micro2, 1
instance = comp, \clk~input\, clk~input, Micro2, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, Micro2, 1
instance = comp, \iPC|valor[2]~feeder\, iPC|valor[2]~feeder, Micro2, 1
instance = comp, \reset~input\, reset~input, Micro2, 1
instance = comp, \iPC|valor[2]\, iPC|valor[2], Micro2, 1
instance = comp, \iControl|Selector2~0\, iControl|Selector2~0, Micro2, 1
instance = comp, \iControl|Selector2~1\, iControl|Selector2~1, Micro2, 1
instance = comp, \iControl|estado_actual.decod\, iControl|estado_actual.decod, Micro2, 1
instance = comp, \iControl|estado_actual.lwsw3~0\, iControl|estado_actual.lwsw3~0, Micro2, 1
instance = comp, \iControl|estado_actual.lwsw3\, iControl|estado_actual.lwsw3, Micro2, 1
instance = comp, \iControl|WideOr10~0\, iControl|WideOr10~0, Micro2, 1
instance = comp, \iControl|Selector4~0\, iControl|Selector4~0, Micro2, 1
instance = comp, \iControl|estado_actual.arit3\, iControl|estado_actual.arit3, Micro2, 1
instance = comp, \iALU|Mux2~1\, iALU|Mux2~1, Micro2, 1
instance = comp, \iControl|SelPC~0\, iControl|SelPC~0, Micro2, 1
instance = comp, \iControl|estado_actual.lw5\, iControl|estado_actual.lw5, Micro2, 1
instance = comp, \iControl|mux_banco[0]\, iControl|mux_banco[0], Micro2, 1
instance = comp, \iControl|estado_actual.lw4~clkctrl\, iControl|estado_actual.lw4~clkctrl, Micro2, 1
instance = comp, \iControl|Selector12~0\, iControl|Selector12~0, Micro2, 1
instance = comp, \iControl|estado_actual.sw4\, iControl|estado_actual.sw4, Micro2, 1
instance = comp, \iControl|Selector6~0\, iControl|Selector6~0, Micro2, 1
instance = comp, \iControl|estado_actual.addi3\, iControl|estado_actual.addi3, Micro2, 1
instance = comp, \iControl|WideOr10~1\, iControl|WideOr10~1, Micro2, 1
instance = comp, \iReg|valor[1]\, iReg|valor[1], Micro2, 1
instance = comp, \iRAM|ram_block~433\, iRAM|ram_block~433, Micro2, 1
instance = comp, \iRAM|ram_block~1371\, iRAM|ram_block~1371, Micro2, 1
instance = comp, \rtl~30\, rtl~30, Micro2, 1
instance = comp, \iRAM|ram_block~305\, iRAM|ram_block~305, Micro2, 1
instance = comp, \iRAM|ram_block~369\, iRAM|ram_block~369, Micro2, 1
instance = comp, \iRAM|ram_block~1073\, iRAM|ram_block~1073, Micro2, 1
instance = comp, \iRAM|ram_block~1074\, iRAM|ram_block~1074, Micro2, 1
instance = comp, \iALU|Mux15~0\, iALU|Mux15~0, Micro2, 1
instance = comp, \iROM|memoria_rtl_0|auto_generated|ram_block1a0\, iROM|memoria_rtl_0|auto_generated|ram_block1a0, Micro2, 1
instance = comp, \iIR|valor[0]\, iIR|valor[0], Micro2, 1
instance = comp, \iControl|Selector14~0\, iControl|Selector14~0, Micro2, 1
instance = comp, \iIR|valor[8]\, iIR|valor[8], Micro2, 1
instance = comp, \iBancoRegistros|Mux17~0\, iBancoRegistros|Mux17~0, Micro2, 1
instance = comp, \iControl|estado_actual.arit4\, iControl|estado_actual.arit4, Micro2, 1
instance = comp, \iControl|estado_actual.addi4\, iControl|estado_actual.addi4, Micro2, 1
instance = comp, \iControl|Selector8~0\, iControl|Selector8~0, Micro2, 1
instance = comp, \iControl|estado_actual.jalr3\, iControl|estado_actual.jalr3, Micro2, 1
instance = comp, \iControl|WideOr11~0\, iControl|WideOr11~0, Micro2, 1
instance = comp, \iIR|valor[11]\, iIR|valor[11], Micro2, 1
instance = comp, \iIR|valor[5]\, iIR|valor[5], Micro2, 1
instance = comp, \Multiplexor_SelDirE|Mux1~0\, Multiplexor_SelDirE|Mux1~0, Micro2, 1
instance = comp, \Multiplexor_SelDirE|Mux1~1\, Multiplexor_SelDirE|Mux1~1, Micro2, 1
instance = comp, \iIR|valor[4]\, iIR|valor[4], Micro2, 1
instance = comp, \Multiplexor_SelDirE|Mux2~0\, Multiplexor_SelDirE|Mux2~0, Micro2, 1
instance = comp, \iIR|valor[10]\, iIR|valor[10], Micro2, 1
instance = comp, \Multiplexor_SelDirE|Mux2~1\, Multiplexor_SelDirE|Mux2~1, Micro2, 1
instance = comp, \iBancoRegistros|Equal1~0\, iBancoRegistros|Equal1~0, Micro2, 1
instance = comp, \iBancoRegistros|registro2|valor[2]\, iBancoRegistros|registro2|valor[2], Micro2, 1
instance = comp, \iBancoRegistros|Mux17~2\, iBancoRegistros|Mux17~2, Micro2, 1
instance = comp, \iBancoRegistros|Equal1~2\, iBancoRegistros|Equal1~2, Micro2, 1
instance = comp, \iBancoRegistros|registro1|valor[2]\, iBancoRegistros|registro1|valor[2], Micro2, 1
instance = comp, \iBancoRegistros|Equal1~3\, iBancoRegistros|Equal1~3, Micro2, 1
instance = comp, \iBancoRegistros|registro6|valor[2]\, iBancoRegistros|registro6|valor[2], Micro2, 1
instance = comp, \iBancoRegistros|Equal1~6\, iBancoRegistros|Equal1~6, Micro2, 1
instance = comp, \iBancoRegistros|registro7|valor[2]\, iBancoRegistros|registro7|valor[2], Micro2, 1
instance = comp, \iIR|valor[7]\, iIR|valor[7], Micro2, 1
instance = comp, \iBancoRegistros|Equal1~5\, iBancoRegistros|Equal1~5, Micro2, 1
instance = comp, \iBancoRegistros|registro4|valor[2]\, iBancoRegistros|registro4|valor[2], Micro2, 1
instance = comp, \iBancoRegistros|Mux29~0\, iBancoRegistros|Mux29~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux29~1\, iBancoRegistros|Mux29~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux29~2\, iBancoRegistros|Mux29~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux29\, iBancoRegistros|Mux29, Micro2, 1
instance = comp, \Multiplexor_SelALUB|Mux13~2\, Multiplexor_SelALUB|Mux13~2, Micro2, 1
instance = comp, \iIR|valor[3]\, iIR|valor[3], Micro2, 1
instance = comp, \iRAM|ram_block~195\, iRAM|ram_block~195, Micro2, 1
instance = comp, \iRAM|ram_block~1177\, iRAM|ram_block~1177, Micro2, 1
instance = comp, \rtl~47\, rtl~47, Micro2, 1
instance = comp, \iRAM|ram_block~243\, iRAM|ram_block~243, Micro2, 1
instance = comp, \iRAM|ram_block~1178\, iRAM|ram_block~1178, Micro2, 1
instance = comp, \iRAM|ram_block~179\, iRAM|ram_block~179, Micro2, 1
instance = comp, \rtl~33\, rtl~33, Micro2, 1
instance = comp, \iRAM|ram_block~147\, iRAM|ram_block~147, Micro2, 1
instance = comp, \iRAM|ram_block~1366\, iRAM|ram_block~1366, Micro2, 1
instance = comp, \rtl~34\, rtl~34, Micro2, 1
instance = comp, \iRAM|ram_block~131\, iRAM|ram_block~131, Micro2, 1
instance = comp, \iRAM|ram_block~1170\, iRAM|ram_block~1170, Micro2, 1
instance = comp, \iRAM|ram_block~1171\, iRAM|ram_block~1171, Micro2, 1
instance = comp, \rtl~43\, rtl~43, Micro2, 1
instance = comp, \iRAM|ram_block~51\, iRAM|ram_block~51, Micro2, 1
instance = comp, \iRAM|ram_block~1370\, iRAM|ram_block~1370, Micro2, 1
instance = comp, \rtl~42\, rtl~42, Micro2, 1
instance = comp, \iRAM|ram_block~3\, iRAM|ram_block~3, Micro2, 1
instance = comp, \iRAM|ram_block~1174\, iRAM|ram_block~1174, Micro2, 1
instance = comp, \iRAM|ram_block~1175\, iRAM|ram_block~1175, Micro2, 1
instance = comp, \iRAM|ram_block~1361\, iRAM|ram_block~1361, Micro2, 1
instance = comp, \rtl~36\, rtl~36, Micro2, 1
instance = comp, \iRAM|ram_block~83\, iRAM|ram_block~83, Micro2, 1
instance = comp, \iRAM|ram_block~1360\, iRAM|ram_block~1360, Micro2, 1
instance = comp, \rtl~37\, rtl~37, Micro2, 1
instance = comp, \iRAM|ram_block~99\, iRAM|ram_block~99, Micro2, 1
instance = comp, \iRAM|ram_block~1172\, iRAM|ram_block~1172, Micro2, 1
instance = comp, \iRAM|ram_block~1173\, iRAM|ram_block~1173, Micro2, 1
instance = comp, \iRAM|ram_block~1176\, iRAM|ram_block~1176, Micro2, 1
instance = comp, \iRAM|ram_block~1179\, iRAM|ram_block~1179, Micro2, 1
instance = comp, \rtl~7\, rtl~7, Micro2, 1
instance = comp, \iRAM|ram_block~691\, iRAM|ram_block~691, Micro2, 1
instance = comp, \iRAM|ram_block~1364\, iRAM|ram_block~1364, Micro2, 1
instance = comp, \rtl~4\, rtl~4, Micro2, 1
instance = comp, \iRAM|ram_block~659\, iRAM|ram_block~659, Micro2, 1
instance = comp, \iRAM|ram_block~1365\, iRAM|ram_block~1365, Micro2, 1
instance = comp, \rtl~5\, rtl~5, Micro2, 1
instance = comp, \iRAM|ram_block~675\, iRAM|ram_block~675, Micro2, 1
instance = comp, \iRAM|ram_block~1162\, iRAM|ram_block~1162, Micro2, 1
instance = comp, \iRAM|ram_block~1163\, iRAM|ram_block~1163, Micro2, 1
instance = comp, \iRAM|ram_block~531\, iRAM|ram_block~531, Micro2, 1
instance = comp, \rtl~10\, rtl~10, Micro2, 1
instance = comp, \rtl~10clkctrl\, rtl~10clkctrl, Micro2, 1
instance = comp, \iRAM|ram_block~515\, iRAM|ram_block~515, Micro2, 1
instance = comp, \iRAM|ram_block~1164\, iRAM|ram_block~1164, Micro2, 1
instance = comp, \iRAM|ram_block~1165\, iRAM|ram_block~1165, Micro2, 1
instance = comp, \iRAM|ram_block~1166\, iRAM|ram_block~1166, Micro2, 1
instance = comp, \iRAM|ram_block~1363\, iRAM|ram_block~1363, Micro2, 1
instance = comp, \rtl~3\, rtl~3, Micro2, 1
instance = comp, \iRAM|ram_block~627\, iRAM|ram_block~627, Micro2, 1
instance = comp, \rtl~0\, rtl~0, Micro2, 1
instance = comp, \rtl~0clkctrl\, rtl~0clkctrl, Micro2, 1
instance = comp, \iRAM|ram_block~611\, iRAM|ram_block~611, Micro2, 1
instance = comp, \rtl~1\, rtl~1, Micro2, 1
instance = comp, \rtl~1clkctrl\, rtl~1clkctrl, Micro2, 1
instance = comp, \iRAM|ram_block~595\, iRAM|ram_block~595, Micro2, 1
instance = comp, \iRAM|ram_block~1362\, iRAM|ram_block~1362, Micro2, 1
instance = comp, \rtl~2\, rtl~2, Micro2, 1
instance = comp, \rtl~2clkctrl\, rtl~2clkctrl, Micro2, 1
instance = comp, \iRAM|ram_block~579\, iRAM|ram_block~579, Micro2, 1
instance = comp, \iRAM|ram_block~1160\, iRAM|ram_block~1160, Micro2, 1
instance = comp, \iRAM|ram_block~1161\, iRAM|ram_block~1161, Micro2, 1
instance = comp, \rtl~15\, rtl~15, Micro2, 1
instance = comp, \rtl~15clkctrl\, rtl~15clkctrl, Micro2, 1
instance = comp, \iRAM|ram_block~755\, iRAM|ram_block~755, Micro2, 1
instance = comp, \iRAM|ram_block~1372\, iRAM|ram_block~1372, Micro2, 1
instance = comp, \rtl~12\, rtl~12, Micro2, 1
instance = comp, \rtl~12clkctrl\, rtl~12clkctrl, Micro2, 1
instance = comp, \iRAM|ram_block~739\, iRAM|ram_block~739, Micro2, 1
instance = comp, \iRAM|ram_block~1373\, iRAM|ram_block~1373, Micro2, 1
instance = comp, \rtl~13\, rtl~13, Micro2, 1
instance = comp, \rtl~13clkctrl\, rtl~13clkctrl, Micro2, 1
instance = comp, \iRAM|ram_block~723\, iRAM|ram_block~723, Micro2, 1
instance = comp, \iRAM|ram_block~1374\, iRAM|ram_block~1374, Micro2, 1
instance = comp, \rtl~14\, rtl~14, Micro2, 1
instance = comp, \rtl~14clkctrl\, rtl~14clkctrl, Micro2, 1
instance = comp, \iRAM|ram_block~707\, iRAM|ram_block~707, Micro2, 1
instance = comp, \iRAM|ram_block~1167\, iRAM|ram_block~1167, Micro2, 1
instance = comp, \iRAM|ram_block~1168\, iRAM|ram_block~1168, Micro2, 1
instance = comp, \iRAM|ram_block~1169\, iRAM|ram_block~1169, Micro2, 1
instance = comp, \iRAM|ram_block~1180\, iRAM|ram_block~1180, Micro2, 1
instance = comp, \rtl~63\, rtl~63, Micro2, 1
instance = comp, \iRAM|ram_block~1011\, iRAM|ram_block~1011, Micro2, 1
instance = comp, \rtl~60\, rtl~60, Micro2, 1
instance = comp, \iRAM|ram_block~883\, iRAM|ram_block~883, Micro2, 1
instance = comp, \iRAM|ram_block~947\, iRAM|ram_block~947, Micro2, 1
instance = comp, \iRAM|ram_block~1188\, iRAM|ram_block~1188, Micro2, 1
instance = comp, \iRAM|ram_block~1189\, iRAM|ram_block~1189, Micro2, 1
instance = comp, \rtl~48\, rtl~48, Micro2, 1
instance = comp, \iRAM|ram_block~851\, iRAM|ram_block~851, Micro2, 1
instance = comp, \iRAM|ram_block~915\, iRAM|ram_block~915, Micro2, 1
instance = comp, \iRAM|ram_block~1181\, iRAM|ram_block~1181, Micro2, 1
instance = comp, \iRAM|ram_block~1182\, iRAM|ram_block~1182, Micro2, 1
instance = comp, \rtl~55\, rtl~55, Micro2, 1
instance = comp, \iRAM|ram_block~995\, iRAM|ram_block~995, Micro2, 1
instance = comp, \rtl~54\, rtl~54, Micro2, 1
instance = comp, \iRAM|ram_block~803\, iRAM|ram_block~803, Micro2, 1
instance = comp, \iRAM|ram_block~1183\, iRAM|ram_block~1183, Micro2, 1
instance = comp, \iRAM|ram_block~1184\, iRAM|ram_block~1184, Micro2, 1
instance = comp, \rtl~59\, rtl~59, Micro2, 1
instance = comp, \iRAM|ram_block~963\, iRAM|ram_block~963, Micro2, 1
instance = comp, \iRAM|ram_block~835\, iRAM|ram_block~835, Micro2, 1
instance = comp, \rtl~58\, rtl~58, Micro2, 1
instance = comp, \iRAM|ram_block~771\, iRAM|ram_block~771, Micro2, 1
instance = comp, \iRAM|ram_block~1185\, iRAM|ram_block~1185, Micro2, 1
instance = comp, \iRAM|ram_block~1186\, iRAM|ram_block~1186, Micro2, 1
instance = comp, \iRAM|ram_block~1187\, iRAM|ram_block~1187, Micro2, 1
instance = comp, \iRAM|ram_block~1190\, iRAM|ram_block~1190, Micro2, 1
instance = comp, \iRAM|ram_block~435\, iRAM|ram_block~435, Micro2, 1
instance = comp, \iRAM|ram_block~307\, iRAM|ram_block~307, Micro2, 1
instance = comp, \iRAM|ram_block~1157\, iRAM|ram_block~1157, Micro2, 1
instance = comp, \iRAM|ram_block~1158\, iRAM|ram_block~1158, Micro2, 1
instance = comp, \rtl~17\, rtl~17, Micro2, 1
instance = comp, \rtl~17clkctrl\, rtl~17clkctrl, Micro2, 1
instance = comp, \iRAM|ram_block~419\, iRAM|ram_block~419, Micro2, 1
instance = comp, \iRAM|ram_block~1150\, iRAM|ram_block~1150, Micro2, 1
instance = comp, \iRAM|ram_block~355\, iRAM|ram_block~355, Micro2, 1
instance = comp, \rtl~19\, rtl~19, Micro2, 1
instance = comp, \rtl~19clkctrl\, rtl~19clkctrl, Micro2, 1
instance = comp, \iRAM|ram_block~483\, iRAM|ram_block~483, Micro2, 1
instance = comp, \iRAM|ram_block~1151\, iRAM|ram_block~1151, Micro2, 1
instance = comp, \iRAM|ram_block~451\, iRAM|ram_block~451, Micro2, 1
instance = comp, \rtl~24\, rtl~24, Micro2, 1
instance = comp, \rtl~24clkctrl\, rtl~24clkctrl, Micro2, 1
instance = comp, \iRAM|ram_block~323\, iRAM|ram_block~323, Micro2, 1
instance = comp, \rtl~26\, rtl~26, Micro2, 1
instance = comp, \iRAM|ram_block~259\, iRAM|ram_block~259, Micro2, 1
instance = comp, \iRAM|ram_block~1154\, iRAM|ram_block~1154, Micro2, 1
instance = comp, \iRAM|ram_block~1155\, iRAM|ram_block~1155, Micro2, 1
instance = comp, \rtl~23\, rtl~23, Micro2, 1
instance = comp, \rtl~23clkctrl\, rtl~23clkctrl, Micro2, 1
instance = comp, \iRAM|ram_block~467\, iRAM|ram_block~467, Micro2, 1
instance = comp, \rtl~21\, rtl~21, Micro2, 1
instance = comp, \rtl~21clkctrl\, rtl~21clkctrl, Micro2, 1
instance = comp, \iRAM|ram_block~339\, iRAM|ram_block~339, Micro2, 1
instance = comp, \iRAM|ram_block~1368\, iRAM|ram_block~1368, Micro2, 1
instance = comp, \rtl~22\, rtl~22, Micro2, 1
instance = comp, \rtl~22clkctrl\, rtl~22clkctrl, Micro2, 1
instance = comp, \iRAM|ram_block~275\, iRAM|ram_block~275, Micro2, 1
instance = comp, \iRAM|ram_block~1152\, iRAM|ram_block~1152, Micro2, 1
instance = comp, \iRAM|ram_block~1153\, iRAM|ram_block~1153, Micro2, 1
instance = comp, \iRAM|ram_block~1156\, iRAM|ram_block~1156, Micro2, 1
instance = comp, \iRAM|ram_block~1159\, iRAM|ram_block~1159, Micro2, 1
instance = comp, \iRAM|ram_block~1191\, iRAM|ram_block~1191, Micro2, 1
instance = comp, \iRAM|d_out[3]\, iRAM|d_out[3], Micro2, 1
instance = comp, \Multiplexor_Banco|Mux12~0\, Multiplexor_Banco|Mux12~0, Micro2, 1
instance = comp, \iBancoRegistros|registro3|valor[3]~feeder\, iBancoRegistros|registro3|valor[3]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|Equal1~1\, iBancoRegistros|Equal1~1, Micro2, 1
instance = comp, \iBancoRegistros|registro3|valor[3]\, iBancoRegistros|registro3|valor[3], Micro2, 1
instance = comp, \iBancoRegistros|registro2|valor[3]\, iBancoRegistros|registro2|valor[3], Micro2, 1
instance = comp, \iBancoRegistros|registro1|valor[3]\, iBancoRegistros|registro1|valor[3], Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[3]~feeder\, iBancoRegistros|registro5|valor[3]~feeder, Micro2, 1
instance = comp, \iIR|valor[12]\, iIR|valor[12], Micro2, 1
instance = comp, \Multiplexor_SelDirE|Mux0~0\, Multiplexor_SelDirE|Mux0~0, Micro2, 1
instance = comp, \Multiplexor_SelDirE|Mux0~1\, Multiplexor_SelDirE|Mux0~1, Micro2, 1
instance = comp, \iBancoRegistros|Equal1~4\, iBancoRegistros|Equal1~4, Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[3]\, iBancoRegistros|registro5|valor[3], Micro2, 1
instance = comp, \iBancoRegistros|registro6|valor[3]~feeder\, iBancoRegistros|registro6|valor[3]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|registro6|valor[3]\, iBancoRegistros|registro6|valor[3], Micro2, 1
instance = comp, \iBancoRegistros|Mux28~0\, iBancoRegistros|Mux28~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux28~1\, iBancoRegistros|Mux28~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux28~2\, iBancoRegistros|Mux28~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux28\, iBancoRegistros|Mux28, Micro2, 1
instance = comp, \Multiplexor_SelALUB|Mux12~1\, Multiplexor_SelALUB|Mux12~1, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~6\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[1]~6, Micro2, 1
instance = comp, \iPC|valor[4]\, iPC|valor[4], Micro2, 1
instance = comp, \iBancoRegistros|registro2|valor[4]\, iBancoRegistros|registro2|valor[4], Micro2, 1
instance = comp, \iBancoRegistros|registro1|valor[4]\, iBancoRegistros|registro1|valor[4], Micro2, 1
instance = comp, \iBancoRegistros|registro6|valor[4]\, iBancoRegistros|registro6|valor[4], Micro2, 1
instance = comp, \iBancoRegistros|registro7|valor[4]\, iBancoRegistros|registro7|valor[4], Micro2, 1
instance = comp, \iBancoRegistros|registro4|valor[4]~feeder\, iBancoRegistros|registro4|valor[4]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|registro4|valor[4]\, iBancoRegistros|registro4|valor[4], Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[4]~feeder\, iBancoRegistros|registro5|valor[4]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[4]\, iBancoRegistros|registro5|valor[4], Micro2, 1
instance = comp, \iBancoRegistros|Mux27~0\, iBancoRegistros|Mux27~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux27~1\, iBancoRegistros|Mux27~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux27~2\, iBancoRegistros|Mux27~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux27\, iBancoRegistros|Mux27, Micro2, 1
instance = comp, \iRAM|ram_block~740\, iRAM|ram_block~740, Micro2, 1
instance = comp, \iRAM|ram_block~756\, iRAM|ram_block~756, Micro2, 1
instance = comp, \iRAM|ram_block~1200\, iRAM|ram_block~1200, Micro2, 1
instance = comp, \iRAM|ram_block~660\, iRAM|ram_block~660, Micro2, 1
instance = comp, \iRAM|ram_block~644\, iRAM|ram_block~644, Micro2, 1
instance = comp, \iRAM|ram_block~676\, iRAM|ram_block~676, Micro2, 1
instance = comp, \iRAM|ram_block~1194\, iRAM|ram_block~1194, Micro2, 1
instance = comp, \iRAM|ram_block~1195\, iRAM|ram_block~1195, Micro2, 1
instance = comp, \rtl~8\, rtl~8, Micro2, 1
instance = comp, \iRAM|ram_block~532\, iRAM|ram_block~532, Micro2, 1
instance = comp, \iRAM|ram_block~516\, iRAM|ram_block~516, Micro2, 1
instance = comp, \iRAM|ram_block~1196\, iRAM|ram_block~1196, Micro2, 1
instance = comp, \iRAM|ram_block~1197\, iRAM|ram_block~1197, Micro2, 1
instance = comp, \iRAM|ram_block~1198\, iRAM|ram_block~1198, Micro2, 1
instance = comp, \iRAM|ram_block~628\, iRAM|ram_block~628, Micro2, 1
instance = comp, \iRAM|ram_block~612\, iRAM|ram_block~612, Micro2, 1
instance = comp, \iRAM|ram_block~596\, iRAM|ram_block~596, Micro2, 1
instance = comp, \iRAM|ram_block~580\, iRAM|ram_block~580, Micro2, 1
instance = comp, \iRAM|ram_block~1192\, iRAM|ram_block~1192, Micro2, 1
instance = comp, \iRAM|ram_block~1193\, iRAM|ram_block~1193, Micro2, 1
instance = comp, \iRAM|ram_block~1201\, iRAM|ram_block~1201, Micro2, 1
instance = comp, \rtl~32\, rtl~32, Micro2, 1
instance = comp, \iRAM|ram_block~164\, iRAM|ram_block~164, Micro2, 1
instance = comp, \iRAM|ram_block~1367\, iRAM|ram_block~1367, Micro2, 1
instance = comp, \rtl~35\, rtl~35, Micro2, 1
instance = comp, \iRAM|ram_block~180\, iRAM|ram_block~180, Micro2, 1
instance = comp, \iRAM|ram_block~132\, iRAM|ram_block~132, Micro2, 1
instance = comp, \iRAM|ram_block~148\, iRAM|ram_block~148, Micro2, 1
instance = comp, \iRAM|ram_block~1212\, iRAM|ram_block~1212, Micro2, 1
instance = comp, \iRAM|ram_block~1213\, iRAM|ram_block~1213, Micro2, 1
instance = comp, \rtl~41\, rtl~41, Micro2, 1
instance = comp, \iRAM|ram_block~20\, iRAM|ram_block~20, Micro2, 1
instance = comp, \iRAM|ram_block~4\, iRAM|ram_block~4, Micro2, 1
instance = comp, \iRAM|ram_block~1216\, iRAM|ram_block~1216, Micro2, 1
instance = comp, \iRAM|ram_block~1369\, iRAM|ram_block~1369, Micro2, 1
instance = comp, \rtl~40\, rtl~40, Micro2, 1
instance = comp, \iRAM|ram_block~36\, iRAM|ram_block~36, Micro2, 1
instance = comp, \iRAM|ram_block~1217\, iRAM|ram_block~1217, Micro2, 1
instance = comp, \rtl~39\, rtl~39, Micro2, 1
instance = comp, \iRAM|ram_block~116\, iRAM|ram_block~116, Micro2, 1
instance = comp, \iRAM|ram_block~68\, iRAM|ram_block~68, Micro2, 1
instance = comp, \iRAM|ram_block~1214\, iRAM|ram_block~1214, Micro2, 1
instance = comp, \iRAM|ram_block~1215\, iRAM|ram_block~1215, Micro2, 1
instance = comp, \iRAM|ram_block~1218\, iRAM|ram_block~1218, Micro2, 1
instance = comp, \iRAM|ram_block~1221\, iRAM|ram_block~1221, Micro2, 1
instance = comp, \iRAM|ram_block~260\, iRAM|ram_block~260, Micro2, 1
instance = comp, \iRAM|ram_block~1206\, iRAM|ram_block~1206, Micro2, 1
instance = comp, \iRAM|ram_block~324\, iRAM|ram_block~324, Micro2, 1
instance = comp, \iRAM|ram_block~1207\, iRAM|ram_block~1207, Micro2, 1
instance = comp, \rtl~20\, rtl~20, Micro2, 1
instance = comp, \rtl~20clkctrl\, rtl~20clkctrl, Micro2, 1
instance = comp, \iRAM|ram_block~404\, iRAM|ram_block~404, Micro2, 1
instance = comp, \iRAM|ram_block~468\, iRAM|ram_block~468, Micro2, 1
instance = comp, \iRAM|ram_block~276\, iRAM|ram_block~276, Micro2, 1
instance = comp, \iRAM|ram_block~1204\, iRAM|ram_block~1204, Micro2, 1
instance = comp, \iRAM|ram_block~1205\, iRAM|ram_block~1205, Micro2, 1
instance = comp, \iRAM|ram_block~1208\, iRAM|ram_block~1208, Micro2, 1
instance = comp, \iRAM|ram_block~484\, iRAM|ram_block~484, Micro2, 1
instance = comp, \rtl~18\, rtl~18, Micro2, 1
instance = comp, \rtl~18clkctrl\, rtl~18clkctrl, Micro2, 1
instance = comp, \iRAM|ram_block~292\, iRAM|ram_block~292, Micro2, 1
instance = comp, \iRAM|ram_block~420\, iRAM|ram_block~420, Micro2, 1
instance = comp, \iRAM|ram_block~1202\, iRAM|ram_block~1202, Micro2, 1
instance = comp, \iRAM|ram_block~1203\, iRAM|ram_block~1203, Micro2, 1
instance = comp, \iRAM|ram_block~1211\, iRAM|ram_block~1211, Micro2, 1
instance = comp, \iRAM|ram_block~1222\, iRAM|ram_block~1222, Micro2, 1
instance = comp, \iRAM|ram_block~1233\, iRAM|ram_block~1233, Micro2, 1
instance = comp, \iRAM|d_out[4]\, iRAM|d_out[4], Micro2, 1
instance = comp, \Multiplexor_Banco|Mux11~0\, Multiplexor_Banco|Mux11~0, Micro2, 1
instance = comp, \iBancoRegistros|registro3|valor[4]\, iBancoRegistros|registro3|valor[4], Micro2, 1
instance = comp, \iBancoRegistros|Mux15~2\, iBancoRegistros|Mux15~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux11~0\, iBancoRegistros|Mux11~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux11~1\, iBancoRegistros|Mux11~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux11~2\, iBancoRegistros|Mux11~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux11\, iBancoRegistros|Mux11, Micro2, 1
instance = comp, \Multiplexor_SelAlUA|Selector11~0\, Multiplexor_SelAlUA|Selector11~0, Micro2, 1
instance = comp, \Multiplexor_SelALUB|Mux13~1\, Multiplexor_SelALUB|Mux13~1, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[1]~0, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[4]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[4], Micro2, 1
instance = comp, \Multiplexor_SelALUB|Mux15~1\, Multiplexor_SelALUB|Mux15~1, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[4]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[4], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~0, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4, Micro2, 1
instance = comp, \iBancoRegistros|Mux15~0\, iBancoRegistros|Mux15~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux15~1\, iBancoRegistros|Mux15~1, Micro2, 1
instance = comp, \iBancoRegistros|registro7|valor[3]\, iBancoRegistros|registro7|valor[3], Micro2, 1
instance = comp, \iBancoRegistros|registro4|valor[3]~feeder\, iBancoRegistros|registro4|valor[3]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|registro4|valor[3]\, iBancoRegistros|registro4|valor[3], Micro2, 1
instance = comp, \iBancoRegistros|Mux12~0\, iBancoRegistros|Mux12~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux12~1\, iBancoRegistros|Mux12~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux12~2\, iBancoRegistros|Mux12~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux12\, iBancoRegistros|Mux12, Micro2, 1
instance = comp, \Multiplexor_SelAlUA|Selector12~0\, Multiplexor_SelAlUA|Selector12~0, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[3]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[3], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[2]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[2], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[3]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[3], Micro2, 1
instance = comp, \iPC|valor[1]~feeder\, iPC|valor[1]~feeder, Micro2, 1
instance = comp, \iPC|valor[1]\, iPC|valor[1], Micro2, 1
instance = comp, \iBancoRegistros|registro3|valor[1]\, iBancoRegistros|registro3|valor[1], Micro2, 1
instance = comp, \iBancoRegistros|registro1|valor[1]\, iBancoRegistros|registro1|valor[1], Micro2, 1
instance = comp, \iBancoRegistros|registro7|valor[1]\, iBancoRegistros|registro7|valor[1], Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[1]\, iBancoRegistros|registro5|valor[1], Micro2, 1
instance = comp, \iBancoRegistros|registro4|valor[1]\, iBancoRegistros|registro4|valor[1], Micro2, 1
instance = comp, \iBancoRegistros|registro6|valor[1]\, iBancoRegistros|registro6|valor[1], Micro2, 1
instance = comp, \iBancoRegistros|Mux14~0\, iBancoRegistros|Mux14~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux14~1\, iBancoRegistros|Mux14~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux14~2\, iBancoRegistros|Mux14~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux14\, iBancoRegistros|Mux14, Micro2, 1
instance = comp, \Multiplexor_SelAlUA|Selector14~0\, Multiplexor_SelAlUA|Selector14~0, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[2]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[2], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~0, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~2, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6, Micro2, 1
instance = comp, \iPC|valor[0]~feeder\, iPC|valor[0]~feeder, Micro2, 1
instance = comp, \iPC|valor[0]\, iPC|valor[0], Micro2, 1
instance = comp, \iBancoRegistros|registro3|valor[0]~feeder\, iBancoRegistros|registro3|valor[0]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|registro3|valor[0]\, iBancoRegistros|registro3|valor[0], Micro2, 1
instance = comp, \iBancoRegistros|registro1|valor[0]\, iBancoRegistros|registro1|valor[0], Micro2, 1
instance = comp, \iBancoRegistros|registro7|valor[0]\, iBancoRegistros|registro7|valor[0], Micro2, 1
instance = comp, \iBancoRegistros|registro6|valor[0]~feeder\, iBancoRegistros|registro6|valor[0]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|registro6|valor[0]\, iBancoRegistros|registro6|valor[0], Micro2, 1
instance = comp, \iBancoRegistros|registro4|valor[0]~feeder\, iBancoRegistros|registro4|valor[0]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|registro4|valor[0]\, iBancoRegistros|registro4|valor[0], Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[0]~feeder\, iBancoRegistros|registro5|valor[0]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[0]\, iBancoRegistros|registro5|valor[0], Micro2, 1
instance = comp, \iBancoRegistros|Mux15~3\, iBancoRegistros|Mux15~3, Micro2, 1
instance = comp, \iBancoRegistros|Mux15~4\, iBancoRegistros|Mux15~4, Micro2, 1
instance = comp, \iBancoRegistros|Mux15~5\, iBancoRegistros|Mux15~5, Micro2, 1
instance = comp, \iBancoRegistros|Mux15\, iBancoRegistros|Mux15, Micro2, 1
instance = comp, \Multiplexor_SelAlUA|Selector15~0\, Multiplexor_SelAlUA|Selector15~0, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[1]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[1], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~0\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~0, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~4\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~4, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~8\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~8, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~12\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~12, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[4]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[4], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[5]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[5], Micro2, 1
instance = comp, \Multiplexor_SelALUB|Mux11~1\, Multiplexor_SelALUB|Mux11~1, Micro2, 1
instance = comp, \iBancoRegistros|registro2|valor[5]\, iBancoRegistros|registro2|valor[5], Micro2, 1
instance = comp, \iBancoRegistros|registro1|valor[5]\, iBancoRegistros|registro1|valor[5], Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[5]\, iBancoRegistros|registro5|valor[5], Micro2, 1
instance = comp, \iBancoRegistros|registro6|valor[5]\, iBancoRegistros|registro6|valor[5], Micro2, 1
instance = comp, \iBancoRegistros|Mux26~0\, iBancoRegistros|Mux26~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux26~1\, iBancoRegistros|Mux26~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux26~2\, iBancoRegistros|Mux26~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux26\, iBancoRegistros|Mux26, Micro2, 1
instance = comp, \Multiplexor_SelALUB|Mux10~1\, Multiplexor_SelALUB|Mux10~1, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|_~9\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|_~9, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~4\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[2]~4, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~4, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[2]~1, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[1]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[1], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[2]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[2], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[2]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[2], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~4, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~6, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[1]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[1], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~0\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~0, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~2, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~4\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~4, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~6, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~8\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~8, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~10, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~12\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~12, Micro2, 1
instance = comp, \iALU|Mux9~0\, iALU|Mux9~0, Micro2, 1
instance = comp, \iALU|Mux9~3\, iALU|Mux9~3, Micro2, 1
instance = comp, \iPC|valor[6]~0\, iPC|valor[6]~0, Micro2, 1
instance = comp, \iReg|valor[6]\, iReg|valor[6], Micro2, 1
instance = comp, \iBancoRegistros|registro1|valor[6]\, iBancoRegistros|registro1|valor[6], Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[6]~feeder\, iBancoRegistros|registro5|valor[6]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[6]\, iBancoRegistros|registro5|valor[6], Micro2, 1
instance = comp, \iBancoRegistros|registro4|valor[6]\, iBancoRegistros|registro4|valor[6], Micro2, 1
instance = comp, \iBancoRegistros|Mux25~0\, iBancoRegistros|Mux25~0, Micro2, 1
instance = comp, \iBancoRegistros|registro7|valor[6]\, iBancoRegistros|registro7|valor[6], Micro2, 1
instance = comp, \iBancoRegistros|Mux25~1\, iBancoRegistros|Mux25~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux25~2\, iBancoRegistros|Mux25~2, Micro2, 1
instance = comp, \iBancoRegistros|registro2|valor[6]\, iBancoRegistros|registro2|valor[6], Micro2, 1
instance = comp, \iBancoRegistros|Mux25\, iBancoRegistros|Mux25, Micro2, 1
instance = comp, \iRAM|ram_block~166\, iRAM|ram_block~166, Micro2, 1
instance = comp, \iRAM|ram_block~150\, iRAM|ram_block~150, Micro2, 1
instance = comp, \iRAM|ram_block~134\, iRAM|ram_block~134, Micro2, 1
instance = comp, \iRAM|ram_block~1296\, iRAM|ram_block~1296, Micro2, 1
instance = comp, \iRAM|ram_block~1297\, iRAM|ram_block~1297, Micro2, 1
instance = comp, \rtl~38\, rtl~38, Micro2, 1
instance = comp, \iRAM|ram_block~70\, iRAM|ram_block~70, Micro2, 1
instance = comp, \iRAM|ram_block~1298\, iRAM|ram_block~1298, Micro2, 1
instance = comp, \iRAM|ram_block~86\, iRAM|ram_block~86, Micro2, 1
instance = comp, \iRAM|ram_block~1299\, iRAM|ram_block~1299, Micro2, 1
instance = comp, \iRAM|ram_block~38\, iRAM|ram_block~38, Micro2, 1
instance = comp, \iRAM|ram_block~22\, iRAM|ram_block~22, Micro2, 1
instance = comp, \iRAM|ram_block~6\, iRAM|ram_block~6, Micro2, 1
instance = comp, \iRAM|ram_block~1300\, iRAM|ram_block~1300, Micro2, 1
instance = comp, \iRAM|ram_block~54\, iRAM|ram_block~54, Micro2, 1
instance = comp, \iRAM|ram_block~1301\, iRAM|ram_block~1301, Micro2, 1
instance = comp, \iRAM|ram_block~1302\, iRAM|ram_block~1302, Micro2, 1
instance = comp, \iRAM|ram_block~214\, iRAM|ram_block~214, Micro2, 1
instance = comp, \rtl~46\, rtl~46, Micro2, 1
instance = comp, \iRAM|ram_block~198\, iRAM|ram_block~198, Micro2, 1
instance = comp, \iRAM|ram_block~1303\, iRAM|ram_block~1303, Micro2, 1
instance = comp, \iRAM|ram_block~1304\, iRAM|ram_block~1304, Micro2, 1
instance = comp, \iRAM|ram_block~1305\, iRAM|ram_block~1305, Micro2, 1
instance = comp, \iRAM|ram_block~358\, iRAM|ram_block~358, Micro2, 1
instance = comp, \iRAM|ram_block~486\, iRAM|ram_block~486, Micro2, 1
instance = comp, \iRAM|ram_block~422\, iRAM|ram_block~422, Micro2, 1
instance = comp, \iRAM|ram_block~1286\, iRAM|ram_block~1286, Micro2, 1
instance = comp, \iRAM|ram_block~1287\, iRAM|ram_block~1287, Micro2, 1
instance = comp, \rtl~27\, rtl~27, Micro2, 1
instance = comp, \iRAM|ram_block~454\, iRAM|ram_block~454, Micro2, 1
instance = comp, \rtl~25\, rtl~25, Micro2, 1
instance = comp, \iRAM|ram_block~390\, iRAM|ram_block~390, Micro2, 1
instance = comp, \iRAM|ram_block~262\, iRAM|ram_block~262, Micro2, 1
instance = comp, \iRAM|ram_block~1290\, iRAM|ram_block~1290, Micro2, 1
instance = comp, \iRAM|ram_block~1291\, iRAM|ram_block~1291, Micro2, 1
instance = comp, \iRAM|ram_block~342\, iRAM|ram_block~342, Micro2, 1
instance = comp, \iRAM|ram_block~278\, iRAM|ram_block~278, Micro2, 1
instance = comp, \iRAM|ram_block~1288\, iRAM|ram_block~1288, Micro2, 1
instance = comp, \iRAM|ram_block~406\, iRAM|ram_block~406, Micro2, 1
instance = comp, \iRAM|ram_block~470\, iRAM|ram_block~470, Micro2, 1
instance = comp, \iRAM|ram_block~1289\, iRAM|ram_block~1289, Micro2, 1
instance = comp, \iRAM|ram_block~1292\, iRAM|ram_block~1292, Micro2, 1
instance = comp, \iRAM|ram_block~1295\, iRAM|ram_block~1295, Micro2, 1
instance = comp, \iRAM|ram_block~1306\, iRAM|ram_block~1306, Micro2, 1
instance = comp, \iRAM|ram_block~726\, iRAM|ram_block~726, Micro2, 1
instance = comp, \iRAM|ram_block~1283\, iRAM|ram_block~1283, Micro2, 1
instance = comp, \iRAM|ram_block~758\, iRAM|ram_block~758, Micro2, 1
instance = comp, \iRAM|ram_block~1284\, iRAM|ram_block~1284, Micro2, 1
instance = comp, \iRAM|ram_block~662\, iRAM|ram_block~662, Micro2, 1
instance = comp, \iRAM|ram_block~694\, iRAM|ram_block~694, Micro2, 1
instance = comp, \rtl~6\, rtl~6, Micro2, 1
instance = comp, \iRAM|ram_block~646\, iRAM|ram_block~646, Micro2, 1
instance = comp, \iRAM|ram_block~1278\, iRAM|ram_block~1278, Micro2, 1
instance = comp, \iRAM|ram_block~1279\, iRAM|ram_block~1279, Micro2, 1
instance = comp, \iRAM|ram_block~534\, iRAM|ram_block~534, Micro2, 1
instance = comp, \rtl~11\, rtl~11, Micro2, 1
instance = comp, \rtl~11clkctrl\, rtl~11clkctrl, Micro2, 1
instance = comp, \iRAM|ram_block~566\, iRAM|ram_block~566, Micro2, 1
instance = comp, \iRAM|ram_block~550\, iRAM|ram_block~550, Micro2, 1
instance = comp, \iRAM|ram_block~518\, iRAM|ram_block~518, Micro2, 1
instance = comp, \iRAM|ram_block~1280\, iRAM|ram_block~1280, Micro2, 1
instance = comp, \iRAM|ram_block~1281\, iRAM|ram_block~1281, Micro2, 1
instance = comp, \iRAM|ram_block~1282\, iRAM|ram_block~1282, Micro2, 1
instance = comp, \iRAM|ram_block~614\, iRAM|ram_block~614, Micro2, 1
instance = comp, \iRAM|ram_block~598\, iRAM|ram_block~598, Micro2, 1
instance = comp, \iRAM|ram_block~582\, iRAM|ram_block~582, Micro2, 1
instance = comp, \iRAM|ram_block~1276\, iRAM|ram_block~1276, Micro2, 1
instance = comp, \iRAM|ram_block~1277\, iRAM|ram_block~1277, Micro2, 1
instance = comp, \iRAM|ram_block~1285\, iRAM|ram_block~1285, Micro2, 1
instance = comp, \iRAM|ram_block~1317\, iRAM|ram_block~1317, Micro2, 1
instance = comp, \iRAM|d_out[6]\, iRAM|d_out[6], Micro2, 1
instance = comp, \Multiplexor_Banco|Mux9~0\, Multiplexor_Banco|Mux9~0, Micro2, 1
instance = comp, \Multiplexor_Banco|Mux9~1\, Multiplexor_Banco|Mux9~1, Micro2, 1
instance = comp, \iBancoRegistros|registro3|valor[6]\, iBancoRegistros|registro3|valor[6], Micro2, 1
instance = comp, \iBancoRegistros|Mux9\, iBancoRegistros|Mux9, Micro2, 1
instance = comp, \iPC|valor[9]~10\, iPC|valor[9]~10, Micro2, 1
instance = comp, \iPC|valor[6]\, iPC|valor[6], Micro2, 1
instance = comp, \Multiplexor_SelAlUA|Selector9~0\, Multiplexor_SelAlUA|Selector9~0, Micro2, 1
instance = comp, \iALU|Mux2~2\, iALU|Mux2~2, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|_~22\, iALU|SumRest|Add2|auto_generated|_~22, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|_~23\, iALU|SumRest|Add2|auto_generated|_~23, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|_~24\, iALU|SumRest|Add2|auto_generated|_~24, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|_~26\, iALU|SumRest|Add2|auto_generated|_~26, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|result_int[0]~1\, iALU|SumRest|Add2|auto_generated|result_int[0]~1, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|result_int[1]~2\, iALU|SumRest|Add2|auto_generated|result_int[1]~2, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|result_int[2]~4\, iALU|SumRest|Add2|auto_generated|result_int[2]~4, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|result_int[3]~6\, iALU|SumRest|Add2|auto_generated|result_int[3]~6, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|result_int[4]~8\, iALU|SumRest|Add2|auto_generated|result_int[4]~8, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|result_int[5]~10\, iALU|SumRest|Add2|auto_generated|result_int[5]~10, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|result_int[6]~12\, iALU|SumRest|Add2|auto_generated|result_int[6]~12, Micro2, 1
instance = comp, \iALU|Mux10~1\, iALU|Mux10~1, Micro2, 1
instance = comp, \iALU|Mux10~2\, iALU|Mux10~2, Micro2, 1
instance = comp, \iALU|Mux10~0\, iALU|Mux10~0, Micro2, 1
instance = comp, \iALU|Mux10~3\, iALU|Mux10~3, Micro2, 1
instance = comp, \iReg|valor[5]\, iReg|valor[5], Micro2, 1
instance = comp, \rtl~16\, rtl~16, Micro2, 1
instance = comp, \rtl~16clkctrl\, rtl~16clkctrl, Micro2, 1
instance = comp, \iRAM|ram_block~353\, iRAM|ram_block~353, Micro2, 1
instance = comp, \iRAM|ram_block~417\, iRAM|ram_block~417, Micro2, 1
instance = comp, \iRAM|ram_block~289\, iRAM|ram_block~289, Micro2, 1
instance = comp, \iRAM|ram_block~1066\, iRAM|ram_block~1066, Micro2, 1
instance = comp, \iRAM|ram_block~1067\, iRAM|ram_block~1067, Micro2, 1
instance = comp, \iRAM|ram_block~465\, iRAM|ram_block~465, Micro2, 1
instance = comp, \iRAM|ram_block~337\, iRAM|ram_block~337, Micro2, 1
instance = comp, \iRAM|ram_block~273\, iRAM|ram_block~273, Micro2, 1
instance = comp, \iRAM|ram_block~1068\, iRAM|ram_block~1068, Micro2, 1
instance = comp, \iRAM|ram_block~401\, iRAM|ram_block~401, Micro2, 1
instance = comp, \iRAM|ram_block~1069\, iRAM|ram_block~1069, Micro2, 1
instance = comp, \iRAM|ram_block~449\, iRAM|ram_block~449, Micro2, 1
instance = comp, \iRAM|ram_block~321\, iRAM|ram_block~321, Micro2, 1
instance = comp, \iRAM|ram_block~257\, iRAM|ram_block~257, Micro2, 1
instance = comp, \iRAM|ram_block~1070\, iRAM|ram_block~1070, Micro2, 1
instance = comp, \iRAM|ram_block~1071\, iRAM|ram_block~1071, Micro2, 1
instance = comp, \iRAM|ram_block~1072\, iRAM|ram_block~1072, Micro2, 1
instance = comp, \iRAM|ram_block~1075\, iRAM|ram_block~1075, Micro2, 1
instance = comp, \iRAM|ram_block~241\, iRAM|ram_block~241, Micro2, 1
instance = comp, \iRAM|ram_block~225\, iRAM|ram_block~225, Micro2, 1
instance = comp, \iRAM|ram_block~193\, iRAM|ram_block~193, Micro2, 1
instance = comp, \iRAM|ram_block~1093\, iRAM|ram_block~1093, Micro2, 1
instance = comp, \iRAM|ram_block~1094\, iRAM|ram_block~1094, Micro2, 1
instance = comp, \iRAM|ram_block~49\, iRAM|ram_block~49, Micro2, 1
instance = comp, \iRAM|ram_block~1\, iRAM|ram_block~1, Micro2, 1
instance = comp, \iRAM|ram_block~1090\, iRAM|ram_block~1090, Micro2, 1
instance = comp, \iRAM|ram_block~33\, iRAM|ram_block~33, Micro2, 1
instance = comp, \iRAM|ram_block~1091\, iRAM|ram_block~1091, Micro2, 1
instance = comp, \iRAM|ram_block~81\, iRAM|ram_block~81, Micro2, 1
instance = comp, \iRAM|ram_block~65\, iRAM|ram_block~65, Micro2, 1
instance = comp, \iRAM|ram_block~1088\, iRAM|ram_block~1088, Micro2, 1
instance = comp, \iRAM|ram_block~1089\, iRAM|ram_block~1089, Micro2, 1
instance = comp, \iRAM|ram_block~1092\, iRAM|ram_block~1092, Micro2, 1
instance = comp, \iRAM|ram_block~177\, iRAM|ram_block~177, Micro2, 1
instance = comp, \iRAM|ram_block~145\, iRAM|ram_block~145, Micro2, 1
instance = comp, \iRAM|ram_block~129\, iRAM|ram_block~129, Micro2, 1
instance = comp, \iRAM|ram_block~1086\, iRAM|ram_block~1086, Micro2, 1
instance = comp, \iRAM|ram_block~1087\, iRAM|ram_block~1087, Micro2, 1
instance = comp, \iRAM|ram_block~1095\, iRAM|ram_block~1095, Micro2, 1
instance = comp, \iRAM|ram_block~609\, iRAM|ram_block~609, Micro2, 1
instance = comp, \iRAM|ram_block~593\, iRAM|ram_block~593, Micro2, 1
instance = comp, \iRAM|ram_block~577\, iRAM|ram_block~577, Micro2, 1
instance = comp, \iRAM|ram_block~1076\, iRAM|ram_block~1076, Micro2, 1
instance = comp, \iRAM|ram_block~1077\, iRAM|ram_block~1077, Micro2, 1
instance = comp, \iRAM|ram_block~657\, iRAM|ram_block~657, Micro2, 1
instance = comp, \iRAM|ram_block~641\, iRAM|ram_block~641, Micro2, 1
instance = comp, \iRAM|ram_block~1078\, iRAM|ram_block~1078, Micro2, 1
instance = comp, \iRAM|ram_block~1079\, iRAM|ram_block~1079, Micro2, 1
instance = comp, \iRAM|ram_block~529\, iRAM|ram_block~529, Micro2, 1
instance = comp, \iRAM|ram_block~561\, iRAM|ram_block~561, Micro2, 1
instance = comp, \rtl~9\, rtl~9, Micro2, 1
instance = comp, \iRAM|ram_block~545\, iRAM|ram_block~545, Micro2, 1
instance = comp, \iRAM|ram_block~513\, iRAM|ram_block~513, Micro2, 1
instance = comp, \iRAM|ram_block~1080\, iRAM|ram_block~1080, Micro2, 1
instance = comp, \iRAM|ram_block~1081\, iRAM|ram_block~1081, Micro2, 1
instance = comp, \iRAM|ram_block~1082\, iRAM|ram_block~1082, Micro2, 1
instance = comp, \iRAM|ram_block~1085\, iRAM|ram_block~1085, Micro2, 1
instance = comp, \iRAM|ram_block~1096\, iRAM|ram_block~1096, Micro2, 1
instance = comp, \iRAM|ram_block~1107\, iRAM|ram_block~1107, Micro2, 1
instance = comp, \iRAM|d_out[1]\, iRAM|d_out[1], Micro2, 1
instance = comp, \Multiplexor_Banco|Mux14~0\, Multiplexor_Banco|Mux14~0, Micro2, 1
instance = comp, \iBancoRegistros|registro2|valor[1]\, iBancoRegistros|registro2|valor[1], Micro2, 1
instance = comp, \iBancoRegistros|Mux30~0\, iBancoRegistros|Mux30~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux30~1\, iBancoRegistros|Mux30~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux30~2\, iBancoRegistros|Mux30~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux30\, iBancoRegistros|Mux30, Micro2, 1
instance = comp, \Multiplexor_SelALUB|Mux14~1\, Multiplexor_SelALUB|Mux14~1, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[0]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[0], Micro2, 1
instance = comp, \iALU|Mux13~0\, iALU|Mux13~0, Micro2, 1
instance = comp, \iALU|Mux13~2\, iALU|Mux13~2, Micro2, 1
instance = comp, \iALU|Mux13~3\, iALU|Mux13~3, Micro2, 1
instance = comp, \iReg|valor[2]\, iReg|valor[2], Micro2, 1
instance = comp, \iRAM|ram_block~1375\, iRAM|ram_block~1375, Micro2, 1
instance = comp, \rtl~31\, rtl~31, Micro2, 1
instance = comp, \iRAM|ram_block~501\, iRAM|ram_block~501, Micro2, 1
instance = comp, \iRAM|ram_block~309\, iRAM|ram_block~309, Micro2, 1
instance = comp, \rtl~29\, rtl~29, Micro2, 1
instance = comp, \iRAM|ram_block~373\, iRAM|ram_block~373, Micro2, 1
instance = comp, \iRAM|ram_block~1241\, iRAM|ram_block~1241, Micro2, 1
instance = comp, \rtl~28\, rtl~28, Micro2, 1
instance = comp, \iRAM|ram_block~437\, iRAM|ram_block~437, Micro2, 1
instance = comp, \iRAM|ram_block~1242\, iRAM|ram_block~1242, Micro2, 1
instance = comp, \iRAM|ram_block~485\, iRAM|ram_block~485, Micro2, 1
instance = comp, \iRAM|ram_block~357\, iRAM|ram_block~357, Micro2, 1
instance = comp, \iRAM|ram_block~421\, iRAM|ram_block~421, Micro2, 1
instance = comp, \iRAM|ram_block~293\, iRAM|ram_block~293, Micro2, 1
instance = comp, \iRAM|ram_block~1234\, iRAM|ram_block~1234, Micro2, 1
instance = comp, \iRAM|ram_block~1235\, iRAM|ram_block~1235, Micro2, 1
instance = comp, \iRAM|ram_block~453\, iRAM|ram_block~453, Micro2, 1
instance = comp, \iRAM|ram_block~325\, iRAM|ram_block~325, Micro2, 1
instance = comp, \iRAM|ram_block~261\, iRAM|ram_block~261, Micro2, 1
instance = comp, \iRAM|ram_block~389\, iRAM|ram_block~389, Micro2, 1
instance = comp, \iRAM|ram_block~1238\, iRAM|ram_block~1238, Micro2, 1
instance = comp, \iRAM|ram_block~1239\, iRAM|ram_block~1239, Micro2, 1
instance = comp, \iRAM|ram_block~405\, iRAM|ram_block~405, Micro2, 1
instance = comp, \iRAM|ram_block~469\, iRAM|ram_block~469, Micro2, 1
instance = comp, \iRAM|ram_block~341\, iRAM|ram_block~341, Micro2, 1
instance = comp, \iRAM|ram_block~277\, iRAM|ram_block~277, Micro2, 1
instance = comp, \iRAM|ram_block~1236\, iRAM|ram_block~1236, Micro2, 1
instance = comp, \iRAM|ram_block~1237\, iRAM|ram_block~1237, Micro2, 1
instance = comp, \iRAM|ram_block~1240\, iRAM|ram_block~1240, Micro2, 1
instance = comp, \iRAM|ram_block~1243\, iRAM|ram_block~1243, Micro2, 1
instance = comp, \iRAM|ram_block~165\, iRAM|ram_block~165, Micro2, 1
instance = comp, \iRAM|ram_block~149\, iRAM|ram_block~149, Micro2, 1
instance = comp, \iRAM|ram_block~1254\, iRAM|ram_block~1254, Micro2, 1
instance = comp, \iRAM|ram_block~181\, iRAM|ram_block~181, Micro2, 1
instance = comp, \iRAM|ram_block~1255\, iRAM|ram_block~1255, Micro2, 1
instance = comp, \iRAM|ram_block~197\, iRAM|ram_block~197, Micro2, 1
instance = comp, \iRAM|ram_block~229\, iRAM|ram_block~229, Micro2, 1
instance = comp, \iRAM|ram_block~1261\, iRAM|ram_block~1261, Micro2, 1
instance = comp, \iRAM|ram_block~213\, iRAM|ram_block~213, Micro2, 1
instance = comp, \iRAM|ram_block~1262\, iRAM|ram_block~1262, Micro2, 1
instance = comp, \iRAM|ram_block~117\, iRAM|ram_block~117, Micro2, 1
instance = comp, \iRAM|ram_block~69\, iRAM|ram_block~69, Micro2, 1
instance = comp, \iRAM|ram_block~1256\, iRAM|ram_block~1256, Micro2, 1
instance = comp, \iRAM|ram_block~1257\, iRAM|ram_block~1257, Micro2, 1
instance = comp, \iRAM|ram_block~53\, iRAM|ram_block~53, Micro2, 1
instance = comp, \iRAM|ram_block~37\, iRAM|ram_block~37, Micro2, 1
instance = comp, \iRAM|ram_block~21\, iRAM|ram_block~21, Micro2, 1
instance = comp, \iRAM|ram_block~5\, iRAM|ram_block~5, Micro2, 1
instance = comp, \iRAM|ram_block~1258\, iRAM|ram_block~1258, Micro2, 1
instance = comp, \iRAM|ram_block~1259\, iRAM|ram_block~1259, Micro2, 1
instance = comp, \iRAM|ram_block~1260\, iRAM|ram_block~1260, Micro2, 1
instance = comp, \iRAM|ram_block~1263\, iRAM|ram_block~1263, Micro2, 1
instance = comp, \iRAM|ram_block~693\, iRAM|ram_block~693, Micro2, 1
instance = comp, \iRAM|ram_block~661\, iRAM|ram_block~661, Micro2, 1
instance = comp, \iRAM|ram_block~645\, iRAM|ram_block~645, Micro2, 1
instance = comp, \iRAM|ram_block~1246\, iRAM|ram_block~1246, Micro2, 1
instance = comp, \iRAM|ram_block~1247\, iRAM|ram_block~1247, Micro2, 1
instance = comp, \iRAM|ram_block~533\, iRAM|ram_block~533, Micro2, 1
instance = comp, \iRAM|ram_block~549\, iRAM|ram_block~549, Micro2, 1
instance = comp, \iRAM|ram_block~517\, iRAM|ram_block~517, Micro2, 1
instance = comp, \iRAM|ram_block~1248\, iRAM|ram_block~1248, Micro2, 1
instance = comp, \iRAM|ram_block~1249\, iRAM|ram_block~1249, Micro2, 1
instance = comp, \iRAM|ram_block~1250\, iRAM|ram_block~1250, Micro2, 1
instance = comp, \iRAM|ram_block~613\, iRAM|ram_block~613, Micro2, 1
instance = comp, \iRAM|ram_block~597\, iRAM|ram_block~597, Micro2, 1
instance = comp, \iRAM|ram_block~581\, iRAM|ram_block~581, Micro2, 1
instance = comp, \iRAM|ram_block~1244\, iRAM|ram_block~1244, Micro2, 1
instance = comp, \iRAM|ram_block~1245\, iRAM|ram_block~1245, Micro2, 1
instance = comp, \iRAM|ram_block~725\, iRAM|ram_block~725, Micro2, 1
instance = comp, \iRAM|ram_block~709\, iRAM|ram_block~709, Micro2, 1
instance = comp, \iRAM|ram_block~1251\, iRAM|ram_block~1251, Micro2, 1
instance = comp, \iRAM|ram_block~757\, iRAM|ram_block~757, Micro2, 1
instance = comp, \iRAM|ram_block~1252\, iRAM|ram_block~1252, Micro2, 1
instance = comp, \iRAM|ram_block~1253\, iRAM|ram_block~1253, Micro2, 1
instance = comp, \iRAM|ram_block~1264\, iRAM|ram_block~1264, Micro2, 1
instance = comp, \iRAM|ram_block~1275\, iRAM|ram_block~1275, Micro2, 1
instance = comp, \iRAM|d_out[5]\, iRAM|d_out[5], Micro2, 1
instance = comp, \Multiplexor_Banco|Mux10~0\, Multiplexor_Banco|Mux10~0, Micro2, 1
instance = comp, \iBancoRegistros|registro3|valor[5]\, iBancoRegistros|registro3|valor[5], Micro2, 1
instance = comp, \iBancoRegistros|Mux10\, iBancoRegistros|Mux10, Micro2, 1
instance = comp, \Muliplexor_PC|Mux10~0\, Muliplexor_PC|Mux10~0, Micro2, 1
instance = comp, \Muliplexor_PC|Mux10~1\, Muliplexor_PC|Mux10~1, Micro2, 1
instance = comp, \iPC|valor[5]\, iPC|valor[5], Micro2, 1
instance = comp, \Multiplexor_SelAlUA|Selector10~0\, Multiplexor_SelAlUA|Selector10~0, Micro2, 1
instance = comp, \iALU|Mux11~2\, iALU|Mux11~2, Micro2, 1
instance = comp, \iALU|Mux11~0\, iALU|Mux11~0, Micro2, 1
instance = comp, \iALU|Mux11~3\, iALU|Mux11~3, Micro2, 1
instance = comp, \iReg|valor[4]\, iReg|valor[4], Micro2, 1
instance = comp, \Muliplexor_PC|Mux11~0\, Muliplexor_PC|Mux11~0, Micro2, 1
instance = comp, \Muliplexor_PC|Mux11~1\, Muliplexor_PC|Mux11~1, Micro2, 1
instance = comp, \iIR|valor[15]\, iIR|valor[15], Micro2, 1
instance = comp, \iControl|Selector11~0\, iControl|Selector11~0, Micro2, 1
instance = comp, \iControl|estado_actual.lw4\, iControl|estado_actual.lw4, Micro2, 1
instance = comp, \iControl|WideOr1~0\, iControl|WideOr1~0, Micro2, 1
instance = comp, \iControl|estado_actual.fetch\, iControl|estado_actual.fetch, Micro2, 1
instance = comp, \Multiplexor_SelAlUA|Selector13~0\, Multiplexor_SelAlUA|Selector13~0, Micro2, 1
instance = comp, \iALU|NANDificador|salida~3\, iALU|NANDificador|salida~3, Micro2, 1
instance = comp, \iALU|Mux12~1\, iALU|Mux12~1, Micro2, 1
instance = comp, \iALU|Mux12~2\, iALU|Mux12~2, Micro2, 1
instance = comp, \iALU|Mux12~0\, iALU|Mux12~0, Micro2, 1
instance = comp, \iALU|Mux12~3\, iALU|Mux12~3, Micro2, 1
instance = comp, \iReg|valor[3]\, iReg|valor[3], Micro2, 1
instance = comp, \Muliplexor_PC|Mux12~0\, Muliplexor_PC|Mux12~0, Micro2, 1
instance = comp, \Muliplexor_PC|Mux12~1\, Muliplexor_PC|Mux12~1, Micro2, 1
instance = comp, \iIR|valor[13]\, iIR|valor[13], Micro2, 1
instance = comp, \iControl|Selector3~0\, iControl|Selector3~0, Micro2, 1
instance = comp, \iControl|estado_actual.lui3\, iControl|estado_actual.lui3, Micro2, 1
instance = comp, \iControl|mux_banco[1]\, iControl|mux_banco[1], Micro2, 1
instance = comp, \iRAM|ram_block~1010\, iRAM|ram_block~1010, Micro2, 1
instance = comp, \iRAM|ram_block~818\, iRAM|ram_block~818, Micro2, 1
instance = comp, \rtl~61\, rtl~61, Micro2, 1
instance = comp, \iRAM|ram_block~946\, iRAM|ram_block~946, Micro2, 1
instance = comp, \iRAM|ram_block~1146\, iRAM|ram_block~1146, Micro2, 1
instance = comp, \iRAM|ram_block~1147\, iRAM|ram_block~1147, Micro2, 1
instance = comp, \rtl~56\, rtl~56, Micro2, 1
instance = comp, \iRAM|ram_block~898\, iRAM|ram_block~898, Micro2, 1
instance = comp, \rtl~57\, rtl~57, Micro2, 1
instance = comp, \iRAM|ram_block~834\, iRAM|ram_block~834, Micro2, 1
instance = comp, \iRAM|ram_block~1143\, iRAM|ram_block~1143, Micro2, 1
instance = comp, \iRAM|ram_block~1144\, iRAM|ram_block~1144, Micro2, 1
instance = comp, \rtl~52\, rtl~52, Micro2, 1
instance = comp, \iRAM|ram_block~930\, iRAM|ram_block~930, Micro2, 1
instance = comp, \iRAM|ram_block~802\, iRAM|ram_block~802, Micro2, 1
instance = comp, \iRAM|ram_block~1141\, iRAM|ram_block~1141, Micro2, 1
instance = comp, \iRAM|ram_block~1142\, iRAM|ram_block~1142, Micro2, 1
instance = comp, \iRAM|ram_block~1145\, iRAM|ram_block~1145, Micro2, 1
instance = comp, \iRAM|ram_block~850\, iRAM|ram_block~850, Micro2, 1
instance = comp, \rtl~51\, rtl~51, Micro2, 1
instance = comp, \iRAM|ram_block~978\, iRAM|ram_block~978, Micro2, 1
instance = comp, \rtl~50\, rtl~50, Micro2, 1
instance = comp, \iRAM|ram_block~786\, iRAM|ram_block~786, Micro2, 1
instance = comp, \rtl~49\, rtl~49, Micro2, 1
instance = comp, \iRAM|ram_block~914\, iRAM|ram_block~914, Micro2, 1
instance = comp, \iRAM|ram_block~1139\, iRAM|ram_block~1139, Micro2, 1
instance = comp, \iRAM|ram_block~1140\, iRAM|ram_block~1140, Micro2, 1
instance = comp, \iRAM|ram_block~1148\, iRAM|ram_block~1148, Micro2, 1
instance = comp, \iRAM|ram_block~354\, iRAM|ram_block~354, Micro2, 1
instance = comp, \iRAM|ram_block~482\, iRAM|ram_block~482, Micro2, 1
instance = comp, \iRAM|ram_block~290\, iRAM|ram_block~290, Micro2, 1
instance = comp, \iRAM|ram_block~1118\, iRAM|ram_block~1118, Micro2, 1
instance = comp, \iRAM|ram_block~1119\, iRAM|ram_block~1119, Micro2, 1
instance = comp, \iRAM|ram_block~258\, iRAM|ram_block~258, Micro2, 1
instance = comp, \iRAM|ram_block~386\, iRAM|ram_block~386, Micro2, 1
instance = comp, \iRAM|ram_block~1122\, iRAM|ram_block~1122, Micro2, 1
instance = comp, \iRAM|ram_block~322\, iRAM|ram_block~322, Micro2, 1
instance = comp, \iRAM|ram_block~1123\, iRAM|ram_block~1123, Micro2, 1
instance = comp, \iRAM|ram_block~466\, iRAM|ram_block~466, Micro2, 1
instance = comp, \iRAM|ram_block~402\, iRAM|ram_block~402, Micro2, 1
instance = comp, \iRAM|ram_block~274\, iRAM|ram_block~274, Micro2, 1
instance = comp, \iRAM|ram_block~338\, iRAM|ram_block~338, Micro2, 1
instance = comp, \iRAM|ram_block~1120\, iRAM|ram_block~1120, Micro2, 1
instance = comp, \iRAM|ram_block~1121\, iRAM|ram_block~1121, Micro2, 1
instance = comp, \iRAM|ram_block~1124\, iRAM|ram_block~1124, Micro2, 1
instance = comp, \iRAM|ram_block~1127\, iRAM|ram_block~1127, Micro2, 1
instance = comp, \iRAM|ram_block~226\, iRAM|ram_block~226, Micro2, 1
instance = comp, \iRAM|ram_block~194\, iRAM|ram_block~194, Micro2, 1
instance = comp, \iRAM|ram_block~1135\, iRAM|ram_block~1135, Micro2, 1
instance = comp, \rtl~44\, rtl~44, Micro2, 1
instance = comp, \iRAM|ram_block~210\, iRAM|ram_block~210, Micro2, 1
instance = comp, \iRAM|ram_block~1136\, iRAM|ram_block~1136, Micro2, 1
instance = comp, \iRAM|ram_block~178\, iRAM|ram_block~178, Micro2, 1
instance = comp, \iRAM|ram_block~130\, iRAM|ram_block~130, Micro2, 1
instance = comp, \iRAM|ram_block~146\, iRAM|ram_block~146, Micro2, 1
instance = comp, \iRAM|ram_block~1128\, iRAM|ram_block~1128, Micro2, 1
instance = comp, \iRAM|ram_block~162\, iRAM|ram_block~162, Micro2, 1
instance = comp, \iRAM|ram_block~1129\, iRAM|ram_block~1129, Micro2, 1
instance = comp, \iRAM|ram_block~34\, iRAM|ram_block~34, Micro2, 1
instance = comp, \iRAM|ram_block~50\, iRAM|ram_block~50, Micro2, 1
instance = comp, \iRAM|ram_block~1132\, iRAM|ram_block~1132, Micro2, 1
instance = comp, \iRAM|ram_block~1133\, iRAM|ram_block~1133, Micro2, 1
instance = comp, \iRAM|ram_block~114\, iRAM|ram_block~114, Micro2, 1
instance = comp, \iRAM|ram_block~66\, iRAM|ram_block~66, Micro2, 1
instance = comp, \iRAM|ram_block~1130\, iRAM|ram_block~1130, Micro2, 1
instance = comp, \iRAM|ram_block~1131\, iRAM|ram_block~1131, Micro2, 1
instance = comp, \iRAM|ram_block~1134\, iRAM|ram_block~1134, Micro2, 1
instance = comp, \iRAM|ram_block~1137\, iRAM|ram_block~1137, Micro2, 1
instance = comp, \iRAM|ram_block~1138\, iRAM|ram_block~1138, Micro2, 1
instance = comp, \iRAM|ram_block~706\, iRAM|ram_block~706, Micro2, 1
instance = comp, \iRAM|ram_block~722\, iRAM|ram_block~722, Micro2, 1
instance = comp, \iRAM|ram_block~1115\, iRAM|ram_block~1115, Micro2, 1
instance = comp, \iRAM|ram_block~738\, iRAM|ram_block~738, Micro2, 1
instance = comp, \iRAM|ram_block~1116\, iRAM|ram_block~1116, Micro2, 1
instance = comp, \iRAM|ram_block~658\, iRAM|ram_block~658, Micro2, 1
instance = comp, \iRAM|ram_block~674\, iRAM|ram_block~674, Micro2, 1
instance = comp, \iRAM|ram_block~1110\, iRAM|ram_block~1110, Micro2, 1
instance = comp, \iRAM|ram_block~1111\, iRAM|ram_block~1111, Micro2, 1
instance = comp, \iRAM|ram_block~562\, iRAM|ram_block~562, Micro2, 1
instance = comp, \iRAM|ram_block~546\, iRAM|ram_block~546, Micro2, 1
instance = comp, \iRAM|ram_block~514\, iRAM|ram_block~514, Micro2, 1
instance = comp, \iRAM|ram_block~1112\, iRAM|ram_block~1112, Micro2, 1
instance = comp, \iRAM|ram_block~1113\, iRAM|ram_block~1113, Micro2, 1
instance = comp, \iRAM|ram_block~1114\, iRAM|ram_block~1114, Micro2, 1
instance = comp, \iRAM|ram_block~1117\, iRAM|ram_block~1117, Micro2, 1
instance = comp, \iRAM|ram_block~1149\, iRAM|ram_block~1149, Micro2, 1
instance = comp, \iRAM|d_out[2]\, iRAM|d_out[2], Micro2, 1
instance = comp, \Multiplexor_Banco|Mux13~0\, Multiplexor_Banco|Mux13~0, Micro2, 1
instance = comp, \iBancoRegistros|registro3|valor[2]\, iBancoRegistros|registro3|valor[2], Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[2]\, iBancoRegistros|registro5|valor[2], Micro2, 1
instance = comp, \iBancoRegistros|Mux13~0\, iBancoRegistros|Mux13~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux13~1\, iBancoRegistros|Mux13~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux13~2\, iBancoRegistros|Mux13~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux13\, iBancoRegistros|Mux13, Micro2, 1
instance = comp, \Muliplexor_PC|Mux13~0\, Muliplexor_PC|Mux13~0, Micro2, 1
instance = comp, \Muliplexor_PC|Mux13~1\, Muliplexor_PC|Mux13~1, Micro2, 1
instance = comp, \iIR|valor[2]\, iIR|valor[2], Micro2, 1
instance = comp, \iALU|Mux2~3\, iALU|Mux2~3, Micro2, 1
instance = comp, \iALU|NANDificador|salida~1\, iALU|NANDificador|salida~1, Micro2, 1
instance = comp, \iALU|Mux14~1\, iALU|Mux14~1, Micro2, 1
instance = comp, \iALU|Mux14~2\, iALU|Mux14~2, Micro2, 1
instance = comp, \iALU|Mux14~0\, iALU|Mux14~0, Micro2, 1
instance = comp, \iALU|Mux14~3\, iALU|Mux14~3, Micro2, 1
instance = comp, \Muliplexor_PC|Mux14~0\, Muliplexor_PC|Mux14~0, Micro2, 1
instance = comp, \Muliplexor_PC|Mux14~1\, Muliplexor_PC|Mux14~1, Micro2, 1
instance = comp, \iIR|valor[14]\, iIR|valor[14], Micro2, 1
instance = comp, \iControl|Selector5~0\, iControl|Selector5~0, Micro2, 1
instance = comp, \iControl|estado_actual.beq3\, iControl|estado_actual.beq3, Micro2, 1
instance = comp, \iControl|SelPC~1\, iControl|SelPC~1, Micro2, 1
instance = comp, \Muliplexor_PC|Mux15~0\, Muliplexor_PC|Mux15~0, Micro2, 1
instance = comp, \Muliplexor_PC|Mux15~1\, Muliplexor_PC|Mux15~1, Micro2, 1
instance = comp, \iIR|valor[9]\, iIR|valor[9], Micro2, 1
instance = comp, \iRAM|ram_block~511\, iRAM|ram_block~511, Micro2, 1
instance = comp, \iRAM|ram_block~383\, iRAM|ram_block~383, Micro2, 1
instance = comp, \iRAM|ram_block~1383\, iRAM|ram_block~1383, Micro2, 1
instance = comp, \iRAM|ram_block~1384\, iRAM|ram_block~1384, Micro2, 1
instance = comp, \iBancoRegistros|registro1|valor[15]\, iBancoRegistros|registro1|valor[15], Micro2, 1
instance = comp, \iBancoRegistros|registro7|valor[15]\, iBancoRegistros|registro7|valor[15], Micro2, 1
instance = comp, \iBancoRegistros|registro4|valor[15]\, iBancoRegistros|registro4|valor[15], Micro2, 1
instance = comp, \iBancoRegistros|registro6|valor[15]\, iBancoRegistros|registro6|valor[15], Micro2, 1
instance = comp, \iBancoRegistros|Mux16~0\, iBancoRegistros|Mux16~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux16~1\, iBancoRegistros|Mux16~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux16~2\, iBancoRegistros|Mux16~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux16\, iBancoRegistros|Mux16, Micro2, 1
instance = comp, \iRAM|ram_block~495\, iRAM|ram_block~495, Micro2, 1
instance = comp, \iRAM|ram_block~303\, iRAM|ram_block~303, Micro2, 1
instance = comp, \iRAM|ram_block~431\, iRAM|ram_block~431, Micro2, 1
instance = comp, \iRAM|ram_block~1376\, iRAM|ram_block~1376, Micro2, 1
instance = comp, \iRAM|ram_block~1377\, iRAM|ram_block~1377, Micro2, 1
instance = comp, \iRAM|ram_block~399\, iRAM|ram_block~399, Micro2, 1
instance = comp, \iRAM|ram_block~1380\, iRAM|ram_block~1380, Micro2, 1
instance = comp, \iRAM|ram_block~463\, iRAM|ram_block~463, Micro2, 1
instance = comp, \iRAM|ram_block~335\, iRAM|ram_block~335, Micro2, 1
instance = comp, \iRAM|ram_block~1381\, iRAM|ram_block~1381, Micro2, 1
instance = comp, \iRAM|ram_block~479\, iRAM|ram_block~479, Micro2, 1
instance = comp, \iRAM|ram_block~351\, iRAM|ram_block~351, Micro2, 1
instance = comp, \iRAM|ram_block~287\, iRAM|ram_block~287, Micro2, 1
instance = comp, \iRAM|ram_block~1378\, iRAM|ram_block~1378, Micro2, 1
instance = comp, \iRAM|ram_block~1379\, iRAM|ram_block~1379, Micro2, 1
instance = comp, \iRAM|ram_block~1382\, iRAM|ram_block~1382, Micro2, 1
instance = comp, \iRAM|ram_block~1385\, iRAM|ram_block~1385, Micro2, 1
instance = comp, \iRAM|ram_block~47\, iRAM|ram_block~47, Micro2, 1
instance = comp, \iRAM|ram_block~31\, iRAM|ram_block~31, Micro2, 1
instance = comp, \iRAM|ram_block~15\, iRAM|ram_block~15, Micro2, 1
instance = comp, \iRAM|ram_block~1400\, iRAM|ram_block~1400, Micro2, 1
instance = comp, \iRAM|ram_block~1401\, iRAM|ram_block~1401, Micro2, 1
instance = comp, \iRAM|ram_block~1402\, iRAM|ram_block~1402, Micro2, 1
instance = comp, \iRAM|ram_block~175\, iRAM|ram_block~175, Micro2, 1
instance = comp, \iRAM|ram_block~159\, iRAM|ram_block~159, Micro2, 1
instance = comp, \iRAM|ram_block~143\, iRAM|ram_block~143, Micro2, 1
instance = comp, \iRAM|ram_block~1396\, iRAM|ram_block~1396, Micro2, 1
instance = comp, \iRAM|ram_block~1397\, iRAM|ram_block~1397, Micro2, 1
instance = comp, \iRAM|ram_block~1405\, iRAM|ram_block~1405, Micro2, 1
instance = comp, \iRAM|ram_block~767\, iRAM|ram_block~767, Micro2, 1
instance = comp, \iRAM|ram_block~751\, iRAM|ram_block~751, Micro2, 1
instance = comp, \iRAM|ram_block~1394\, iRAM|ram_block~1394, Micro2, 1
instance = comp, \iRAM|ram_block~623\, iRAM|ram_block~623, Micro2, 1
instance = comp, \iRAM|ram_block~591\, iRAM|ram_block~591, Micro2, 1
instance = comp, \iRAM|ram_block~607\, iRAM|ram_block~607, Micro2, 1
instance = comp, \iRAM|ram_block~1386\, iRAM|ram_block~1386, Micro2, 1
instance = comp, \iRAM|ram_block~1387\, iRAM|ram_block~1387, Micro2, 1
instance = comp, \iRAM|ram_block~687\, iRAM|ram_block~687, Micro2, 1
instance = comp, \iRAM|ram_block~1388\, iRAM|ram_block~1388, Micro2, 1
instance = comp, \iRAM|ram_block~703\, iRAM|ram_block~703, Micro2, 1
instance = comp, \iRAM|ram_block~1389\, iRAM|ram_block~1389, Micro2, 1
instance = comp, \iRAM|ram_block~543\, iRAM|ram_block~543, Micro2, 1
instance = comp, \iRAM|ram_block~575\, iRAM|ram_block~575, Micro2, 1
instance = comp, \iRAM|ram_block~559\, iRAM|ram_block~559, Micro2, 1
instance = comp, \iRAM|ram_block~527\, iRAM|ram_block~527, Micro2, 1
instance = comp, \iRAM|ram_block~1390\, iRAM|ram_block~1390, Micro2, 1
instance = comp, \iRAM|ram_block~1391\, iRAM|ram_block~1391, Micro2, 1
instance = comp, \iRAM|ram_block~1392\, iRAM|ram_block~1392, Micro2, 1
instance = comp, \iRAM|ram_block~1395\, iRAM|ram_block~1395, Micro2, 1
instance = comp, \iRAM|ram_block~1406\, iRAM|ram_block~1406, Micro2, 1
instance = comp, \iRAM|ram_block~1417\, iRAM|ram_block~1417, Micro2, 1
instance = comp, \iRAM|d_out[15]\, iRAM|d_out[15], Micro2, 1
instance = comp, \Multiplexor_Banco|Mux0~0\, Multiplexor_Banco|Mux0~0, Micro2, 1
instance = comp, \Multiplexor_Banco|Mux0~1\, Multiplexor_Banco|Mux0~1, Micro2, 1
instance = comp, \iBancoRegistros|registro3|valor[15]\, iBancoRegistros|registro3|valor[15], Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[15]\, iBancoRegistros|registro5|valor[15], Micro2, 1
instance = comp, \iBancoRegistros|Mux0~0\, iBancoRegistros|Mux0~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux0~1\, iBancoRegistros|Mux0~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux0~2\, iBancoRegistros|Mux0~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux0\, iBancoRegistros|Mux0, Micro2, 1
instance = comp, \iRAM|ram_block~990\, iRAM|ram_block~990, Micro2, 1
instance = comp, \iRAM|ram_block~798\, iRAM|ram_block~798, Micro2, 1
instance = comp, \iRAM|ram_block~926\, iRAM|ram_block~926, Micro2, 1
instance = comp, \iRAM|ram_block~1449\, iRAM|ram_block~1449, Micro2, 1
instance = comp, \iRAM|ram_block~1450\, iRAM|ram_block~1450, Micro2, 1
instance = comp, \iRAM|ram_block~910\, iRAM|ram_block~910, Micro2, 1
instance = comp, \iRAM|ram_block~782\, iRAM|ram_block~782, Micro2, 1
instance = comp, \iRAM|ram_block~1453\, iRAM|ram_block~1453, Micro2, 1
instance = comp, \iRAM|ram_block~974\, iRAM|ram_block~974, Micro2, 1
instance = comp, \iRAM|ram_block~1454\, iRAM|ram_block~1454, Micro2, 1
instance = comp, \iRAM|ram_block~942\, iRAM|ram_block~942, Micro2, 1
instance = comp, \iRAM|ram_block~814\, iRAM|ram_block~814, Micro2, 1
instance = comp, \iRAM|ram_block~1451\, iRAM|ram_block~1451, Micro2, 1
instance = comp, \iRAM|ram_block~1006\, iRAM|ram_block~1006, Micro2, 1
instance = comp, \iRAM|ram_block~1452\, iRAM|ram_block~1452, Micro2, 1
instance = comp, \iRAM|ram_block~1455\, iRAM|ram_block~1455, Micro2, 1
instance = comp, \iRAM|ram_block~894\, iRAM|ram_block~894, Micro2, 1
instance = comp, \iRAM|ram_block~958\, iRAM|ram_block~958, Micro2, 1
instance = comp, \iRAM|ram_block~1456\, iRAM|ram_block~1456, Micro2, 1
instance = comp, \iRAM|ram_block~1457\, iRAM|ram_block~1457, Micro2, 1
instance = comp, \iRAM|ram_block~1458\, iRAM|ram_block~1458, Micro2, 1
instance = comp, \iRAM|ram_block~158\, iRAM|ram_block~158, Micro2, 1
instance = comp, \iRAM|ram_block~142\, iRAM|ram_block~142, Micro2, 1
instance = comp, \iRAM|ram_block~1438\, iRAM|ram_block~1438, Micro2, 1
instance = comp, \iRAM|ram_block~174\, iRAM|ram_block~174, Micro2, 1
instance = comp, \iRAM|ram_block~1439\, iRAM|ram_block~1439, Micro2, 1
instance = comp, \iRAM|ram_block~222\, iRAM|ram_block~222, Micro2, 1
instance = comp, \rtl~45\, rtl~45, Micro2, 1
instance = comp, \iRAM|ram_block~238\, iRAM|ram_block~238, Micro2, 1
instance = comp, \iRAM|ram_block~1445\, iRAM|ram_block~1445, Micro2, 1
instance = comp, \iRAM|ram_block~1446\, iRAM|ram_block~1446, Micro2, 1
instance = comp, \iRAM|ram_block~46\, iRAM|ram_block~46, Micro2, 1
instance = comp, \iRAM|ram_block~30\, iRAM|ram_block~30, Micro2, 1
instance = comp, \iRAM|ram_block~14\, iRAM|ram_block~14, Micro2, 1
instance = comp, \iRAM|ram_block~1442\, iRAM|ram_block~1442, Micro2, 1
instance = comp, \iRAM|ram_block~62\, iRAM|ram_block~62, Micro2, 1
instance = comp, \iRAM|ram_block~1443\, iRAM|ram_block~1443, Micro2, 1
instance = comp, \iRAM|ram_block~94\, iRAM|ram_block~94, Micro2, 1
instance = comp, \iRAM|ram_block~126\, iRAM|ram_block~126, Micro2, 1
instance = comp, \iRAM|ram_block~1441\, iRAM|ram_block~1441, Micro2, 1
instance = comp, \iRAM|ram_block~1444\, iRAM|ram_block~1444, Micro2, 1
instance = comp, \iRAM|ram_block~1447\, iRAM|ram_block~1447, Micro2, 1
instance = comp, \iRAM|ram_block~478\, iRAM|ram_block~478, Micro2, 1
instance = comp, \iRAM|ram_block~414\, iRAM|ram_block~414, Micro2, 1
instance = comp, \iRAM|ram_block~286\, iRAM|ram_block~286, Micro2, 1
instance = comp, \iRAM|ram_block~1430\, iRAM|ram_block~1430, Micro2, 1
instance = comp, \iRAM|ram_block~1431\, iRAM|ram_block~1431, Micro2, 1
instance = comp, \iRAM|ram_block~270\, iRAM|ram_block~270, Micro2, 1
instance = comp, \iRAM|ram_block~398\, iRAM|ram_block~398, Micro2, 1
instance = comp, \iRAM|ram_block~1432\, iRAM|ram_block~1432, Micro2, 1
instance = comp, \iRAM|ram_block~334\, iRAM|ram_block~334, Micro2, 1
instance = comp, \iRAM|ram_block~1433\, iRAM|ram_block~1433, Micro2, 1
instance = comp, \iRAM|ram_block~1434\, iRAM|ram_block~1434, Micro2, 1
instance = comp, \iRAM|ram_block~366\, iRAM|ram_block~366, Micro2, 1
instance = comp, \iRAM|ram_block~494\, iRAM|ram_block~494, Micro2, 1
instance = comp, \iRAM|ram_block~302\, iRAM|ram_block~302, Micro2, 1
instance = comp, \iRAM|ram_block~430\, iRAM|ram_block~430, Micro2, 1
instance = comp, \iRAM|ram_block~1428\, iRAM|ram_block~1428, Micro2, 1
instance = comp, \iRAM|ram_block~1429\, iRAM|ram_block~1429, Micro2, 1
instance = comp, \iRAM|ram_block~1437\, iRAM|ram_block~1437, Micro2, 1
instance = comp, \iRAM|ram_block~1448\, iRAM|ram_block~1448, Micro2, 1
instance = comp, \iRAM|ram_block~734\, iRAM|ram_block~734, Micro2, 1
instance = comp, \iRAM|ram_block~718\, iRAM|ram_block~718, Micro2, 1
instance = comp, \iRAM|ram_block~1425\, iRAM|ram_block~1425, Micro2, 1
instance = comp, \iRAM|ram_block~766\, iRAM|ram_block~766, Micro2, 1
instance = comp, \iRAM|ram_block~1426\, iRAM|ram_block~1426, Micro2, 1
instance = comp, \iRAM|ram_block~542\, iRAM|ram_block~542, Micro2, 1
instance = comp, \iRAM|ram_block~574\, iRAM|ram_block~574, Micro2, 1
instance = comp, \iRAM|ram_block~558\, iRAM|ram_block~558, Micro2, 1
instance = comp, \iRAM|ram_block~526\, iRAM|ram_block~526, Micro2, 1
instance = comp, \iRAM|ram_block~1422\, iRAM|ram_block~1422, Micro2, 1
instance = comp, \iRAM|ram_block~1423\, iRAM|ram_block~1423, Micro2, 1
instance = comp, \iRAM|ram_block~670\, iRAM|ram_block~670, Micro2, 1
instance = comp, \iRAM|ram_block~654\, iRAM|ram_block~654, Micro2, 1
instance = comp, \iRAM|ram_block~686\, iRAM|ram_block~686, Micro2, 1
instance = comp, \iRAM|ram_block~1420\, iRAM|ram_block~1420, Micro2, 1
instance = comp, \iRAM|ram_block~1421\, iRAM|ram_block~1421, Micro2, 1
instance = comp, \iRAM|ram_block~1424\, iRAM|ram_block~1424, Micro2, 1
instance = comp, \iRAM|ram_block~1427\, iRAM|ram_block~1427, Micro2, 1
instance = comp, \iRAM|ram_block~1459\, iRAM|ram_block~1459, Micro2, 1
instance = comp, \iRAM|d_out[14]\, iRAM|d_out[14], Micro2, 1
instance = comp, \Multiplexor_Banco|Mux1~0\, Multiplexor_Banco|Mux1~0, Micro2, 1
instance = comp, \Multiplexor_Banco|Mux1~1\, Multiplexor_Banco|Mux1~1, Micro2, 1
instance = comp, \iBancoRegistros|registro3|valor[14]\, iBancoRegistros|registro3|valor[14], Micro2, 1
instance = comp, \iBancoRegistros|registro1|valor[14]\, iBancoRegistros|registro1|valor[14], Micro2, 1
instance = comp, \iBancoRegistros|registro6|valor[14]~feeder\, iBancoRegistros|registro6|valor[14]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|registro6|valor[14]\, iBancoRegistros|registro6|valor[14], Micro2, 1
instance = comp, \iBancoRegistros|registro7|valor[14]\, iBancoRegistros|registro7|valor[14], Micro2, 1
instance = comp, \iBancoRegistros|registro4|valor[14]\, iBancoRegistros|registro4|valor[14], Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[14]\, iBancoRegistros|registro5|valor[14], Micro2, 1
instance = comp, \iBancoRegistros|Mux17~3\, iBancoRegistros|Mux17~3, Micro2, 1
instance = comp, \iBancoRegistros|Mux17~4\, iBancoRegistros|Mux17~4, Micro2, 1
instance = comp, \iBancoRegistros|Mux17~5\, iBancoRegistros|Mux17~5, Micro2, 1
instance = comp, \iBancoRegistros|registro2|valor[14]\, iBancoRegistros|registro2|valor[14], Micro2, 1
instance = comp, \iBancoRegistros|Mux17\, iBancoRegistros|Mux17, Micro2, 1
instance = comp, \iIR|valor[6]\, iIR|valor[6], Micro2, 1
instance = comp, \iRAM|ram_block~507\, iRAM|ram_block~507, Micro2, 1
instance = comp, \iRAM|ram_block~443\, iRAM|ram_block~443, Micro2, 1
instance = comp, \iRAM|ram_block~1552\, iRAM|ram_block~1552, Micro2, 1
instance = comp, \iRAM|ram_block~363\, iRAM|ram_block~363, Micro2, 1
instance = comp, \iRAM|ram_block~491\, iRAM|ram_block~491, Micro2, 1
instance = comp, \iRAM|ram_block~427\, iRAM|ram_block~427, Micro2, 1
instance = comp, \iRAM|ram_block~299\, iRAM|ram_block~299, Micro2, 1
instance = comp, \iRAM|ram_block~1544\, iRAM|ram_block~1544, Micro2, 1
instance = comp, \iRAM|ram_block~1545\, iRAM|ram_block~1545, Micro2, 1
instance = comp, \iRAM|ram_block~459\, iRAM|ram_block~459, Micro2, 1
instance = comp, \iRAM|ram_block~331\, iRAM|ram_block~331, Micro2, 1
instance = comp, \iRAM|ram_block~395\, iRAM|ram_block~395, Micro2, 1
instance = comp, \iRAM|ram_block~267\, iRAM|ram_block~267, Micro2, 1
instance = comp, \iRAM|ram_block~1548\, iRAM|ram_block~1548, Micro2, 1
instance = comp, \iRAM|ram_block~1549\, iRAM|ram_block~1549, Micro2, 1
instance = comp, \iRAM|ram_block~475\, iRAM|ram_block~475, Micro2, 1
instance = comp, \iRAM|ram_block~411\, iRAM|ram_block~411, Micro2, 1
instance = comp, \iRAM|ram_block~283\, iRAM|ram_block~283, Micro2, 1
instance = comp, \iRAM|ram_block~347\, iRAM|ram_block~347, Micro2, 1
instance = comp, \iRAM|ram_block~1546\, iRAM|ram_block~1546, Micro2, 1
instance = comp, \iRAM|ram_block~1547\, iRAM|ram_block~1547, Micro2, 1
instance = comp, \iRAM|ram_block~1550\, iRAM|ram_block~1550, Micro2, 1
instance = comp, \iRAM|ram_block~1553\, iRAM|ram_block~1553, Micro2, 1
instance = comp, \iRAM|ram_block~939\, iRAM|ram_block~939, Micro2, 1
instance = comp, \iRAM|ram_block~811\, iRAM|ram_block~811, Micro2, 1
instance = comp, \iRAM|ram_block~1577\, iRAM|ram_block~1577, Micro2, 1
instance = comp, \iRAM|ram_block~1578\, iRAM|ram_block~1578, Micro2, 1
instance = comp, \iRAM|ram_block~907\, iRAM|ram_block~907, Micro2, 1
instance = comp, \iRAM|ram_block~843\, iRAM|ram_block~843, Micro2, 1
instance = comp, \iRAM|ram_block~1579\, iRAM|ram_block~1579, Micro2, 1
instance = comp, \iRAM|ram_block~1580\, iRAM|ram_block~1580, Micro2, 1
instance = comp, \iRAM|ram_block~1581\, iRAM|ram_block~1581, Micro2, 1
instance = comp, \iRAM|ram_block~859\, iRAM|ram_block~859, Micro2, 1
instance = comp, \iRAM|ram_block~795\, iRAM|ram_block~795, Micro2, 1
instance = comp, \iRAM|ram_block~1575\, iRAM|ram_block~1575, Micro2, 1
instance = comp, \iRAM|ram_block~1576\, iRAM|ram_block~1576, Micro2, 1
instance = comp, \iRAM|ram_block~1584\, iRAM|ram_block~1584, Micro2, 1
instance = comp, \iRAM|ram_block~43\, iRAM|ram_block~43, Micro2, 1
instance = comp, \iRAM|ram_block~27\, iRAM|ram_block~27, Micro2, 1
instance = comp, \iRAM|ram_block~1568\, iRAM|ram_block~1568, Micro2, 1
instance = comp, \iRAM|ram_block~59\, iRAM|ram_block~59, Micro2, 1
instance = comp, \iRAM|ram_block~1569\, iRAM|ram_block~1569, Micro2, 1
instance = comp, \iRAM|ram_block~1570\, iRAM|ram_block~1570, Micro2, 1
instance = comp, \iRAM|ram_block~251\, iRAM|ram_block~251, Micro2, 1
instance = comp, \iRAM|ram_block~219\, iRAM|ram_block~219, Micro2, 1
instance = comp, \iRAM|ram_block~235\, iRAM|ram_block~235, Micro2, 1
instance = comp, \iRAM|ram_block~1571\, iRAM|ram_block~1571, Micro2, 1
instance = comp, \iRAM|ram_block~1572\, iRAM|ram_block~1572, Micro2, 1
instance = comp, \iRAM|ram_block~1573\, iRAM|ram_block~1573, Micro2, 1
instance = comp, \iRAM|ram_block~571\, iRAM|ram_block~571, Micro2, 1
instance = comp, \iRAM|ram_block~555\, iRAM|ram_block~555, Micro2, 1
instance = comp, \iRAM|ram_block~523\, iRAM|ram_block~523, Micro2, 1
instance = comp, \iRAM|ram_block~1558\, iRAM|ram_block~1558, Micro2, 1
instance = comp, \iRAM|ram_block~1559\, iRAM|ram_block~1559, Micro2, 1
instance = comp, \iRAM|ram_block~1560\, iRAM|ram_block~1560, Micro2, 1
instance = comp, \iRAM|ram_block~619\, iRAM|ram_block~619, Micro2, 1
instance = comp, \iRAM|ram_block~603\, iRAM|ram_block~603, Micro2, 1
instance = comp, \iRAM|ram_block~587\, iRAM|ram_block~587, Micro2, 1
instance = comp, \iRAM|ram_block~1554\, iRAM|ram_block~1554, Micro2, 1
instance = comp, \iRAM|ram_block~1555\, iRAM|ram_block~1555, Micro2, 1
instance = comp, \iRAM|ram_block~1563\, iRAM|ram_block~1563, Micro2, 1
instance = comp, \iRAM|ram_block~1574\, iRAM|ram_block~1574, Micro2, 1
instance = comp, \iRAM|ram_block~1585\, iRAM|ram_block~1585, Micro2, 1
instance = comp, \iRAM|d_out[11]\, iRAM|d_out[11], Micro2, 1
instance = comp, \Multiplexor_Banco|Mux4~0\, Multiplexor_Banco|Mux4~0, Micro2, 1
instance = comp, \Multiplexor_Banco|Mux4~1\, Multiplexor_Banco|Mux4~1, Micro2, 1
instance = comp, \iBancoRegistros|registro3|valor[11]\, iBancoRegistros|registro3|valor[11], Micro2, 1
instance = comp, \iBancoRegistros|registro1|valor[11]\, iBancoRegistros|registro1|valor[11], Micro2, 1
instance = comp, \iBancoRegistros|registro7|valor[11]\, iBancoRegistros|registro7|valor[11], Micro2, 1
instance = comp, \iBancoRegistros|registro4|valor[11]\, iBancoRegistros|registro4|valor[11], Micro2, 1
instance = comp, \iBancoRegistros|registro6|valor[11]\, iBancoRegistros|registro6|valor[11], Micro2, 1
instance = comp, \iBancoRegistros|Mux20~0\, iBancoRegistros|Mux20~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux20~1\, iBancoRegistros|Mux20~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux20~2\, iBancoRegistros|Mux20~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux20\, iBancoRegistros|Mux20, Micro2, 1
instance = comp, \Multiplexor_SelALUB|Mux4~0\, Multiplexor_SelALUB|Mux4~0, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|_~31\, iALU|SumRest|Add2|auto_generated|_~31, Micro2, 1
instance = comp, \iRAM|ram_block~538\, iRAM|ram_block~538, Micro2, 1
instance = comp, \iRAM|ram_block~554\, iRAM|ram_block~554, Micro2, 1
instance = comp, \iRAM|ram_block~522\, iRAM|ram_block~522, Micro2, 1
instance = comp, \iRAM|ram_block~1590\, iRAM|ram_block~1590, Micro2, 1
instance = comp, \iRAM|ram_block~570\, iRAM|ram_block~570, Micro2, 1
instance = comp, \iRAM|ram_block~1591\, iRAM|ram_block~1591, Micro2, 1
instance = comp, \iRAM|ram_block~698\, iRAM|ram_block~698, Micro2, 1
instance = comp, \iRAM|ram_block~682\, iRAM|ram_block~682, Micro2, 1
instance = comp, \iRAM|ram_block~650\, iRAM|ram_block~650, Micro2, 1
instance = comp, \iRAM|ram_block~1588\, iRAM|ram_block~1588, Micro2, 1
instance = comp, \iRAM|ram_block~1589\, iRAM|ram_block~1589, Micro2, 1
instance = comp, \iRAM|ram_block~1592\, iRAM|ram_block~1592, Micro2, 1
instance = comp, \iRAM|ram_block~746\, iRAM|ram_block~746, Micro2, 1
instance = comp, \iRAM|ram_block~714\, iRAM|ram_block~714, Micro2, 1
instance = comp, \iRAM|ram_block~1593\, iRAM|ram_block~1593, Micro2, 1
instance = comp, \iRAM|ram_block~762\, iRAM|ram_block~762, Micro2, 1
instance = comp, \iRAM|ram_block~1594\, iRAM|ram_block~1594, Micro2, 1
instance = comp, \iRAM|ram_block~618\, iRAM|ram_block~618, Micro2, 1
instance = comp, \iRAM|ram_block~586\, iRAM|ram_block~586, Micro2, 1
instance = comp, \iRAM|ram_block~602\, iRAM|ram_block~602, Micro2, 1
instance = comp, \iRAM|ram_block~1586\, iRAM|ram_block~1586, Micro2, 1
instance = comp, \iRAM|ram_block~1587\, iRAM|ram_block~1587, Micro2, 1
instance = comp, \iRAM|ram_block~1595\, iRAM|ram_block~1595, Micro2, 1
instance = comp, \iRAM|ram_block~250\, iRAM|ram_block~250, Micro2, 1
instance = comp, \iRAM|ram_block~234\, iRAM|ram_block~234, Micro2, 1
instance = comp, \iRAM|ram_block~1613\, iRAM|ram_block~1613, Micro2, 1
instance = comp, \iRAM|ram_block~1614\, iRAM|ram_block~1614, Micro2, 1
instance = comp, \iRAM|ram_block~90\, iRAM|ram_block~90, Micro2, 1
instance = comp, \iRAM|ram_block~74\, iRAM|ram_block~74, Micro2, 1
instance = comp, \iRAM|ram_block~106\, iRAM|ram_block~106, Micro2, 1
instance = comp, \iRAM|ram_block~1608\, iRAM|ram_block~1608, Micro2, 1
instance = comp, \iRAM|ram_block~1609\, iRAM|ram_block~1609, Micro2, 1
instance = comp, \iRAM|ram_block~58\, iRAM|ram_block~58, Micro2, 1
instance = comp, \iRAM|ram_block~26\, iRAM|ram_block~26, Micro2, 1
instance = comp, \iRAM|ram_block~1610\, iRAM|ram_block~1610, Micro2, 1
instance = comp, \iRAM|ram_block~1611\, iRAM|ram_block~1611, Micro2, 1
instance = comp, \iRAM|ram_block~1612\, iRAM|ram_block~1612, Micro2, 1
instance = comp, \iRAM|ram_block~1615\, iRAM|ram_block~1615, Micro2, 1
instance = comp, \iRAM|ram_block~442\, iRAM|ram_block~442, Micro2, 1
instance = comp, \iRAM|ram_block~506\, iRAM|ram_block~506, Micro2, 1
instance = comp, \iRAM|ram_block~1604\, iRAM|ram_block~1604, Micro2, 1
instance = comp, \iRAM|ram_block~362\, iRAM|ram_block~362, Micro2, 1
instance = comp, \iRAM|ram_block~490\, iRAM|ram_block~490, Micro2, 1
instance = comp, \iRAM|ram_block~426\, iRAM|ram_block~426, Micro2, 1
instance = comp, \iRAM|ram_block~298\, iRAM|ram_block~298, Micro2, 1
instance = comp, \iRAM|ram_block~1596\, iRAM|ram_block~1596, Micro2, 1
instance = comp, \iRAM|ram_block~1597\, iRAM|ram_block~1597, Micro2, 1
instance = comp, \iRAM|ram_block~458\, iRAM|ram_block~458, Micro2, 1
instance = comp, \iRAM|ram_block~394\, iRAM|ram_block~394, Micro2, 1
instance = comp, \iRAM|ram_block~1600\, iRAM|ram_block~1600, Micro2, 1
instance = comp, \iRAM|ram_block~330\, iRAM|ram_block~330, Micro2, 1
instance = comp, \iRAM|ram_block~1601\, iRAM|ram_block~1601, Micro2, 1
instance = comp, \iRAM|ram_block~474\, iRAM|ram_block~474, Micro2, 1
instance = comp, \iRAM|ram_block~346\, iRAM|ram_block~346, Micro2, 1
instance = comp, \iRAM|ram_block~282\, iRAM|ram_block~282, Micro2, 1
instance = comp, \iRAM|ram_block~1598\, iRAM|ram_block~1598, Micro2, 1
instance = comp, \iRAM|ram_block~1599\, iRAM|ram_block~1599, Micro2, 1
instance = comp, \iRAM|ram_block~1602\, iRAM|ram_block~1602, Micro2, 1
instance = comp, \iRAM|ram_block~1605\, iRAM|ram_block~1605, Micro2, 1
instance = comp, \iRAM|ram_block~1616\, iRAM|ram_block~1616, Micro2, 1
instance = comp, \iRAM|ram_block~1627\, iRAM|ram_block~1627, Micro2, 1
instance = comp, \iRAM|d_out[10]\, iRAM|d_out[10], Micro2, 1
instance = comp, \Multiplexor_Banco|Mux5~0\, Multiplexor_Banco|Mux5~0, Micro2, 1
instance = comp, \Multiplexor_Banco|Mux5~1\, Multiplexor_Banco|Mux5~1, Micro2, 1
instance = comp, \iBancoRegistros|registro3|valor[10]\, iBancoRegistros|registro3|valor[10], Micro2, 1
instance = comp, \iBancoRegistros|registro1|valor[10]\, iBancoRegistros|registro1|valor[10], Micro2, 1
instance = comp, \iBancoRegistros|registro6|valor[10]\, iBancoRegistros|registro6|valor[10], Micro2, 1
instance = comp, \iBancoRegistros|registro7|valor[10]\, iBancoRegistros|registro7|valor[10], Micro2, 1
instance = comp, \iBancoRegistros|registro4|valor[10]\, iBancoRegistros|registro4|valor[10], Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[10]~feeder\, iBancoRegistros|registro5|valor[10]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[10]\, iBancoRegistros|registro5|valor[10], Micro2, 1
instance = comp, \iBancoRegistros|Mux21~0\, iBancoRegistros|Mux21~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux21~1\, iBancoRegistros|Mux21~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux21~2\, iBancoRegistros|Mux21~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux21\, iBancoRegistros|Mux21, Micro2, 1
instance = comp, \Multiplexor_SelALUB|Mux5~0\, Multiplexor_SelALUB|Mux5~0, Micro2, 1
instance = comp, \Multiplexor_SelALUB|Mux7~0\, Multiplexor_SelALUB|Mux7~0, Micro2, 1
instance = comp, \Multiplexor_SelALUB|Mux9~0\, Multiplexor_SelALUB|Mux9~0, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|_~5\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|_~5, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~0\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~0, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|_~8\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|_~8, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[5]~2\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[5]~2, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[5]~4, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[0]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[0], Micro2, 1
instance = comp, \iALU|NANDificador|salida~11\, iALU|NANDificador|salida~11, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|_~36\, iALU|SumRest|Add2|auto_generated|_~36, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|result_int[8]~16\, iALU|SumRest|Add2|auto_generated|result_int[8]~16, Micro2, 1
instance = comp, \iRAM|ram_block~903\, iRAM|ram_block~903, Micro2, 1
instance = comp, \iRAM|ram_block~839\, iRAM|ram_block~839, Micro2, 1
instance = comp, \iRAM|ram_block~1353\, iRAM|ram_block~1353, Micro2, 1
instance = comp, \iRAM|ram_block~1354\, iRAM|ram_block~1354, Micro2, 1
instance = comp, \iRAM|ram_block~999\, iRAM|ram_block~999, Micro2, 1
instance = comp, \iRAM|ram_block~935\, iRAM|ram_block~935, Micro2, 1
instance = comp, \iRAM|ram_block~871\, iRAM|ram_block~871, Micro2, 1
instance = comp, \iRAM|ram_block~807\, iRAM|ram_block~807, Micro2, 1
instance = comp, \iRAM|ram_block~1351\, iRAM|ram_block~1351, Micro2, 1
instance = comp, \iRAM|ram_block~1352\, iRAM|ram_block~1352, Micro2, 1
instance = comp, \iRAM|ram_block~1355\, iRAM|ram_block~1355, Micro2, 1
instance = comp, \iRAM|ram_block~1015\, iRAM|ram_block~1015, Micro2, 1
instance = comp, \rtl~62\, rtl~62, Micro2, 1
instance = comp, \iRAM|ram_block~823\, iRAM|ram_block~823, Micro2, 1
instance = comp, \iRAM|ram_block~1356\, iRAM|ram_block~1356, Micro2, 1
instance = comp, \iRAM|ram_block~1357\, iRAM|ram_block~1357, Micro2, 1
instance = comp, \iRAM|ram_block~1358\, iRAM|ram_block~1358, Micro2, 1
instance = comp, \iRAM|ram_block~183\, iRAM|ram_block~183, Micro2, 1
instance = comp, \iRAM|ram_block~167\, iRAM|ram_block~167, Micro2, 1
instance = comp, \iRAM|ram_block~151\, iRAM|ram_block~151, Micro2, 1
instance = comp, \iRAM|ram_block~135\, iRAM|ram_block~135, Micro2, 1
instance = comp, \iRAM|ram_block~1338\, iRAM|ram_block~1338, Micro2, 1
instance = comp, \iRAM|ram_block~1339\, iRAM|ram_block~1339, Micro2, 1
instance = comp, \iRAM|ram_block~215\, iRAM|ram_block~215, Micro2, 1
instance = comp, \iRAM|ram_block~247\, iRAM|ram_block~247, Micro2, 1
instance = comp, \iRAM|ram_block~1346\, iRAM|ram_block~1346, Micro2, 1
instance = comp, \iRAM|ram_block~87\, iRAM|ram_block~87, Micro2, 1
instance = comp, \iRAM|ram_block~103\, iRAM|ram_block~103, Micro2, 1
instance = comp, \iRAM|ram_block~1340\, iRAM|ram_block~1340, Micro2, 1
instance = comp, \iRAM|ram_block~1341\, iRAM|ram_block~1341, Micro2, 1
instance = comp, \iRAM|ram_block~55\, iRAM|ram_block~55, Micro2, 1
instance = comp, \iRAM|ram_block~23\, iRAM|ram_block~23, Micro2, 1
instance = comp, \iRAM|ram_block~7\, iRAM|ram_block~7, Micro2, 1
instance = comp, \iRAM|ram_block~1342\, iRAM|ram_block~1342, Micro2, 1
instance = comp, \iRAM|ram_block~39\, iRAM|ram_block~39, Micro2, 1
instance = comp, \iRAM|ram_block~1343\, iRAM|ram_block~1343, Micro2, 1
instance = comp, \iRAM|ram_block~1344\, iRAM|ram_block~1344, Micro2, 1
instance = comp, \iRAM|ram_block~1347\, iRAM|ram_block~1347, Micro2, 1
instance = comp, \iRAM|ram_block~663\, iRAM|ram_block~663, Micro2, 1
instance = comp, \iRAM|ram_block~695\, iRAM|ram_block~695, Micro2, 1
instance = comp, \iRAM|ram_block~679\, iRAM|ram_block~679, Micro2, 1
instance = comp, \iRAM|ram_block~647\, iRAM|ram_block~647, Micro2, 1
instance = comp, \iRAM|ram_block~1330\, iRAM|ram_block~1330, Micro2, 1
instance = comp, \iRAM|ram_block~1331\, iRAM|ram_block~1331, Micro2, 1
instance = comp, \iRAM|ram_block~535\, iRAM|ram_block~535, Micro2, 1
instance = comp, \iRAM|ram_block~519\, iRAM|ram_block~519, Micro2, 1
instance = comp, \iRAM|ram_block~551\, iRAM|ram_block~551, Micro2, 1
instance = comp, \iRAM|ram_block~1332\, iRAM|ram_block~1332, Micro2, 1
instance = comp, \iRAM|ram_block~567\, iRAM|ram_block~567, Micro2, 1
instance = comp, \iRAM|ram_block~1333\, iRAM|ram_block~1333, Micro2, 1
instance = comp, \iRAM|ram_block~1334\, iRAM|ram_block~1334, Micro2, 1
instance = comp, \iRAM|ram_block~759\, iRAM|ram_block~759, Micro2, 1
instance = comp, \iRAM|ram_block~711\, iRAM|ram_block~711, Micro2, 1
instance = comp, \iRAM|ram_block~727\, iRAM|ram_block~727, Micro2, 1
instance = comp, \iRAM|ram_block~1335\, iRAM|ram_block~1335, Micro2, 1
instance = comp, \iRAM|ram_block~743\, iRAM|ram_block~743, Micro2, 1
instance = comp, \iRAM|ram_block~1336\, iRAM|ram_block~1336, Micro2, 1
instance = comp, \iRAM|ram_block~631\, iRAM|ram_block~631, Micro2, 1
instance = comp, \iRAM|ram_block~615\, iRAM|ram_block~615, Micro2, 1
instance = comp, \iRAM|ram_block~599\, iRAM|ram_block~599, Micro2, 1
instance = comp, \iRAM|ram_block~583\, iRAM|ram_block~583, Micro2, 1
instance = comp, \iRAM|ram_block~1328\, iRAM|ram_block~1328, Micro2, 1
instance = comp, \iRAM|ram_block~1329\, iRAM|ram_block~1329, Micro2, 1
instance = comp, \iRAM|ram_block~1337\, iRAM|ram_block~1337, Micro2, 1
instance = comp, \iRAM|ram_block~1348\, iRAM|ram_block~1348, Micro2, 1
instance = comp, \iRAM|ram_block~311\, iRAM|ram_block~311, Micro2, 1
instance = comp, \iRAM|ram_block~1325\, iRAM|ram_block~1325, Micro2, 1
instance = comp, \iRAM|ram_block~439\, iRAM|ram_block~439, Micro2, 1
instance = comp, \iRAM|ram_block~1326\, iRAM|ram_block~1326, Micro2, 1
instance = comp, \iRAM|ram_block~359\, iRAM|ram_block~359, Micro2, 1
instance = comp, \iRAM|ram_block~423\, iRAM|ram_block~423, Micro2, 1
instance = comp, \iRAM|ram_block~1318\, iRAM|ram_block~1318, Micro2, 1
instance = comp, \iRAM|ram_block~1319\, iRAM|ram_block~1319, Micro2, 1
instance = comp, \iRAM|ram_block~455\, iRAM|ram_block~455, Micro2, 1
instance = comp, \iRAM|ram_block~391\, iRAM|ram_block~391, Micro2, 1
instance = comp, \iRAM|ram_block~263\, iRAM|ram_block~263, Micro2, 1
instance = comp, \iRAM|ram_block~1322\, iRAM|ram_block~1322, Micro2, 1
instance = comp, \iRAM|ram_block~1323\, iRAM|ram_block~1323, Micro2, 1
instance = comp, \iRAM|ram_block~471\, iRAM|ram_block~471, Micro2, 1
instance = comp, \iRAM|ram_block~279\, iRAM|ram_block~279, Micro2, 1
instance = comp, \iRAM|ram_block~1320\, iRAM|ram_block~1320, Micro2, 1
instance = comp, \iRAM|ram_block~1321\, iRAM|ram_block~1321, Micro2, 1
instance = comp, \iRAM|ram_block~1324\, iRAM|ram_block~1324, Micro2, 1
instance = comp, \iRAM|ram_block~1327\, iRAM|ram_block~1327, Micro2, 1
instance = comp, \iRAM|ram_block~1359\, iRAM|ram_block~1359, Micro2, 1
instance = comp, \iRAM|d_out[7]\, iRAM|d_out[7], Micro2, 1
instance = comp, \Multiplexor_Banco|Mux8~0\, Multiplexor_Banco|Mux8~0, Micro2, 1
instance = comp, \Multiplexor_Banco|Mux8~1\, Multiplexor_Banco|Mux8~1, Micro2, 1
instance = comp, \iBancoRegistros|registro2|valor[7]\, iBancoRegistros|registro2|valor[7], Micro2, 1
instance = comp, \iBancoRegistros|registro1|valor[7]\, iBancoRegistros|registro1|valor[7], Micro2, 1
instance = comp, \iBancoRegistros|registro7|valor[7]~feeder\, iBancoRegistros|registro7|valor[7]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|registro7|valor[7]\, iBancoRegistros|registro7|valor[7], Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[7]\, iBancoRegistros|registro5|valor[7], Micro2, 1
instance = comp, \iBancoRegistros|registro4|valor[7]\, iBancoRegistros|registro4|valor[7], Micro2, 1
instance = comp, \iBancoRegistros|registro6|valor[7]\, iBancoRegistros|registro6|valor[7], Micro2, 1
instance = comp, \iBancoRegistros|Mux24~0\, iBancoRegistros|Mux24~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux24~1\, iBancoRegistros|Mux24~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux24~2\, iBancoRegistros|Mux24~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux24\, iBancoRegistros|Mux24, Micro2, 1
instance = comp, \Multiplexor_SelALUB|Mux8~0\, Multiplexor_SelALUB|Mux8~0, Micro2, 1
instance = comp, \iALU|NANDificador|salida~12\, iALU|NANDificador|salida~12, Micro2, 1
instance = comp, \iALU|Mux8~1\, iALU|Mux8~1, Micro2, 1
instance = comp, \iALU|Mux8~2\, iALU|Mux8~2, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[5]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[5], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[3]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[3], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~6, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~14, Micro2, 1
instance = comp, \iALU|Mux8~0\, iALU|Mux8~0, Micro2, 1
instance = comp, \iALU|Mux8~3\, iALU|Mux8~3, Micro2, 1
instance = comp, \iReg|valor[7]\, iReg|valor[7], Micro2, 1
instance = comp, \iPC|valor[7]~1\, iPC|valor[7]~1, Micro2, 1
instance = comp, \iBancoRegistros|registro3|valor[7]\, iBancoRegistros|registro3|valor[7], Micro2, 1
instance = comp, \iBancoRegistros|Mux8~0\, iBancoRegistros|Mux8~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux8~1\, iBancoRegistros|Mux8~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux8~2\, iBancoRegistros|Mux8~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux8\, iBancoRegistros|Mux8, Micro2, 1
instance = comp, \iPC|valor[7]\, iPC|valor[7], Micro2, 1
instance = comp, \Multiplexor_SelAlUA|Selector8~0\, Multiplexor_SelAlUA|Selector8~0, Micro2, 1
instance = comp, \iALU|Mux7~1\, iALU|Mux7~1, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|_~34\, iALU|SumRest|Add2|auto_generated|_~34, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|result_int[9]~18\, iALU|SumRest|Add2|auto_generated|result_int[9]~18, Micro2, 1
instance = comp, \iALU|Mux7~2\, iALU|Mux7~2, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[3]~2, Micro2, 1
instance = comp, \Multiplexor_SelALUB|Mux9~1\, Multiplexor_SelALUB|Mux9~1, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|_~10\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|_~10, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~5\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[3]~5, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[2]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[2], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~16\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~16, Micro2, 1
instance = comp, \iALU|Mux7~0\, iALU|Mux7~0, Micro2, 1
instance = comp, \iALU|Mux7~3\, iALU|Mux7~3, Micro2, 1
instance = comp, \iReg|valor[8]\, iReg|valor[8], Micro2, 1
instance = comp, \iPC|valor[8]~2\, iPC|valor[8]~2, Micro2, 1
instance = comp, \iBancoRegistros|registro1|valor[8]\, iBancoRegistros|registro1|valor[8], Micro2, 1
instance = comp, \iBancoRegistros|Mux17~1\, iBancoRegistros|Mux17~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux23~2\, iBancoRegistros|Mux23~2, Micro2, 1
instance = comp, \iBancoRegistros|registro3|valor[8]~feeder\, iBancoRegistros|registro3|valor[8]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|registro3|valor[8]\, iBancoRegistros|registro3|valor[8], Micro2, 1
instance = comp, \iBancoRegistros|Mux23\, iBancoRegistros|Mux23, Micro2, 1
instance = comp, \iRAM|ram_block~888\, iRAM|ram_block~888, Micro2, 1
instance = comp, \iRAM|ram_block~952\, iRAM|ram_block~952, Micro2, 1
instance = comp, \iRAM|ram_block~1708\, iRAM|ram_block~1708, Micro2, 1
instance = comp, \iRAM|ram_block~1709\, iRAM|ram_block~1709, Micro2, 1
instance = comp, \iRAM|ram_block~968\, iRAM|ram_block~968, Micro2, 1
instance = comp, \iRAM|ram_block~776\, iRAM|ram_block~776, Micro2, 1
instance = comp, \iRAM|ram_block~840\, iRAM|ram_block~840, Micro2, 1
instance = comp, \iRAM|ram_block~1705\, iRAM|ram_block~1705, Micro2, 1
instance = comp, \iRAM|ram_block~1706\, iRAM|ram_block~1706, Micro2, 1
instance = comp, \iRAM|ram_block~936\, iRAM|ram_block~936, Micro2, 1
instance = comp, \iRAM|ram_block~808\, iRAM|ram_block~808, Micro2, 1
instance = comp, \iRAM|ram_block~1703\, iRAM|ram_block~1703, Micro2, 1
instance = comp, \iRAM|ram_block~1704\, iRAM|ram_block~1704, Micro2, 1
instance = comp, \iRAM|ram_block~1707\, iRAM|ram_block~1707, Micro2, 1
instance = comp, \iRAM|ram_block~1710\, iRAM|ram_block~1710, Micro2, 1
instance = comp, \iRAM|ram_block~120\, iRAM|ram_block~120, Micro2, 1
instance = comp, \iRAM|ram_block~72\, iRAM|ram_block~72, Micro2, 1
instance = comp, \iRAM|ram_block~104\, iRAM|ram_block~104, Micro2, 1
instance = comp, \iRAM|ram_block~1692\, iRAM|ram_block~1692, Micro2, 1
instance = comp, \iRAM|ram_block~88\, iRAM|ram_block~88, Micro2, 1
instance = comp, \iRAM|ram_block~1693\, iRAM|ram_block~1693, Micro2, 1
instance = comp, \iRAM|ram_block~40\, iRAM|ram_block~40, Micro2, 1
instance = comp, \iRAM|ram_block~24\, iRAM|ram_block~24, Micro2, 1
instance = comp, \iRAM|ram_block~1694\, iRAM|ram_block~1694, Micro2, 1
instance = comp, \iRAM|ram_block~1695\, iRAM|ram_block~1695, Micro2, 1
instance = comp, \iRAM|ram_block~1696\, iRAM|ram_block~1696, Micro2, 1
instance = comp, \iRAM|ram_block~168\, iRAM|ram_block~168, Micro2, 1
instance = comp, \iRAM|ram_block~136\, iRAM|ram_block~136, Micro2, 1
instance = comp, \iRAM|ram_block~1690\, iRAM|ram_block~1690, Micro2, 1
instance = comp, \iRAM|ram_block~1691\, iRAM|ram_block~1691, Micro2, 1
instance = comp, \iRAM|ram_block~1699\, iRAM|ram_block~1699, Micro2, 1
instance = comp, \iRAM|ram_block~440\, iRAM|ram_block~440, Micro2, 1
instance = comp, \iRAM|ram_block~376\, iRAM|ram_block~376, Micro2, 1
instance = comp, \iRAM|ram_block~1687\, iRAM|ram_block~1687, Micro2, 1
instance = comp, \iRAM|ram_block~1688\, iRAM|ram_block~1688, Micro2, 1
instance = comp, \iRAM|ram_block~456\, iRAM|ram_block~456, Micro2, 1
instance = comp, \iRAM|ram_block~392\, iRAM|ram_block~392, Micro2, 1
instance = comp, \iRAM|ram_block~264\, iRAM|ram_block~264, Micro2, 1
instance = comp, \iRAM|ram_block~1684\, iRAM|ram_block~1684, Micro2, 1
instance = comp, \iRAM|ram_block~328\, iRAM|ram_block~328, Micro2, 1
instance = comp, \iRAM|ram_block~1685\, iRAM|ram_block~1685, Micro2, 1
instance = comp, \iRAM|ram_block~472\, iRAM|ram_block~472, Micro2, 1
instance = comp, \iRAM|ram_block~344\, iRAM|ram_block~344, Micro2, 1
instance = comp, \iRAM|ram_block~280\, iRAM|ram_block~280, Micro2, 1
instance = comp, \iRAM|ram_block~1682\, iRAM|ram_block~1682, Micro2, 1
instance = comp, \iRAM|ram_block~1683\, iRAM|ram_block~1683, Micro2, 1
instance = comp, \iRAM|ram_block~1686\, iRAM|ram_block~1686, Micro2, 1
instance = comp, \iRAM|ram_block~1689\, iRAM|ram_block~1689, Micro2, 1
instance = comp, \iRAM|ram_block~1700\, iRAM|ram_block~1700, Micro2, 1
instance = comp, \iRAM|ram_block~1711\, iRAM|ram_block~1711, Micro2, 1
instance = comp, \iRAM|d_out[8]\, iRAM|d_out[8], Micro2, 1
instance = comp, \Multiplexor_Banco|Mux7~0\, Multiplexor_Banco|Mux7~0, Micro2, 1
instance = comp, \Multiplexor_Banco|Mux7~1\, Multiplexor_Banco|Mux7~1, Micro2, 1
instance = comp, \iBancoRegistros|registro2|valor[8]\, iBancoRegistros|registro2|valor[8], Micro2, 1
instance = comp, \iBancoRegistros|registro6|valor[8]\, iBancoRegistros|registro6|valor[8], Micro2, 1
instance = comp, \iBancoRegistros|registro4|valor[8]\, iBancoRegistros|registro4|valor[8], Micro2, 1
instance = comp, \iBancoRegistros|Mux7~0\, iBancoRegistros|Mux7~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux7~1\, iBancoRegistros|Mux7~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux7~2\, iBancoRegistros|Mux7~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux7\, iBancoRegistros|Mux7, Micro2, 1
instance = comp, \iPC|valor[8]\, iPC|valor[8], Micro2, 1
instance = comp, \Multiplexor_SelAlUA|Selector7~0\, Multiplexor_SelAlUA|Selector7~0, Micro2, 1
instance = comp, \iRAM|ram_block~825\, iRAM|ram_block~825, Micro2, 1
instance = comp, \iRAM|ram_block~1666\, iRAM|ram_block~1666, Micro2, 1
instance = comp, \iRAM|ram_block~889\, iRAM|ram_block~889, Micro2, 1
instance = comp, \iRAM|ram_block~1667\, iRAM|ram_block~1667, Micro2, 1
instance = comp, \iRAM|ram_block~969\, iRAM|ram_block~969, Micro2, 1
instance = comp, \iRAM|ram_block~777\, iRAM|ram_block~777, Micro2, 1
instance = comp, \iRAM|ram_block~1663\, iRAM|ram_block~1663, Micro2, 1
instance = comp, \iRAM|ram_block~1664\, iRAM|ram_block~1664, Micro2, 1
instance = comp, \iRAM|ram_block~1001\, iRAM|ram_block~1001, Micro2, 1
instance = comp, \iRAM|ram_block~809\, iRAM|ram_block~809, Micro2, 1
instance = comp, \rtl~53\, rtl~53, Micro2, 1
instance = comp, \iRAM|ram_block~873\, iRAM|ram_block~873, Micro2, 1
instance = comp, \iRAM|ram_block~1661\, iRAM|ram_block~1661, Micro2, 1
instance = comp, \iRAM|ram_block~937\, iRAM|ram_block~937, Micro2, 1
instance = comp, \iRAM|ram_block~1662\, iRAM|ram_block~1662, Micro2, 1
instance = comp, \iRAM|ram_block~1665\, iRAM|ram_block~1665, Micro2, 1
instance = comp, \iRAM|ram_block~1668\, iRAM|ram_block~1668, Micro2, 1
instance = comp, \iRAM|ram_block~441\, iRAM|ram_block~441, Micro2, 1
instance = comp, \iRAM|ram_block~313\, iRAM|ram_block~313, Micro2, 1
instance = comp, \iRAM|ram_block~377\, iRAM|ram_block~377, Micro2, 1
instance = comp, \iRAM|ram_block~1635\, iRAM|ram_block~1635, Micro2, 1
instance = comp, \iRAM|ram_block~1636\, iRAM|ram_block~1636, Micro2, 1
instance = comp, \iRAM|ram_block~361\, iRAM|ram_block~361, Micro2, 1
instance = comp, \iRAM|ram_block~425\, iRAM|ram_block~425, Micro2, 1
instance = comp, \iRAM|ram_block~1628\, iRAM|ram_block~1628, Micro2, 1
instance = comp, \iRAM|ram_block~1629\, iRAM|ram_block~1629, Micro2, 1
instance = comp, \iRAM|ram_block~265\, iRAM|ram_block~265, Micro2, 1
instance = comp, \iRAM|ram_block~1632\, iRAM|ram_block~1632, Micro2, 1
instance = comp, \iRAM|ram_block~329\, iRAM|ram_block~329, Micro2, 1
instance = comp, \iRAM|ram_block~1633\, iRAM|ram_block~1633, Micro2, 1
instance = comp, \iRAM|ram_block~473\, iRAM|ram_block~473, Micro2, 1
instance = comp, \iRAM|ram_block~281\, iRAM|ram_block~281, Micro2, 1
instance = comp, \iRAM|ram_block~1630\, iRAM|ram_block~1630, Micro2, 1
instance = comp, \iRAM|ram_block~1631\, iRAM|ram_block~1631, Micro2, 1
instance = comp, \iRAM|ram_block~1634\, iRAM|ram_block~1634, Micro2, 1
instance = comp, \iRAM|ram_block~1637\, iRAM|ram_block~1637, Micro2, 1
instance = comp, \iRAM|ram_block~57\, iRAM|ram_block~57, Micro2, 1
instance = comp, \iRAM|ram_block~41\, iRAM|ram_block~41, Micro2, 1
instance = comp, \iRAM|ram_block~1653\, iRAM|ram_block~1653, Micro2, 1
instance = comp, \iRAM|ram_block~1654\, iRAM|ram_block~1654, Micro2, 1
instance = comp, \iRAM|ram_block~217\, iRAM|ram_block~217, Micro2, 1
instance = comp, \iRAM|ram_block~233\, iRAM|ram_block~233, Micro2, 1
instance = comp, \iRAM|ram_block~1655\, iRAM|ram_block~1655, Micro2, 1
instance = comp, \iRAM|ram_block~1656\, iRAM|ram_block~1656, Micro2, 1
instance = comp, \iRAM|ram_block~1657\, iRAM|ram_block~1657, Micro2, 1
instance = comp, \iRAM|ram_block~729\, iRAM|ram_block~729, Micro2, 1
instance = comp, \iRAM|ram_block~713\, iRAM|ram_block~713, Micro2, 1
instance = comp, \iRAM|ram_block~1645\, iRAM|ram_block~1645, Micro2, 1
instance = comp, \iRAM|ram_block~745\, iRAM|ram_block~745, Micro2, 1
instance = comp, \iRAM|ram_block~1646\, iRAM|ram_block~1646, Micro2, 1
instance = comp, \iRAM|ram_block~617\, iRAM|ram_block~617, Micro2, 1
instance = comp, \iRAM|ram_block~585\, iRAM|ram_block~585, Micro2, 1
instance = comp, \iRAM|ram_block~601\, iRAM|ram_block~601, Micro2, 1
instance = comp, \iRAM|ram_block~1638\, iRAM|ram_block~1638, Micro2, 1
instance = comp, \iRAM|ram_block~1639\, iRAM|ram_block~1639, Micro2, 1
instance = comp, \iRAM|ram_block~697\, iRAM|ram_block~697, Micro2, 1
instance = comp, \iRAM|ram_block~681\, iRAM|ram_block~681, Micro2, 1
instance = comp, \iRAM|ram_block~649\, iRAM|ram_block~649, Micro2, 1
instance = comp, \iRAM|ram_block~1640\, iRAM|ram_block~1640, Micro2, 1
instance = comp, \iRAM|ram_block~665\, iRAM|ram_block~665, Micro2, 1
instance = comp, \iRAM|ram_block~1641\, iRAM|ram_block~1641, Micro2, 1
instance = comp, \iRAM|ram_block~569\, iRAM|ram_block~569, Micro2, 1
instance = comp, \iRAM|ram_block~553\, iRAM|ram_block~553, Micro2, 1
instance = comp, \iRAM|ram_block~521\, iRAM|ram_block~521, Micro2, 1
instance = comp, \iRAM|ram_block~1642\, iRAM|ram_block~1642, Micro2, 1
instance = comp, \iRAM|ram_block~1643\, iRAM|ram_block~1643, Micro2, 1
instance = comp, \iRAM|ram_block~1644\, iRAM|ram_block~1644, Micro2, 1
instance = comp, \iRAM|ram_block~1647\, iRAM|ram_block~1647, Micro2, 1
instance = comp, \iRAM|ram_block~1658\, iRAM|ram_block~1658, Micro2, 1
instance = comp, \iRAM|ram_block~1669\, iRAM|ram_block~1669, Micro2, 1
instance = comp, \iRAM|d_out[9]\, iRAM|d_out[9], Micro2, 1
instance = comp, \Multiplexor_Banco|Mux6~0\, Multiplexor_Banco|Mux6~0, Micro2, 1
instance = comp, \Multiplexor_Banco|Mux6~1\, Multiplexor_Banco|Mux6~1, Micro2, 1
instance = comp, \iBancoRegistros|registro3|valor[9]\, iBancoRegistros|registro3|valor[9], Micro2, 1
instance = comp, \iBancoRegistros|registro1|valor[9]\, iBancoRegistros|registro1|valor[9], Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[9]~feeder\, iBancoRegistros|registro5|valor[9]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[9]\, iBancoRegistros|registro5|valor[9], Micro2, 1
instance = comp, \iBancoRegistros|registro7|valor[9]\, iBancoRegistros|registro7|valor[9], Micro2, 1
instance = comp, \iBancoRegistros|registro4|valor[9]\, iBancoRegistros|registro4|valor[9], Micro2, 1
instance = comp, \iBancoRegistros|registro6|valor[9]\, iBancoRegistros|registro6|valor[9], Micro2, 1
instance = comp, \iBancoRegistros|Mux22~0\, iBancoRegistros|Mux22~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux22~1\, iBancoRegistros|Mux22~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux22~2\, iBancoRegistros|Mux22~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux22\, iBancoRegistros|Mux22, Micro2, 1
instance = comp, \Multiplexor_SelALUB|Mux6~0\, Multiplexor_SelALUB|Mux6~0, Micro2, 1
instance = comp, \iALU|NANDificador|salida~10\, iALU|NANDificador|salida~10, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|result_int[10]~20\, iALU|SumRest|Add2|auto_generated|result_int[10]~20, Micro2, 1
instance = comp, \iALU|Mux6~1\, iALU|Mux6~1, Micro2, 1
instance = comp, \iALU|Mux6~2\, iALU|Mux6~2, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[7]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[7], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[4]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[4], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~6\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~6, Micro2, 1
instance = comp, \Multiplexor_SelALUB|Mux7~1\, Multiplexor_SelALUB|Mux7~1, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~3\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[4]~3, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[0]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[0], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[1]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[1], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[0]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[0], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~14, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~0\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~0, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~8, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~10, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~18, Micro2, 1
instance = comp, \iALU|Mux6~0\, iALU|Mux6~0, Micro2, 1
instance = comp, \iALU|Mux6~3\, iALU|Mux6~3, Micro2, 1
instance = comp, \iReg|valor[9]\, iReg|valor[9], Micro2, 1
instance = comp, \iPC|valor[9]~3\, iPC|valor[9]~3, Micro2, 1
instance = comp, \iBancoRegistros|registro2|valor[9]~feeder\, iBancoRegistros|registro2|valor[9]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|registro2|valor[9]\, iBancoRegistros|registro2|valor[9], Micro2, 1
instance = comp, \iBancoRegistros|Mux6~0\, iBancoRegistros|Mux6~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux6~1\, iBancoRegistros|Mux6~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux6~2\, iBancoRegistros|Mux6~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux6\, iBancoRegistros|Mux6, Micro2, 1
instance = comp, \iPC|valor[9]\, iPC|valor[9], Micro2, 1
instance = comp, \Multiplexor_SelAlUA|Selector6~0\, Multiplexor_SelAlUA|Selector6~0, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[9]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[9], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[8]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[8], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~2\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~2, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~12, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~20\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~20, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[6]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[6], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[9]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[9], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~4\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~4, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~16, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~20\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~20, Micro2, 1
instance = comp, \iALU|Mux5~0\, iALU|Mux5~0, Micro2, 1
instance = comp, \iALU|NANDificador|salida~9\, iALU|NANDificador|salida~9, Micro2, 1
instance = comp, \iALU|Mux5~1\, iALU|Mux5~1, Micro2, 1
instance = comp, \iALU|Mux5~2\, iALU|Mux5~2, Micro2, 1
instance = comp, \iALU|Mux5~3\, iALU|Mux5~3, Micro2, 1
instance = comp, \iReg|valor[10]\, iReg|valor[10], Micro2, 1
instance = comp, \iPC|valor[10]~4\, iPC|valor[10]~4, Micro2, 1
instance = comp, \iBancoRegistros|Mux5~2\, iBancoRegistros|Mux5~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux5\, iBancoRegistros|Mux5, Micro2, 1
instance = comp, \iPC|valor[10]\, iPC|valor[10], Micro2, 1
instance = comp, \Multiplexor_SelAlUA|Selector5~0\, Multiplexor_SelAlUA|Selector5~0, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|result_int[12]~24\, iALU|SumRest|Add2|auto_generated|result_int[12]~24, Micro2, 1
instance = comp, \iALU|Mux4~1\, iALU|Mux4~1, Micro2, 1
instance = comp, \iALU|Mux4~2\, iALU|Mux4~2, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[1]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[1], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[5]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[5], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[4]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[4], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[5]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[5], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[4]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[4], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[7]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[7], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~6\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~6, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~8\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~8, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~10\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~10, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[0]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[0], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[1]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[1], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[0]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[0], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~18, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~22, Micro2, 1
instance = comp, \iALU|Mux4~0\, iALU|Mux4~0, Micro2, 1
instance = comp, \iALU|Mux4~3\, iALU|Mux4~3, Micro2, 1
instance = comp, \iReg|valor[11]\, iReg|valor[11], Micro2, 1
instance = comp, \iPC|valor[11]~5\, iPC|valor[11]~5, Micro2, 1
instance = comp, \iBancoRegistros|registro2|valor[11]\, iBancoRegistros|registro2|valor[11], Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[11]~feeder\, iBancoRegistros|registro5|valor[11]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[11]\, iBancoRegistros|registro5|valor[11], Micro2, 1
instance = comp, \iBancoRegistros|Mux4~0\, iBancoRegistros|Mux4~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux4~1\, iBancoRegistros|Mux4~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux4~2\, iBancoRegistros|Mux4~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux4\, iBancoRegistros|Mux4, Micro2, 1
instance = comp, \iPC|valor[11]\, iPC|valor[11], Micro2, 1
instance = comp, \Multiplexor_SelAlUA|Selector4~0\, Multiplexor_SelAlUA|Selector4~0, Micro2, 1
instance = comp, \iRAM|ram_block~988\, iRAM|ram_block~988, Micro2, 1
instance = comp, \iRAM|ram_block~924\, iRAM|ram_block~924, Micro2, 1
instance = comp, \iRAM|ram_block~796\, iRAM|ram_block~796, Micro2, 1
instance = comp, \iRAM|ram_block~1533\, iRAM|ram_block~1533, Micro2, 1
instance = comp, \iRAM|ram_block~1534\, iRAM|ram_block~1534, Micro2, 1
instance = comp, \iRAM|ram_block~1020\, iRAM|ram_block~1020, Micro2, 1
instance = comp, \iRAM|ram_block~892\, iRAM|ram_block~892, Micro2, 1
instance = comp, \iRAM|ram_block~828\, iRAM|ram_block~828, Micro2, 1
instance = comp, \iRAM|ram_block~1540\, iRAM|ram_block~1540, Micro2, 1
instance = comp, \iRAM|ram_block~1541\, iRAM|ram_block~1541, Micro2, 1
instance = comp, \iRAM|ram_block~972\, iRAM|ram_block~972, Micro2, 1
instance = comp, \iRAM|ram_block~780\, iRAM|ram_block~780, Micro2, 1
instance = comp, \iRAM|ram_block~844\, iRAM|ram_block~844, Micro2, 1
instance = comp, \iRAM|ram_block~1537\, iRAM|ram_block~1537, Micro2, 1
instance = comp, \iRAM|ram_block~1538\, iRAM|ram_block~1538, Micro2, 1
instance = comp, \iRAM|ram_block~812\, iRAM|ram_block~812, Micro2, 1
instance = comp, \iRAM|ram_block~876\, iRAM|ram_block~876, Micro2, 1
instance = comp, \iRAM|ram_block~1535\, iRAM|ram_block~1535, Micro2, 1
instance = comp, \iRAM|ram_block~1004\, iRAM|ram_block~1004, Micro2, 1
instance = comp, \iRAM|ram_block~1536\, iRAM|ram_block~1536, Micro2, 1
instance = comp, \iRAM|ram_block~1539\, iRAM|ram_block~1539, Micro2, 1
instance = comp, \iRAM|ram_block~1542\, iRAM|ram_block~1542, Micro2, 1
instance = comp, \iRAM|ram_block~172\, iRAM|ram_block~172, Micro2, 1
instance = comp, \iRAM|ram_block~188\, iRAM|ram_block~188, Micro2, 1
instance = comp, \iRAM|ram_block~140\, iRAM|ram_block~140, Micro2, 1
instance = comp, \iRAM|ram_block~156\, iRAM|ram_block~156, Micro2, 1
instance = comp, \iRAM|ram_block~1522\, iRAM|ram_block~1522, Micro2, 1
instance = comp, \iRAM|ram_block~1523\, iRAM|ram_block~1523, Micro2, 1
instance = comp, \iRAM|ram_block~92\, iRAM|ram_block~92, Micro2, 1
instance = comp, \iRAM|ram_block~108\, iRAM|ram_block~108, Micro2, 1
instance = comp, \iRAM|ram_block~76\, iRAM|ram_block~76, Micro2, 1
instance = comp, \iRAM|ram_block~1524\, iRAM|ram_block~1524, Micro2, 1
instance = comp, \iRAM|ram_block~1525\, iRAM|ram_block~1525, Micro2, 1
instance = comp, \iRAM|ram_block~44\, iRAM|ram_block~44, Micro2, 1
instance = comp, \iRAM|ram_block~28\, iRAM|ram_block~28, Micro2, 1
instance = comp, \iRAM|ram_block~12\, iRAM|ram_block~12, Micro2, 1
instance = comp, \iRAM|ram_block~1526\, iRAM|ram_block~1526, Micro2, 1
instance = comp, \iRAM|ram_block~60\, iRAM|ram_block~60, Micro2, 1
instance = comp, \iRAM|ram_block~1527\, iRAM|ram_block~1527, Micro2, 1
instance = comp, \iRAM|ram_block~1528\, iRAM|ram_block~1528, Micro2, 1
instance = comp, \iRAM|ram_block~236\, iRAM|ram_block~236, Micro2, 1
instance = comp, \iRAM|ram_block~1529\, iRAM|ram_block~1529, Micro2, 1
instance = comp, \iRAM|ram_block~252\, iRAM|ram_block~252, Micro2, 1
instance = comp, \iRAM|ram_block~1530\, iRAM|ram_block~1530, Micro2, 1
instance = comp, \iRAM|ram_block~1531\, iRAM|ram_block~1531, Micro2, 1
instance = comp, \iRAM|ram_block~444\, iRAM|ram_block~444, Micro2, 1
instance = comp, \iRAM|ram_block~508\, iRAM|ram_block~508, Micro2, 1
instance = comp, \iRAM|ram_block~316\, iRAM|ram_block~316, Micro2, 1
instance = comp, \iRAM|ram_block~1519\, iRAM|ram_block~1519, Micro2, 1
instance = comp, \iRAM|ram_block~1520\, iRAM|ram_block~1520, Micro2, 1
instance = comp, \iRAM|ram_block~300\, iRAM|ram_block~300, Micro2, 1
instance = comp, \iRAM|ram_block~428\, iRAM|ram_block~428, Micro2, 1
instance = comp, \iRAM|ram_block~1512\, iRAM|ram_block~1512, Micro2, 1
instance = comp, \iRAM|ram_block~364\, iRAM|ram_block~364, Micro2, 1
instance = comp, \iRAM|ram_block~1513\, iRAM|ram_block~1513, Micro2, 1
instance = comp, \iRAM|ram_block~396\, iRAM|ram_block~396, Micro2, 1
instance = comp, \iRAM|ram_block~268\, iRAM|ram_block~268, Micro2, 1
instance = comp, \iRAM|ram_block~1516\, iRAM|ram_block~1516, Micro2, 1
instance = comp, \iRAM|ram_block~460\, iRAM|ram_block~460, Micro2, 1
instance = comp, \iRAM|ram_block~1517\, iRAM|ram_block~1517, Micro2, 1
instance = comp, \iRAM|ram_block~412\, iRAM|ram_block~412, Micro2, 1
instance = comp, \iRAM|ram_block~476\, iRAM|ram_block~476, Micro2, 1
instance = comp, \iRAM|ram_block~348\, iRAM|ram_block~348, Micro2, 1
instance = comp, \iRAM|ram_block~284\, iRAM|ram_block~284, Micro2, 1
instance = comp, \iRAM|ram_block~1514\, iRAM|ram_block~1514, Micro2, 1
instance = comp, \iRAM|ram_block~1515\, iRAM|ram_block~1515, Micro2, 1
instance = comp, \iRAM|ram_block~1518\, iRAM|ram_block~1518, Micro2, 1
instance = comp, \iRAM|ram_block~1521\, iRAM|ram_block~1521, Micro2, 1
instance = comp, \iRAM|ram_block~1532\, iRAM|ram_block~1532, Micro2, 1
instance = comp, \iRAM|ram_block~636\, iRAM|ram_block~636, Micro2, 1
instance = comp, \iRAM|ram_block~588\, iRAM|ram_block~588, Micro2, 1
instance = comp, \iRAM|ram_block~604\, iRAM|ram_block~604, Micro2, 1
instance = comp, \iRAM|ram_block~1502\, iRAM|ram_block~1502, Micro2, 1
instance = comp, \iRAM|ram_block~1503\, iRAM|ram_block~1503, Micro2, 1
instance = comp, \iRAM|ram_block~748\, iRAM|ram_block~748, Micro2, 1
instance = comp, \iRAM|ram_block~716\, iRAM|ram_block~716, Micro2, 1
instance = comp, \iRAM|ram_block~732\, iRAM|ram_block~732, Micro2, 1
instance = comp, \iRAM|ram_block~1509\, iRAM|ram_block~1509, Micro2, 1
instance = comp, \iRAM|ram_block~764\, iRAM|ram_block~764, Micro2, 1
instance = comp, \iRAM|ram_block~1510\, iRAM|ram_block~1510, Micro2, 1
instance = comp, \iRAM|ram_block~652\, iRAM|ram_block~652, Micro2, 1
instance = comp, \iRAM|ram_block~1504\, iRAM|ram_block~1504, Micro2, 1
instance = comp, \iRAM|ram_block~668\, iRAM|ram_block~668, Micro2, 1
instance = comp, \iRAM|ram_block~1505\, iRAM|ram_block~1505, Micro2, 1
instance = comp, \iRAM|ram_block~572\, iRAM|ram_block~572, Micro2, 1
instance = comp, \iRAM|ram_block~556\, iRAM|ram_block~556, Micro2, 1
instance = comp, \iRAM|ram_block~524\, iRAM|ram_block~524, Micro2, 1
instance = comp, \iRAM|ram_block~1506\, iRAM|ram_block~1506, Micro2, 1
instance = comp, \iRAM|ram_block~1507\, iRAM|ram_block~1507, Micro2, 1
instance = comp, \iRAM|ram_block~1508\, iRAM|ram_block~1508, Micro2, 1
instance = comp, \iRAM|ram_block~1511\, iRAM|ram_block~1511, Micro2, 1
instance = comp, \iRAM|ram_block~1543\, iRAM|ram_block~1543, Micro2, 1
instance = comp, \iRAM|d_out[12]\, iRAM|d_out[12], Micro2, 1
instance = comp, \Multiplexor_Banco|Mux3~0\, Multiplexor_Banco|Mux3~0, Micro2, 1
instance = comp, \Multiplexor_Banco|Mux3~1\, Multiplexor_Banco|Mux3~1, Micro2, 1
instance = comp, \iBancoRegistros|registro2|valor[12]\, iBancoRegistros|registro2|valor[12], Micro2, 1
instance = comp, \iBancoRegistros|registro3|valor[12]\, iBancoRegistros|registro3|valor[12], Micro2, 1
instance = comp, \iBancoRegistros|Mux19\, iBancoRegistros|Mux19, Micro2, 1
instance = comp, \Multiplexor_SelALUB|Mux3~0\, Multiplexor_SelALUB|Mux3~0, Micro2, 1
instance = comp, \iALU|NANDificador|salida~7\, iALU|NANDificador|salida~7, Micro2, 1
instance = comp, \iALU|Mux3~1\, iALU|Mux3~1, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|_~30\, iALU|SumRest|Add2|auto_generated|_~30, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|result_int[13]~26\, iALU|SumRest|Add2|auto_generated|result_int[13]~26, Micro2, 1
instance = comp, \iALU|Mux3~2\, iALU|Mux3~2, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[2]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[2], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~12\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~12, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~24\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~24, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[4]~3, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[4]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[4], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[7]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[7], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~6\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~6, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~8\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~8, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~20, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~24\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~24, Micro2, 1
instance = comp, \iALU|Mux3~0\, iALU|Mux3~0, Micro2, 1
instance = comp, \iALU|Mux3~3\, iALU|Mux3~3, Micro2, 1
instance = comp, \iReg|valor[12]\, iReg|valor[12], Micro2, 1
instance = comp, \iPC|valor[12]~6\, iPC|valor[12]~6, Micro2, 1
instance = comp, \iBancoRegistros|registro1|valor[12]\, iBancoRegistros|registro1|valor[12], Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[12]~feeder\, iBancoRegistros|registro5|valor[12]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[12]\, iBancoRegistros|registro5|valor[12], Micro2, 1
instance = comp, \iBancoRegistros|registro4|valor[12]~feeder\, iBancoRegistros|registro4|valor[12]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|registro4|valor[12]\, iBancoRegistros|registro4|valor[12], Micro2, 1
instance = comp, \iBancoRegistros|Mux3~0\, iBancoRegistros|Mux3~0, Micro2, 1
instance = comp, \iBancoRegistros|registro6|valor[12]\, iBancoRegistros|registro6|valor[12], Micro2, 1
instance = comp, \iBancoRegistros|registro7|valor[12]\, iBancoRegistros|registro7|valor[12], Micro2, 1
instance = comp, \iBancoRegistros|Mux3~1\, iBancoRegistros|Mux3~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux3~2\, iBancoRegistros|Mux3~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux3\, iBancoRegistros|Mux3, Micro2, 1
instance = comp, \iPC|valor[12]\, iPC|valor[12], Micro2, 1
instance = comp, \Multiplexor_SelAlUA|Selector3~0\, Multiplexor_SelAlUA|Selector3~0, Micro2, 1
instance = comp, \iBancoRegistros|registro1|valor[13]\, iBancoRegistros|registro1|valor[13], Micro2, 1
instance = comp, \iBancoRegistros|registro7|valor[13]\, iBancoRegistros|registro7|valor[13], Micro2, 1
instance = comp, \iBancoRegistros|registro6|valor[13]\, iBancoRegistros|registro6|valor[13], Micro2, 1
instance = comp, \iBancoRegistros|registro4|valor[13]~feeder\, iBancoRegistros|registro4|valor[13]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|registro4|valor[13]\, iBancoRegistros|registro4|valor[13], Micro2, 1
instance = comp, \iBancoRegistros|Mux18~0\, iBancoRegistros|Mux18~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux18~1\, iBancoRegistros|Mux18~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux18~2\, iBancoRegistros|Mux18~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux18\, iBancoRegistros|Mux18, Micro2, 1
instance = comp, \Multiplexor_SelALUB|Mux2~0\, Multiplexor_SelALUB|Mux2~0, Micro2, 1
instance = comp, \iPC|valor[13]~7\, iPC|valor[13]~7, Micro2, 1
instance = comp, \iPC|valor[13]\, iPC|valor[13], Micro2, 1
instance = comp, \Multiplexor_SelAlUA|Selector2~0\, Multiplexor_SelAlUA|Selector2~0, Micro2, 1
instance = comp, \iALU|NANDificador|salida~6\, iALU|NANDificador|salida~6, Micro2, 1
instance = comp, \iALU|Mux2~5\, iALU|Mux2~5, Micro2, 1
instance = comp, \iALU|Mux2~6\, iALU|Mux2~6, Micro2, 1
instance = comp, \iALU|Mux1~0\, iALU|Mux1~0, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[7]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[7], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[4]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[4], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[9]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[9], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[8]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[8], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~6\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~6, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~22, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~26\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~26, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[11]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[11], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[8]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[8], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[11]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[11], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|_~4\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|_~4, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|_~6\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|_~6, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|_~7\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|_~7, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[6]~1\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[6]~1, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_7~0\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_7~0, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[0]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[0], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[3]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[3], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~18\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~18, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~26\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~26, Micro2, 1
instance = comp, \iALU|Mux2~4\, iALU|Mux2~4, Micro2, 1
instance = comp, \iALU|Mux2~7\, iALU|Mux2~7, Micro2, 1
instance = comp, \iReg|valor[13]\, iReg|valor[13], Micro2, 1
instance = comp, \iRAM|ram_block~893\, iRAM|ram_block~893, Micro2, 1
instance = comp, \iRAM|ram_block~829\, iRAM|ram_block~829, Micro2, 1
instance = comp, \iRAM|ram_block~1498\, iRAM|ram_block~1498, Micro2, 1
instance = comp, \iRAM|ram_block~1499\, iRAM|ram_block~1499, Micro2, 1
instance = comp, \iRAM|ram_block~813\, iRAM|ram_block~813, Micro2, 1
instance = comp, \iRAM|ram_block~1493\, iRAM|ram_block~1493, Micro2, 1
instance = comp, \iRAM|ram_block~941\, iRAM|ram_block~941, Micro2, 1
instance = comp, \iRAM|ram_block~1494\, iRAM|ram_block~1494, Micro2, 1
instance = comp, \iRAM|ram_block~909\, iRAM|ram_block~909, Micro2, 1
instance = comp, \iRAM|ram_block~973\, iRAM|ram_block~973, Micro2, 1
instance = comp, \iRAM|ram_block~845\, iRAM|ram_block~845, Micro2, 1
instance = comp, \iRAM|ram_block~1495\, iRAM|ram_block~1495, Micro2, 1
instance = comp, \iRAM|ram_block~1496\, iRAM|ram_block~1496, Micro2, 1
instance = comp, \iRAM|ram_block~1497\, iRAM|ram_block~1497, Micro2, 1
instance = comp, \iRAM|ram_block~861\, iRAM|ram_block~861, Micro2, 1
instance = comp, \iRAM|ram_block~925\, iRAM|ram_block~925, Micro2, 1
instance = comp, \iRAM|ram_block~1491\, iRAM|ram_block~1491, Micro2, 1
instance = comp, \iRAM|ram_block~1492\, iRAM|ram_block~1492, Micro2, 1
instance = comp, \iRAM|ram_block~1500\, iRAM|ram_block~1500, Micro2, 1
instance = comp, \iRAM|ram_block~509\, iRAM|ram_block~509, Micro2, 1
instance = comp, \iRAM|ram_block~317\, iRAM|ram_block~317, Micro2, 1
instance = comp, \iRAM|ram_block~381\, iRAM|ram_block~381, Micro2, 1
instance = comp, \iRAM|ram_block~1467\, iRAM|ram_block~1467, Micro2, 1
instance = comp, \iRAM|ram_block~1468\, iRAM|ram_block~1468, Micro2, 1
instance = comp, \iRAM|ram_block~477\, iRAM|ram_block~477, Micro2, 1
instance = comp, \iRAM|ram_block~349\, iRAM|ram_block~349, Micro2, 1
instance = comp, \iRAM|ram_block~285\, iRAM|ram_block~285, Micro2, 1
instance = comp, \iRAM|ram_block~1462\, iRAM|ram_block~1462, Micro2, 1
instance = comp, \iRAM|ram_block~1463\, iRAM|ram_block~1463, Micro2, 1
instance = comp, \iRAM|ram_block~1466\, iRAM|ram_block~1466, Micro2, 1
instance = comp, \iRAM|ram_block~365\, iRAM|ram_block~365, Micro2, 1
instance = comp, \iRAM|ram_block~493\, iRAM|ram_block~493, Micro2, 1
instance = comp, \iRAM|ram_block~429\, iRAM|ram_block~429, Micro2, 1
instance = comp, \iRAM|ram_block~301\, iRAM|ram_block~301, Micro2, 1
instance = comp, \iRAM|ram_block~1460\, iRAM|ram_block~1460, Micro2, 1
instance = comp, \iRAM|ram_block~1461\, iRAM|ram_block~1461, Micro2, 1
instance = comp, \iRAM|ram_block~1469\, iRAM|ram_block~1469, Micro2, 1
instance = comp, \iRAM|ram_block~93\, iRAM|ram_block~93, Micro2, 1
instance = comp, \iRAM|ram_block~77\, iRAM|ram_block~77, Micro2, 1
instance = comp, \iRAM|ram_block~1482\, iRAM|ram_block~1482, Micro2, 1
instance = comp, \iRAM|ram_block~125\, iRAM|ram_block~125, Micro2, 1
instance = comp, \iRAM|ram_block~1483\, iRAM|ram_block~1483, Micro2, 1
instance = comp, \iRAM|ram_block~45\, iRAM|ram_block~45, Micro2, 1
instance = comp, \iRAM|ram_block~13\, iRAM|ram_block~13, Micro2, 1
instance = comp, \iRAM|ram_block~1484\, iRAM|ram_block~1484, Micro2, 1
instance = comp, \iRAM|ram_block~1485\, iRAM|ram_block~1485, Micro2, 1
instance = comp, \iRAM|ram_block~1486\, iRAM|ram_block~1486, Micro2, 1
instance = comp, \iRAM|ram_block~253\, iRAM|ram_block~253, Micro2, 1
instance = comp, \iRAM|ram_block~205\, iRAM|ram_block~205, Micro2, 1
instance = comp, \iRAM|ram_block~1487\, iRAM|ram_block~1487, Micro2, 1
instance = comp, \iRAM|ram_block~1488\, iRAM|ram_block~1488, Micro2, 1
instance = comp, \iRAM|ram_block~1489\, iRAM|ram_block~1489, Micro2, 1
instance = comp, \iRAM|ram_block~717\, iRAM|ram_block~717, Micro2, 1
instance = comp, \iRAM|ram_block~733\, iRAM|ram_block~733, Micro2, 1
instance = comp, \iRAM|ram_block~1477\, iRAM|ram_block~1477, Micro2, 1
instance = comp, \iRAM|ram_block~765\, iRAM|ram_block~765, Micro2, 1
instance = comp, \iRAM|ram_block~749\, iRAM|ram_block~749, Micro2, 1
instance = comp, \iRAM|ram_block~1478\, iRAM|ram_block~1478, Micro2, 1
instance = comp, \iRAM|ram_block~637\, iRAM|ram_block~637, Micro2, 1
instance = comp, \iRAM|ram_block~621\, iRAM|ram_block~621, Micro2, 1
instance = comp, \iRAM|ram_block~605\, iRAM|ram_block~605, Micro2, 1
instance = comp, \iRAM|ram_block~589\, iRAM|ram_block~589, Micro2, 1
instance = comp, \iRAM|ram_block~1470\, iRAM|ram_block~1470, Micro2, 1
instance = comp, \iRAM|ram_block~1471\, iRAM|ram_block~1471, Micro2, 1
instance = comp, \iRAM|ram_block~573\, iRAM|ram_block~573, Micro2, 1
instance = comp, \iRAM|ram_block~557\, iRAM|ram_block~557, Micro2, 1
instance = comp, \iRAM|ram_block~525\, iRAM|ram_block~525, Micro2, 1
instance = comp, \iRAM|ram_block~1474\, iRAM|ram_block~1474, Micro2, 1
instance = comp, \iRAM|ram_block~1475\, iRAM|ram_block~1475, Micro2, 1
instance = comp, \iRAM|ram_block~1476\, iRAM|ram_block~1476, Micro2, 1
instance = comp, \iRAM|ram_block~1479\, iRAM|ram_block~1479, Micro2, 1
instance = comp, \iRAM|ram_block~1490\, iRAM|ram_block~1490, Micro2, 1
instance = comp, \iRAM|ram_block~1501\, iRAM|ram_block~1501, Micro2, 1
instance = comp, \iRAM|d_out[13]\, iRAM|d_out[13], Micro2, 1
instance = comp, \Multiplexor_Banco|Mux2~0\, Multiplexor_Banco|Mux2~0, Micro2, 1
instance = comp, \Multiplexor_Banco|Mux2~1\, Multiplexor_Banco|Mux2~1, Micro2, 1
instance = comp, \iBancoRegistros|registro3|valor[13]\, iBancoRegistros|registro3|valor[13], Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[13]~feeder\, iBancoRegistros|registro5|valor[13]~feeder, Micro2, 1
instance = comp, \iBancoRegistros|registro5|valor[13]\, iBancoRegistros|registro5|valor[13], Micro2, 1
instance = comp, \iBancoRegistros|Mux2~0\, iBancoRegistros|Mux2~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux2~1\, iBancoRegistros|Mux2~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux2~2\, iBancoRegistros|Mux2~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux2\, iBancoRegistros|Mux2, Micro2, 1
instance = comp, \iALU|SumRest|Add2~1\, iALU|SumRest|Add2~1, Micro2, 1
instance = comp, \iALU|SumRest|Add2~3\, iALU|SumRest|Add2~3, Micro2, 1
instance = comp, \iALU|SumRest|Add2~5\, iALU|SumRest|Add2~5, Micro2, 1
instance = comp, \iALU|SumRest|Add2~17\, iALU|SumRest|Add2~17, Micro2, 1
instance = comp, \iALU|SumRest|Add2~19\, iALU|SumRest|Add2~19, Micro2, 1
instance = comp, \iALU|SumRest|Add2~21\, iALU|SumRest|Add2~21, Micro2, 1
instance = comp, \iALU|SumRest|Add2~23\, iALU|SumRest|Add2~23, Micro2, 1
instance = comp, \iALU|SumRest|Add2~27\, iALU|SumRest|Add2~27, Micro2, 1
instance = comp, \iALU|SumRest|Add2~29\, iALU|SumRest|Add2~29, Micro2, 1
instance = comp, \iALU|SumRest|Add2~31\, iALU|SumRest|Add2~31, Micro2, 1
instance = comp, \enPc~1\, enPc~1, Micro2, 1
instance = comp, \enPc~4\, enPc~4, Micro2, 1
instance = comp, \enPc~3\, enPc~3, Micro2, 1
instance = comp, \enPc~5\, enPc~5, Micro2, 1
instance = comp, \iIR|valor[1]\, iIR|valor[1], Micro2, 1
instance = comp, \iALU|Mux15~1\, iALU|Mux15~1, Micro2, 1
instance = comp, \iControl|AluOp[2]~0\, iControl|AluOp[2]~0, Micro2, 1
instance = comp, \Multiplexor_SelALUB|Mux0~0\, Multiplexor_SelALUB|Mux0~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux1~0\, iBancoRegistros|Mux1~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux1~1\, iBancoRegistros|Mux1~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux1~2\, iBancoRegistros|Mux1~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux1\, iBancoRegistros|Mux1, Micro2, 1
instance = comp, \Multiplexor_SelAlUA|Selector1~0\, Multiplexor_SelAlUA|Selector1~0, Micro2, 1
instance = comp, \iALU|Mux0~2\, iALU|Mux0~2, Micro2, 1
instance = comp, \iALU|Mux2~0\, iALU|Mux2~0, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[9]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[9], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[11]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[11], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[14]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[14], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_7~4\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_7~4, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_7~6\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_7~6, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~22\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~22, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[0]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le12a[0], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[15]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le4a[15], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[13]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[13], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_8~0\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_8~0, Micro2, 1
instance = comp, \Multiplexor_SelALUB|Mux1~0\, Multiplexor_SelALUB|Mux1~0, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[6]~7\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs2a[6]~7, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[0]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[0], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|cs3a[6]~5, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[1]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le10a[1], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[2]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[2], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[3]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[3], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[4]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[4], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~18\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_4~18, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[6]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[6], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[7]\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[7], Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~10\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_5~10, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~24\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~24, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~26\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_2~26, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~28\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~28, Micro2, 1
instance = comp, \iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~30\, iALU|MultiplicacionSin|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~30, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[9]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le8a[9], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[7]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[7], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[6]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le9a[6], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[11]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[11], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[10]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le6a[10], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[11]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[11], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[10]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[10], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~6\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~6, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~10\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_6~10, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[10]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le7a[10], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[13]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[13], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[12]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le5a[12], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_7~0\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_7~0, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~22\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_3~22, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[1]\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|le11a[1], Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~28\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~28, Micro2, 1
instance = comp, \iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~30\, iALU|MultiplicacionCon|Mult0|auto_generated|mac_mult1|auto_generated|mult1|op_1~30, Micro2, 1
instance = comp, \iALU|Mux0~0\, iALU|Mux0~0, Micro2, 1
instance = comp, \iALU|Mux0~1\, iALU|Mux0~1, Micro2, 1
instance = comp, \iALU|Mux0~3\, iALU|Mux0~3, Micro2, 1
instance = comp, \iALU|Mux0~4\, iALU|Mux0~4, Micro2, 1
instance = comp, \iReg|valor[15]\, iReg|valor[15], Micro2, 1
instance = comp, \iPC|valor[15]~9\, iPC|valor[15]~9, Micro2, 1
instance = comp, \iPC|valor[15]\, iPC|valor[15], Micro2, 1
instance = comp, \Multiplexor_SelAlUA|Selector0~0\, Multiplexor_SelAlUA|Selector0~0, Micro2, 1
instance = comp, \iALU|Comparador|LessThan0~1\, iALU|Comparador|LessThan0~1, Micro2, 1
instance = comp, \iALU|Comparador|LessThan0~3\, iALU|Comparador|LessThan0~3, Micro2, 1
instance = comp, \iALU|Comparador|LessThan0~5\, iALU|Comparador|LessThan0~5, Micro2, 1
instance = comp, \iALU|Comparador|LessThan0~7\, iALU|Comparador|LessThan0~7, Micro2, 1
instance = comp, \iALU|Comparador|LessThan0~9\, iALU|Comparador|LessThan0~9, Micro2, 1
instance = comp, \iALU|Comparador|LessThan0~11\, iALU|Comparador|LessThan0~11, Micro2, 1
instance = comp, \iALU|Comparador|LessThan0~13\, iALU|Comparador|LessThan0~13, Micro2, 1
instance = comp, \iALU|Comparador|LessThan0~15\, iALU|Comparador|LessThan0~15, Micro2, 1
instance = comp, \iALU|Comparador|LessThan0~17\, iALU|Comparador|LessThan0~17, Micro2, 1
instance = comp, \iALU|Comparador|LessThan0~19\, iALU|Comparador|LessThan0~19, Micro2, 1
instance = comp, \iALU|Comparador|LessThan0~21\, iALU|Comparador|LessThan0~21, Micro2, 1
instance = comp, \iALU|Comparador|LessThan0~23\, iALU|Comparador|LessThan0~23, Micro2, 1
instance = comp, \iALU|Comparador|LessThan0~25\, iALU|Comparador|LessThan0~25, Micro2, 1
instance = comp, \iALU|Comparador|LessThan0~27\, iALU|Comparador|LessThan0~27, Micro2, 1
instance = comp, \iALU|Comparador|LessThan0~29\, iALU|Comparador|LessThan0~29, Micro2, 1
instance = comp, \iALU|Comparador|LessThan0~30\, iALU|Comparador|LessThan0~30, Micro2, 1
instance = comp, \iALU|Mux15~2\, iALU|Mux15~2, Micro2, 1
instance = comp, \iALU|Mux0~5\, iALU|Mux0~5, Micro2, 1
instance = comp, \iALU|Mux15~3\, iALU|Mux15~3, Micro2, 1
instance = comp, \iALU|Mux15~4\, iALU|Mux15~4, Micro2, 1
instance = comp, \iALU|Mux15~5\, iALU|Mux15~5, Micro2, 1
instance = comp, \iReg|valor[0]\, iReg|valor[0], Micro2, 1
instance = comp, \iRAM|ram_block~736\, iRAM|ram_block~736, Micro2, 1
instance = comp, \iRAM|ram_block~752\, iRAM|ram_block~752, Micro2, 1
instance = comp, \iRAM|ram_block~720\, iRAM|ram_block~720, Micro2, 1
instance = comp, \iRAM|ram_block~704\, iRAM|ram_block~704, Micro2, 1
instance = comp, \iRAM|ram_block~1031\, iRAM|ram_block~1031, Micro2, 1
instance = comp, \iRAM|ram_block~1032\, iRAM|ram_block~1032, Micro2, 1
instance = comp, \iRAM|ram_block~608\, iRAM|ram_block~608, Micro2, 1
instance = comp, \iRAM|ram_block~576\, iRAM|ram_block~576, Micro2, 1
instance = comp, \iRAM|ram_block~592\, iRAM|ram_block~592, Micro2, 1
instance = comp, \iRAM|ram_block~1024\, iRAM|ram_block~1024, Micro2, 1
instance = comp, \iRAM|ram_block~1025\, iRAM|ram_block~1025, Micro2, 1
instance = comp, \iRAM|ram_block~1033\, iRAM|ram_block~1033, Micro2, 1
instance = comp, \iRAM|ram_block~208\, iRAM|ram_block~208, Micro2, 1
instance = comp, \iRAM|ram_block~192\, iRAM|ram_block~192, Micro2, 1
instance = comp, \iRAM|ram_block~1051\, iRAM|ram_block~1051, Micro2, 1
instance = comp, \iRAM|ram_block~1052\, iRAM|ram_block~1052, Micro2, 1
instance = comp, \iRAM|ram_block~112\, iRAM|ram_block~112, Micro2, 1
instance = comp, \iRAM|ram_block~64\, iRAM|ram_block~64, Micro2, 1
instance = comp, \iRAM|ram_block~1046\, iRAM|ram_block~1046, Micro2, 1
instance = comp, \iRAM|ram_block~1047\, iRAM|ram_block~1047, Micro2, 1
instance = comp, \iRAM|ram_block~32\, iRAM|ram_block~32, Micro2, 1
instance = comp, \iRAM|ram_block~0\, iRAM|ram_block~0, Micro2, 1
instance = comp, \iRAM|ram_block~16\, iRAM|ram_block~16, Micro2, 1
instance = comp, \iRAM|ram_block~1048\, iRAM|ram_block~1048, Micro2, 1
instance = comp, \iRAM|ram_block~1049\, iRAM|ram_block~1049, Micro2, 1
instance = comp, \iRAM|ram_block~1050\, iRAM|ram_block~1050, Micro2, 1
instance = comp, \iRAM|ram_block~1053\, iRAM|ram_block~1053, Micro2, 1
instance = comp, \iRAM|ram_block~496\, iRAM|ram_block~496, Micro2, 1
instance = comp, \iRAM|ram_block~432\, iRAM|ram_block~432, Micro2, 1
instance = comp, \iRAM|ram_block~1042\, iRAM|ram_block~1042, Micro2, 1
instance = comp, \iRAM|ram_block~480\, iRAM|ram_block~480, Micro2, 1
instance = comp, \iRAM|ram_block~288\, iRAM|ram_block~288, Micro2, 1
instance = comp, \iRAM|ram_block~416\, iRAM|ram_block~416, Micro2, 1
instance = comp, \iRAM|ram_block~1034\, iRAM|ram_block~1034, Micro2, 1
instance = comp, \iRAM|ram_block~1035\, iRAM|ram_block~1035, Micro2, 1
instance = comp, \iRAM|ram_block~464\, iRAM|ram_block~464, Micro2, 1
instance = comp, \iRAM|ram_block~336\, iRAM|ram_block~336, Micro2, 1
instance = comp, \iRAM|ram_block~272\, iRAM|ram_block~272, Micro2, 1
instance = comp, \iRAM|ram_block~1036\, iRAM|ram_block~1036, Micro2, 1
instance = comp, \iRAM|ram_block~1037\, iRAM|ram_block~1037, Micro2, 1
instance = comp, \iRAM|ram_block~448\, iRAM|ram_block~448, Micro2, 1
instance = comp, \iRAM|ram_block~256\, iRAM|ram_block~256, Micro2, 1
instance = comp, \iRAM|ram_block~1038\, iRAM|ram_block~1038, Micro2, 1
instance = comp, \iRAM|ram_block~320\, iRAM|ram_block~320, Micro2, 1
instance = comp, \iRAM|ram_block~1039\, iRAM|ram_block~1039, Micro2, 1
instance = comp, \iRAM|ram_block~1040\, iRAM|ram_block~1040, Micro2, 1
instance = comp, \iRAM|ram_block~1043\, iRAM|ram_block~1043, Micro2, 1
instance = comp, \iRAM|ram_block~1054\, iRAM|ram_block~1054, Micro2, 1
instance = comp, \iRAM|ram_block~1065\, iRAM|ram_block~1065, Micro2, 1
instance = comp, \iRAM|d_out[0]\, iRAM|d_out[0], Micro2, 1
instance = comp, \Multiplexor_Banco|Mux15~0\, Multiplexor_Banco|Mux15~0, Micro2, 1
instance = comp, \iBancoRegistros|registro2|valor[0]\, iBancoRegistros|registro2|valor[0], Micro2, 1
instance = comp, \iBancoRegistros|Mux31~0\, iBancoRegistros|Mux31~0, Micro2, 1
instance = comp, \iBancoRegistros|Mux31~1\, iBancoRegistros|Mux31~1, Micro2, 1
instance = comp, \iBancoRegistros|Mux31~2\, iBancoRegistros|Mux31~2, Micro2, 1
instance = comp, \iBancoRegistros|Mux31\, iBancoRegistros|Mux31, Micro2, 1
instance = comp, \iALU|SumRest|Add2|auto_generated|_~29\, iALU|SumRest|Add2|auto_generated|_~29, Micro2, 1
instance = comp, \iALU|NANDificador|salida~0\, iALU|NANDificador|salida~0, Micro2, 1
instance = comp, \iALU|Mux1~2\, iALU|Mux1~2, Micro2, 1
instance = comp, \iALU|Mux1~3\, iALU|Mux1~3, Micro2, 1
instance = comp, \iALU|Mux1~1\, iALU|Mux1~1, Micro2, 1
instance = comp, \iALU|Mux1~4\, iALU|Mux1~4, Micro2, 1
instance = comp, \iReg|valor[14]\, iReg|valor[14], Micro2, 1
instance = comp, \Multiplexor_SalidaPeriferico|Equal2~0\, Multiplexor_SalidaPeriferico|Equal2~0, Micro2, 1
instance = comp, \FlipFlop3|valor[0]\, FlipFlop3|valor[0], Micro2, 1
instance = comp, \FlipFlop3|valor[1]\, FlipFlop3|valor[1], Micro2, 1
instance = comp, \FlipFlop3|valor[2]~feeder\, FlipFlop3|valor[2]~feeder, Micro2, 1
instance = comp, \FlipFlop3|valor[2]\, FlipFlop3|valor[2], Micro2, 1
instance = comp, \FlipFlop3|valor[3]~feeder\, FlipFlop3|valor[3]~feeder, Micro2, 1
instance = comp, \FlipFlop3|valor[3]\, FlipFlop3|valor[3], Micro2, 1
instance = comp, \FlipFlop3|valor[4]~feeder\, FlipFlop3|valor[4]~feeder, Micro2, 1
instance = comp, \FlipFlop3|valor[4]\, FlipFlop3|valor[4], Micro2, 1
instance = comp, \FlipFlop3|valor[5]\, FlipFlop3|valor[5], Micro2, 1
instance = comp, \FlipFlop3|valor[6]\, FlipFlop3|valor[6], Micro2, 1
instance = comp, \FlipFlop3|valor[7]\, FlipFlop3|valor[7], Micro2, 1
instance = comp, \FlipFlop4|valor[0]~feeder\, FlipFlop4|valor[0]~feeder, Micro2, 1
instance = comp, \Multiplexor_SalidaPeriferico|Equal2~1\, Multiplexor_SalidaPeriferico|Equal2~1, Micro2, 1
instance = comp, \FlipFlop4|valor[0]\, FlipFlop4|valor[0], Micro2, 1
instance = comp, \FlipFlop4|valor[1]~feeder\, FlipFlop4|valor[1]~feeder, Micro2, 1
instance = comp, \FlipFlop4|valor[1]\, FlipFlop4|valor[1], Micro2, 1
instance = comp, \FlipFlop4|valor[2]~feeder\, FlipFlop4|valor[2]~feeder, Micro2, 1
instance = comp, \FlipFlop4|valor[2]\, FlipFlop4|valor[2], Micro2, 1
instance = comp, \FlipFlop4|valor[3]~feeder\, FlipFlop4|valor[3]~feeder, Micro2, 1
instance = comp, \FlipFlop4|valor[3]\, FlipFlop4|valor[3], Micro2, 1
instance = comp, \FlipFlop4|valor[4]~feeder\, FlipFlop4|valor[4]~feeder, Micro2, 1
instance = comp, \FlipFlop4|valor[4]\, FlipFlop4|valor[4], Micro2, 1
instance = comp, \FlipFlop4|valor[5]\, FlipFlop4|valor[5], Micro2, 1
instance = comp, \FlipFlop4|valor[6]~feeder\, FlipFlop4|valor[6]~feeder, Micro2, 1
instance = comp, \FlipFlop4|valor[6]\, FlipFlop4|valor[6], Micro2, 1
instance = comp, \FlipFlop4|valor[7]\, FlipFlop4|valor[7], Micro2, 1
instance = comp, \entradaPeriferico1~input\, entradaPeriferico1~input, Micro2, 1
instance = comp, \entradaPeriferico2~input\, entradaPeriferico2~input, Micro2, 1
instance = comp, \entradaPeriferico3~input\, entradaPeriferico3~input, Micro2, 1
instance = comp, \entradaPeriferico4~input\, entradaPeriferico4~input, Micro2, 1
instance = comp, \entradaPeriferico5~input\, entradaPeriferico5~input, Micro2, 1
instance = comp, \entradaPeriferico6~input\, entradaPeriferico6~input, Micro2, 1
instance = comp, \entradaPeriferico7~input\, entradaPeriferico7~input, Micro2, 1
instance = comp, \entradaPeriferico8~input\, entradaPeriferico8~input, Micro2, 1
