{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742480482695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742480482695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 20 11:21:22 2025 " "Processing started: Thu Mar 20 11:21:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742480482695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742480482695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matrix-coprocessor-arm-cortex-a9 -c coprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off matrix-coprocessor-arm-cortex-a9 -c coprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742480482695 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742480482832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742480482832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/modules/alu.v" "" { Text "/home/aluno/Documentos/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480486482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742480486482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "src/modules/adder.v" "" { Text "/home/aluno/Documentos/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480486482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742480486482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/adder8.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/adder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder8 " "Found entity 1: adder8" {  } { { "src/modules/adder8.v" "" { Text "/home/aluno/Documentos/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/adder8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480486482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742480486482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480486483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742480486483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.v" "" { Text "/home/aluno/Documentos/matrix-coprocessor-arm-cortex-a9-pc-victor/teste.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480486483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742480486483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_in.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_in " "Found entity 1: interface_in" {  } { { "interface_in.v" "" { Text "/home/aluno/Documentos/matrix-coprocessor-arm-cortex-a9-pc-victor/interface_in.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742480486483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742480486483 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "negbb alu.v(8) " "Verilog HDL Implicit Net warning at alu.v(8): created implicit net for \"negbb\"" {  } { { "src/modules/alu.v" "" { Text "/home/aluno/Documentos/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/alu.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742480486483 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2comp alu.v(9) " "Verilog HDL Implicit Net warning at alu.v(9): created implicit net for \"r2comp\"" {  } { { "src/modules/alu.v" "" { Text "/home/aluno/Documentos/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/alu.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742480486483 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout alu.v(11) " "Verilog HDL Implicit Net warning at alu.v(11): created implicit net for \"cout\"" {  } { { "src/modules/alu.v" "" { Text "/home/aluno/Documentos/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/alu.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742480486483 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "control_unit.v(25) " "Verilog HDL Instantiation warning at control_unit.v(25): instance has no name" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1742480486484 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "adrss interface_in.v(9) " "Verilog HDL error at interface_in.v(9): expression cannot reference entire array \"adrss\"" {  } { { "interface_in.v" "" { Text "/home/aluno/Documentos/matrix-coprocessor-arm-cortex-a9-pc-victor/interface_in.v" 9 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742480486484 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "lw interface_in.v(9) " "Verilog HDL error at interface_in.v(9): expression cannot reference entire array \"lw\"" {  } { { "interface_in.v" "" { Text "/home/aluno/Documentos/matrix-coprocessor-arm-cortex-a9-pc-victor/interface_in.v" 9 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742480486484 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "lw interface_in.v(9) " "Verilog HDL error at interface_in.v(9): values cannot be assigned directly to all or part of array \"lw\" - assignments must be made to individual elements only" {  } { { "interface_in.v" "" { Text "/home/aluno/Documentos/matrix-coprocessor-arm-cortex-a9-pc-victor/interface_in.v" 9 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1742480486484 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "lw interface_in.v(13) " "Verilog HDL Expression error at interface_in.v(13): illegal part select of unpacked array \"lw\"" {  } { { "interface_in.v" "" { Text "/home/aluno/Documentos/matrix-coprocessor-arm-cortex-a9-pc-victor/interface_in.v" 13 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742480486484 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "lw interface_in.v(14) " "Verilog HDL Expression error at interface_in.v(14): illegal part select of unpacked array \"lw\"" {  } { { "interface_in.v" "" { Text "/home/aluno/Documentos/matrix-coprocessor-arm-cortex-a9-pc-victor/interface_in.v" 14 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742480486484 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "adrss interface_in.v(22) " "Verilog HDL error at interface_in.v(22): values cannot be assigned directly to all or part of array \"adrss\" - assignments must be made to individual elements only" {  } { { "interface_in.v" "" { Text "/home/aluno/Documentos/matrix-coprocessor-arm-cortex-a9-pc-victor/interface_in.v" 22 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1742480486484 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "adrss interface_in.v(26) " "Verilog HDL error at interface_in.v(26): values cannot be assigned directly to all or part of array \"adrss\" - assignments must be made to individual elements only" {  } { { "interface_in.v" "" { Text "/home/aluno/Documentos/matrix-coprocessor-arm-cortex-a9-pc-victor/interface_in.v" 26 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1742480486484 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742480486505 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 20 11:21:26 2025 " "Processing ended: Thu Mar 20 11:21:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742480486505 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742480486505 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742480486505 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742480486505 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742480487140 ""}
